<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix Kernel: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix Kernel
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af15a39e54d1b2ca7c70d779f214700db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af15a39e54d1b2ca7c70d779f214700db">Get</a> ()</td></tr>
<tr class="separator:af15a39e54d1b2ca7c70d779f214700db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a27293ade1a96d3e9a970f148b4d67b41"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a585c9b87d77f5a294f4cea0a252a9dee"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac4596b0d68342b87ab1f0d7254d60ff6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:ac4596b0d68342b87ab1f0d7254d60ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a585c9b87d77f5a294f4cea0a252a9dee"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a585c9b87d77f5a294f4cea0a252a9dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1310d1c05af26bc57a86206a0b5c51f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ab1310d1c05af26bc57a86206a0b5c51f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27293ade1a96d3e9a970f148b4d67b41"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a27293ade1a96d3e9a970f148b4d67b41">EAX</a></td></tr>
<tr class="separator:a27293ade1a96d3e9a970f148b4d67b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22a8198f1739642f1970aec4f19353ae"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae5827b10dbc48e9ed54d805e14cc67b7"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:abb5e75abf092a00e54885ecfe8f93558"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:abb5e75abf092a00e54885ecfe8f93558"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../d5/ddf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d147_1_1_0d166.html#abb5e75abf092a00e54885ecfe8f93558">More...</a><br /></td></tr>
<tr class="separator:abb5e75abf092a00e54885ecfe8f93558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a660300aa9b7b32329169b443a3ffac39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:a660300aa9b7b32329169b443a3ffac39"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST MSR.  <a href="../../d5/ddf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d147_1_1_0d166.html#a660300aa9b7b32329169b443a3ffac39">More...</a><br /></td></tr>
<tr class="separator:a660300aa9b7b32329169b443a3ffac39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26871f6b7785b7f4f53b0195b7e18a0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:a26871f6b7785b7f4f53b0195b7e18a0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../d5/ddf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d147_1_1_0d166.html#a26871f6b7785b7f4f53b0195b7e18a0c">More...</a><br /></td></tr>
<tr class="separator:a26871f6b7785b7f4f53b0195b7e18a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47fdb398d974a7cfe819a54d02c7d7e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:a47fdb398d974a7cfe819a54d02c7d7e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../d5/ddf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d147_1_1_0d166.html#a47fdb398d974a7cfe819a54d02c7d7e6">More...</a><br /></td></tr>
<tr class="separator:a47fdb398d974a7cfe819a54d02c7d7e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae45cc24190658a67f8325c470386a3c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:ae45cc24190658a67f8325c470386a3c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../d5/ddf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d147_1_1_0d166.html#ae45cc24190658a67f8325c470386a3c2">More...</a><br /></td></tr>
<tr class="separator:ae45cc24190658a67f8325c470386a3c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45952648dcad8a06c4d41fe36c5930da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:a45952648dcad8a06c4d41fe36c5930da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../d5/ddf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d147_1_1_0d166.html#a45952648dcad8a06c4d41fe36c5930da">More...</a><br /></td></tr>
<tr class="separator:a45952648dcad8a06c4d41fe36c5930da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92e6fa07b1594c225337aced9ee06e1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:a92e6fa07b1594c225337aced9ee06e1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../d5/ddf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d147_1_1_0d166.html#a92e6fa07b1594c225337aced9ee06e1b">More...</a><br /></td></tr>
<tr class="separator:a92e6fa07b1594c225337aced9ee06e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad73cc769f6450fad59be86464a1f6509"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:ad73cc769f6450fad59be86464a1f6509"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Execution Protection.  <a href="../../d5/ddf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d147_1_1_0d166.html#ad73cc769f6450fad59be86464a1f6509">More...</a><br /></td></tr>
<tr class="separator:ad73cc769f6450fad59be86464a1f6509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22c662e3d2f9c3d1a9896bc110614bf5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:a22c662e3d2f9c3d1a9896bc110614bf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../d5/ddf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d147_1_1_0d166.html#a22c662e3d2f9c3d1a9896bc110614bf5">More...</a><br /></td></tr>
<tr class="separator:a22c662e3d2f9c3d1a9896bc110614bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec4a602d57464c696ece979b489a7e01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:aec4a602d57464c696ece979b489a7e01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../d5/ddf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d147_1_1_0d166.html#aec4a602d57464c696ece979b489a7e01">More...</a><br /></td></tr>
<tr class="separator:aec4a602d57464c696ece979b489a7e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4a1468fe25aea8af2b8e6cb6f915b38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:ad4a1468fe25aea8af2b8e6cb6f915b38"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../d5/ddf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d147_1_1_0d166.html#ad4a1468fe25aea8af2b8e6cb6f915b38">More...</a><br /></td></tr>
<tr class="separator:ad4a1468fe25aea8af2b8e6cb6f915b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fbfe147bc75dea9d8c153d91406b507"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:a9fbfe147bc75dea9d8c153d91406b507"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../d5/ddf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d147_1_1_0d166.html#a9fbfe147bc75dea9d8c153d91406b507">More...</a><br /></td></tr>
<tr class="separator:a9fbfe147bc75dea9d8c153d91406b507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bfa17deaf8017c9ee9e55ad3d2387ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:a3bfa17deaf8017c9ee9e55ad3d2387ca"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../d5/ddf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d147_1_1_0d166.html#a3bfa17deaf8017c9ee9e55ad3d2387ca">More...</a><br /></td></tr>
<tr class="separator:a3bfa17deaf8017c9ee9e55ad3d2387ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5baed8dc66d030d7d781f4a568f25708"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:a5baed8dc66d030d7d781f4a568f25708"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../d5/ddf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d147_1_1_0d166.html#a5baed8dc66d030d7d781f4a568f25708">More...</a><br /></td></tr>
<tr class="separator:a5baed8dc66d030d7d781f4a568f25708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51a5baeae885d5986b16d30bfd51b7dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:a51a5baeae885d5986b16d30bfd51b7dc"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../d5/ddf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d147_1_1_0d166.html#a51a5baeae885d5986b16d30bfd51b7dc">More...</a><br /></td></tr>
<tr class="separator:a51a5baeae885d5986b16d30bfd51b7dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad67072c73026a153b4f286bd4200d92d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:ad67072c73026a153b4f286bd4200d92d"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../d5/ddf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d147_1_1_0d166.html#ad67072c73026a153b4f286bd4200d92d">More...</a><br /></td></tr>
<tr class="separator:ad67072c73026a153b4f286bd4200d92d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4db12fdb766126195b20fc410d66e2c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:a4db12fdb766126195b20fc410d66e2c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../d5/ddf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d147_1_1_0d166.html#a4db12fdb766126195b20fc410d66e2c0">More...</a><br /></td></tr>
<tr class="separator:a4db12fdb766126195b20fc410d66e2c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55f29e39165319ac2a4decc88cd8f5f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:a55f29e39165319ac2a4decc88cd8f5f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../d5/ddf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d147_1_1_0d166.html#a55f29e39165319ac2a4decc88cd8f5f1">More...</a><br /></td></tr>
<tr class="separator:a55f29e39165319ac2a4decc88cd8f5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eee90f213aa15021ced388bafe40800"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:a8eee90f213aa15021ced388bafe40800"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../d5/ddf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d147_1_1_0d166.html#a8eee90f213aa15021ced388bafe40800">More...</a><br /></td></tr>
<tr class="separator:a8eee90f213aa15021ced388bafe40800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4923e1e12e77d113837aa9ca07fc87a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:ae4923e1e12e77d113837aa9ca07fc87a"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../d5/ddf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d147_1_1_0d166.html#ae4923e1e12e77d113837aa9ca07fc87a">More...</a><br /></td></tr>
<tr class="separator:ae4923e1e12e77d113837aa9ca07fc87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6572a3ce7fbb58566a069585abc3ca25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:a6572a3ce7fbb58566a069585abc3ca25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Access Prevention.  <a href="../../d5/ddf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d147_1_1_0d166.html#a6572a3ce7fbb58566a069585abc3ca25">More...</a><br /></td></tr>
<tr class="separator:a6572a3ce7fbb58566a069585abc3ca25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1bb731b29814e62dbfea0085c6b422e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:ad1bb731b29814e62dbfea0085c6b422e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../d5/ddf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d147_1_1_0d166.html#ad1bb731b29814e62dbfea0085c6b422e">More...</a><br /></td></tr>
<tr class="separator:ad1bb731b29814e62dbfea0085c6b422e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5343d75d7f5e08d66aaff49eaa0d3fcd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:a5343d75d7f5e08d66aaff49eaa0d3fcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d5/ddf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d147_1_1_0d166.html#a5343d75d7f5e08d66aaff49eaa0d3fcd">More...</a><br /></td></tr>
<tr class="separator:a5343d75d7f5e08d66aaff49eaa0d3fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64eec1279eeb3c28011b4ec7714b1f8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:a64eec1279eeb3c28011b4ec7714b1f8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../d5/ddf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d147_1_1_0d166.html#a64eec1279eeb3c28011b4ec7714b1f8d">More...</a><br /></td></tr>
<tr class="separator:a64eec1279eeb3c28011b4ec7714b1f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a891abd8e5991119a96e80417ab6bdc7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:a891abd8e5991119a96e80417ab6bdc7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../d5/ddf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d147_1_1_0d166.html#a891abd8e5991119a96e80417ab6bdc7e">More...</a><br /></td></tr>
<tr class="separator:a891abd8e5991119a96e80417ab6bdc7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0fb7c40462edd239d752f5202c9c891"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:ae0fb7c40462edd239d752f5202c9c891"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../d5/ddf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d147_1_1_0d166.html#ae0fb7c40462edd239d752f5202c9c891">More...</a><br /></td></tr>
<tr class="separator:ae0fb7c40462edd239d752f5202c9c891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f2013a93a2e34075f54752334587228"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:a9f2013a93a2e34075f54752334587228"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../d5/ddf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d147_1_1_0d166.html#a9f2013a93a2e34075f54752334587228">More...</a><br /></td></tr>
<tr class="separator:a9f2013a93a2e34075f54752334587228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9e17b16bee734f98f901d40e8386472"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:af9e17b16bee734f98f901d40e8386472"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../d5/ddf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d147_1_1_0d166.html#af9e17b16bee734f98f901d40e8386472">More...</a><br /></td></tr>
<tr class="separator:af9e17b16bee734f98f901d40e8386472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67def707f76707266899243b3c704260"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:a67def707f76707266899243b3c704260"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../d5/ddf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d147_1_1_0d166.html#a67def707f76707266899243b3c704260">More...</a><br /></td></tr>
<tr class="separator:a67def707f76707266899243b3c704260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a910d0e50b105d1738f112c648db35373"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:a910d0e50b105d1738f112c648db35373"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../d5/ddf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d147_1_1_0d166.html#a910d0e50b105d1738f112c648db35373">More...</a><br /></td></tr>
<tr class="separator:a910d0e50b105d1738f112c648db35373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a7502d5a24d33b8ec46132e29ef0c37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:a8a7502d5a24d33b8ec46132e29ef0c37"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../d5/ddf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d147_1_1_0d166.html#a8a7502d5a24d33b8ec46132e29ef0c37">More...</a><br /></td></tr>
<tr class="separator:a8a7502d5a24d33b8ec46132e29ef0c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91fcec8bbda8a074b94304125a9356b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:a91fcec8bbda8a074b94304125a9356b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../d5/ddf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d147_1_1_0d166.html#a91fcec8bbda8a074b94304125a9356b1">More...</a><br /></td></tr>
<tr class="separator:a91fcec8bbda8a074b94304125a9356b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5827b10dbc48e9ed54d805e14cc67b7"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae5827b10dbc48e9ed54d805e14cc67b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0f3618560d6bd06ac77648c5e400482"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ae0f3618560d6bd06ac77648c5e400482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22a8198f1739642f1970aec4f19353ae"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a22a8198f1739642f1970aec4f19353ae">EBX</a></td></tr>
<tr class="separator:a22a8198f1739642f1970aec4f19353ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec30295e4f0964a1155fb1c22c757627"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3d32f24b1128ad5bc1b3b9a2ad27b09e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac9050e9838e407e7f622e9bcb5d11517"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:ac9050e9838e407e7f622e9bcb5d11517"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../de/df6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d156_1_1_0d189.html#ac9050e9838e407e7f622e9bcb5d11517">More...</a><br /></td></tr>
<tr class="separator:ac9050e9838e407e7f622e9bcb5d11517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad99837be02391938f7992a5ce06efc9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:ad99837be02391938f7992a5ce06efc9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../de/df6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d156_1_1_0d189.html#ad99837be02391938f7992a5ce06efc9c">More...</a><br /></td></tr>
<tr class="separator:ad99837be02391938f7992a5ce06efc9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c94cce3926119ed2fe7ebefbc29f9cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:a0c94cce3926119ed2fe7ebefbc29f9cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Mode Instruction Prevention.  <a href="../../de/df6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d156_1_1_0d189.html#a0c94cce3926119ed2fe7ebefbc29f9cc">More...</a><br /></td></tr>
<tr class="separator:a0c94cce3926119ed2fe7ebefbc29f9cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cc33cb0a820703fff6026a4fb9a3e6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:a3cc33cb0a820703fff6026a4fb9a3e6f"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../de/df6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d156_1_1_0d189.html#a3cc33cb0a820703fff6026a4fb9a3e6f">More...</a><br /></td></tr>
<tr class="separator:a3cc33cb0a820703fff6026a4fb9a3e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf0ca06987fcbbb8377804820639297a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:aaf0ca06987fcbbb8377804820639297a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../de/df6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d156_1_1_0d189.html#aaf0ca06987fcbbb8377804820639297a">More...</a><br /></td></tr>
<tr class="separator:aaf0ca06987fcbbb8377804820639297a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ebe3c9a0c4f9884ca4e3a2d86a5a011"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:a6ebe3c9a0c4f9884ca4e3a2d86a5a011"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../de/df6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d156_1_1_0d189.html#a6ebe3c9a0c4f9884ca4e3a2d86a5a011">More...</a><br /></td></tr>
<tr class="separator:a6ebe3c9a0c4f9884ca4e3a2d86a5a011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a072fe8e63062b7293ddded1c06ddef9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:a072fe8e63062b7293ddded1c06ddef9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../de/df6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d156_1_1_0d189.html#a072fe8e63062b7293ddded1c06ddef9c">More...</a><br /></td></tr>
<tr class="separator:a072fe8e63062b7293ddded1c06ddef9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3296d5c215ef9a44a236dbeae21926b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:aa3296d5c215ef9a44a236dbeae21926b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../de/df6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d156_1_1_0d189.html#aa3296d5c215ef9a44a236dbeae21926b">More...</a><br /></td></tr>
<tr class="separator:aa3296d5c215ef9a44a236dbeae21926b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b0e5fddb8a5e260458189430a545be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:a18b0e5fddb8a5e260458189430a545be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../de/df6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d156_1_1_0d189.html#a18b0e5fddb8a5e260458189430a545be">More...</a><br /></td></tr>
<tr class="separator:a18b0e5fddb8a5e260458189430a545be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e19b18a78ab1f8decb50d5d2ddf5c1a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:a3e19b18a78ab1f8decb50d5d2ddf5c1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../de/df6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d156_1_1_0d189.html#a3e19b18a78ab1f8decb50d5d2ddf5c1a">More...</a><br /></td></tr>
<tr class="separator:a3e19b18a78ab1f8decb50d5d2ddf5c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a23287eefd53b170b039d3f48a73783"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:a0a23287eefd53b170b039d3f48a73783"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../de/df6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d156_1_1_0d189.html#a0a23287eefd53b170b039d3f48a73783">More...</a><br /></td></tr>
<tr class="separator:a0a23287eefd53b170b039d3f48a73783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e6c62114acf976dcc1f10ad8c0d0e28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:a9e6c62114acf976dcc1f10ad8c0d0e28"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../de/df6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d156_1_1_0d189.html#a9e6c62114acf976dcc1f10ad8c0d0e28">More...</a><br /></td></tr>
<tr class="separator:a9e6c62114acf976dcc1f10ad8c0d0e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6d8e251414f6ad89e9fd071d49fd0f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:af6d8e251414f6ad89e9fd071d49fd0f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../de/df6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d156_1_1_0d189.html#af6d8e251414f6ad89e9fd071d49fd0f8">More...</a><br /></td></tr>
<tr class="separator:af6d8e251414f6ad89e9fd071d49fd0f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89292820c174161497c76fc9cfdd0c55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:a89292820c174161497c76fc9cfdd0c55"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../de/df6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d156_1_1_0d189.html#a89292820c174161497c76fc9cfdd0c55">More...</a><br /></td></tr>
<tr class="separator:a89292820c174161497c76fc9cfdd0c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad66454f929f392d65ef9c34734c9a113"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:ad66454f929f392d65ef9c34734c9a113"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../de/df6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d156_1_1_0d189.html#ad66454f929f392d65ef9c34734c9a113">More...</a><br /></td></tr>
<tr class="separator:ad66454f929f392d65ef9c34734c9a113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a373aba14b58b7a88fa5721e9e4073bb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:a373aba14b58b7a88fa5721e9e4073bb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/df6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d156_1_1_0d189.html#a373aba14b58b7a88fa5721e9e4073bb5">More...</a><br /></td></tr>
<tr class="separator:a373aba14b58b7a88fa5721e9e4073bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3abc49227a575a98bff786da169ed138"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:a3abc49227a575a98bff786da169ed138"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../de/df6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d156_1_1_0d189.html#a3abc49227a575a98bff786da169ed138">More...</a><br /></td></tr>
<tr class="separator:a3abc49227a575a98bff786da169ed138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57df69b0aee0324b42139742ae9f9951"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:a57df69b0aee0324b42139742ae9f9951"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../de/df6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d156_1_1_0d189.html#a57df69b0aee0324b42139742ae9f9951">More...</a><br /></td></tr>
<tr class="separator:a57df69b0aee0324b42139742ae9f9951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd436415fa7949da5df60ee7873d0d2b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:afd436415fa7949da5df60ee7873d0d2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../de/df6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d156_1_1_0d189.html#afd436415fa7949da5df60ee7873d0d2b">More...</a><br /></td></tr>
<tr class="separator:afd436415fa7949da5df60ee7873d0d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9af24d78efa67868347976dc038d19ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:a9af24d78efa67868347976dc038d19ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../de/df6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d156_1_1_0d189.html#a9af24d78efa67868347976dc038d19ba">More...</a><br /></td></tr>
<tr class="separator:a9af24d78efa67868347976dc038d19ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d9ec4c1e66c0a8802c26ecc2aef947f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:a6d9ec4c1e66c0a8802c26ecc2aef947f"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../de/df6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d156_1_1_0d189.html#a6d9ec4c1e66c0a8802c26ecc2aef947f">More...</a><br /></td></tr>
<tr class="separator:a6d9ec4c1e66c0a8802c26ecc2aef947f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c4cb60f1e2921c003633f51bb7191b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:a8c4cb60f1e2921c003633f51bb7191b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../de/df6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d156_1_1_0d189.html#a8c4cb60f1e2921c003633f51bb7191b2">More...</a><br /></td></tr>
<tr class="separator:a8c4cb60f1e2921c003633f51bb7191b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c8c7c6e46c5066d5c5f2225794ea861"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a9c8c7c6e46c5066d5c5f2225794ea861"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/df6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d156_1_1_0d189.html#a9c8c7c6e46c5066d5c5f2225794ea861">More...</a><br /></td></tr>
<tr class="separator:a9c8c7c6e46c5066d5c5f2225794ea861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9f4b5266f7082d78f524711ee7ecb28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:aa9f4b5266f7082d78f524711ee7ecb28"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../de/df6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d156_1_1_0d189.html#aa9f4b5266f7082d78f524711ee7ecb28">More...</a><br /></td></tr>
<tr class="separator:aa9f4b5266f7082d78f524711ee7ecb28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1369011d7cacb0729435ccddf61c307b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:a1369011d7cacb0729435ccddf61c307b"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../de/df6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d156_1_1_0d189.html#a1369011d7cacb0729435ccddf61c307b">More...</a><br /></td></tr>
<tr class="separator:a1369011d7cacb0729435ccddf61c307b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a953b31e940e5703dbdf71fb4b109d5b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:a953b31e940e5703dbdf71fb4b109d5b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../de/df6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d156_1_1_0d189.html#a953b31e940e5703dbdf71fb4b109d5b3">More...</a><br /></td></tr>
<tr class="separator:a953b31e940e5703dbdf71fb4b109d5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a82abe0031d29c08041d8b37a09fca8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:a8a82abe0031d29c08041d8b37a09fca8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../de/df6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d156_1_1_0d189.html#a8a82abe0031d29c08041d8b37a09fca8">More...</a><br /></td></tr>
<tr class="separator:a8a82abe0031d29c08041d8b37a09fca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d32f24b1128ad5bc1b3b9a2ad27b09e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3d32f24b1128ad5bc1b3b9a2ad27b09e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a849f7cf916ff7657005bf48f39ed68e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a849f7cf916ff7657005bf48f39ed68e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec30295e4f0964a1155fb1c22c757627"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#aec30295e4f0964a1155fb1c22c757627">ECX</a></td></tr>
<tr class="separator:aec30295e4f0964a1155fb1c22c757627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29656561a89e044f31f2e54011b636db"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af3215a0500297bf358b52c9b4c73fb07"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aaa015fbada7ca024927415c3637fb91f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:aaa015fbada7ca024927415c3637fb91f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d160_1_1_0d214.html#aaa015fbada7ca024927415c3637fb91f">More...</a><br /></td></tr>
<tr class="separator:aaa015fbada7ca024927415c3637fb91f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a459f73e5998e0af6a09b17c4e859fda6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:a459f73e5998e0af6a09b17c4e859fda6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../d8/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d160_1_1_0d214.html#a459f73e5998e0af6a09b17c4e859fda6">More...</a><br /></td></tr>
<tr class="separator:a459f73e5998e0af6a09b17c4e859fda6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f173d42bfc0c715599e034a3232fa64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:a0f173d42bfc0c715599e034a3232fa64"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../d8/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d160_1_1_0d214.html#a0f173d42bfc0c715599e034a3232fa64">More...</a><br /></td></tr>
<tr class="separator:a0f173d42bfc0c715599e034a3232fa64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6a30f383f78dfc17f68249c38b0f306"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:af6a30f383f78dfc17f68249c38b0f306"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../d8/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d160_1_1_0d214.html#af6a30f383f78dfc17f68249c38b0f306">More...</a><br /></td></tr>
<tr class="separator:af6a30f383f78dfc17f68249c38b0f306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa19dba0943515eef8bfeafea6ac22348"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:aa19dba0943515eef8bfeafea6ac22348"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../d8/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d160_1_1_0d214.html#aa19dba0943515eef8bfeafea6ac22348">More...</a><br /></td></tr>
<tr class="separator:aa19dba0943515eef8bfeafea6ac22348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a239574c9129e94c23f0785fefd952256"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:a239574c9129e94c23f0785fefd952256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d160_1_1_0d214.html#a239574c9129e94c23f0785fefd952256">More...</a><br /></td></tr>
<tr class="separator:a239574c9129e94c23f0785fefd952256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0435ac8825d5059ea55c41160c0b883e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:a0435ac8825d5059ea55c41160c0b883e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../d8/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d160_1_1_0d214.html#a0435ac8825d5059ea55c41160c0b883e">More...</a><br /></td></tr>
<tr class="separator:a0435ac8825d5059ea55c41160c0b883e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49169ea345998c480f0668936e416e31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:a49169ea345998c480f0668936e416e31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../d8/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d160_1_1_0d214.html#a49169ea345998c480f0668936e416e31">More...</a><br /></td></tr>
<tr class="separator:a49169ea345998c480f0668936e416e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a438c8629a8b5262c82e7a83ba9556f63"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:a438c8629a8b5262c82e7a83ba9556f63"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../d8/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d160_1_1_0d214.html#a438c8629a8b5262c82e7a83ba9556f63">More...</a><br /></td></tr>
<tr class="separator:a438c8629a8b5262c82e7a83ba9556f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07d73e44c57969a6f6a5bd470c9ab8e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:a07d73e44c57969a6f6a5bd470c9ab8e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../d8/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d160_1_1_0d214.html#a07d73e44c57969a6f6a5bd470c9ab8e3">More...</a><br /></td></tr>
<tr class="separator:a07d73e44c57969a6f6a5bd470c9ab8e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5df977def777ff42e3e8fb75e7527ea5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a5df977def777ff42e3e8fb75e7527ea5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d160_1_1_0d214.html#a5df977def777ff42e3e8fb75e7527ea5">More...</a><br /></td></tr>
<tr class="separator:a5df977def777ff42e3e8fb75e7527ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0539e2f75f1487e0fd2f769f6a79d542"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:a0539e2f75f1487e0fd2f769f6a79d542"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT MSR is available.  <a href="../../d8/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d160_1_1_0d214.html#a0539e2f75f1487e0fd2f769f6a79d542">More...</a><br /></td></tr>
<tr class="separator:a0539e2f75f1487e0fd2f769f6a79d542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1c34c8ef1b48846a9be5c8d861862b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:ad1c34c8ef1b48846a9be5c8d861862b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../d8/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d160_1_1_0d214.html#ad1c34c8ef1b48846a9be5c8d861862b2">More...</a><br /></td></tr>
<tr class="separator:ad1c34c8ef1b48846a9be5c8d861862b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38bfb7a59068186ecec1e4e60da970bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:a38bfb7a59068186ecec1e4e60da970bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../d8/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d160_1_1_0d214.html#a38bfb7a59068186ecec1e4e60da970bd">More...</a><br /></td></tr>
<tr class="separator:a38bfb7a59068186ecec1e4e60da970bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37b2cad88619036996fd3ef861b576ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:a37b2cad88619036996fd3ef861b576ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../d8/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d160_1_1_0d214.html#a37b2cad88619036996fd3ef861b576ea">More...</a><br /></td></tr>
<tr class="separator:a37b2cad88619036996fd3ef861b576ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8d14133e927ae025ac0a511f5c5923b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:ac8d14133e927ae025ac0a511f5c5923b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d160_1_1_0d214.html#ac8d14133e927ae025ac0a511f5c5923b">More...</a><br /></td></tr>
<tr class="separator:ac8d14133e927ae025ac0a511f5c5923b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cb7ae8d5d6758cf0e0ae69edc86bfb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:a2cb7ae8d5d6758cf0e0ae69edc86bfb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../d8/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d160_1_1_0d214.html#a2cb7ae8d5d6758cf0e0ae69edc86bfb6">More...</a><br /></td></tr>
<tr class="separator:a2cb7ae8d5d6758cf0e0ae69edc86bfb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbc6973a3b99af08feb22b6b0302bc06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:abbc6973a3b99af08feb22b6b0302bc06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../d8/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d160_1_1_0d214.html#abbc6973a3b99af08feb22b6b0302bc06">More...</a><br /></td></tr>
<tr class="separator:abbc6973a3b99af08feb22b6b0302bc06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13f3d93db43c6d76479f9d18f39cf1d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:a13f3d93db43c6d76479f9d18f39cf1d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../d8/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d160_1_1_0d214.html#a13f3d93db43c6d76479f9d18f39cf1d5">More...</a><br /></td></tr>
<tr class="separator:a13f3d93db43c6d76479f9d18f39cf1d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfc092f1bf4547bbe87d59391ade1f8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:acfc092f1bf4547bbe87d59391ade1f8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d160_1_1_0d214.html#acfc092f1bf4547bbe87d59391ade1f8a">More...</a><br /></td></tr>
<tr class="separator:acfc092f1bf4547bbe87d59391ade1f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bcf9c9b54c8f845b6f1d59affdc1386"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:a3bcf9c9b54c8f845b6f1d59affdc1386"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../d8/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d160_1_1_0d214.html#a3bcf9c9b54c8f845b6f1d59affdc1386">More...</a><br /></td></tr>
<tr class="separator:a3bcf9c9b54c8f845b6f1d59affdc1386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab73c567e451a7578c4d10987e4536c50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:ab73c567e451a7578c4d10987e4536c50"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../d8/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d160_1_1_0d214.html#ab73c567e451a7578c4d10987e4536c50">More...</a><br /></td></tr>
<tr class="separator:ab73c567e451a7578c4d10987e4536c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66e633dc0f7747a0875a5357cfebd136"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:a66e633dc0f7747a0875a5357cfebd136"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../d8/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d160_1_1_0d214.html#a66e633dc0f7747a0875a5357cfebd136">More...</a><br /></td></tr>
<tr class="separator:a66e633dc0f7747a0875a5357cfebd136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a874b64f88baeb5a0267a657836394119"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:a874b64f88baeb5a0267a657836394119"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../d8/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d160_1_1_0d214.html#a874b64f88baeb5a0267a657836394119">More...</a><br /></td></tr>
<tr class="separator:a874b64f88baeb5a0267a657836394119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8d335d0294e1d4bb1618c0e1fbec83c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:af8d335d0294e1d4bb1618c0e1fbec83c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../d8/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d160_1_1_0d214.html#af8d335d0294e1d4bb1618c0e1fbec83c">More...</a><br /></td></tr>
<tr class="separator:af8d335d0294e1d4bb1618c0e1fbec83c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46226bde846c1b62d3b8cd2d0c13af9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:a46226bde846c1b62d3b8cd2d0c13af9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single Thread Indirect Branch Predictor, part of IBC.  <a href="../../d8/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d160_1_1_0d214.html#a46226bde846c1b62d3b8cd2d0c13af9d">More...</a><br /></td></tr>
<tr class="separator:a46226bde846c1b62d3b8cd2d0c13af9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b8632ea03cced819bbc35463c04ef96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:a9b8632ea03cced819bbc35463c04ef96"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD MSR.  <a href="../../d8/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d160_1_1_0d214.html#a9b8632ea03cced819bbc35463c04ef96">More...</a><br /></td></tr>
<tr class="separator:a9b8632ea03cced819bbc35463c04ef96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1b5776cff5ac188cadeb1c0f61de66c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:af1b5776cff5ac188cadeb1c0f61de66c"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../d8/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d160_1_1_0d214.html#af1b5776cff5ac188cadeb1c0f61de66c">More...</a><br /></td></tr>
<tr class="separator:af1b5776cff5ac188cadeb1c0f61de66c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a179fb9716b582f21458fc220ffb2d536"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:a179fb9716b582f21458fc220ffb2d536"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES MSR (lists model-specific core capabilities)  <a href="../../d8/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d160_1_1_0d214.html#a179fb9716b582f21458fc220ffb2d536">More...</a><br /></td></tr>
<tr class="separator:a179fb9716b582f21458fc220ffb2d536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa057bf070907c5f5ce5c2ad5a320175e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:aa057bf070907c5f5ce5c2ad5a320175e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../d8/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d160_1_1_0d214.html#aa057bf070907c5f5ce5c2ad5a320175e">More...</a><br /></td></tr>
<tr class="separator:aa057bf070907c5f5ce5c2ad5a320175e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3215a0500297bf358b52c9b4c73fb07"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af3215a0500297bf358b52c9b4c73fb07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af980cb822146d4925305adaba1bc0484"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:af980cb822146d4925305adaba1bc0484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29656561a89e044f31f2e54011b636db"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a29656561a89e044f31f2e54011b636db">EDX</a></td></tr>
<tr class="separator:a29656561a89e044f31f2e54011b636db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00495">495</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="af15a39e54d1b2ca7c70d779f214700db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15a39e54d1b2ca7c70d779f214700db">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_0::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">497</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                    <a class="code" href="../../d9/def/mb__64bit__map_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a27293ade1a96d3e9a970f148b4d67b41">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a22a8198f1739642f1970aec4f19353ae">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#aec30295e4f0964a1155fb1c22c757627">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a29656561a89e044f31f2e54011b636db">EDX</a>.raw)</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x0)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                }</div>
<div class="ttc" id="amb__64bit__map_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d9/def/mb__64bit__map_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a22a8198f1739642f1970aec4f19353ae"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a22a8198f1739642f1970aec4f19353ae">CPU::x86::Intel::CPUID0x00000007_0::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@147 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a27293ade1a96d3e9a970f148b4d67b41"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a27293ade1a96d3e9a970f148b4d67b41">CPU::x86::Intel::CPUID0x00000007_0::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@146 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a29656561a89e044f31f2e54011b636db"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a29656561a89e044f31f2e54011b636db">CPU::x86::Intel::CPUID0x00000007_0::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@160 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_aec30295e4f0964a1155fb1c22c757627"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#aec30295e4f0964a1155fb1c22c757627">CPU::x86::Intel::CPUID0x00000007_0::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@156 ECX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d9/def/mb__64bit__map_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a27293ade1a96d3e9a970f148b4d67b41">EAX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a22a8198f1739642f1970aec4f19353ae">EBX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#aec30295e4f0964a1155fb1c22c757627">ECX</a>, and <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a29656561a89e044f31f2e54011b636db">EDX</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/dfc/cpu_8cpp_source.html#l00239">CPU::GetCPUFeat()</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a27293ade1a96d3e9a970f148b4d67b41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27293ade1a96d3e9a970f148b4d67b41">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<a id="a22a8198f1739642f1970aec4f19353ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22a8198f1739642f1970aec4f19353ae">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/dfc/cpu_8cpp_source.html#l00239">CPU::GetCPUFeat()</a>.</p>

</div>
</div>
<a id="aec30295e4f0964a1155fb1c22c757627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec30295e4f0964a1155fb1c22c757627">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/dfc/cpu_8cpp_source.html#l00239">CPU::GetCPUFeat()</a>.</p>

</div>
</div>
<a id="a29656561a89e044f31f2e54011b636db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29656561a89e044f31f2e54011b636db">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
