{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604331033717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604331033723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 02 15:30:33 2020 " "Processing started: Mon Nov 02 15:30:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604331033723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1604331033723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Binary_to_Ascii -c Binary_to_Ascii " "Command: quartus_sta Binary_to_Ascii -c Binary_to_Ascii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1604331033723 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1604331033816 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1604331033956 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1604331033956 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604331033996 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604331033996 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "30 " "The Timing Analyzer is analyzing 30 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1604331034146 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Binary_to_Ascii.sdc " "Synopsys Design Constraints File file not found: 'Binary_to_Ascii.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1604331034172 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1604331034172 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1604331034174 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name conversion_complete_int conversion_complete_int " "create_clock -period 1.000 -name conversion_complete_int conversion_complete_int" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1604331034174 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name conversion_complete_dec conversion_complete_dec " "create_clock -period 1.000 -name conversion_complete_dec conversion_complete_dec" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1604331034174 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604331034174 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "i_dec1\[0\]~1\|combout " "Node \"i_dec1\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604331034175 ""} { "Warning" "WSTA_SCC_NODE" "i_dec1\[0\]~1\|dataa " "Node \"i_dec1\[0\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604331034175 ""} { "Warning" "WSTA_SCC_NODE" "LessThan12~0\|dataa " "Node \"LessThan12~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604331034175 ""} { "Warning" "WSTA_SCC_NODE" "LessThan12~0\|combout " "Node \"LessThan12~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604331034175 ""} { "Warning" "WSTA_SCC_NODE" "i_dec1\[3\]~0\|dataa " "Node \"i_dec1\[3\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604331034175 ""} { "Warning" "WSTA_SCC_NODE" "i_dec1\[3\]~0\|combout " "Node \"i_dec1\[3\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604331034175 ""} { "Warning" "WSTA_SCC_NODE" "i_dec1\[0\]~1\|datad " "Node \"i_dec1\[0\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604331034175 ""}  } { { "Binary_to_Ascii.v" "" { Text "C:/Users/Ujjawal Aggarwal/Desktop/E-yantar/Binary_to_Ascii/Binary_to_Ascii/Binary_to_Ascii.v" 168 -1 0 } } { "Binary_to_Ascii.v" "" { Text "C:/Users/Ujjawal Aggarwal/Desktop/E-yantar/Binary_to_Ascii/Binary_to_Ascii/Binary_to_Ascii.v" 170 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1604331034175 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "i_int1\[0\]~0\|combout " "Node \"i_int1\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604331034176 ""} { "Warning" "WSTA_SCC_NODE" "i_int1\[0\]~0\|dataa " "Node \"i_int1\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1604331034176 ""}  } { { "Binary_to_Ascii.v" "" { Text "C:/Users/Ujjawal Aggarwal/Desktop/E-yantar/Binary_to_Ascii/Binary_to_Ascii/Binary_to_Ascii.v" 153 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1604331034176 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_dec1\[3\]~0\|datad  to: i_dec1\[0\]~1\|combout " "From: i_dec1\[3\]~0\|datad  to: i_dec1\[0\]~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1604331034177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_int1\[0\]~0  from: datab  to: combout " "Cell: i_int1\[0\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1604331034177 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1604331034177 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1604331034178 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604331034179 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1604331034180 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1604331034192 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1604331034222 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1604331034222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.136 " "Worst-case setup slack is -6.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.136            -277.067 clk  " "   -6.136            -277.067 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.552             -57.603 conversion_complete_dec  " "   -5.552             -57.603 conversion_complete_dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.595             -39.281 conversion_complete_int  " "   -2.595             -39.281 conversion_complete_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604331034227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.619 " "Worst-case hold slack is -0.619" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.619              -0.619 conversion_complete_dec  " "   -0.619              -0.619 conversion_complete_dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.079              -0.164 conversion_complete_int  " "   -0.079              -0.164 conversion_complete_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 clk  " "    0.343               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604331034235 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604331034242 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604331034253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -105.000 clk  " "   -3.000            -105.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.848             -15.775 conversion_complete_dec  " "   -0.848             -15.775 conversion_complete_dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.143              -2.295 conversion_complete_int  " "   -0.143              -2.295 conversion_complete_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604331034262 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1604331034414 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1604331034439 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1604331034721 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_dec1\[3\]~0\|datad  to: i_dec1\[0\]~1\|combout " "From: i_dec1\[3\]~0\|datad  to: i_dec1\[0\]~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1604331034753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_int1\[0\]~0  from: datab  to: combout " "Cell: i_int1\[0\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1604331034753 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1604331034753 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604331034754 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1604331034766 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1604331034766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.331 " "Worst-case setup slack is -5.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.331            -241.502 clk  " "   -5.331            -241.502 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.941             -51.155 conversion_complete_dec  " "   -4.941             -51.155 conversion_complete_dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.354             -34.589 conversion_complete_int  " "   -2.354             -34.589 conversion_complete_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604331034772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.444 " "Worst-case hold slack is -0.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.444              -0.444 conversion_complete_dec  " "   -0.444              -0.444 conversion_complete_dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.034              -0.040 conversion_complete_int  " "   -0.034              -0.040 conversion_complete_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 clk  " "    0.299               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604331034782 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604331034792 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604331034802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -105.000 clk  " "   -3.000            -105.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.641             -13.223 conversion_complete_dec  " "   -0.641             -13.223 conversion_complete_dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.003              -0.012 conversion_complete_int  " "   -0.003              -0.012 conversion_complete_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604331034813 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1604331034900 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_dec1\[3\]~0\|datad  to: i_dec1\[0\]~1\|combout " "From: i_dec1\[3\]~0\|datad  to: i_dec1\[0\]~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1604331034957 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_int1\[0\]~0  from: datab  to: combout " "Cell: i_int1\[0\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1604331034957 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1604331034957 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604331034958 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1604331034960 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1604331034960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.010 " "Worst-case setup slack is -3.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.010            -121.543 clk  " "   -3.010            -121.543 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.968             -29.817 conversion_complete_dec  " "   -2.968             -29.817 conversion_complete_dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.327             -17.914 conversion_complete_int  " "   -1.327             -17.914 conversion_complete_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604331034979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.296 " "Worst-case hold slack is -0.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.296              -0.357 conversion_complete_dec  " "   -0.296              -0.357 conversion_complete_dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.219              -1.033 conversion_complete_int  " "   -0.219              -1.033 conversion_complete_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clk  " "    0.179               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331034994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604331034994 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604331035003 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604331035012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331035020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331035020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -111.759 clk  " "   -3.000            -111.759 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331035020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.346              -3.789 conversion_complete_dec  " "   -0.346              -3.789 conversion_complete_dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331035020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022               0.000 conversion_complete_int  " "    0.022               0.000 conversion_complete_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604331035020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604331035020 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1604331035452 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1604331035453 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 17 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604331035566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 02 15:30:35 2020 " "Processing ended: Mon Nov 02 15:30:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604331035566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604331035566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604331035566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1604331035566 ""}
