<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="Memory_SDR" module="SDR" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2019 12 16 12:31:17.082" version="6.0" type="Module" synthesis="lse" source_format="Verilog">
  <Package>
		<File name="Memory_SDR.lpc" type="lpc" modified="2019 12 16 12:30:58.669"/>
		<File name="Memory_SDR.v" type="top_level_verilog" modified="2019 12 16 12:30:58.760"/>
		<File name="Memory_SDR_tmpl.v" type="template_verilog" modified="2019 12 16 12:30:58.767"/>
  </Package>
</DiamondModule>
