Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Oct 28 12:18:11 2015
| Host         : ahtanum.andrew.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.1 (Maipo)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.365      -40.212                     20                  147        0.161        0.000                      0                  147        0.538        0.000                       0                    62  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_div/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         
sys_clk_pin           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_div/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.043        0.000                      0                   16        0.161        0.000                      0                   16        0.538        0.000                       0                    16  
  clkfbout_clk_wiz_0                                                                                                                                                    8.408        0.000                       0                     3  
sys_clk_pin                 6.128        0.000                      0                  111        0.223        0.000                      0                  111        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -2.365      -40.212                     20                   20        0.458        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_div/inst/clk_in1
  To Clock:  clk_div/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_div/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_div/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk_div/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_div/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_div/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_div/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_div/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 1.846ns (79.830%)  route 0.466ns (20.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 3.699 - 2.500 ) 
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.431     1.431    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.043    -1.612 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.539    -0.073    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.336     1.339    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.846     3.185 r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.466     3.651    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/douta_array[1]
    SLICE_X81Y108        FDRE                                         r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.328     3.828    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.862     0.966 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.464     2.430    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.502 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.197     3.699    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X81Y108        FDRE                                         r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[1]/C
                         clock pessimism              0.078     3.778    
                         clock uncertainty           -0.066     3.712    
    SLICE_X81Y108        FDRE (Setup_fdre_C_D)       -0.018     3.694    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[1]
  -------------------------------------------------------------------
                         required time                          3.694    
                         arrival time                          -3.651    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 1.846ns (82.721%)  route 0.386ns (17.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.198ns = ( 3.698 - 2.500 ) 
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.431     1.431    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.043    -1.612 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.539    -0.073    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.337     1.340    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y43         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     3.186 r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.386     3.571    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/douta_array[4]
    SLICE_X79Y107        FDRE                                         r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.328     3.828    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.862     0.966 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.464     2.430    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.502 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.196     3.698    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X79Y107        FDRE                                         r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[4]/C
                         clock pessimism              0.060     3.759    
                         clock uncertainty           -0.066     3.693    
    SLICE_X79Y107        FDRE (Setup_fdre_C_D)       -0.018     3.675    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[4]
  -------------------------------------------------------------------
                         required time                          3.675    
                         arrival time                          -3.571    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 1.846ns (83.093%)  route 0.376ns (16.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 3.699 - 2.500 ) 
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.431     1.431    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.043    -1.612 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.539    -0.073    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.336     1.339    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      1.846     3.185 r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9]
                         net (fo=1, routed)           0.376     3.560    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/douta_array[3]
    SLICE_X81Y109        FDRE                                         r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.328     3.828    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.862     0.966 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.464     2.430    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.502 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.197     3.699    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X81Y109        FDRE                                         r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[3]/C
                         clock pessimism              0.078     3.778    
                         clock uncertainty           -0.066     3.712    
    SLICE_X81Y109        FDRE (Setup_fdre_C_D)       -0.026     3.686    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[3]
  -------------------------------------------------------------------
                         required time                          3.686    
                         arrival time                          -3.560    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 1.846ns (83.330%)  route 0.369ns (16.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 3.699 - 2.500 ) 
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.431     1.431    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.043    -1.612 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.539    -0.073    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.337     1.340    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y43         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      1.846     3.186 r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           0.369     3.555    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/douta_array[6]
    SLICE_X81Y108        FDRE                                         r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.328     3.828    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.862     0.966 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.464     2.430    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.502 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.197     3.699    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X81Y108        FDRE                                         r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[6]/C
                         clock pessimism              0.078     3.778    
                         clock uncertainty           -0.066     3.712    
    SLICE_X81Y108        FDRE (Setup_fdre_C_D)       -0.026     3.686    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[6]
  -------------------------------------------------------------------
                         required time                          3.686    
                         arrival time                          -3.555    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 1.846ns (82.981%)  route 0.379ns (17.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 3.699 - 2.500 ) 
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.431     1.431    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.043    -1.612 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.539    -0.073    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.336     1.339    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.846     3.185 r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.379     3.563    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/douta_array[0]
    SLICE_X80Y108        FDRE                                         r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.328     3.828    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.862     0.966 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.464     2.430    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.502 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.197     3.699    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X80Y108        FDRE                                         r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[0]/C
                         clock pessimism              0.078     3.778    
                         clock uncertainty           -0.066     3.712    
    SLICE_X80Y108        FDRE (Setup_fdre_C_D)        0.002     3.714    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[0]
  -------------------------------------------------------------------
                         required time                          3.714    
                         arrival time                          -3.563    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 1.846ns (83.405%)  route 0.367ns (16.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 3.700 - 2.500 ) 
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.431     1.431    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.043    -1.612 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.539    -0.073    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.337     1.340    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y43         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      1.846     3.186 r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           0.367     3.553    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/douta_array[5]
    SLICE_X80Y107        FDRE                                         r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.328     3.828    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.862     0.966 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.464     2.430    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.502 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.198     3.700    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X80Y107        FDRE                                         r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[5]/C
                         clock pessimism              0.078     3.779    
                         clock uncertainty           -0.066     3.713    
    SLICE_X80Y107        FDRE (Setup_fdre_C_D)       -0.007     3.706    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[5]
  -------------------------------------------------------------------
                         required time                          3.706    
                         arrival time                          -3.553    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 1.846ns (83.330%)  route 0.369ns (16.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 3.699 - 2.500 ) 
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.431     1.431    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.043    -1.612 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.539    -0.073    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.337     1.340    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y43         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      1.846     3.186 r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           0.369     3.555    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/douta_array[7]
    SLICE_X80Y108        FDRE                                         r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.328     3.828    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.862     0.966 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.464     2.430    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.502 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.197     3.699    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X80Y108        FDRE                                         r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[7]/C
                         clock pessimism              0.078     3.778    
                         clock uncertainty           -0.066     3.712    
    SLICE_X80Y108        FDRE (Setup_fdre_C_D)       -0.001     3.711    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[7]
  -------------------------------------------------------------------
                         required time                          3.711    
                         arrival time                          -3.555    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 1.846ns (83.405%)  route 0.367ns (16.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 3.700 - 2.500 ) 
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.431     1.431    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.043    -1.612 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.539    -0.073    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.336     1.339    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.846     3.185 r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.367     3.552    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/douta_array[2]
    SLICE_X80Y107        FDRE                                         r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.328     3.828    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.862     0.966 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.464     2.430    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.502 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.198     3.700    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X80Y107        FDRE                                         r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[2]/C
                         clock pessimism              0.078     3.779    
                         clock uncertainty           -0.066     3.713    
    SLICE_X80Y107        FDRE (Setup_fdre_C_D)        0.002     3.715    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[2]
  -------------------------------------------------------------------
                         required time                          3.715    
                         arrival time                          -3.552    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.361ns (32.938%)  route 0.735ns (67.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 3.732 - 2.500 ) 
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.431     1.431    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.043    -1.612 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.539    -0.073    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.301     1.304    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X80Y107        FDRE                                         r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y107        FDRE (Prop_fdre_C_Q)         0.361     1.665 r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[2]/Q
                         net (fo=1, routed)           0.735     2.400    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y22         RAMB36E1                                     r  ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.328     3.828    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.862     0.966 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.464     2.430    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.502 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.230     3.732    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.078     3.811    
                         clock uncertainty           -0.066     3.745    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.544     3.201    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.201    
                         arrival time                          -2.400    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.361ns (33.054%)  route 0.731ns (66.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 3.732 - 2.500 ) 
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.431     1.431    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.043    -1.612 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.539    -0.073    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.300     1.303    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X80Y108        FDRE                                         r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y108        FDRE (Prop_fdre_C_Q)         0.361     1.664 r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[7]/Q
                         net (fo=1, routed)           0.731     2.395    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X3Y22         RAMB36E1                                     r  ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.328     3.828    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.862     0.966 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.464     2.430    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.502 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.230     3.732    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.078     3.811    
                         clock uncertainty           -0.066     3.745    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.544     3.201    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.201    
                         arrival time                          -2.395    
  -------------------------------------------------------------------
                         slack                                  0.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.902%)  route 0.210ns (62.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.629     0.629    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.687 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.024    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597     0.599    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X81Y109        FDRE                                         r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y109        FDRE (Prop_fdre_C_Q)         0.128     0.727 r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[3]/Q
                         net (fo=1, routed)           0.210     0.936    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X3Y22         RAMB36E1                                     r  ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.903     0.903    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.900     0.902    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.256     0.647    
    RAMB36_X3Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.129     0.776    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.255%)  route 0.234ns (58.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.629     0.629    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.687 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.024    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597     0.599    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X80Y107        FDRE                                         r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y107        FDRE (Prop_fdre_C_Q)         0.164     0.763 r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[5]/Q
                         net (fo=1, routed)           0.234     0.996    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y22         RAMB36E1                                     r  ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.903     0.903    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.900     0.902    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.256     0.647    
    RAMB36_X3Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.830    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.560%)  route 0.265ns (67.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.629     0.629    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.687 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.024    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597     0.599    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X81Y108        FDRE                                         r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y108        FDRE (Prop_fdre_C_Q)         0.128     0.727 r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[1]/Q
                         net (fo=1, routed)           0.265     0.992    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X3Y22         RAMB36E1                                     r  ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.903     0.903    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.900     0.902    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.256     0.647    
    RAMB36_X3Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130     0.777    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.533%)  route 0.265ns (67.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.629     0.629    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.687 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.024    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597     0.599    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X81Y108        FDRE                                         r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y108        FDRE (Prop_fdre_C_Q)         0.128     0.727 r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[6]/Q
                         net (fo=1, routed)           0.265     0.992    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X3Y22         RAMB36E1                                     r  ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.903     0.903    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.900     0.902    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.256     0.647    
    RAMB36_X3Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.129     0.776    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.236%)  route 0.295ns (69.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.629     0.629    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.687 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.024    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.595     0.597    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X79Y107        FDRE                                         r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y107        FDRE (Prop_fdre_C_Q)         0.128     0.725 r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[4]/Q
                         net (fo=1, routed)           0.295     1.020    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y22         RAMB36E1                                     r  ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.903     0.903    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.900     0.902    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.669    
    RAMB36_X3Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.130     0.799    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.148ns (24.432%)  route 0.458ns (75.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.629     0.629    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.687 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.024    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597     0.599    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X80Y108        FDRE                                         r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y108        FDRE (Prop_fdre_C_Q)         0.148     0.747 r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[0]/Q
                         net (fo=1, routed)           0.458     1.204    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X3Y22         RAMB36E1                                     r  ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.903     0.903    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.900     0.902    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.256     0.647    
    RAMB36_X3Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.130     0.777    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.148ns (24.269%)  route 0.462ns (75.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.629     0.629    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.687 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.024    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597     0.599    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X80Y108        FDRE                                         r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y108        FDRE (Prop_fdre_C_Q)         0.148     0.747 r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[7]/Q
                         net (fo=1, routed)           0.462     1.209    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X3Y22         RAMB36E1                                     r  ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.903     0.903    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.900     0.902    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.256     0.647    
    RAMB36_X3Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.130     0.777    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.148ns (24.235%)  route 0.463ns (75.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.629     0.629    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.687 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.024    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597     0.599    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X80Y107        FDRE                                         r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y107        FDRE (Prop_fdre_C_Q)         0.148     0.747 r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[2]/Q
                         net (fo=1, routed)           0.463     1.209    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y22         RAMB36E1                                     r  ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.903     0.903    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.900     0.902    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.256     0.647    
    RAMB36_X3Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130     0.777    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.585ns (74.750%)  route 0.198ns (25.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.629     0.629    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.687 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.024    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.634     0.636    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y43         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.221 r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.198     1.418    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/douta_array[4]
    SLICE_X79Y107        FDRE                                         r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.903     0.903    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.866     0.868    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X79Y107        FDRE                                         r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[4]/C
                         clock pessimism             -0.234     0.635    
    SLICE_X79Y107        FDRE (Hold_fdre_C_D)         0.078     0.713    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.585ns (76.610%)  route 0.179ns (23.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.629     0.629    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.687 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.024    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.633     0.635    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      0.585     1.220 r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9]
                         net (fo=1, routed)           0.179     1.398    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/douta_array[3]
    SLICE_X81Y109        FDRE                                         r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.903     0.903    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.868     0.870    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X81Y109        FDRE                                         r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[3]/C
                         clock pessimism             -0.256     0.615    
    SLICE_X81Y109        FDRE (Hold_fdre_C_D)         0.075     0.690    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.709    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk_div/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         2.500       0.538      RAMB18_X3Y42    ft/p4_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         2.500       0.538      RAMB18_X3Y42    ft/p4_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         2.500       0.538      RAMB36_X3Y22    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         2.500       0.538      RAMB36_X3Y22    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         2.500       0.538      RAMB18_X3Y43    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         2.500       0.538      RAMB18_X3Y43    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         2.500       0.908      BUFGCTRL_X0Y0   clk_div/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         2.500       1.251      PLLE2_ADV_X0Y0  clk_div/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X80Y108   ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X81Y108   ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       2.500       157.500    PLLE2_ADV_X0Y0  clk_div/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X80Y108   ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X80Y108   ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X81Y108   ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X81Y108   ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X80Y107   ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X80Y107   ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X81Y109   ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X81Y109   ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X79Y107   ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X79Y107   ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X80Y108   ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X80Y108   ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X81Y108   ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X81Y108   ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X80Y107   ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X80Y107   ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X81Y109   ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X81Y109   ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X80Y107   ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X80Y107   ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_div/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1   clk_div/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_div/inst/plle2_adv_inst/CLKFBIN
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_div/inst/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk_div/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  clk_div/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 v1/rowcount/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/rowcount/Q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.896ns (25.710%)  route 2.589ns (74.290%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns = ( 13.791 - 10.000 ) 
    Source Clock Delay      (SCD):    4.033ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.298     4.033    v1/rowcount/CLK
    SLICE_X80Y106        FDRE                                         r  v1/rowcount/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDRE (Prop_fdre_C_Q)         0.361     4.394 r  v1/rowcount/Q_reg[3]/Q
                         net (fo=9, routed)           1.020     5.414    v1/rowcount/Q[2]
    SLICE_X82Y106        LUT5 (Prop_lut5_I1_O)        0.199     5.613 r  v1/rowcount/Q[8]_i_10/O
                         net (fo=1, routed)           0.453     6.065    v1/rowcount/Q[8]_i_10_n_0
    SLICE_X83Y105        LUT5 (Prop_lut5_I0_O)        0.239     6.304 f  v1/rowcount/Q[8]_i_4/O
                         net (fo=1, routed)           0.564     6.869    v1/vscount/Q_reg[5]_0
    SLICE_X81Y103        LUT6 (Prop_lut6_I1_O)        0.097     6.966 r  v1/vscount/Q[8]_i_1/O
                         net (fo=9, routed)           0.552     7.518    v1/rowcount/SR[0]
    SLICE_X83Y105        FDRE                                         r  v1/rowcount/Q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.201    13.791    v1/rowcount/CLK
    SLICE_X83Y105        FDRE                                         r  v1/rowcount/Q_reg[7]/C
                         clock pessimism              0.204    13.995    
                         clock uncertainty           -0.035    13.960    
    SLICE_X83Y105        FDRE (Setup_fdre_C_R)       -0.314    13.646    v1/rowcount/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         13.646    
                         arrival time                          -7.518    
  -------------------------------------------------------------------
                         slack                                  6.128    

Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 v1/rowcount/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/rowcount/Q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.896ns (25.710%)  route 2.589ns (74.290%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns = ( 13.791 - 10.000 ) 
    Source Clock Delay      (SCD):    4.033ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.298     4.033    v1/rowcount/CLK
    SLICE_X80Y106        FDRE                                         r  v1/rowcount/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDRE (Prop_fdre_C_Q)         0.361     4.394 r  v1/rowcount/Q_reg[3]/Q
                         net (fo=9, routed)           1.020     5.414    v1/rowcount/Q[2]
    SLICE_X82Y106        LUT5 (Prop_lut5_I1_O)        0.199     5.613 r  v1/rowcount/Q[8]_i_10/O
                         net (fo=1, routed)           0.453     6.065    v1/rowcount/Q[8]_i_10_n_0
    SLICE_X83Y105        LUT5 (Prop_lut5_I0_O)        0.239     6.304 f  v1/rowcount/Q[8]_i_4/O
                         net (fo=1, routed)           0.564     6.869    v1/vscount/Q_reg[5]_0
    SLICE_X81Y103        LUT6 (Prop_lut6_I1_O)        0.097     6.966 r  v1/vscount/Q[8]_i_1/O
                         net (fo=9, routed)           0.552     7.518    v1/rowcount/SR[0]
    SLICE_X83Y105        FDRE                                         r  v1/rowcount/Q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.201    13.791    v1/rowcount/CLK
    SLICE_X83Y105        FDRE                                         r  v1/rowcount/Q_reg[8]/C
                         clock pessimism              0.204    13.995    
                         clock uncertainty           -0.035    13.960    
    SLICE_X83Y105        FDRE (Setup_fdre_C_R)       -0.314    13.646    v1/rowcount/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         13.646    
                         arrival time                          -7.518    
  -------------------------------------------------------------------
                         slack                                  6.128    

Slack (MET) :             6.131ns  (required time - arrival time)
  Source:                 v1/hscount/Q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/rowcount/Q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.793ns (21.727%)  route 2.857ns (78.273%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns = ( 13.791 - 10.000 ) 
    Source Clock Delay      (SCD):    4.029ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.294     4.029    v1/hscount/CLK
    SLICE_X79Y110        FDRE                                         r  v1/hscount/Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y110        FDRE (Prop_fdre_C_Q)         0.341     4.370 f  v1/hscount/Q_reg[9]/Q
                         net (fo=5, routed)           0.868     5.238    v1/hscount/Q_reg[9]
    SLICE_X80Y108        LUT2 (Prop_lut2_I1_O)        0.102     5.340 f  v1/hscount/Q[9]_i_6/O
                         net (fo=1, routed)           0.313     5.653    v1/hscount/Q[9]_i_6_n_0
    SLICE_X80Y108        LUT6 (Prop_lut6_I5_O)        0.253     5.906 r  v1/hscount/Q[9]_i_2__0/O
                         net (fo=14, routed)          0.844     6.749    v1/vscount/Q_reg[8]_0
    SLICE_X81Y103        LUT6 (Prop_lut6_I3_O)        0.097     6.846 r  v1/vscount/Q[8]_i_2/O
                         net (fo=9, routed)           0.832     7.679    v1/rowcount/E[0]
    SLICE_X83Y105        FDRE                                         r  v1/rowcount/Q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.201    13.791    v1/rowcount/CLK
    SLICE_X83Y105        FDRE                                         r  v1/rowcount/Q_reg[7]/C
                         clock pessimism              0.204    13.995    
                         clock uncertainty           -0.035    13.960    
    SLICE_X83Y105        FDRE (Setup_fdre_C_CE)      -0.150    13.810    v1/rowcount/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         13.810    
                         arrival time                          -7.679    
  -------------------------------------------------------------------
                         slack                                  6.131    

Slack (MET) :             6.131ns  (required time - arrival time)
  Source:                 v1/hscount/Q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/rowcount/Q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.793ns (21.727%)  route 2.857ns (78.273%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns = ( 13.791 - 10.000 ) 
    Source Clock Delay      (SCD):    4.029ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.294     4.029    v1/hscount/CLK
    SLICE_X79Y110        FDRE                                         r  v1/hscount/Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y110        FDRE (Prop_fdre_C_Q)         0.341     4.370 f  v1/hscount/Q_reg[9]/Q
                         net (fo=5, routed)           0.868     5.238    v1/hscount/Q_reg[9]
    SLICE_X80Y108        LUT2 (Prop_lut2_I1_O)        0.102     5.340 f  v1/hscount/Q[9]_i_6/O
                         net (fo=1, routed)           0.313     5.653    v1/hscount/Q[9]_i_6_n_0
    SLICE_X80Y108        LUT6 (Prop_lut6_I5_O)        0.253     5.906 r  v1/hscount/Q[9]_i_2__0/O
                         net (fo=14, routed)          0.844     6.749    v1/vscount/Q_reg[8]_0
    SLICE_X81Y103        LUT6 (Prop_lut6_I3_O)        0.097     6.846 r  v1/vscount/Q[8]_i_2/O
                         net (fo=9, routed)           0.832     7.679    v1/rowcount/E[0]
    SLICE_X83Y105        FDRE                                         r  v1/rowcount/Q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.201    13.791    v1/rowcount/CLK
    SLICE_X83Y105        FDRE                                         r  v1/rowcount/Q_reg[8]/C
                         clock pessimism              0.204    13.995    
                         clock uncertainty           -0.035    13.960    
    SLICE_X83Y105        FDRE (Setup_fdre_C_CE)      -0.150    13.810    v1/rowcount/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         13.810    
                         arrival time                          -7.679    
  -------------------------------------------------------------------
                         slack                                  6.131    

Slack (MET) :             6.212ns  (required time - arrival time)
  Source:                 v1/rowcount/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/rowcount/Q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.896ns (26.509%)  route 2.484ns (73.491%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 13.786 - 10.000 ) 
    Source Clock Delay      (SCD):    4.033ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.298     4.033    v1/rowcount/CLK
    SLICE_X80Y106        FDRE                                         r  v1/rowcount/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDRE (Prop_fdre_C_Q)         0.361     4.394 r  v1/rowcount/Q_reg[3]/Q
                         net (fo=9, routed)           1.020     5.414    v1/rowcount/Q[2]
    SLICE_X82Y106        LUT5 (Prop_lut5_I1_O)        0.199     5.613 r  v1/rowcount/Q[8]_i_10/O
                         net (fo=1, routed)           0.453     6.065    v1/rowcount/Q[8]_i_10_n_0
    SLICE_X83Y105        LUT5 (Prop_lut5_I0_O)        0.239     6.304 f  v1/rowcount/Q[8]_i_4/O
                         net (fo=1, routed)           0.564     6.869    v1/vscount/Q_reg[5]_0
    SLICE_X81Y103        LUT6 (Prop_lut6_I1_O)        0.097     6.966 r  v1/vscount/Q[8]_i_1/O
                         net (fo=9, routed)           0.447     7.413    v1/rowcount/SR[0]
    SLICE_X80Y106        FDRE                                         r  v1/rowcount/Q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.196    13.786    v1/rowcount/CLK
    SLICE_X80Y106        FDRE                                         r  v1/rowcount/Q_reg[2]/C
                         clock pessimism              0.247    14.033    
                         clock uncertainty           -0.035    13.998    
    SLICE_X80Y106        FDRE (Setup_fdre_C_R)       -0.373    13.625    v1/rowcount/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         13.625    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                                  6.212    

Slack (MET) :             6.212ns  (required time - arrival time)
  Source:                 v1/rowcount/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/rowcount/Q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.896ns (26.509%)  route 2.484ns (73.491%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 13.786 - 10.000 ) 
    Source Clock Delay      (SCD):    4.033ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.298     4.033    v1/rowcount/CLK
    SLICE_X80Y106        FDRE                                         r  v1/rowcount/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDRE (Prop_fdre_C_Q)         0.361     4.394 r  v1/rowcount/Q_reg[3]/Q
                         net (fo=9, routed)           1.020     5.414    v1/rowcount/Q[2]
    SLICE_X82Y106        LUT5 (Prop_lut5_I1_O)        0.199     5.613 r  v1/rowcount/Q[8]_i_10/O
                         net (fo=1, routed)           0.453     6.065    v1/rowcount/Q[8]_i_10_n_0
    SLICE_X83Y105        LUT5 (Prop_lut5_I0_O)        0.239     6.304 f  v1/rowcount/Q[8]_i_4/O
                         net (fo=1, routed)           0.564     6.869    v1/vscount/Q_reg[5]_0
    SLICE_X81Y103        LUT6 (Prop_lut6_I1_O)        0.097     6.966 r  v1/vscount/Q[8]_i_1/O
                         net (fo=9, routed)           0.447     7.413    v1/rowcount/SR[0]
    SLICE_X80Y106        FDRE                                         r  v1/rowcount/Q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.196    13.786    v1/rowcount/CLK
    SLICE_X80Y106        FDRE                                         r  v1/rowcount/Q_reg[3]/C
                         clock pessimism              0.247    14.033    
                         clock uncertainty           -0.035    13.998    
    SLICE_X80Y106        FDRE (Setup_fdre_C_R)       -0.373    13.625    v1/rowcount/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         13.625    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                                  6.212    

Slack (MET) :             6.214ns  (required time - arrival time)
  Source:                 v1/rowcount/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/rowcount/Q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.896ns (26.262%)  route 2.516ns (73.738%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 13.786 - 10.000 ) 
    Source Clock Delay      (SCD):    4.033ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.298     4.033    v1/rowcount/CLK
    SLICE_X80Y106        FDRE                                         r  v1/rowcount/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDRE (Prop_fdre_C_Q)         0.361     4.394 r  v1/rowcount/Q_reg[3]/Q
                         net (fo=9, routed)           1.020     5.414    v1/rowcount/Q[2]
    SLICE_X82Y106        LUT5 (Prop_lut5_I1_O)        0.199     5.613 r  v1/rowcount/Q[8]_i_10/O
                         net (fo=1, routed)           0.453     6.065    v1/rowcount/Q[8]_i_10_n_0
    SLICE_X83Y105        LUT5 (Prop_lut5_I0_O)        0.239     6.304 f  v1/rowcount/Q[8]_i_4/O
                         net (fo=1, routed)           0.564     6.869    v1/vscount/Q_reg[5]_0
    SLICE_X81Y103        LUT6 (Prop_lut6_I1_O)        0.097     6.966 r  v1/vscount/Q[8]_i_1/O
                         net (fo=9, routed)           0.479     7.445    v1/rowcount/SR[0]
    SLICE_X81Y107        FDRE                                         r  v1/rowcount/Q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.196    13.786    v1/rowcount/CLK
    SLICE_X81Y107        FDRE                                         r  v1/rowcount/Q_reg[4]/C
                         clock pessimism              0.222    14.008    
                         clock uncertainty           -0.035    13.973    
    SLICE_X81Y107        FDRE (Setup_fdre_C_R)       -0.314    13.659    v1/rowcount/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         13.659    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                  6.214    

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 v1/rowcount/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/rowcount/Q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.896ns (26.509%)  route 2.484ns (73.491%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 13.786 - 10.000 ) 
    Source Clock Delay      (SCD):    4.033ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.298     4.033    v1/rowcount/CLK
    SLICE_X80Y106        FDRE                                         r  v1/rowcount/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDRE (Prop_fdre_C_Q)         0.361     4.394 r  v1/rowcount/Q_reg[3]/Q
                         net (fo=9, routed)           1.020     5.414    v1/rowcount/Q[2]
    SLICE_X82Y106        LUT5 (Prop_lut5_I1_O)        0.199     5.613 r  v1/rowcount/Q[8]_i_10/O
                         net (fo=1, routed)           0.453     6.065    v1/rowcount/Q[8]_i_10_n_0
    SLICE_X83Y105        LUT5 (Prop_lut5_I0_O)        0.239     6.304 f  v1/rowcount/Q[8]_i_4/O
                         net (fo=1, routed)           0.564     6.869    v1/vscount/Q_reg[5]_0
    SLICE_X81Y103        LUT6 (Prop_lut6_I1_O)        0.097     6.966 r  v1/vscount/Q[8]_i_1/O
                         net (fo=9, routed)           0.447     7.413    v1/rowcount/SR[0]
    SLICE_X81Y106        FDRE                                         r  v1/rowcount/Q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.196    13.786    v1/rowcount/CLK
    SLICE_X81Y106        FDRE                                         r  v1/rowcount/Q_reg[0]/C
                         clock pessimism              0.225    14.011    
                         clock uncertainty           -0.035    13.976    
    SLICE_X81Y106        FDRE (Setup_fdre_C_R)       -0.314    13.662    v1/rowcount/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         13.662    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                                  6.249    

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 v1/rowcount/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/rowcount/Q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.896ns (26.509%)  route 2.484ns (73.491%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 13.786 - 10.000 ) 
    Source Clock Delay      (SCD):    4.033ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.298     4.033    v1/rowcount/CLK
    SLICE_X80Y106        FDRE                                         r  v1/rowcount/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDRE (Prop_fdre_C_Q)         0.361     4.394 r  v1/rowcount/Q_reg[3]/Q
                         net (fo=9, routed)           1.020     5.414    v1/rowcount/Q[2]
    SLICE_X82Y106        LUT5 (Prop_lut5_I1_O)        0.199     5.613 r  v1/rowcount/Q[8]_i_10/O
                         net (fo=1, routed)           0.453     6.065    v1/rowcount/Q[8]_i_10_n_0
    SLICE_X83Y105        LUT5 (Prop_lut5_I0_O)        0.239     6.304 f  v1/rowcount/Q[8]_i_4/O
                         net (fo=1, routed)           0.564     6.869    v1/vscount/Q_reg[5]_0
    SLICE_X81Y103        LUT6 (Prop_lut6_I1_O)        0.097     6.966 r  v1/vscount/Q[8]_i_1/O
                         net (fo=9, routed)           0.447     7.413    v1/rowcount/SR[0]
    SLICE_X81Y106        FDRE                                         r  v1/rowcount/Q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.196    13.786    v1/rowcount/CLK
    SLICE_X81Y106        FDRE                                         r  v1/rowcount/Q_reg[1]/C
                         clock pessimism              0.225    14.011    
                         clock uncertainty           -0.035    13.976    
    SLICE_X81Y106        FDRE (Setup_fdre_C_R)       -0.314    13.662    v1/rowcount/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         13.662    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                                  6.249    

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 v1/rowcount/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/rowcount/Q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.896ns (26.509%)  route 2.484ns (73.491%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 13.786 - 10.000 ) 
    Source Clock Delay      (SCD):    4.033ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.298     4.033    v1/rowcount/CLK
    SLICE_X80Y106        FDRE                                         r  v1/rowcount/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDRE (Prop_fdre_C_Q)         0.361     4.394 r  v1/rowcount/Q_reg[3]/Q
                         net (fo=9, routed)           1.020     5.414    v1/rowcount/Q[2]
    SLICE_X82Y106        LUT5 (Prop_lut5_I1_O)        0.199     5.613 r  v1/rowcount/Q[8]_i_10/O
                         net (fo=1, routed)           0.453     6.065    v1/rowcount/Q[8]_i_10_n_0
    SLICE_X83Y105        LUT5 (Prop_lut5_I0_O)        0.239     6.304 f  v1/rowcount/Q[8]_i_4/O
                         net (fo=1, routed)           0.564     6.869    v1/vscount/Q_reg[5]_0
    SLICE_X81Y103        LUT6 (Prop_lut6_I1_O)        0.097     6.966 r  v1/vscount/Q[8]_i_1/O
                         net (fo=9, routed)           0.447     7.413    v1/rowcount/SR[0]
    SLICE_X81Y106        FDRE                                         r  v1/rowcount/Q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.196    13.786    v1/rowcount/CLK
    SLICE_X81Y106        FDRE                                         r  v1/rowcount/Q_reg[5]/C
                         clock pessimism              0.225    14.011    
                         clock uncertainty           -0.035    13.976    
    SLICE_X81Y106        FDRE (Setup_fdre_C_R)       -0.314    13.662    v1/rowcount/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         13.662    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                                  6.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 v1/colcount/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/colcount/Q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.380%)  route 0.144ns (43.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.600     1.433    v1/colcount/CLK
    SLICE_X83Y106        FDRE                                         r  v1/colcount/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDRE (Prop_fdre_C_Q)         0.141     1.574 r  v1/colcount/Q_reg[6]/Q
                         net (fo=7, routed)           0.144     1.718    v1/colcount/Q[3]
    SLICE_X82Y104        LUT6 (Prop_lut6_I2_O)        0.045     1.763 r  v1/colcount/Q[9]_i_3/O
                         net (fo=1, routed)           0.000     1.763    v1/colcount/p_0_in__0[9]
    SLICE_X82Y104        FDRE                                         r  v1/colcount/Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.871     1.941    v1/colcount/CLK
    SLICE_X82Y104        FDRE                                         r  v1/colcount/Q_reg[9]/C
                         clock pessimism             -0.491     1.449    
    SLICE_X82Y104        FDRE (Hold_fdre_C_D)         0.091     1.540    v1/colcount/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 v1/colcount/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/colcount/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.392%)  route 0.169ns (47.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.598     1.431    v1/colcount/CLK
    SLICE_X82Y110        FDRE                                         r  v1/colcount/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y110        FDRE (Prop_fdre_C_Q)         0.141     1.572 r  v1/colcount/Q_reg[1]/Q
                         net (fo=7, routed)           0.169     1.741    v1/colcount/col__0[1]
    SLICE_X83Y110        LUT4 (Prop_lut4_I2_O)        0.045     1.786 r  v1/colcount/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.786    v1/colcount/p_0_in__0[3]
    SLICE_X83Y110        FDRE                                         r  v1/colcount/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.870     1.939    v1/colcount/CLK
    SLICE_X83Y110        FDRE                                         r  v1/colcount/Q_reg[3]/C
                         clock pessimism             -0.494     1.444    
    SLICE_X83Y110        FDRE (Hold_fdre_C_D)         0.107     1.551    v1/colcount/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 v1/vscount/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/vscount/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.208ns (56.765%)  route 0.158ns (43.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.596     1.429    v1/vscount/CLK
    SLICE_X80Y104        FDRE                                         r  v1/vscount/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y104        FDRE (Prop_fdre_C_Q)         0.164     1.593 r  v1/vscount/Q_reg[2]/Q
                         net (fo=8, routed)           0.158     1.752    v1/vscount/Q_reg__0[2]
    SLICE_X80Y104        LUT4 (Prop_lut4_I2_O)        0.044     1.796 r  v1/vscount/Q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.796    v1/vscount/p_0_in[3]
    SLICE_X80Y104        FDRE                                         r  v1/vscount/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.868     1.937    v1/vscount/CLK
    SLICE_X80Y104        FDRE                                         r  v1/vscount/Q_reg[3]/C
                         clock pessimism             -0.507     1.429    
    SLICE_X80Y104        FDRE (Hold_fdre_C_D)         0.131     1.560    v1/vscount/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 v1/rowcount/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/rowcount/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.311%)  route 0.163ns (46.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.595     1.428    v1/rowcount/CLK
    SLICE_X81Y107        FDRE                                         r  v1/rowcount/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y107        FDRE (Prop_fdre_C_Q)         0.141     1.569 r  v1/rowcount/Q_reg[4]/Q
                         net (fo=7, routed)           0.163     1.732    v1/rowcount/row[4]
    SLICE_X81Y106        LUT6 (Prop_lut6_I5_O)        0.045     1.777 r  v1/rowcount/Q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.777    v1/rowcount/p_0_in__1[5]
    SLICE_X81Y106        FDRE                                         r  v1/rowcount/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.868     1.937    v1/rowcount/CLK
    SLICE_X81Y106        FDRE                                         r  v1/rowcount/Q_reg[5]/C
                         clock pessimism             -0.491     1.445    
    SLICE_X81Y106        FDRE (Hold_fdre_C_D)         0.092     1.537    v1/rowcount/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 v1/rowcount/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/rowcount/Q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.183ns (52.607%)  route 0.165ns (47.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.600     1.433    v1/rowcount/CLK
    SLICE_X83Y105        FDRE                                         r  v1/rowcount/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.141     1.574 r  v1/rowcount/Q_reg[7]/Q
                         net (fo=4, routed)           0.165     1.739    v1/rowcount/Q[3]
    SLICE_X83Y105        LUT4 (Prop_lut4_I3_O)        0.042     1.781 r  v1/rowcount/Q[8]_i_3/O
                         net (fo=1, routed)           0.000     1.781    v1/rowcount/p_0_in__1[8]
    SLICE_X83Y105        FDRE                                         r  v1/rowcount/Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.871     1.941    v1/rowcount/CLK
    SLICE_X83Y105        FDRE                                         r  v1/rowcount/Q_reg[8]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X83Y105        FDRE (Hold_fdre_C_D)         0.107     1.540    v1/rowcount/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 v1/vscount/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/vscount/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.882%)  route 0.158ns (43.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.596     1.429    v1/vscount/CLK
    SLICE_X80Y104        FDRE                                         r  v1/vscount/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y104        FDRE (Prop_fdre_C_Q)         0.164     1.593 r  v1/vscount/Q_reg[2]/Q
                         net (fo=8, routed)           0.158     1.752    v1/vscount/Q_reg__0[2]
    SLICE_X80Y104        LUT3 (Prop_lut3_I0_O)        0.045     1.797 r  v1/vscount/Q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.797    v1/vscount/Q[2]_i_1__0_n_0
    SLICE_X80Y104        FDRE                                         r  v1/vscount/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.868     1.937    v1/vscount/CLK
    SLICE_X80Y104        FDRE                                         r  v1/vscount/Q_reg[2]/C
                         clock pessimism             -0.507     1.429    
    SLICE_X80Y104        FDRE (Hold_fdre_C_D)         0.121     1.550    v1/vscount/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 v1/colcount/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/colcount/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.392%)  route 0.169ns (47.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.598     1.431    v1/colcount/CLK
    SLICE_X82Y110        FDRE                                         r  v1/colcount/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y110        FDRE (Prop_fdre_C_Q)         0.141     1.572 r  v1/colcount/Q_reg[1]/Q
                         net (fo=7, routed)           0.169     1.741    v1/colcount/col__0[1]
    SLICE_X83Y110        LUT3 (Prop_lut3_I2_O)        0.045     1.786 r  v1/colcount/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.786    v1/colcount/Q[2]_i_1_n_0
    SLICE_X83Y110        FDRE                                         r  v1/colcount/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.870     1.939    v1/colcount/CLK
    SLICE_X83Y110        FDRE                                         r  v1/colcount/Q_reg[2]/C
                         clock pessimism             -0.494     1.444    
    SLICE_X83Y110        FDRE (Hold_fdre_C_D)         0.092     1.536    v1/colcount/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 v1/vscount/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/vscount/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.760%)  route 0.178ns (49.240%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.594     1.427    v1/vscount/CLK
    SLICE_X79Y103        FDRE                                         r  v1/vscount/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y103        FDRE (Prop_fdre_C_Q)         0.141     1.568 r  v1/vscount/Q_reg[0]/Q
                         net (fo=10, routed)          0.178     1.746    v1/vscount/Q_reg__0[0]
    SLICE_X79Y103        LUT2 (Prop_lut2_I0_O)        0.042     1.788 r  v1/vscount/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.788    v1/vscount/p_0_in[1]
    SLICE_X79Y103        FDRE                                         r  v1/vscount/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.866     1.935    v1/vscount/CLK
    SLICE_X79Y103        FDRE                                         r  v1/vscount/Q_reg[1]/C
                         clock pessimism             -0.507     1.427    
    SLICE_X79Y103        FDRE (Hold_fdre_C_D)         0.107     1.534    v1/vscount/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 v1/hscount/Q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/hscount/Q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.249ns (68.662%)  route 0.114ns (31.338%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.425    v1/hscount/CLK
    SLICE_X79Y110        FDRE                                         r  v1/hscount/Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y110        FDRE (Prop_fdre_C_Q)         0.141     1.566 r  v1/hscount/Q_reg[11]/Q
                         net (fo=4, routed)           0.114     1.680    v1/hscount/Q_reg[11]
    SLICE_X79Y110        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.788 r  v1/hscount/Q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.788    v1/hscount/Q_reg[8]_i_1_n_4
    SLICE_X79Y110        FDRE                                         r  v1/hscount/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.863     1.933    v1/hscount/CLK
    SLICE_X79Y110        FDRE                                         r  v1/hscount/Q_reg[11]/C
                         clock pessimism             -0.507     1.425    
    SLICE_X79Y110        FDRE (Hold_fdre_C_D)         0.105     1.530    v1/hscount/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 v1/rowcount/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/rowcount/Q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.012%)  route 0.165ns (46.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.600     1.433    v1/rowcount/CLK
    SLICE_X83Y105        FDRE                                         r  v1/rowcount/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.141     1.574 r  v1/rowcount/Q_reg[7]/Q
                         net (fo=4, routed)           0.165     1.739    v1/rowcount/Q[3]
    SLICE_X83Y105        LUT3 (Prop_lut3_I0_O)        0.045     1.784 r  v1/rowcount/Q[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.784    v1/rowcount/p_0_in__1[7]
    SLICE_X83Y105        FDRE                                         r  v1/rowcount/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.871     1.941    v1/rowcount/CLK
    SLICE_X83Y105        FDRE                                         r  v1/rowcount/Q_reg[7]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X83Y105        FDRE (Hold_fdre_C_D)         0.091     1.524    v1/rowcount/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y110   v1/colcount/Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y110   v1/colcount/Q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y110   v1/colcount/Q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y110   v1/colcount/Q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y106   v1/colcount/Q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X81Y105   v1/colcount/Q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y106   v1/colcount/Q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y105   v1/colcount/Q_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y105   v1/colcount/Q_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y110   v1/colcount/Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y110   v1/colcount/Q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y110   v1/colcount/Q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y110   v1/colcount/Q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y106   v1/colcount/Q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y106   v1/colcount/Q_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y104   v1/colcount/Q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y108   v1/hscount/Q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y110   v1/hscount/Q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y110   v1/hscount/Q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y105   v1/colcount/Q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y105   v1/colcount/Q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y105   v1/colcount/Q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y106   v1/rowcount/Q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y106   v1/rowcount/Q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y106   v1/rowcount/Q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y106   v1/rowcount/Q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y107   v1/rowcount/Q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y106   v1/rowcount/Q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y106   v1/rowcount/Q_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :           20  Failing Endpoints,  Worst Slack       -2.365ns,  Total Violation      -40.212ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.365ns  (required time - arrival time)
  Source:                 v1/rowcount/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.438ns (30.298%)  route 1.008ns (69.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 3.735 - 2.500 ) 
    Source Clock Delay      (SCD):    4.033ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.298     4.033    v1/rowcount/CLK
    SLICE_X81Y106        FDRE                                         r  v1/rowcount/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.341     4.374 r  v1/rowcount/Q_reg[6]/Q
                         net (fo=5, routed)           0.604     4.978    v1/rowcount/row[6]
    SLICE_X81Y105        LUT5 (Prop_lut5_I0_O)        0.097     5.075 r  v1/rowcount/tm_rom_i_1/O
                         net (fo=2, routed)           0.404     5.479    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.328     3.828    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.862     0.966 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.464     2.430    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.502 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.233     3.735    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     3.735    
                         clock uncertainty           -0.180     3.555    
    RAMB18_X3Y43         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.442     3.113    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          3.113    
                         arrival time                          -5.479    
  -------------------------------------------------------------------
                         slack                                 -2.365    

Slack (VIOLATED) :        -2.363ns  (required time - arrival time)
  Source:                 v1/rowcount/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.438ns (30.326%)  route 1.006ns (69.674%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.236ns = ( 3.736 - 2.500 ) 
    Source Clock Delay      (SCD):    4.033ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.298     4.033    v1/rowcount/CLK
    SLICE_X81Y106        FDRE                                         r  v1/rowcount/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.341     4.374 r  v1/rowcount/Q_reg[6]/Q
                         net (fo=5, routed)           0.604     4.978    v1/rowcount/row[6]
    SLICE_X81Y105        LUT5 (Prop_lut5_I0_O)        0.097     5.075 r  v1/rowcount/tm_rom_i_1/O
                         net (fo=2, routed)           0.403     5.477    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.328     3.828    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.862     0.966 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.464     2.430    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.502 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.234     3.736    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     3.736    
                         clock uncertainty           -0.180     3.556    
    RAMB18_X3Y43         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.442     3.114    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          3.114    
                         arrival time                          -5.477    
  -------------------------------------------------------------------
                         slack                                 -2.363    

Slack (VIOLATED) :        -2.321ns  (required time - arrival time)
  Source:                 v1/rowcount/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 0.560ns (39.950%)  route 0.842ns (60.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 3.735 - 2.500 ) 
    Source Clock Delay      (SCD):    4.033ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.298     4.033    v1/rowcount/CLK
    SLICE_X80Y106        FDRE                                         r  v1/rowcount/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDRE (Prop_fdre_C_Q)         0.361     4.394 r  v1/rowcount/Q_reg[3]/Q
                         net (fo=9, routed)           0.430     4.824    v1/rowcount/Q[2]
    SLICE_X81Y106        LUT4 (Prop_lut4_I3_O)        0.199     5.023 r  v1/rowcount/tm_rom_i_2/O
                         net (fo=2, routed)           0.412     5.435    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.328     3.828    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.862     0.966 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.464     2.430    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.502 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.233     3.735    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     3.735    
                         clock uncertainty           -0.180     3.555    
    RAMB18_X3Y43         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.442     3.113    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          3.113    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 -2.321    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 v1/rowcount/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.560ns (39.987%)  route 0.840ns (60.013%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.236ns = ( 3.736 - 2.500 ) 
    Source Clock Delay      (SCD):    4.033ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.298     4.033    v1/rowcount/CLK
    SLICE_X80Y106        FDRE                                         r  v1/rowcount/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDRE (Prop_fdre_C_Q)         0.361     4.394 r  v1/rowcount/Q_reg[3]/Q
                         net (fo=9, routed)           0.430     4.824    v1/rowcount/Q[2]
    SLICE_X81Y106        LUT4 (Prop_lut4_I3_O)        0.199     5.023 r  v1/rowcount/tm_rom_i_2/O
                         net (fo=2, routed)           0.411     5.433    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.328     3.828    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.862     0.966 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.464     2.430    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.502 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.234     3.736    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     3.736    
                         clock uncertainty           -0.180     3.556    
    RAMB18_X3Y43         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442     3.114    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          3.114    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.199ns  (required time - arrival time)
  Source:                 v1/rowcount/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.490ns (38.389%)  route 0.786ns (61.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 3.732 - 2.500 ) 
    Source Clock Delay      (SCD):    4.033ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.298     4.033    v1/rowcount/CLK
    SLICE_X80Y106        FDRE                                         r  v1/rowcount/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDRE (Prop_fdre_C_Q)         0.393     4.426 f  v1/rowcount/Q_reg[2]/Q
                         net (fo=7, routed)           0.384     4.810    v1/rowcount/row[2]
    SLICE_X81Y111        LUT1 (Prop_lut1_I0_O)        0.097     4.907 r  v1/rowcount/t_rom_i_1/O
                         net (fo=1, routed)           0.403     5.309    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X3Y22         RAMB36E1                                     r  ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.328     3.828    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.862     0.966 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.464     2.430    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.502 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.230     3.732    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     3.732    
                         clock uncertainty           -0.180     3.552    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.442     3.110    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.110    
                         arrival time                          -5.309    
  -------------------------------------------------------------------
                         slack                                 -2.199    

Slack (VIOLATED) :        -2.151ns  (required time - arrival time)
  Source:                 v1/colcount/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.490ns (39.828%)  route 0.740ns (60.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 3.735 - 2.500 ) 
    Source Clock Delay      (SCD):    4.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.299     4.034    v1/colcount/CLK
    SLICE_X80Y105        FDRE                                         r  v1/colcount/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.393     4.427 r  v1/colcount/Q_reg[7]/Q
                         net (fo=9, routed)           0.331     4.758    v1/colcount/Q[4]
    SLICE_X80Y105        LUT2 (Prop_lut2_I0_O)        0.097     4.855 r  v1/colcount/tm_rom_i_4/O
                         net (fo=2, routed)           0.410     5.264    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.328     3.828    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.862     0.966 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.464     2.430    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.502 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.233     3.735    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     3.735    
                         clock uncertainty           -0.180     3.555    
    RAMB18_X3Y43         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.442     3.113    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          3.113    
                         arrival time                          -5.264    
  -------------------------------------------------------------------
                         slack                                 -2.151    

Slack (VIOLATED) :        -2.149ns  (required time - arrival time)
  Source:                 v1/colcount/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.490ns (39.870%)  route 0.739ns (60.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.236ns = ( 3.736 - 2.500 ) 
    Source Clock Delay      (SCD):    4.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.299     4.034    v1/colcount/CLK
    SLICE_X80Y105        FDRE                                         r  v1/colcount/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.393     4.427 r  v1/colcount/Q_reg[7]/Q
                         net (fo=9, routed)           0.331     4.758    v1/colcount/Q[4]
    SLICE_X80Y105        LUT2 (Prop_lut2_I0_O)        0.097     4.855 r  v1/colcount/tm_rom_i_4/O
                         net (fo=2, routed)           0.408     5.263    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.328     3.828    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.862     0.966 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.464     2.430    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.502 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.234     3.736    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     3.736    
                         clock uncertainty           -0.180     3.556    
    RAMB18_X3Y43         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.442     3.114    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          3.114    
                         arrival time                          -5.263    
  -------------------------------------------------------------------
                         slack                                 -2.149    

Slack (VIOLATED) :        -2.120ns  (required time - arrival time)
  Source:                 v1/rowcount/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.560ns (46.661%)  route 0.640ns (53.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 3.735 - 2.500 ) 
    Source Clock Delay      (SCD):    4.033ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.298     4.033    v1/rowcount/CLK
    SLICE_X80Y106        FDRE                                         r  v1/rowcount/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDRE (Prop_fdre_C_Q)         0.361     4.394 r  v1/rowcount/Q_reg[3]/Q
                         net (fo=9, routed)           0.330     4.724    v1/rowcount/Q[2]
    SLICE_X81Y105        LUT3 (Prop_lut3_I1_O)        0.199     4.923 r  v1/rowcount/tm_rom_i_3/O
                         net (fo=2, routed)           0.310     5.233    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.328     3.828    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.862     0.966 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.464     2.430    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.502 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.233     3.735    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     3.735    
                         clock uncertainty           -0.180     3.555    
    RAMB18_X3Y43         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.442     3.113    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          3.113    
                         arrival time                          -5.233    
  -------------------------------------------------------------------
                         slack                                 -2.120    

Slack (VIOLATED) :        -2.119ns  (required time - arrival time)
  Source:                 v1/rowcount/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.560ns (46.661%)  route 0.640ns (53.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.236ns = ( 3.736 - 2.500 ) 
    Source Clock Delay      (SCD):    4.033ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.298     4.033    v1/rowcount/CLK
    SLICE_X80Y106        FDRE                                         r  v1/rowcount/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDRE (Prop_fdre_C_Q)         0.361     4.394 r  v1/rowcount/Q_reg[3]/Q
                         net (fo=9, routed)           0.330     4.724    v1/rowcount/Q[2]
    SLICE_X81Y105        LUT3 (Prop_lut3_I1_O)        0.199     4.923 r  v1/rowcount/tm_rom_i_3/O
                         net (fo=2, routed)           0.310     5.233    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.328     3.828    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.862     0.966 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.464     2.430    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.502 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.234     3.736    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     3.736    
                         clock uncertainty           -0.180     3.556    
    RAMB18_X3Y43         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442     3.114    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          3.114    
                         arrival time                          -5.233    
  -------------------------------------------------------------------
                         slack                                 -2.119    

Slack (VIOLATED) :        -2.082ns  (required time - arrival time)
  Source:                 v1/colcount/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.438ns (37.861%)  route 0.719ns (62.139%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 3.732 - 2.500 ) 
    Source Clock Delay      (SCD):    4.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.301     4.036    v1/colcount/CLK
    SLICE_X82Y110        FDRE                                         r  v1/colcount/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y110        FDRE (Prop_fdre_C_Q)         0.341     4.377 f  v1/colcount/Q_reg[0]/Q
                         net (fo=7, routed)           0.111     4.488    v1/colcount/col__0[0]
    SLICE_X83Y110        LUT1 (Prop_lut1_I0_O)        0.097     4.585 r  v1/colcount/t_rom_i_4/O
                         net (fo=2, routed)           0.608     5.193    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X3Y22         RAMB36E1                                     r  ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  clk_BUFG_inst/O
                         net (fo=42, routed)          1.328     3.828    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.862     0.966 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.464     2.430    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.502 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          1.230     3.732    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     3.732    
                         clock uncertainty           -0.180     3.552    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.442     3.110    ft/t_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.110    
                         arrival time                          -5.193    
  -------------------------------------------------------------------
                         slack                                 -2.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 v1/colcount/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.074%)  route 0.159ns (52.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.596     1.429    v1/colcount/CLK
    SLICE_X81Y105        FDRE                                         r  v1/colcount/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y105        FDRE (Prop_fdre_C_Q)         0.141     1.570 r  v1/colcount/Q_reg[5]/Q
                         net (fo=8, routed)           0.159     1.729    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.903     0.903    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.905     0.907    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     0.907    
                         clock uncertainty            0.180     1.088    
    RAMB18_X3Y43         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.271    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 v1/colcount/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.869%)  route 0.160ns (53.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.596     1.429    v1/colcount/CLK
    SLICE_X81Y105        FDRE                                         r  v1/colcount/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y105        FDRE (Prop_fdre_C_Q)         0.141     1.570 r  v1/colcount/Q_reg[5]/Q
                         net (fo=8, routed)           0.160     1.730    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.903     0.903    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.904     0.906    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.906    
                         clock uncertainty            0.180     1.087    
    RAMB18_X3Y43         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.270    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 v1/colcount/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.072%)  route 0.299ns (67.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.600     1.433    v1/colcount/CLK
    SLICE_X83Y106        FDRE                                         r  v1/colcount/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDRE (Prop_fdre_C_Q)         0.141     1.574 r  v1/colcount/Q_reg[4]/Q
                         net (fo=5, routed)           0.299     1.873    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.903     0.903    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.905     0.907    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     0.907    
                         clock uncertainty            0.180     1.088    
    RAMB18_X3Y43         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.271    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 v1/colcount/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.072%)  route 0.299ns (67.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.600     1.433    v1/colcount/CLK
    SLICE_X83Y106        FDRE                                         r  v1/colcount/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDRE (Prop_fdre_C_Q)         0.141     1.574 r  v1/colcount/Q_reg[4]/Q
                         net (fo=5, routed)           0.299     1.873    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.903     0.903    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.904     0.906    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.906    
                         clock uncertainty            0.180     1.087    
    RAMB18_X3Y43         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.270    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 v1/colcount/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.209ns (46.412%)  route 0.241ns (53.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.596     1.429    v1/colcount/CLK
    SLICE_X80Y105        FDRE                                         r  v1/colcount/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.164     1.593 r  v1/colcount/Q_reg[7]/Q
                         net (fo=9, routed)           0.093     1.687    v1/rowcount/Q_reg[7]_0[0]
    SLICE_X81Y105        LUT3 (Prop_lut3_I2_O)        0.045     1.732 r  v1/rowcount/tm_rom_i_3/O
                         net (fo=2, routed)           0.148     1.880    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.903     0.903    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.905     0.907    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     0.907    
                         clock uncertainty            0.180     1.088    
    RAMB18_X3Y43         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.271    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 v1/colcount/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.209ns (46.412%)  route 0.241ns (53.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.596     1.429    v1/colcount/CLK
    SLICE_X80Y105        FDRE                                         r  v1/colcount/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.164     1.593 r  v1/colcount/Q_reg[7]/Q
                         net (fo=9, routed)           0.093     1.687    v1/rowcount/Q_reg[7]_0[0]
    SLICE_X81Y105        LUT3 (Prop_lut3_I2_O)        0.045     1.732 r  v1/rowcount/tm_rom_i_3/O
                         net (fo=2, routed)           0.148     1.880    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.903     0.903    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.904     0.906    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.906    
                         clock uncertainty            0.180     1.087    
    RAMB18_X3Y43         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.270    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 v1/colcount/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.226%)  route 0.311ns (68.774%))
  Logic Levels:           0  
  Clock Path Skew:        -0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.600     1.433    v1/colcount/CLK
    SLICE_X83Y106        FDRE                                         r  v1/colcount/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDRE (Prop_fdre_C_Q)         0.141     1.574 r  v1/colcount/Q_reg[6]/Q
                         net (fo=7, routed)           0.311     1.885    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.903     0.903    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.905     0.907    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     0.907    
                         clock uncertainty            0.180     1.088    
    RAMB18_X3Y43         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.271    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 v1/colcount/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.606%)  route 0.320ns (69.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.600     1.433    v1/colcount/CLK
    SLICE_X83Y106        FDRE                                         r  v1/colcount/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDRE (Prop_fdre_C_Q)         0.141     1.574 r  v1/colcount/Q_reg[6]/Q
                         net (fo=7, routed)           0.320     1.894    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.903     0.903    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.904     0.906    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.906    
                         clock uncertainty            0.180     1.087    
    RAMB18_X3Y43         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.270    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 v1/rowcount/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.382%)  route 0.325ns (63.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.595     1.428    v1/rowcount/CLK
    SLICE_X81Y107        FDRE                                         r  v1/rowcount/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y107        FDRE (Prop_fdre_C_Q)         0.141     1.569 r  v1/rowcount/Q_reg[4]/Q
                         net (fo=7, routed)           0.126     1.695    v1/rowcount/row[4]
    SLICE_X81Y105        LUT5 (Prop_lut5_I3_O)        0.045     1.740 r  v1/rowcount/tm_rom_i_1/O
                         net (fo=2, routed)           0.200     1.940    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.903     0.903    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.905     0.907    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     0.907    
                         clock uncertainty            0.180     1.088    
    RAMB18_X3Y43         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.271    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 v1/colcount/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.128ns (28.063%)  route 0.328ns (71.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.598     1.431    v1/colcount/CLK
    SLICE_X83Y110        FDRE                                         r  v1/colcount/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.128     1.559 r  v1/colcount/Q_reg[3]/Q
                         net (fo=6, routed)           0.328     1.888    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=42, routed)          0.903     0.903    clk_div/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_div/inst/clkout1_buf/O
                         net (fo=14, routed)          0.904     0.906    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y43         RAMB18E1                                     r  ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.906    
                         clock uncertainty            0.180     1.087    
    RAMB18_X3Y43         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.130     1.217    ft/tm_rom/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.671    





