

================================================================
== Vitis HLS Report for 'interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'
================================================================
* Date:           Fri Jun  7 02:24:45 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m2
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.599 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1228802|  1228802|  12.288 ms|  12.288 ms|  1228802|  1228802|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3  |  1228800|  1228800|         2|          1|          1|  1228800|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      471|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       99|    -|
|Register             |        -|     -|      132|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      132|      570|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln32_1_fu_411_p2     |         +|   0|  0|  28|          21|          19|
    |add_ln32_2_fu_188_p2     |         +|   0|  0|  28|          21|           1|
    |add_ln32_fu_206_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln33_1_fu_438_p2     |         +|   0|  0|  28|          21|          10|
    |add_ln33_2_fu_363_p2     |         +|   0|  0|  27|          20|           1|
    |add_ln33_fu_256_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln34_fu_357_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln35_1_fu_318_p2     |         +|   0|  0|  21|          62|          62|
    |add_ln35_2_fu_346_p2     |         +|   0|  0|  21|          21|          21|
    |add_ln35_fu_308_p2       |         +|   0|  0|  21|          62|          62|
    |add_ln36_fu_463_p2       |         +|   0|  0|  28|          21|           1|
    |sub_ln35_fu_340_p2       |         -|   0|  0|  21|          21|          21|
    |and_ln32_fu_250_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_fu_182_p2      |      icmp|   0|  0|  15|          21|          21|
    |icmp_ln33_fu_212_p2      |      icmp|   0|  0|  14|          20|          19|
    |icmp_ln34_fu_244_p2      |      icmp|   0|  0|  11|          10|          10|
    |or_ln33_fu_262_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln32_1_fu_218_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln32_2_fu_424_p3  |    select|   0|  0|  21|           1|          21|
    |select_ln32_3_fu_226_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln32_4_fu_431_p3  |    select|   0|  0|  21|           1|          21|
    |select_ln32_fu_417_p3    |    select|   0|  0|  21|           1|          21|
    |select_ln33_1_fu_268_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln33_2_fu_276_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln33_3_fu_451_p3  |    select|   0|  0|  21|           1|          21|
    |select_ln33_4_fu_369_p3  |    select|   0|  0|  20|           1|           1|
    |select_ln33_fu_444_p3    |    select|   0|  0|  21|           1|          21|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln32_fu_238_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 471|         357|         377|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_88                  |   9|          2|   10|         20|
    |idx_1_fu_84              |   9|          2|   21|         42|
    |idx_fu_92                |   9|          2|   21|         42|
    |indvar_flatten15_fu_108  |   9|          2|   21|         42|
    |indvar_flatten_fu_96     |   9|          2|   20|         40|
    |indvars_iv196_fu_104     |   9|          2|   21|         42|
    |j_fu_80                  |   9|          2|   10|         20|
    |k_fu_100                 |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  99|         22|  129|        258|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |and_ln32_reg_550         |   1|   0|    1|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_fu_88                  |  10|   0|   10|          0|
    |icmp_ln33_reg_543        |   1|   0|    1|          0|
    |idx_1_fu_84              |  21|   0|   21|          0|
    |idx_fu_92                |  21|   0|   21|          0|
    |indvar_flatten15_fu_108  |  21|   0|   21|          0|
    |indvar_flatten_fu_96     |  20|   0|   20|          0|
    |indvars_iv196_fu_104     |  21|   0|   21|          0|
    |j_fu_80                  |  10|   0|   10|          0|
    |k_fu_100                 |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 132|   0|  132|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                                  Source Object                                 |    C Type    |
+-----------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3|  return value|
|x_in_Addr_A      |  out|   32|        bram|                                                                            x_in|         array|
|x_in_EN_A        |  out|    1|        bram|                                                                            x_in|         array|
|x_in_WEN_A       |  out|    1|        bram|                                                                            x_in|         array|
|x_in_Din_A       |  out|    8|        bram|                                                                            x_in|         array|
|x_in_Dout_A      |   in|    8|        bram|                                                                            x_in|         array|
|tmpx_V_address0  |  out|   21|   ap_memory|                                                                          tmpx_V|         array|
|tmpx_V_ce0       |  out|    1|   ap_memory|                                                                          tmpx_V|         array|
|tmpx_V_we0       |  out|    1|   ap_memory|                                                                          tmpx_V|         array|
|tmpx_V_d0        |  out|    8|   ap_memory|                                                                          tmpx_V|         array|
+-----------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+

