* Z:\mnt\design.r\spice\examples\3718.asc
R1 N011 N010 20K
C1 N010 0 500p
C2 N013 0 .001
XU1 N013 OUT N009 NC_01 N011 0 N004 OUT N003 N003 0 N007 N002 0 N003 N001 N001 N012 0 0 N006 N006 N005 N008 LTC3718
M쬞1 N006 N012 0 0 IRF7303
D1 N001 N008 1N5818
C3 N001 0 10
D2 0 N006 1N5818
M쬞2 N003 N005 N006 N006 IRF7303
L1 N006 OUT .8
C4 OUT 0 470
C5 N006 N008 .33
R2 N003 N004 237K
L2 N002 N003 1.8
D3 N002 N001 BAT54
R3 N001 N007 37.4K
R4 N007 0 12.1K
V1 N003 0 2.5
D4 N006 N003 1N5818
R5 N009 N001 20K
Rload OUT 0 1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2m startup
.lib LTC3718.sub
.backanno
.end
