Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Tue Nov 27 15:56:35 2018
| Host              : MadzBeast running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file basic_timing_summary_routed.rpt -rpx basic_timing_summary_routed.rpx
| Design            : basic
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.405        0.000                      0                  199        0.262        0.000                      0                  199        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.405        0.000                      0                  199        0.262        0.000                      0                  199        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.405ns  (required time - arrival time)
  Source:                 i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 1.739ns (34.046%)  route 3.369ns (65.954%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y7                                                        r  i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  i_reg[21]/Q
                         net (fo=8, routed)           1.294     6.905    n_0_i_reg[21]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.029 r  i[31]_i_72/O
                         net (fo=1, routed)           0.000     7.029    n_0_i[31]_i_72
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.430 r  i_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.430    n_0_i_reg[31]_i_43
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  i_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.544    n_0_i_reg[31]_i_19
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.815 f  i_reg[31]_i_6/CO[0]
                         net (fo=3, routed)           0.961     8.777    i2
    SLICE_X5Y7           LUT4 (Prop_lut4_I2_O)        0.373     9.150 r  i[31]_i_1/O
                         net (fo=32, routed)          1.113    10.263    n_0_i[31]_i_1
    SLICE_X4Y2           FDRE                                         r  i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X4Y2                                                        r  i_reg[1]/C
                         clock pessimism              0.273    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X4Y2           FDRE (Setup_fdre_C_R)       -0.429    14.668    i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -10.263    
  -------------------------------------------------------------------
                         slack                                  4.405    

Slack (MET) :             4.405ns  (required time - arrival time)
  Source:                 i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 1.739ns (34.046%)  route 3.369ns (65.954%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y7                                                        r  i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  i_reg[21]/Q
                         net (fo=8, routed)           1.294     6.905    n_0_i_reg[21]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.029 r  i[31]_i_72/O
                         net (fo=1, routed)           0.000     7.029    n_0_i[31]_i_72
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.430 r  i_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.430    n_0_i_reg[31]_i_43
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  i_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.544    n_0_i_reg[31]_i_19
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.815 f  i_reg[31]_i_6/CO[0]
                         net (fo=3, routed)           0.961     8.777    i2
    SLICE_X5Y7           LUT4 (Prop_lut4_I2_O)        0.373     9.150 r  i[31]_i_1/O
                         net (fo=32, routed)          1.113    10.263    n_0_i[31]_i_1
    SLICE_X4Y2           FDRE                                         r  i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X4Y2                                                        r  i_reg[2]/C
                         clock pessimism              0.273    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X4Y2           FDRE (Setup_fdre_C_R)       -0.429    14.668    i_reg[2]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -10.263    
  -------------------------------------------------------------------
                         slack                                  4.405    

Slack (MET) :             4.405ns  (required time - arrival time)
  Source:                 i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 1.739ns (34.046%)  route 3.369ns (65.954%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y7                                                        r  i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  i_reg[21]/Q
                         net (fo=8, routed)           1.294     6.905    n_0_i_reg[21]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.029 r  i[31]_i_72/O
                         net (fo=1, routed)           0.000     7.029    n_0_i[31]_i_72
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.430 r  i_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.430    n_0_i_reg[31]_i_43
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  i_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.544    n_0_i_reg[31]_i_19
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.815 f  i_reg[31]_i_6/CO[0]
                         net (fo=3, routed)           0.961     8.777    i2
    SLICE_X5Y7           LUT4 (Prop_lut4_I2_O)        0.373     9.150 r  i[31]_i_1/O
                         net (fo=32, routed)          1.113    10.263    n_0_i[31]_i_1
    SLICE_X4Y2           FDRE                                         r  i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X4Y2                                                        r  i_reg[3]/C
                         clock pessimism              0.273    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X4Y2           FDRE (Setup_fdre_C_R)       -0.429    14.668    i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -10.263    
  -------------------------------------------------------------------
                         slack                                  4.405    

Slack (MET) :             4.405ns  (required time - arrival time)
  Source:                 i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 1.739ns (34.046%)  route 3.369ns (65.954%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y7                                                        r  i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  i_reg[21]/Q
                         net (fo=8, routed)           1.294     6.905    n_0_i_reg[21]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.029 r  i[31]_i_72/O
                         net (fo=1, routed)           0.000     7.029    n_0_i[31]_i_72
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.430 r  i_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.430    n_0_i_reg[31]_i_43
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  i_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.544    n_0_i_reg[31]_i_19
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.815 f  i_reg[31]_i_6/CO[0]
                         net (fo=3, routed)           0.961     8.777    i2
    SLICE_X5Y7           LUT4 (Prop_lut4_I2_O)        0.373     9.150 r  i[31]_i_1/O
                         net (fo=32, routed)          1.113    10.263    n_0_i[31]_i_1
    SLICE_X4Y2           FDRE                                         r  i_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X4Y2                                                        r  i_reg[4]/C
                         clock pessimism              0.273    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X4Y2           FDRE (Setup_fdre_C_R)       -0.429    14.668    i_reg[4]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -10.263    
  -------------------------------------------------------------------
                         slack                                  4.405    

Slack (MET) :             4.446ns  (required time - arrival time)
  Source:                 i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 1.739ns (34.326%)  route 3.327ns (65.674%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y7                                                        r  i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  i_reg[21]/Q
                         net (fo=8, routed)           1.294     6.905    n_0_i_reg[21]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.029 r  i[31]_i_72/O
                         net (fo=1, routed)           0.000     7.029    n_0_i[31]_i_72
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.430 r  i_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.430    n_0_i_reg[31]_i_43
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  i_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.544    n_0_i_reg[31]_i_19
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.815 f  i_reg[31]_i_6/CO[0]
                         net (fo=3, routed)           0.961     8.777    i2
    SLICE_X5Y7           LUT4 (Prop_lut4_I2_O)        0.373     9.150 r  i[31]_i_1/O
                         net (fo=32, routed)          1.072    10.221    n_0_i[31]_i_1
    SLICE_X4Y3           FDRE                                         r  i_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X4Y3                                                        r  i_reg[5]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y3           FDRE (Setup_fdre_C_R)       -0.429    14.667    i_reg[5]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.221    
  -------------------------------------------------------------------
                         slack                                  4.446    

Slack (MET) :             4.446ns  (required time - arrival time)
  Source:                 i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 1.739ns (34.326%)  route 3.327ns (65.674%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y7                                                        r  i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  i_reg[21]/Q
                         net (fo=8, routed)           1.294     6.905    n_0_i_reg[21]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.029 r  i[31]_i_72/O
                         net (fo=1, routed)           0.000     7.029    n_0_i[31]_i_72
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.430 r  i_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.430    n_0_i_reg[31]_i_43
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  i_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.544    n_0_i_reg[31]_i_19
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.815 f  i_reg[31]_i_6/CO[0]
                         net (fo=3, routed)           0.961     8.777    i2
    SLICE_X5Y7           LUT4 (Prop_lut4_I2_O)        0.373     9.150 r  i[31]_i_1/O
                         net (fo=32, routed)          1.072    10.221    n_0_i[31]_i_1
    SLICE_X4Y3           FDRE                                         r  i_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X4Y3                                                        r  i_reg[6]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y3           FDRE (Setup_fdre_C_R)       -0.429    14.667    i_reg[6]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.221    
  -------------------------------------------------------------------
                         slack                                  4.446    

Slack (MET) :             4.446ns  (required time - arrival time)
  Source:                 i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 1.739ns (34.326%)  route 3.327ns (65.674%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y7                                                        r  i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  i_reg[21]/Q
                         net (fo=8, routed)           1.294     6.905    n_0_i_reg[21]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.029 r  i[31]_i_72/O
                         net (fo=1, routed)           0.000     7.029    n_0_i[31]_i_72
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.430 r  i_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.430    n_0_i_reg[31]_i_43
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  i_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.544    n_0_i_reg[31]_i_19
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.815 f  i_reg[31]_i_6/CO[0]
                         net (fo=3, routed)           0.961     8.777    i2
    SLICE_X5Y7           LUT4 (Prop_lut4_I2_O)        0.373     9.150 r  i[31]_i_1/O
                         net (fo=32, routed)          1.072    10.221    n_0_i[31]_i_1
    SLICE_X4Y3           FDRE                                         r  i_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X4Y3                                                        r  i_reg[7]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y3           FDRE (Setup_fdre_C_R)       -0.429    14.667    i_reg[7]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.221    
  -------------------------------------------------------------------
                         slack                                  4.446    

Slack (MET) :             4.446ns  (required time - arrival time)
  Source:                 i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 1.739ns (34.326%)  route 3.327ns (65.674%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y7                                                        r  i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  i_reg[21]/Q
                         net (fo=8, routed)           1.294     6.905    n_0_i_reg[21]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.029 r  i[31]_i_72/O
                         net (fo=1, routed)           0.000     7.029    n_0_i[31]_i_72
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.430 r  i_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.430    n_0_i_reg[31]_i_43
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  i_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.544    n_0_i_reg[31]_i_19
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.815 f  i_reg[31]_i_6/CO[0]
                         net (fo=3, routed)           0.961     8.777    i2
    SLICE_X5Y7           LUT4 (Prop_lut4_I2_O)        0.373     9.150 r  i[31]_i_1/O
                         net (fo=32, routed)          1.072    10.221    n_0_i[31]_i_1
    SLICE_X4Y3           FDRE                                         r  i_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X4Y3                                                        r  i_reg[8]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y3           FDRE (Setup_fdre_C_R)       -0.429    14.667    i_reg[8]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.221    
  -------------------------------------------------------------------
                         slack                                  4.446    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 1.739ns (34.355%)  route 3.323ns (65.645%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y7                                                        r  i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  i_reg[21]/Q
                         net (fo=8, routed)           1.294     6.905    n_0_i_reg[21]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.029 r  i[31]_i_72/O
                         net (fo=1, routed)           0.000     7.029    n_0_i[31]_i_72
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.430 r  i_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.430    n_0_i_reg[31]_i_43
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  i_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.544    n_0_i_reg[31]_i_19
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.815 f  i_reg[31]_i_6/CO[0]
                         net (fo=3, routed)           0.961     8.777    i2
    SLICE_X5Y7           LUT4 (Prop_lut4_I2_O)        0.373     9.150 r  i[31]_i_1/O
                         net (fo=32, routed)          1.067    10.217    n_0_i[31]_i_1
    SLICE_X5Y3           FDRE                                         r  i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X5Y3                                                        r  i_reg[0]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y3           FDRE (Setup_fdre_C_R)       -0.429    14.667    i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.217    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.958ns  (logic 1.739ns (35.077%)  route 3.219ns (64.923%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y7                                                        r  i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  i_reg[21]/Q
                         net (fo=8, routed)           1.294     6.905    n_0_i_reg[21]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.029 r  i[31]_i_72/O
                         net (fo=1, routed)           0.000     7.029    n_0_i[31]_i_72
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.430 r  i_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.430    n_0_i_reg[31]_i_43
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  i_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.544    n_0_i_reg[31]_i_19
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.815 f  i_reg[31]_i_6/CO[0]
                         net (fo=3, routed)           0.961     8.777    i2
    SLICE_X5Y7           LUT4 (Prop_lut4_I2_O)        0.373     9.150 r  i[31]_i_1/O
                         net (fo=32, routed)          0.963    10.113    n_0_i[31]_i_1
    SLICE_X4Y4           FDRE                                         r  i_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X4Y4                                                        r  i_reg[10]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y4           FDRE (Setup_fdre_C_R)       -0.429    14.667    i_reg[10]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.113    
  -------------------------------------------------------------------
                         slack                                  4.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 k_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.541%)  route 0.168ns (47.459%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X0Y19                                                       r  k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  k_reg[0]/Q
                         net (fo=7, routed)           0.168     1.779    n_0_k_reg[0]
    SLICE_X0Y19          LUT5 (Prop_lut5_I1_O)        0.045     1.824 r  led1_i_1/O
                         net (fo=1, routed)           0.000     1.824    n_0_led1_i_1
    SLICE_X0Y19          FDRE                                         r  led1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X0Y19                                                       r  led1_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.092     1.562    led1_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 l_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X1Y19                                                       r  l_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  l_reg[28]/Q
                         net (fo=7, routed)           0.120     1.731    n_0_l_reg[28]
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  l_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    l0[28]
    SLICE_X1Y19          FDRE                                         r  l_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X1Y19                                                       r  l_reg[28]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.105     1.575    l_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 buz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X3Y7                                                        r  buz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  buz_reg/Q
                         net (fo=2, routed)           0.170     1.789    buz_OBUF
    SLICE_X3Y7           LUT5 (Prop_lut5_I2_O)        0.045     1.834 r  buz_i_1/O
                         net (fo=1, routed)           0.000     1.834    n_0_buz_i_1
    SLICE_X3Y7           FDRE                                         r  buz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X3Y7                                                        r  buz_reg/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.091     1.568    buz_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 l_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X1Y14                                                       r  l_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  l_reg[5]/Q
                         net (fo=6, routed)           0.115     1.730    n_0_l_reg[5]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  l_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.845    l0[5]
    SLICE_X1Y14          FDRE                                         r  l_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y14                                                       r  l_reg[5]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.105     1.579    l_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 led3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X0Y19                                                       r  led3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  led3_reg/Q
                         net (fo=2, routed)           0.173     1.784    led3_OBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.045     1.829 r  led3_i_1/O
                         net (fo=1, routed)           0.000     1.829    n_0_led3_i_1
    SLICE_X0Y19          FDRE                                         r  led3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X0Y19                                                       r  led3_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.092     1.562    led3_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 l_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X1Y18                                                       r  l_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  l_reg[21]/Q
                         net (fo=8, routed)           0.117     1.729    n_0_l_reg[21]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.844 r  l_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.844    l0[21]
    SLICE_X1Y18          FDRE                                         r  l_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X1Y18                                                       r  l_reg[21]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.105     1.576    l_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 l_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X1Y19                                                       r  l_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  l_reg[25]/Q
                         net (fo=9, routed)           0.117     1.728    n_0_l_reg[25]
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.843 r  l_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.843    l0[25]
    SLICE_X1Y19          FDRE                                         r  l_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X1Y19                                                       r  l_reg[25]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.105     1.575    l_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 l_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X1Y20                                                       r  l_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  l_reg[29]/Q
                         net (fo=7, routed)           0.117     1.727    n_0_l_reg[29]
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.842 r  l_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     1.842    l0[29]
    SLICE_X1Y20          FDRE                                         r  l_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X1Y20                                                       r  l_reg[29]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.105     1.574    l_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 l_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X1Y17                                                       r  l_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  l_reg[19]/Q
                         net (fo=9, routed)           0.122     1.735    n_0_l_reg[19]
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.846 r  l_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    l0[19]
    SLICE_X1Y17          FDRE                                         r  l_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X1Y17                                                       r  l_reg[19]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    l_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 l_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X1Y20                                                       r  l_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  l_reg[31]/Q
                         net (fo=9, routed)           0.122     1.732    n_0_l_reg[31]
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.843 r  l_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.843    l0[31]
    SLICE_X1Y20          FDRE                                         r  l_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X1Y20                                                       r  l_reg[31]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.105     1.574    l_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin                   
Min Period        n/a     BUFG/I   n/a            2.155     10.000  7.845  BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X3Y7     buz_reg/C             
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X5Y3     i_reg[0]/C            
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X4Y4     i_reg[10]/C           
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X4Y4     i_reg[11]/C           
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X4Y4     i_reg[12]/C           
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X4Y5     i_reg[13]/C           
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X4Y5     i_reg[14]/C           
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X4Y5     i_reg[15]/C           
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X4Y5     i_reg[16]/C           
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y19    k_reg[0]/C            
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y19    k_reg[1]/C            
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y19    k_reg[2]/C            
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X1Y19    l_reg[25]/C           
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X1Y19    l_reg[26]/C           
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X1Y19    l_reg[27]/C           
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X1Y19    l_reg[28]/C           
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y19    led1_reg/C            
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y19    led3_reg/C            
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X1Y20    l_reg[29]/C           
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X3Y7     buz_reg/C             
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X5Y3     i_reg[0]/C            
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X4Y4     i_reg[10]/C           
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X4Y4     i_reg[11]/C           
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X4Y4     i_reg[12]/C           
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X4Y5     i_reg[13]/C           
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X4Y5     i_reg[14]/C           
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X4Y5     i_reg[15]/C           
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X4Y5     i_reg[16]/C           
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X4Y6     i_reg[17]/C           



