static T_1\r\nF_1 ( struct V_1 * V_2 , int V_3 )\r\n{\r\nT_1 V_4 = F_2 ( V_2 , 0x4120 + ( V_3 * 4 ) ) ;\r\nif ( ( V_4 & 0x00000030 ) != 0x00000030 )\r\nreturn F_3 ( V_2 , 0x41 , 0x00e820 ) ;\r\nreturn F_3 ( V_2 , 0x42 , 0x00e8a0 ) ;\r\n}\r\nstatic T_1\r\nF_4 ( struct V_1 * V_2 , int V_3 , bool V_5 )\r\n{\r\nstruct V_6 * V_7 = V_2 -> V_8 ;\r\nT_1 V_4 , V_9 , V_10 ;\r\nif ( V_3 >= 0x40 ) {\r\nif ( V_7 -> V_11 == 0xaf ) {\r\nreturn F_2 ( V_2 , 0x00471c ) * 1000 ;\r\n}\r\nreturn V_7 -> V_12 ;\r\n}\r\nV_4 = F_2 ( V_2 , 0x4120 + ( V_3 * 4 ) ) ;\r\nif ( ! V_5 && ! ( V_4 & 0x00000100 ) )\r\nreturn 0 ;\r\nswitch ( V_4 & 0x00003000 ) {\r\ncase 0x00000000 :\r\nreturn V_7 -> V_12 ;\r\ncase 0x00002000 :\r\nif ( V_4 & 0x00000040 )\r\nreturn 108000 ;\r\nreturn 100000 ;\r\ncase 0x00003000 :\r\nV_10 = F_1 ( V_2 , V_3 ) ;\r\nV_9 = ( ( V_4 & 0x003f0000 ) >> 16 ) + 2 ;\r\nreturn ( V_10 * 2 ) / V_9 ;\r\ndefault:\r\nreturn 0 ;\r\n}\r\n}\r\nstatic T_1\r\nF_3 ( struct V_1 * V_2 , int V_3 , T_1 V_13 )\r\n{\r\nT_1 V_14 = F_2 ( V_2 , V_13 + 0 ) ;\r\nT_1 V_10 = 0 , V_15 = 1 , V_16 = 1 , V_17 = 1 ;\r\nif ( ! ( V_14 & 0x00000008 ) ) {\r\nif ( V_14 & 0x00000001 ) {\r\nT_1 V_18 = F_2 ( V_2 , V_13 + 4 ) ;\r\nV_17 = ( V_18 & 0x000000ff ) >> 0 ;\r\nV_16 = ( V_18 & 0x0000ff00 ) >> 8 ;\r\nV_15 = ( V_18 & 0x003f0000 ) >> 16 ;\r\nif ( ( V_13 & 0x00ff00 ) == 0x00e800 )\r\nV_15 = 1 ;\r\nV_10 = F_4 ( V_2 , 0x00 + V_3 , false ) ;\r\n}\r\n} else {\r\nV_10 = F_4 ( V_2 , 0x10 + V_3 , false ) ;\r\n}\r\nif ( V_17 * V_15 )\r\nreturn V_10 * V_16 / ( V_17 * V_15 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_5 ( struct V_1 * V_2 , int V_3 , T_1 V_13 , T_1 V_19 , struct V_20 * V_21 )\r\n{\r\nstruct V_22 V_23 ;\r\nT_1 V_24 , V_10 , V_9 ;\r\nint V_15 , V_16 , V_17 , V_25 ;\r\nint V_26 ;\r\nV_21 -> V_13 = 0 ;\r\nV_21 -> V_3 = 0 ;\r\nif ( ! V_19 ) {\r\nF_6 ( V_2 , L_1 , V_13 , V_3 ) ;\r\nreturn 0 ;\r\n}\r\nswitch ( V_19 ) {\r\ncase 27000 :\r\nV_21 -> V_3 = 0x00000100 ;\r\nreturn V_19 ;\r\ncase 100000 :\r\nV_21 -> V_3 = 0x00002100 ;\r\nreturn V_19 ;\r\ncase 108000 :\r\nV_21 -> V_3 = 0x00002140 ;\r\nreturn V_19 ;\r\ndefault:\r\nV_10 = F_1 ( V_2 , V_3 ) ;\r\nV_9 = F_7 ( ( V_10 * 2 ) / ( V_19 - 2999 ) , ( T_1 ) 65 ) ;\r\nif ( V_9 > 4 ) {\r\nV_24 = ( V_10 * 2 ) / V_9 ;\r\nV_25 = V_19 - V_24 ;\r\nif ( ! V_13 || ( V_25 >= - 2000 && V_25 < 3000 ) ) {\r\nV_21 -> V_3 = ( ( ( V_9 - 2 ) << 16 ) | 0x00003100 ) ;\r\nreturn V_24 ;\r\n}\r\n}\r\nif ( ! V_13 ) {\r\nF_8 ( V_2 , L_2 , V_3 , V_19 , V_10 ) ;\r\nreturn - V_27 ;\r\n}\r\nbreak;\r\n}\r\nV_26 = F_9 ( V_2 , V_13 , & V_23 ) ;\r\nif ( V_26 )\r\nreturn V_26 ;\r\nV_23 . V_28 = F_4 ( V_2 , V_3 - 0x10 , true ) ;\r\nif ( ! V_23 . V_28 )\r\nreturn - V_29 ;\r\nV_26 = F_10 ( V_2 , & V_23 , V_19 , & V_16 , NULL , & V_17 , & V_15 ) ;\r\nif ( V_26 >= 0 ) {\r\nV_21 -> V_3 = F_2 ( V_2 , 0x4120 + ( V_3 * 4 ) ) ;\r\nV_21 -> V_13 = ( V_15 << 16 ) | ( V_16 << 8 ) | V_17 ;\r\n}\r\nreturn V_26 ;\r\n}\r\nstatic void\r\nF_11 ( struct V_1 * V_2 , int V_3 , T_1 V_13 , struct V_20 * V_21 )\r\n{\r\nconst T_1 V_30 = 0x004120 + ( V_3 * 4 ) ;\r\nconst T_1 V_31 = 0x004160 + ( V_3 * 4 ) ;\r\nconst T_1 V_14 = V_13 + 0 ;\r\nconst T_1 V_18 = V_13 + 4 ;\r\nif ( ! V_21 -> V_3 && ! V_21 -> V_13 ) {\r\nF_6 ( V_2 , L_3 , V_3 ) ;\r\nreturn;\r\n}\r\nif ( V_21 -> V_13 ) {\r\nF_12 ( V_2 , V_30 , 0x00000101 , 0x00000101 ) ;\r\nF_13 ( V_2 , V_18 , V_21 -> V_13 ) ;\r\nF_12 ( V_2 , V_14 , 0x00000015 , 0x00000015 ) ;\r\nF_12 ( V_2 , V_14 , 0x00000010 , 0x00000000 ) ;\r\nF_14 ( V_2 , V_14 , 0x00020000 , 0x00020000 ) ;\r\nF_12 ( V_2 , V_14 , 0x00000010 , 0x00000010 ) ;\r\nF_12 ( V_2 , V_14 , 0x00000008 , 0x00000000 ) ;\r\nF_12 ( V_2 , V_31 , 0x00000100 , 0x00000000 ) ;\r\nF_12 ( V_2 , V_31 , 0x00000001 , 0x00000000 ) ;\r\n} else {\r\nF_12 ( V_2 , V_31 , 0x003f3141 , 0x00000101 | V_21 -> V_3 ) ;\r\nF_12 ( V_2 , V_14 , 0x00000018 , 0x00000018 ) ;\r\nF_15 ( 20 ) ;\r\nF_12 ( V_2 , V_14 , 0x00000001 , 0x00000000 ) ;\r\nF_12 ( V_2 , V_30 , 0x00000100 , 0x00000000 ) ;\r\nF_12 ( V_2 , V_30 , 0x00000001 , 0x00000000 ) ;\r\n}\r\n}\r\nstatic void\r\nF_16 ( struct V_1 * V_2 , int V_3 , struct V_20 * V_21 )\r\n{\r\nif ( ! V_21 -> V_3 ) {\r\nF_6 ( V_2 , L_3 , V_3 ) ;\r\nreturn;\r\n}\r\nF_12 ( V_2 , 0x004120 + ( V_3 * 4 ) , 0x003f3141 , 0x00000101 | V_21 -> V_3 ) ;\r\n}\r\nint\r\nF_17 ( struct V_1 * V_2 , struct V_32 * V_33 )\r\n{\r\nV_33 -> V_34 = F_3 ( V_2 , 0x00 , 0x4200 ) ;\r\nV_33 -> V_35 = F_3 ( V_2 , 0x01 , 0x4220 ) ;\r\nV_33 -> V_36 = F_3 ( V_2 , 0x02 , 0x4000 ) ;\r\nV_33 -> V_37 = F_4 ( V_2 , 0x20 , false ) ;\r\nV_33 -> V_38 = F_4 ( V_2 , 0x21 , false ) ;\r\nV_33 -> V_39 = F_4 ( V_2 , 0x25 , false ) ;\r\nV_33 -> V_40 = V_33 -> V_34 ;\r\nreturn 0 ;\r\n}\r\nvoid *\r\nF_18 ( struct V_1 * V_2 , struct V_32 * V_33 )\r\n{\r\nstruct V_41 * V_42 ;\r\nT_2 V_43 ;\r\nint V_26 ;\r\nV_42 = F_19 ( sizeof( * V_42 ) , V_44 ) ;\r\nif ( ! V_42 )\r\nreturn F_20 ( - V_45 ) ;\r\nV_26 = F_5 ( V_2 , 0x10 , 0x4200 , V_33 -> V_34 , & V_42 -> V_46 ) ;\r\nif ( V_26 < 0 )\r\ngoto V_47;\r\nV_26 = F_5 ( V_2 , 0x11 , 0x4220 , V_33 -> V_35 , & V_42 -> V_10 ) ;\r\nif ( V_26 < 0 )\r\ngoto V_47;\r\nV_26 = F_5 ( V_2 , 0x12 , 0x4000 , V_33 -> V_36 , & V_42 -> V_48 ) ;\r\nif ( V_26 < 0 )\r\ngoto V_47;\r\nV_26 = F_5 ( V_2 , 0x20 , 0x0000 , V_33 -> V_37 , & V_42 -> V_37 ) ;\r\nif ( V_26 < 0 )\r\ngoto V_47;\r\nV_26 = F_5 ( V_2 , 0x21 , 0x0000 , V_33 -> V_38 , & V_42 -> V_38 ) ;\r\nif ( V_26 < 0 )\r\ngoto V_47;\r\nV_42 -> V_49 = F_21 ( V_2 , V_33 -> V_36 ,\r\n& V_42 -> V_50 ,\r\n& V_42 -> V_51 ,\r\n& V_43 , & V_42 -> V_52 ) ;\r\nif ( V_42 -> V_50 != 0x10 || V_42 -> V_51 < 5 )\r\nV_42 -> V_49 = NULL ;\r\nV_42 -> V_53 = F_22 ( V_2 , V_33 -> V_36 ,\r\n& V_42 -> V_50 ,\r\n& V_42 -> V_52 ) ;\r\nif ( V_42 -> V_50 != 0x10 )\r\nV_42 -> V_53 = NULL ;\r\nV_42 -> V_33 = V_33 ;\r\nV_47:\r\nif ( V_26 < 0 ) {\r\nF_23 ( V_42 ) ;\r\nV_42 = F_20 ( V_26 ) ;\r\n}\r\nreturn V_42 ;\r\n}\r\nstatic bool\r\nF_24 ( void * V_54 )\r\n{\r\nstruct V_1 * V_2 = V_54 ;\r\nif ( ! ( F_2 ( V_2 , 0x400304 ) & 0x00000001 ) )\r\nreturn true ;\r\nif ( F_2 ( V_2 , 0x400308 ) == 0x0050001c )\r\nreturn true ;\r\nreturn false ;\r\n}\r\nstatic void\r\nF_25 ( struct V_55 * V_56 )\r\n{\r\nF_13 ( V_56 -> V_2 , 0x1002d4 , 0x00000001 ) ;\r\n}\r\nstatic void\r\nF_26 ( struct V_55 * V_56 )\r\n{\r\nF_13 ( V_56 -> V_2 , 0x1002d0 , 0x00000001 ) ;\r\n}\r\nstatic void\r\nF_27 ( struct V_55 * V_56 , bool V_57 )\r\n{\r\nF_13 ( V_56 -> V_2 , 0x100210 , V_57 ? 0x80000000 : 0x00000000 ) ;\r\n}\r\nstatic void\r\nF_28 ( struct V_55 * V_56 , bool V_57 )\r\n{\r\nF_13 ( V_56 -> V_2 , 0x1002dc , V_57 ? 0x00000001 : 0x00000000 ) ;\r\n}\r\nstatic void\r\nF_29 ( struct V_55 * V_56 , T_1 V_58 )\r\n{\r\nvolatile T_1 V_59 = F_2 ( V_56 -> V_2 , 0 ) ; ( void ) V_59 ;\r\nF_15 ( ( V_58 + 500 ) / 1000 ) ;\r\n}\r\nstatic T_1\r\nF_30 ( struct V_55 * V_56 , int V_60 )\r\n{\r\nif ( V_60 <= 1 )\r\nreturn F_2 ( V_56 -> V_2 , 0x1002c0 + ( ( V_60 - 0 ) * 4 ) ) ;\r\nif ( V_60 <= 3 )\r\nreturn F_2 ( V_56 -> V_2 , 0x1002e0 + ( ( V_60 - 2 ) * 4 ) ) ;\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_31 ( struct V_55 * V_56 , int V_60 , T_1 V_54 )\r\n{\r\nstruct V_6 * V_7 = V_56 -> V_2 -> V_8 ;\r\nif ( V_60 <= 1 ) {\r\nif ( V_7 -> V_61 )\r\nF_13 ( V_56 -> V_2 , 0x1002c8 + ( ( V_60 - 0 ) * 4 ) , V_54 ) ;\r\nF_13 ( V_56 -> V_2 , 0x1002c0 + ( ( V_60 - 0 ) * 4 ) , V_54 ) ;\r\n} else\r\nif ( V_60 <= 3 ) {\r\nif ( V_7 -> V_61 )\r\nF_13 ( V_56 -> V_2 , 0x1002e8 + ( ( V_60 - 2 ) * 4 ) , V_54 ) ;\r\nF_13 ( V_56 -> V_2 , 0x1002e0 + ( ( V_60 - 2 ) * 4 ) , V_54 ) ;\r\n}\r\n}\r\nstatic void\r\nF_32 ( struct V_55 * V_56 )\r\n{\r\nstruct V_1 * V_2 = V_56 -> V_2 ;\r\nstruct V_41 * V_42 = V_56 -> V_62 ;\r\nT_1 V_14 ;\r\nV_14 = F_2 ( V_2 , 0x004000 ) ;\r\nif ( ! ( V_14 & 0x00000008 ) && V_42 -> V_48 . V_13 ) {\r\nF_13 ( V_2 , 0x004000 , ( V_14 |= 0x00000008 ) ) ;\r\nF_12 ( V_2 , 0x1110e0 , 0x00088000 , 0x00088000 ) ;\r\nF_13 ( V_2 , 0x004018 , 0x00001000 ) ;\r\nF_13 ( V_2 , 0x004000 , ( V_14 &= ~ 0x00000001 ) ) ;\r\nF_13 ( V_2 , 0x004004 , V_42 -> V_48 . V_13 ) ;\r\nF_13 ( V_2 , 0x004000 , ( V_14 |= 0x00000001 ) ) ;\r\nF_15 ( 64 ) ;\r\nF_13 ( V_2 , 0x004018 , 0x00005000 | V_42 -> V_63 ) ;\r\nF_15 ( 20 ) ;\r\n} else\r\nif ( ! V_42 -> V_48 . V_13 ) {\r\nF_12 ( V_2 , 0x004168 , 0x003f3040 , V_42 -> V_48 . V_3 ) ;\r\nF_13 ( V_2 , 0x004000 , ( V_14 |= 0x00000008 ) ) ;\r\nF_12 ( V_2 , 0x1110e0 , 0x00088000 , 0x00088000 ) ;\r\nF_13 ( V_2 , 0x004018 , 0x0000d000 | V_42 -> V_63 ) ;\r\n}\r\nif ( V_42 -> V_49 ) {\r\nif ( V_42 -> V_53 && ( V_42 -> V_49 [ 4 ] & 0x08 ) ) {\r\nT_1 V_64 = ( F_33 ( V_42 -> V_53 [ 5 ] ) << 8 ) |\r\nV_42 -> V_53 [ 5 ] ;\r\nT_1 V_65 = F_33 ( V_42 -> V_53 [ 7 ] ) ;\r\nT_1 V_66 = ( V_42 -> V_53 [ 9 ] & 0xf0 ) << 16 |\r\n( V_42 -> V_53 [ 3 ] & 0x0f ) << 16 |\r\n( V_42 -> V_53 [ 9 ] & 0x0f ) |\r\n0x80000000 ;\r\nF_13 ( V_2 , 0x1005a0 , V_64 ) ;\r\nF_13 ( V_2 , 0x1005a4 , V_65 ) ;\r\nF_13 ( V_2 , 0x10f804 , V_66 ) ;\r\nF_12 ( V_2 , 0x10053c , 0x00001000 , 0x00000000 ) ;\r\n} else {\r\nF_12 ( V_2 , 0x10053c , 0x00001000 , 0x00001000 ) ;\r\nF_12 ( V_2 , 0x10f804 , 0x80000000 , 0x00000000 ) ;\r\nF_12 ( V_2 , 0x100760 , 0x22222222 , V_42 -> V_67 ) ;\r\nF_12 ( V_2 , 0x1007a0 , 0x22222222 , V_42 -> V_67 ) ;\r\nF_12 ( V_2 , 0x1007e0 , 0x22222222 , V_42 -> V_67 ) ;\r\n}\r\n}\r\nif ( V_42 -> V_48 . V_13 ) {\r\nF_12 ( V_2 , 0x1110e0 , 0x00088000 , 0x00011000 ) ;\r\nF_13 ( V_2 , 0x004000 , ( V_14 &= ~ 0x00000008 ) ) ;\r\n}\r\n}\r\nstatic void\r\nF_34 ( struct V_55 * V_56 )\r\n{\r\nstruct V_1 * V_2 = V_56 -> V_2 ;\r\nstruct V_41 * V_42 = V_56 -> V_62 ;\r\nstruct V_32 * V_33 = V_42 -> V_33 ;\r\nint V_68 ;\r\nfor ( V_68 = 0 ; V_68 < 9 ; V_68 ++ )\r\nF_13 ( V_2 , 0x100220 + ( V_68 * 4 ) , V_33 -> V_69 . V_21 [ V_68 ] ) ;\r\nif ( V_42 -> V_53 ) {\r\nT_1 V_54 = ( V_42 -> V_53 [ 2 ] & 0x08 ) ? 0x00000000 : 0x00001000 ;\r\nF_12 ( V_2 , 0x100200 , 0x00001000 , V_54 ) ;\r\n}\r\nif ( V_42 -> V_53 ) {\r\nT_1 V_70 = F_2 ( V_2 , 0x100714 ) & ~ 0xf0000010 ;\r\nT_1 V_71 = F_2 ( V_2 , 0x100718 ) & ~ 0x00000100 ;\r\nT_1 V_72 = F_2 ( V_2 , 0x10071c ) & ~ 0x00000100 ;\r\nif ( ( V_42 -> V_53 [ 2 ] & 0x20 ) )\r\nV_70 |= 0xf0000000 ;\r\nif ( ! ( V_42 -> V_53 [ 2 ] & 0x04 ) )\r\nV_70 |= 0x00000010 ;\r\nF_13 ( V_2 , 0x100714 , V_70 ) ;\r\nif ( V_42 -> V_53 [ 2 ] & 0x01 )\r\nV_72 |= 0x00000100 ;\r\nF_13 ( V_2 , 0x10071c , V_72 ) ;\r\nif ( V_42 -> V_53 [ 2 ] & 0x02 )\r\nV_71 |= 0x00000100 ;\r\nF_13 ( V_2 , 0x100718 , V_71 ) ;\r\nif ( V_42 -> V_53 [ 2 ] & 0x10 )\r\nF_13 ( V_2 , 0x111100 , 0x48000000 ) ;\r\n}\r\n}\r\nstatic void\r\nF_35 ( struct V_1 * V_2 , struct V_41 * V_42 )\r\n{\r\nstruct V_55 V_56 = {\r\n. V_2 = V_2 ,\r\n. V_73 = F_25 ,\r\n. V_74 = F_26 ,\r\n. V_75 = F_27 ,\r\n. V_76 = F_28 ,\r\n. V_77 = F_29 ,\r\n. V_78 = F_30 ,\r\n. V_79 = F_31 ,\r\n. V_80 = F_32 ,\r\n. V_81 = F_34 ,\r\n. V_62 = V_42\r\n} ;\r\nT_1 V_14 ;\r\nif ( V_42 -> V_33 -> V_36 <= 750000 ) {\r\nV_42 -> V_63 = 0x10000000 ;\r\nV_42 -> V_67 = 0x22222222 ;\r\n}\r\nV_14 = F_2 ( V_2 , 0x004000 ) ;\r\nif ( V_14 & 0x00000008 ) {\r\nif ( V_42 -> V_48 . V_13 ) {\r\nF_12 ( V_2 , 0x004128 , 0x00000101 , 0x00000101 ) ;\r\nF_13 ( V_2 , 0x004004 , V_42 -> V_48 . V_13 ) ;\r\nF_13 ( V_2 , 0x004000 , ( V_14 |= 0x00000001 ) ) ;\r\nF_13 ( V_2 , 0x004000 , ( V_14 &= 0xffffffef ) ) ;\r\nF_14 ( V_2 , 0x004000 , 0x00020000 , 0x00020000 ) ;\r\nF_13 ( V_2 , 0x004000 , ( V_14 |= 0x00000010 ) ) ;\r\nF_13 ( V_2 , 0x004018 , 0x00005000 | V_42 -> V_63 ) ;\r\nF_13 ( V_2 , 0x004000 , ( V_14 |= 0x00000004 ) ) ;\r\n}\r\n} else {\r\nT_1 V_82 = 0x00000101 ;\r\nif ( V_42 -> V_48 . V_3 )\r\nV_82 |= V_42 -> V_48 . V_3 ;\r\nelse\r\nV_82 |= 0x00080000 ;\r\nF_12 ( V_2 , 0x004168 , 0x003f3141 , V_14 ) ;\r\n}\r\nif ( V_42 -> V_53 ) {\r\nif ( V_42 -> V_53 [ 2 ] & 0x10 ) {\r\nF_12 ( V_2 , 0x111104 , 0x00000600 , 0x00000000 ) ;\r\n} else {\r\nF_12 ( V_2 , 0x111100 , 0x40000000 , 0x40000000 ) ;\r\nF_12 ( V_2 , 0x111104 , 0x00000180 , 0x00000000 ) ;\r\n}\r\n}\r\nif ( V_42 -> V_49 && ! ( V_42 -> V_49 [ 4 ] & 0x02 ) )\r\nF_12 ( V_2 , 0x100200 , 0x00000800 , 0x00000000 ) ;\r\nF_13 ( V_2 , 0x611200 , 0x00003300 ) ;\r\nif ( ! ( V_42 -> V_53 [ 2 ] & 0x10 ) )\r\nF_13 ( V_2 , 0x111100 , 0x4c020000 ) ;\r\nF_36 ( & V_56 , V_42 -> V_33 ) ;\r\nF_13 ( V_2 , 0x611200 , 0x00003330 ) ;\r\nif ( V_42 -> V_49 && ( V_42 -> V_49 [ 4 ] & 0x02 ) )\r\nF_12 ( V_2 , 0x100200 , 0x00000800 , 0x00000800 ) ;\r\nif ( V_42 -> V_53 ) {\r\nif ( V_42 -> V_53 [ 2 ] & 0x10 ) {\r\nF_12 ( V_2 , 0x111104 , 0x00000180 , 0x00000180 ) ;\r\nF_12 ( V_2 , 0x111100 , 0x40000000 , 0x00000000 ) ;\r\n} else {\r\nF_12 ( V_2 , 0x111104 , 0x00000600 , 0x00000600 ) ;\r\n}\r\n}\r\nif ( V_42 -> V_48 . V_13 ) {\r\nF_12 ( V_2 , 0x004168 , 0x00000001 , 0x00000000 ) ;\r\nF_12 ( V_2 , 0x004168 , 0x00000100 , 0x00000000 ) ;\r\n} else {\r\nF_12 ( V_2 , 0x004000 , 0x00000001 , 0x00000000 ) ;\r\nF_12 ( V_2 , 0x004128 , 0x00000001 , 0x00000000 ) ;\r\nF_12 ( V_2 , 0x004128 , 0x00000100 , 0x00000000 ) ;\r\n}\r\n}\r\nint\r\nF_37 ( struct V_1 * V_2 , void * V_83 )\r\n{\r\nstruct V_6 * V_7 = V_2 -> V_8 ;\r\nstruct V_41 * V_42 = V_83 ;\r\nunsigned long V_84 ;\r\nint V_26 = - V_85 ;\r\nF_38 ( & V_7 -> V_86 , V_84 ) ;\r\nF_13 ( V_2 , 0x400324 , 0x00000000 ) ;\r\nF_13 ( V_2 , 0x400328 , 0x0050001c ) ;\r\nif ( ! F_39 ( V_2 , F_24 , V_2 ) ) {\r\nF_8 ( V_2 , L_4 ) ;\r\ngoto V_87;\r\n}\r\nF_12 ( V_2 , 0x002504 , 0x00000001 , 0x00000001 ) ;\r\nif ( ! F_14 ( V_2 , 0x002504 , 0x00000010 , 0x00000010 ) ) {\r\nF_8 ( V_2 , L_5 ) ;\r\ngoto V_87;\r\n}\r\nF_11 ( V_2 , 0x00 , 0x004200 , & V_42 -> V_46 ) ;\r\nF_11 ( V_2 , 0x01 , 0x004220 , & V_42 -> V_10 ) ;\r\nF_16 ( V_2 , 0x20 , & V_42 -> V_37 ) ;\r\nF_16 ( V_2 , 0x21 , & V_42 -> V_38 ) ;\r\nif ( V_42 -> V_48 . V_3 || V_42 -> V_48 . V_13 )\r\nF_35 ( V_2 , V_42 ) ;\r\nV_26 = 0 ;\r\nV_87:\r\nF_12 ( V_2 , 0x002504 , 0x00000001 , 0x00000000 ) ;\r\nF_13 ( V_2 , 0x400324 , 0x00000000 ) ;\r\nF_13 ( V_2 , 0x400328 , 0x0070009c ) ;\r\nif ( F_2 ( V_2 , 0x400308 ) == 0x0050001c )\r\nF_12 ( V_2 , 0x400824 , 0x10000000 , 0x10000000 ) ;\r\nF_40 ( & V_7 -> V_86 , V_84 ) ;\r\nF_23 ( V_42 ) ;\r\nreturn V_26 ;\r\n}
