#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000018977d9db80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000018977da86d0 .scope module, "histogram_tb" "histogram_tb" 3 4;
 .timescale -9 -12;
P_0000018977d96520 .param/l "PATCH_SIZE" 0 3 5, +C4<00000000000000000000000000000100>;
v0000018977e2ccf0_0 .net "bin_out", 2 0, v0000018977e261a0_0;  1 drivers
v0000018977e2c430_0 .var "center_addr_x", 1 0;
v0000018977e2ce30_0 .var "center_addr_y", 1 0;
v0000018977e2bfd0_0 .var "clk_in", 0 0;
v0000018977e2ced0_0 .var "doing_hist", 0 0;
v0000018977e2c070_0 .var "hist_start", 0 0;
v0000018977e2cd90_0 .net "histogram_done", 0 0, v0000018977e27780_0;  1 drivers
v0000018977e2ca70_0 .net "histogram_out", 23 0, v0000018977e26c40_0;  1 drivers
v0000018977e2c4d0_0 .var "rst_in", 0 0;
v0000018977e2cbb0_0 .var "valid_in", 0 0;
v0000018977e2d1f0_0 .net "valid_out", 0 0, v0000018977e266a0_0;  1 drivers
v0000018977e2c250_0 .var "x_pixel_in", 7 0;
v0000018977e2c570_0 .net "x_pixel_out", 7 0, L_0000018977d533c0;  1 drivers
v0000018977e2d830_0 .var "x_read_addr", 3 0;
v0000018977e2d150_0 .net "x_read_addr_hist", 3 0, v0000018977e27960_0;  1 drivers
v0000018977e2c890_0 .net "x_read_addr_orientation", 3 0, v0000018977e26d80_0;  1 drivers
v0000018977e2bd50_0 .net "x_read_addr_valid", 0 0, v0000018977e27000_0;  1 drivers
v0000018977e2cc50_0 .var "x_write_addr", 3 0;
v0000018977e2c610_0 .var "x_write_valid", 0 0;
v0000018977e2c930_0 .var "y_pixel_in", 7 0;
v0000018977e2d010_0 .net "y_pixel_out", 7 0, L_0000018977d537b0;  1 drivers
v0000018977e2c9d0_0 .var "y_read_addr", 3 0;
v0000018977e2bad0_0 .net "y_read_addr_hist", 3 0, v0000018977e27dc0_0;  1 drivers
v0000018977e2d0b0_0 .net "y_read_addr_orientation", 3 0, v0000018977e29e70_0;  1 drivers
v0000018977e2bc10_0 .net "y_read_addr_valid", 0 0, v0000018977e293d0_0;  1 drivers
v0000018977e2d290_0 .var "y_write_addr", 3 0;
v0000018977e2bdf0_0 .var "y_write_valid", 0 0;
S_0000018977d49850 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 328, 3 328 0, S_0000018977da86d0;
 .timescale -9 -12;
v0000018977d794f0_0 .var/2s "i", 31 0;
S_0000018977d499e0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 329, 3 329 0, S_0000018977d49850;
 .timescale -9 -12;
v0000018977d793b0_0 .var/2s "j", 31 0;
S_0000018977daeb60 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 342, 3 342 0, S_0000018977da86d0;
 .timescale -9 -12;
v0000018977d79810_0 .var/2s "i", 31 0;
S_0000018977daecf0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 343, 3 343 0, S_0000018977daeb60;
 .timescale -9 -12;
v0000018977d79450_0 .var/2s "j", 31 0;
S_0000018977d0f9f0 .scope module, "hist" "histogram" 3 104, 4 5 0, S_0000018977da86d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 24 "histogram_out";
    .port_info 3 /INPUT 2 "x";
    .port_info 4 /INPUT 2 "y";
    .port_info 5 /INPUT 8 "x_grad_in";
    .port_info 6 /INPUT 8 "y_grad_in";
    .port_info 7 /OUTPUT 4 "x_read_addr";
    .port_info 8 /OUTPUT 4 "y_read_addr";
    .port_info 9 /INPUT 1 "start";
    .port_info 10 /OUTPUT 1 "histogram_done";
P_0000018977d78a00 .param/l "BIT_DEPTH" 0 4 8, +C4<00000000000000000000000000001000>;
P_0000018977d78a38 .param/l "HEIGHT" 0 4 7, +C4<00000000000000000000000000000100>;
P_0000018977d78a70 .param/l "PATCH_SIZE" 0 4 9, +C4<00000000000000000000000000000100>;
P_0000018977d78aa8 .param/l "WIDTH" 0 4 6, +C4<00000000000000000000000000000100>;
enum0000018977d56f00 .enum2/s (32)
   "IDLE" 0,
   "TOPLEFT" 1,
   "TOPRIGHT" 2,
   "BOTLEFT" 3,
   "BOTRIGHT" 4
 ;
v0000018977e26240_0 .net "bin_out", 2 0, v0000018977d79950_0;  1 drivers
v0000018977e275a0_0 .var "center_addr_x", 1 0;
v0000018977e27a00_0 .var "center_addr_y", 1 0;
v0000018977e27640_0 .net "clk_in", 0 0, v0000018977e2bfd0_0;  1 drivers
v0000018977e27780_0 .var "histogram_done", 0 0;
v0000018977e26c40_0 .var "histogram_out", 23 0;
v0000018977e262e0_0 .var "last_save", 0 0;
v0000018977e278c0_0 .var "orientation_valid_in", 0 0;
v0000018977e26740_0 .net "orientation_valid_out", 0 0, v0000018977e27460_0;  1 drivers
v0000018977e26920_0 .net "rst_in", 0 0, v0000018977e2c4d0_0;  1 drivers
v0000018977e27aa0_0 .var "save_to_hist", 0 0;
v0000018977e26b00_0 .net "start", 0 0, v0000018977e2c070_0;  1 drivers
v0000018977e26100_0 .var/2s "state", 31 0;
v0000018977e27b40_0 .net "x", 1 0, v0000018977e2c430_0;  1 drivers
v0000018977e26ba0_0 .net/s "x_grad_in", 7 0, L_0000018977d533c0;  alias, 1 drivers
v0000018977e26ec0_0 .net "x_read_addr", 3 0, v0000018977e27960_0;  alias, 1 drivers
v0000018977e27be0_0 .net "y", 1 0, v0000018977e2ce30_0;  1 drivers
v0000018977e26e20_0 .net/s "y_grad_in", 7 0, L_0000018977d537b0;  alias, 1 drivers
v0000018977e26f60_0 .net "y_read_addr", 3 0, v0000018977e27dc0_0;  alias, 1 drivers
S_0000018977d0fb80 .scope module, "orientation" "gradient_orientation" 4 38, 5 5 0, S_0000018977d0f9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 4 "x_read_addr";
    .port_info 3 /OUTPUT 1 "x_read_addr_valid";
    .port_info 4 /INPUT 8 "x_pixel_in";
    .port_info 5 /OUTPUT 4 "y_read_addr";
    .port_info 6 /OUTPUT 1 "y_read_addr_valid";
    .port_info 7 /INPUT 8 "y_pixel_in";
    .port_info 8 /INPUT 2 "center_addr_x";
    .port_info 9 /INPUT 2 "center_addr_y";
    .port_info 10 /INPUT 1 "valid_in";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /OUTPUT 3 "bin_out";
    .port_info 13 /OUTPUT 2 "state_num";
P_0000018977dcbe20 .param/l "BIT_DEPTH" 0 5 8, +C4<00000000000000000000000000001000>;
P_0000018977dcbe58 .param/l "HEIGHT" 0 5 7, +C4<00000000000000000000000000000100>;
P_0000018977dcbe90 .param/l "WIDTH" 0 5 6, +C4<00000000000000000000000000000100>;
enum0000018977dcae80 .enum2/s (32)
   "IDLE" 0,
   "READ_X" 1,
   "READ_Y" 2,
   "OUTPUT" 3
 ;
L_0000018977e2fd68 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000018977d79590_0 .net/2u *"_ivl_0", 7 0, L_0000018977e2fd68;  1 drivers
L_0000018977e2fdb0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000018977d798b0_0 .net/2u *"_ivl_4", 7 0, L_0000018977e2fdb0;  1 drivers
v0000018977d79950_0 .var "bin_out", 2 0;
v0000018977d79b30_0 .net "center_addr_x", 1 0, v0000018977e275a0_0;  1 drivers
v0000018977d78d70_0 .net "center_addr_y", 1 0, v0000018977e27a00_0;  1 drivers
v0000018977d78f50_0 .net "clk_in", 0 0, v0000018977e2bfd0_0;  alias, 1 drivers
v0000018977d78c30_0 .net "rst_in", 0 0, v0000018977e2c4d0_0;  alias, 1 drivers
v0000018977d78e10_0 .var/2s "state", 31 0;
v0000018977d78eb0_0 .var "state_num", 1 0;
v0000018977e27140_0 .net "valid_in", 0 0, v0000018977e278c0_0;  1 drivers
v0000018977e27460_0 .var "valid_out", 0 0;
v0000018977e27c80_0 .var "x_grad", 7 0;
v0000018977e273c0_0 .net "x_grad_neg", 7 0, L_0000018977e2c1b0;  1 drivers
v0000018977e26380_0 .net "x_pixel_in", 7 0, L_0000018977d533c0;  alias, 1 drivers
v0000018977e27960_0 .var "x_read_addr", 3 0;
v0000018977e27820_0 .var "x_read_addr_valid", 0 0;
v0000018977e26880_0 .var "x_read_addr_valid_pipe", 1 0;
v0000018977e27320_0 .var "y_grad", 7 0;
v0000018977e276e0_0 .net "y_grad_neg", 7 0, L_0000018977e2d3d0;  1 drivers
v0000018977e27d20_0 .net "y_pixel_in", 7 0, L_0000018977d537b0;  alias, 1 drivers
v0000018977e27dc0_0 .var "y_read_addr", 3 0;
v0000018977e27500_0 .var "y_read_addr_valid", 0 0;
v0000018977e271e0_0 .var "y_read_addr_valid_pipe", 1 0;
E_0000018977d964e0 .event posedge, v0000018977d78f50_0;
E_0000018977d95ae0 .event anyedge, v0000018977d78e10_0;
L_0000018977e2c1b0 .arith/sub 8, L_0000018977e2fd68, v0000018977e27c80_0;
L_0000018977e2d3d0 .arith/sub 8, L_0000018977e2fdb0, v0000018977e27320_0;
S_0000018977d2fdc0 .scope module, "orientation" "gradient_orientation" 3 82, 5 5 0, S_0000018977da86d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 4 "x_read_addr";
    .port_info 3 /OUTPUT 1 "x_read_addr_valid";
    .port_info 4 /INPUT 8 "x_pixel_in";
    .port_info 5 /OUTPUT 4 "y_read_addr";
    .port_info 6 /OUTPUT 1 "y_read_addr_valid";
    .port_info 7 /INPUT 8 "y_pixel_in";
    .port_info 8 /INPUT 2 "center_addr_x";
    .port_info 9 /INPUT 2 "center_addr_y";
    .port_info 10 /INPUT 1 "valid_in";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /OUTPUT 3 "bin_out";
    .port_info 13 /OUTPUT 2 "state_num";
P_0000018977d0fd10 .param/l "BIT_DEPTH" 0 5 8, +C4<00000000000000000000000000001000>;
P_0000018977d0fd48 .param/l "HEIGHT" 0 5 7, +C4<00000000000000000000000000000100>;
P_0000018977d0fd80 .param/l "WIDTH" 0 5 6, +C4<00000000000000000000000000000100>;
enum0000018977d56e60 .enum2/s (32)
   "IDLE" 0,
   "READ_X" 1,
   "READ_Y" 2,
   "OUTPUT" 3
 ;
L_0000018977e2fcd8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000018977e27280_0 .net/2u *"_ivl_0", 7 0, L_0000018977e2fcd8;  1 drivers
L_0000018977e2fd20 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000018977e27e60_0 .net/2u *"_ivl_4", 7 0, L_0000018977e2fd20;  1 drivers
v0000018977e261a0_0 .var "bin_out", 2 0;
v0000018977e26420_0 .net "center_addr_x", 1 0, v0000018977e2c430_0;  alias, 1 drivers
v0000018977e27f00_0 .net "center_addr_y", 1 0, v0000018977e2ce30_0;  alias, 1 drivers
v0000018977e26060_0 .net "clk_in", 0 0, v0000018977e2bfd0_0;  alias, 1 drivers
v0000018977e264c0_0 .net "rst_in", 0 0, v0000018977e2c4d0_0;  alias, 1 drivers
v0000018977e26ce0_0 .var/2s "state", 31 0;
v0000018977e26560_0 .var "state_num", 1 0;
v0000018977e26600_0 .net "valid_in", 0 0, v0000018977e2cbb0_0;  1 drivers
v0000018977e266a0_0 .var "valid_out", 0 0;
v0000018977e267e0_0 .var "x_grad", 7 0;
v0000018977e269c0_0 .net "x_grad_neg", 7 0, L_0000018977e2d330;  1 drivers
v0000018977e26a60_0 .net "x_pixel_in", 7 0, L_0000018977d533c0;  alias, 1 drivers
v0000018977e26d80_0 .var "x_read_addr", 3 0;
v0000018977e27000_0 .var "x_read_addr_valid", 0 0;
v0000018977e270a0_0 .var "x_read_addr_valid_pipe", 1 0;
v0000018977e29010_0 .var "y_grad", 7 0;
v0000018977e28e30_0 .net "y_grad_neg", 7 0, L_0000018977e2ba30;  1 drivers
v0000018977e290b0_0 .net "y_pixel_in", 7 0, L_0000018977d537b0;  alias, 1 drivers
v0000018977e29e70_0 .var "y_read_addr", 3 0;
v0000018977e293d0_0 .var "y_read_addr_valid", 0 0;
v0000018977e28750_0 .var "y_read_addr_valid_pipe", 1 0;
E_0000018977d96160 .event anyedge, v0000018977e26ce0_0;
L_0000018977e2d330 .arith/sub 8, L_0000018977e2fcd8, v0000018977e267e0_0;
L_0000018977e2ba30 .arith/sub 8, L_0000018977e2fd20, v0000018977e29010_0;
S_0000018977d2ff50 .scope module, "x_grad" "xilinx_true_dual_port_read_first_2_clock_ram" 3 37, 6 10 0, S_0000018977da86d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "addra";
    .port_info 1 /INPUT 4 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_0000018977d300e0 .param/str "INIT_FILE" 0 6 14, "\000";
P_0000018977d30118 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000000000000010000>;
P_0000018977d30150 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_0000018977d30188 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v0000018977e29f10 .array "BRAM", 0 15, 7 0;
v0000018977e29790_0 .net "addra", 3 0, v0000018977e2cc50_0;  1 drivers
v0000018977e29dd0_0 .net "addrb", 3 0, v0000018977e2d830_0;  1 drivers
v0000018977e28ed0_0 .net "clka", 0 0, v0000018977e2bfd0_0;  alias, 1 drivers
v0000018977e291f0_0 .net "clkb", 0 0, v0000018977e2bfd0_0;  alias, 1 drivers
v0000018977e28bb0_0 .net "dina", 7 0, v0000018977e2c250_0;  1 drivers
o0000018977dd1318 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000018977e29b50_0 .net "dinb", 7 0, o0000018977dd1318;  0 drivers
v0000018977e28f70_0 .net "douta", 7 0, L_0000018977d534a0;  1 drivers
v0000018977e28610_0 .net "doutb", 7 0, L_0000018977d533c0;  alias, 1 drivers
L_0000018977e2fa50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018977e289d0_0 .net "ena", 0 0, L_0000018977e2fa50;  1 drivers
L_0000018977e2fa98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018977e29470_0 .net "enb", 0 0, L_0000018977e2fa98;  1 drivers
v0000018977e28570_0 .var/i "idx", 31 0;
v0000018977e295b0_0 .var "ram_data_a", 7 0;
v0000018977e28430_0 .var "ram_data_b", 7 0;
L_0000018977e2fae0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018977e29d30_0 .net "regcea", 0 0, L_0000018977e2fae0;  1 drivers
L_0000018977e2fb28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018977e287f0_0 .net "regceb", 0 0, L_0000018977e2fb28;  1 drivers
v0000018977e28070_0 .net "rsta", 0 0, v0000018977e2c4d0_0;  alias, 1 drivers
v0000018977e28c50_0 .net "rstb", 0 0, v0000018977e2c4d0_0;  alias, 1 drivers
v0000018977e29290_0 .net "wea", 0 0, v0000018977e2c610_0;  1 drivers
L_0000018977e2fa08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018977e29bf0_0 .net "web", 0 0, L_0000018977e2fa08;  1 drivers
S_0000018977cc2ce0 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_0000018977d2ff50;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018977cc2ce0
v0000018977e29c90_0 .var/i "depth", 31 0;
TD_histogram_tb.x_grad.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0000018977e29c90_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000018977e29c90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018977e29c90_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000018977cc2e70 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_0000018977d2ff50;
 .timescale -9 -12;
v0000018977e28390_0 .var/i "ram_index", 31 0;
S_0000018977cc3000 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_0000018977d2ff50;
 .timescale -9 -12;
L_0000018977d534a0 .functor BUFZ 8, v0000018977e29830_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000018977d533c0 .functor BUFZ 8, v0000018977e28890_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000018977e29830_0 .var "douta_reg", 7 0;
v0000018977e28890_0 .var "doutb_reg", 7 0;
S_0000018977e2a030 .scope module, "y_grad" "xilinx_true_dual_port_read_first_2_clock_ram" 3 58, 6 10 0, S_0000018977da86d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "addra";
    .port_info 1 /INPUT 4 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_0000018977e2a1c0 .param/str "INIT_FILE" 0 6 14, "\000";
P_0000018977e2a1f8 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000000000000010000>;
P_0000018977e2a230 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_0000018977e2a268 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v0000018977e28930 .array "BRAM", 0 15, 7 0;
v0000018977e28cf0_0 .net "addra", 3 0, v0000018977e2d290_0;  1 drivers
v0000018977e29650_0 .net "addrb", 3 0, v0000018977e2c9d0_0;  1 drivers
v0000018977e28250_0 .net "clka", 0 0, v0000018977e2bfd0_0;  alias, 1 drivers
v0000018977e282f0_0 .net "clkb", 0 0, v0000018977e2bfd0_0;  alias, 1 drivers
v0000018977e28d90_0 .net "dina", 7 0, v0000018977e2c930_0;  1 drivers
o0000018977dd19a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000018977e286b0_0 .net "dinb", 7 0, o0000018977dd19a8;  0 drivers
v0000018977e284d0_0 .net "douta", 7 0, L_0000018977d530b0;  1 drivers
v0000018977e28a70_0 .net "doutb", 7 0, L_0000018977d537b0;  alias, 1 drivers
L_0000018977e2fbb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018977e296f0_0 .net "ena", 0 0, L_0000018977e2fbb8;  1 drivers
L_0000018977e2fc00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018977e298d0_0 .net "enb", 0 0, L_0000018977e2fc00;  1 drivers
v0000018977e29a10_0 .var/i "idx", 31 0;
v0000018977e29970_0 .var "ram_data_a", 7 0;
v0000018977e29ab0_0 .var "ram_data_b", 7 0;
L_0000018977e2fc48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018977e2cf70_0 .net "regcea", 0 0, L_0000018977e2fc48;  1 drivers
L_0000018977e2fc90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018977e2d510_0 .net "regceb", 0 0, L_0000018977e2fc90;  1 drivers
v0000018977e2c7f0_0 .net "rsta", 0 0, v0000018977e2c4d0_0;  alias, 1 drivers
v0000018977e2cb10_0 .net "rstb", 0 0, v0000018977e2c4d0_0;  alias, 1 drivers
v0000018977e2c750_0 .net "wea", 0 0, v0000018977e2bdf0_0;  1 drivers
L_0000018977e2fb70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018977e2d8d0_0 .net "web", 0 0, L_0000018977e2fb70;  1 drivers
S_0000018977e2a2b0 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_0000018977e2a030;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000018977e2a2b0
v0000018977e29330_0 .var/i "depth", 31 0;
TD_histogram_tb.y_grad.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0000018977e29330_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0000018977e29330_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000018977e29330_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0000018977e2a440 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_0000018977e2a030;
 .timescale -9 -12;
v0000018977e281b0_0 .var/i "ram_index", 31 0;
S_0000018977e2aad0 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_0000018977e2a030;
 .timescale -9 -12;
L_0000018977d530b0 .functor BUFZ 8, v0000018977e28b10_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000018977d537b0 .functor BUFZ 8, v0000018977e28110_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000018977e28b10_0 .var "douta_reg", 7 0;
v0000018977e28110_0 .var "doutb_reg", 7 0;
    .scope S_0000018977cc2e70;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018977e28390_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000018977e28390_0;
    %pad/s 64;
    %cmpi/s 16, 0, 64;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000018977e28390_0;
    %store/vec4a v0000018977e29f10, 4, 0;
    %load/vec4 v0000018977e28390_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018977e28390_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0000018977cc3000;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018977e29830_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018977e28890_0, 0, 8;
    %end;
    .thread T_3, $init;
    .scope S_0000018977cc3000;
T_4 ;
    %wait E_0000018977d964e0;
    %load/vec4 v0000018977e28070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018977e29830_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000018977e29d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000018977e295b0_0;
    %assign/vec4 v0000018977e29830_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000018977cc3000;
T_5 ;
    %wait E_0000018977d964e0;
    %load/vec4 v0000018977e28c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018977e28890_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000018977e287f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000018977e28430_0;
    %assign/vec4 v0000018977e28890_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000018977d2ff50;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018977e295b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018977e28430_0, 0, 8;
    %end;
    .thread T_6, $init;
    .scope S_0000018977d2ff50;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018977e28570_0, 0, 32;
T_7.0 ;
    %load/vec4 v0000018977e28570_0;
    %pad/s 64;
    %cmpi/s 16, 0, 64;
    %jmp/0xz T_7.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0000018977e29f10, v0000018977e28570_0 > {0 0 0};
    %load/vec4 v0000018977e28570_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018977e28570_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0000018977d2ff50;
T_8 ;
    %wait E_0000018977d964e0;
    %load/vec4 v0000018977e289d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000018977e29290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000018977e28bb0_0;
    %load/vec4 v0000018977e29790_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018977e29f10, 0, 4;
T_8.2 ;
    %load/vec4 v0000018977e29790_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000018977e29f10, 4;
    %assign/vec4 v0000018977e295b0_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000018977d2ff50;
T_9 ;
    %wait E_0000018977d964e0;
    %load/vec4 v0000018977e29470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000018977e29bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000018977e29b50_0;
    %load/vec4 v0000018977e29dd0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018977e29f10, 0, 4;
T_9.2 ;
    %load/vec4 v0000018977e29dd0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000018977e29f10, 4;
    %assign/vec4 v0000018977e28430_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000018977e2a440;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018977e281b0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0000018977e281b0_0;
    %pad/s 64;
    %cmpi/s 16, 0, 64;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000018977e281b0_0;
    %store/vec4a v0000018977e28930, 4, 0;
    %load/vec4 v0000018977e281b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018977e281b0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0000018977e2aad0;
T_11 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018977e28b10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018977e28110_0, 0, 8;
    %end;
    .thread T_11, $init;
    .scope S_0000018977e2aad0;
T_12 ;
    %wait E_0000018977d964e0;
    %load/vec4 v0000018977e2c7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018977e28b10_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000018977e2cf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000018977e29970_0;
    %assign/vec4 v0000018977e28b10_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000018977e2aad0;
T_13 ;
    %wait E_0000018977d964e0;
    %load/vec4 v0000018977e2cb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018977e28110_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000018977e2d510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0000018977e29ab0_0;
    %assign/vec4 v0000018977e28110_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000018977e2a030;
T_14 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018977e29970_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018977e29ab0_0, 0, 8;
    %end;
    .thread T_14, $init;
    .scope S_0000018977e2a030;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018977e29a10_0, 0, 32;
T_15.0 ;
    %load/vec4 v0000018977e29a10_0;
    %pad/s 64;
    %cmpi/s 16, 0, 64;
    %jmp/0xz T_15.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0000018977e28930, v0000018977e29a10_0 > {0 0 0};
    %load/vec4 v0000018977e29a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018977e29a10_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .thread T_15;
    .scope S_0000018977e2a030;
T_16 ;
    %wait E_0000018977d964e0;
    %load/vec4 v0000018977e296f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000018977e2c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0000018977e28d90_0;
    %load/vec4 v0000018977e28cf0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018977e28930, 0, 4;
T_16.2 ;
    %load/vec4 v0000018977e28cf0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000018977e28930, 4;
    %assign/vec4 v0000018977e29970_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000018977e2a030;
T_17 ;
    %wait E_0000018977d964e0;
    %load/vec4 v0000018977e298d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000018977e2d8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0000018977e286b0_0;
    %load/vec4 v0000018977e29650_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018977e28930, 0, 4;
T_17.2 ;
    %load/vec4 v0000018977e29650_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000018977e28930, 4;
    %assign/vec4 v0000018977e29ab0_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000018977d2fdc0;
T_18 ;
Ewait_0 .event/or E_0000018977d96160, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000018977e26ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %jmp T_18.4;
T_18.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018977e26560_0, 0, 2;
    %jmp T_18.4;
T_18.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018977e26560_0, 0, 2;
    %jmp T_18.4;
T_18.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000018977e26560_0, 0, 2;
    %jmp T_18.4;
T_18.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000018977e26560_0, 0, 2;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000018977d2fdc0;
T_19 ;
    %wait E_0000018977d964e0;
    %load/vec4 v0000018977e27000_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018977e270a0_0, 4, 5;
    %load/vec4 v0000018977e270a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018977e270a0_0, 4, 5;
    %load/vec4 v0000018977e293d0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018977e28750_0, 4, 5;
    %load/vec4 v0000018977e28750_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018977e28750_0, 4, 5;
    %jmp T_19;
    .thread T_19;
    .scope S_0000018977d2fdc0;
T_20 ;
    %wait E_0000018977d964e0;
    %load/vec4 v0000018977e264c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018977e26ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018977e27000_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018977e26d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018977e293d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018977e29e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018977e266a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018977e261a0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000018977e27000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018977e27000_0, 0;
T_20.2 ;
    %load/vec4 v0000018977e293d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018977e293d0_0, 0;
T_20.4 ;
    %load/vec4 v0000018977e266a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018977e266a0_0, 0;
T_20.6 ;
    %load/vec4 v0000018977e26ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_20.11, 6;
    %jmp T_20.12;
T_20.8 ;
    %load/vec4 v0000018977e26600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.13, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000018977e26ce0_0, 0;
    %load/vec4 v0000018977e26420_0;
    %pad/u 32;
    %load/vec4 v0000018977e27f00_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %pad/u 4;
    %assign/vec4 v0000018977e26d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018977e27000_0, 0;
T_20.13 ;
    %jmp T_20.12;
T_20.9 ;
    %load/vec4 v0000018977e270a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.15, 8;
    %load/vec4 v0000018977e26a60_0;
    %assign/vec4 v0000018977e267e0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0000018977e26ce0_0, 0;
    %load/vec4 v0000018977e26420_0;
    %pad/u 32;
    %load/vec4 v0000018977e27f00_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %pad/u 4;
    %assign/vec4 v0000018977e29e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018977e293d0_0, 0;
T_20.15 ;
    %jmp T_20.12;
T_20.10 ;
    %load/vec4 v0000018977e28750_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.17, 8;
    %load/vec4 v0000018977e290b0_0;
    %assign/vec4 v0000018977e29010_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0000018977e26ce0_0, 0;
T_20.17 ;
    %jmp T_20.12;
T_20.11 ;
    %load/vec4 v0000018977e267e0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.21, 4;
    %load/vec4 v0000018977e29010_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.19, 8;
    %load/vec4 v0000018977e267e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.24, 4;
    %load/vec4 v0000018977e29010_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.22, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000018977e261a0_0, 0;
    %jmp T_20.23;
T_20.22 ;
    %load/vec4 v0000018977e29010_0;
    %load/vec4 v0000018977e267e0_0;
    %cmp/u;
    %jmp/0xz  T_20.25, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018977e261a0_0, 0;
    %jmp T_20.26;
T_20.25 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000018977e261a0_0, 0;
T_20.26 ;
T_20.23 ;
T_20.19 ;
    %load/vec4 v0000018977e267e0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.29, 4;
    %load/vec4 v0000018977e29010_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.27, 8;
    %load/vec4 v0000018977e267e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.32, 4;
    %load/vec4 v0000018977e29010_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.30, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000018977e261a0_0, 0;
    %jmp T_20.31;
T_20.30 ;
    %load/vec4 v0000018977e269c0_0;
    %load/vec4 v0000018977e29010_0;
    %cmp/u;
    %jmp/0xz  T_20.33, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000018977e261a0_0, 0;
    %jmp T_20.34;
T_20.33 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000018977e261a0_0, 0;
T_20.34 ;
T_20.31 ;
T_20.27 ;
    %load/vec4 v0000018977e267e0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.37, 4;
    %load/vec4 v0000018977e29010_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.35, 8;
    %load/vec4 v0000018977e267e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.40, 4;
    %load/vec4 v0000018977e29010_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.38, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000018977e261a0_0, 0;
    %jmp T_20.39;
T_20.38 ;
    %load/vec4 v0000018977e28e30_0;
    %load/vec4 v0000018977e269c0_0;
    %cmp/u;
    %jmp/0xz  T_20.41, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000018977e261a0_0, 0;
    %jmp T_20.42;
T_20.41 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000018977e261a0_0, 0;
T_20.42 ;
T_20.39 ;
T_20.35 ;
    %load/vec4 v0000018977e267e0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.45, 4;
    %load/vec4 v0000018977e29010_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.43, 8;
    %load/vec4 v0000018977e267e0_0;
    %load/vec4 v0000018977e28e30_0;
    %cmp/u;
    %jmp/0xz  T_20.46, 5;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000018977e261a0_0, 0;
    %jmp T_20.47;
T_20.46 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000018977e261a0_0, 0;
T_20.47 ;
T_20.43 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018977e266a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018977e26ce0_0, 0;
    %jmp T_20.12;
T_20.12 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000018977d0fb80;
T_21 ;
Ewait_1 .event/or E_0000018977d95ae0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0000018977d78e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %jmp T_21.4;
T_21.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018977d78eb0_0, 0, 2;
    %jmp T_21.4;
T_21.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018977d78eb0_0, 0, 2;
    %jmp T_21.4;
T_21.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000018977d78eb0_0, 0, 2;
    %jmp T_21.4;
T_21.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000018977d78eb0_0, 0, 2;
    %jmp T_21.4;
T_21.4 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000018977d0fb80;
T_22 ;
    %wait E_0000018977d964e0;
    %load/vec4 v0000018977e27820_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018977e26880_0, 4, 5;
    %load/vec4 v0000018977e26880_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018977e26880_0, 4, 5;
    %load/vec4 v0000018977e27500_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018977e271e0_0, 4, 5;
    %load/vec4 v0000018977e271e0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018977e271e0_0, 4, 5;
    %jmp T_22;
    .thread T_22;
    .scope S_0000018977d0fb80;
T_23 ;
    %wait E_0000018977d964e0;
    %load/vec4 v0000018977d78c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018977d78e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018977e27820_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018977e27960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018977e27500_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018977e27dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018977e27460_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018977d79950_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000018977e27820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018977e27820_0, 0;
T_23.2 ;
    %load/vec4 v0000018977e27500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018977e27500_0, 0;
T_23.4 ;
    %load/vec4 v0000018977e27460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018977e27460_0, 0;
T_23.6 ;
    %load/vec4 v0000018977d78e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_23.11, 6;
    %jmp T_23.12;
T_23.8 ;
    %load/vec4 v0000018977e27140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.13, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000018977d78e10_0, 0;
    %load/vec4 v0000018977d79b30_0;
    %pad/u 32;
    %load/vec4 v0000018977d78d70_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %pad/u 4;
    %assign/vec4 v0000018977e27960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018977e27820_0, 0;
T_23.13 ;
    %jmp T_23.12;
T_23.9 ;
    %load/vec4 v0000018977e26880_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.15, 8;
    %load/vec4 v0000018977e26380_0;
    %assign/vec4 v0000018977e27c80_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0000018977d78e10_0, 0;
    %load/vec4 v0000018977d79b30_0;
    %pad/u 32;
    %load/vec4 v0000018977d78d70_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %pad/u 4;
    %assign/vec4 v0000018977e27dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018977e27500_0, 0;
T_23.15 ;
    %jmp T_23.12;
T_23.10 ;
    %load/vec4 v0000018977e271e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.17, 8;
    %load/vec4 v0000018977e27d20_0;
    %assign/vec4 v0000018977e27320_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0000018977d78e10_0, 0;
T_23.17 ;
    %jmp T_23.12;
T_23.11 ;
    %load/vec4 v0000018977e27c80_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_23.21, 4;
    %load/vec4 v0000018977e27320_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.19, 8;
    %load/vec4 v0000018977e27c80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_23.24, 4;
    %load/vec4 v0000018977e27320_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_23.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.22, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000018977d79950_0, 0;
    %jmp T_23.23;
T_23.22 ;
    %load/vec4 v0000018977e27320_0;
    %load/vec4 v0000018977e27c80_0;
    %cmp/u;
    %jmp/0xz  T_23.25, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018977d79950_0, 0;
    %jmp T_23.26;
T_23.25 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000018977d79950_0, 0;
T_23.26 ;
T_23.23 ;
T_23.19 ;
    %load/vec4 v0000018977e27c80_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_23.29, 4;
    %load/vec4 v0000018977e27320_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.27, 8;
    %load/vec4 v0000018977e27c80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_23.32, 4;
    %load/vec4 v0000018977e27320_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.30, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000018977d79950_0, 0;
    %jmp T_23.31;
T_23.30 ;
    %load/vec4 v0000018977e273c0_0;
    %load/vec4 v0000018977e27320_0;
    %cmp/u;
    %jmp/0xz  T_23.33, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000018977d79950_0, 0;
    %jmp T_23.34;
T_23.33 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000018977d79950_0, 0;
T_23.34 ;
T_23.31 ;
T_23.27 ;
    %load/vec4 v0000018977e27c80_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_23.37, 4;
    %load/vec4 v0000018977e27320_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.35, 8;
    %load/vec4 v0000018977e27c80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_23.40, 4;
    %load/vec4 v0000018977e27320_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_23.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.38, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000018977d79950_0, 0;
    %jmp T_23.39;
T_23.38 ;
    %load/vec4 v0000018977e276e0_0;
    %load/vec4 v0000018977e273c0_0;
    %cmp/u;
    %jmp/0xz  T_23.41, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000018977d79950_0, 0;
    %jmp T_23.42;
T_23.41 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000018977d79950_0, 0;
T_23.42 ;
T_23.39 ;
T_23.35 ;
    %load/vec4 v0000018977e27c80_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_23.45, 4;
    %load/vec4 v0000018977e27320_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.43, 8;
    %load/vec4 v0000018977e27c80_0;
    %load/vec4 v0000018977e276e0_0;
    %cmp/u;
    %jmp/0xz  T_23.46, 5;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000018977d79950_0, 0;
    %jmp T_23.47;
T_23.46 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000018977d79950_0, 0;
T_23.47 ;
T_23.43 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018977e27460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018977d78e10_0, 0;
    %jmp T_23.12;
T_23.12 ;
    %pop/vec4 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000018977d0f9f0;
T_24 ;
    %wait E_0000018977d964e0;
    %load/vec4 v0000018977e26920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018977e275a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018977e27a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018977e278c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018977e27780_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000018977e26c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018977e27aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018977e262e0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000018977e278c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018977e278c0_0, 0;
T_24.2 ;
    %load/vec4 v0000018977e27780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018977e27780_0, 0;
T_24.4 ;
    %load/vec4 v0000018977e27aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018977e27aa0_0, 0;
    %load/vec4 v0000018977e26240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_24.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_24.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_24.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_24.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_24.15, 6;
    %jmp T_24.17;
T_24.8 ;
    %load/vec4 v0000018977e26c40_0;
    %parti/s 3, 0, 2;
    %addi 1, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018977e26c40_0, 4, 5;
    %jmp T_24.17;
T_24.9 ;
    %load/vec4 v0000018977e26c40_0;
    %parti/s 3, 3, 3;
    %addi 1, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018977e26c40_0, 4, 5;
    %jmp T_24.17;
T_24.10 ;
    %load/vec4 v0000018977e26c40_0;
    %parti/s 3, 6, 4;
    %addi 1, 0, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018977e26c40_0, 4, 5;
    %jmp T_24.17;
T_24.11 ;
    %load/vec4 v0000018977e26c40_0;
    %parti/s 3, 9, 5;
    %addi 1, 0, 3;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018977e26c40_0, 4, 5;
    %jmp T_24.17;
T_24.12 ;
    %load/vec4 v0000018977e26c40_0;
    %parti/s 3, 12, 5;
    %addi 1, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018977e26c40_0, 4, 5;
    %jmp T_24.17;
T_24.13 ;
    %load/vec4 v0000018977e26c40_0;
    %parti/s 3, 15, 5;
    %addi 1, 0, 3;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018977e26c40_0, 4, 5;
    %jmp T_24.17;
T_24.14 ;
    %load/vec4 v0000018977e26c40_0;
    %parti/s 3, 18, 6;
    %addi 1, 0, 3;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018977e26c40_0, 4, 5;
    %jmp T_24.17;
T_24.15 ;
    %load/vec4 v0000018977e26c40_0;
    %parti/s 3, 21, 6;
    %addi 1, 0, 3;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018977e26c40_0, 4, 5;
    %jmp T_24.17;
T_24.17 ;
    %pop/vec4 1;
    %load/vec4 v0000018977e262e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018977e262e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018977e27780_0, 0;
T_24.18 ;
T_24.6 ;
    %load/vec4 v0000018977e26100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_24.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_24.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_24.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_24.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_24.24, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018977e26100_0, 0;
    %jmp T_24.26;
T_24.20 ;
    %load/vec4 v0000018977e26b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.27, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000018977e26c40_0, 0;
    %load/vec4 v0000018977e27b40_0;
    %assign/vec4 v0000018977e275a0_0, 0;
    %load/vec4 v0000018977e27be0_0;
    %assign/vec4 v0000018977e27a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018977e278c0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000018977e26100_0, 0;
T_24.27 ;
    %jmp T_24.26;
T_24.21 ;
    %load/vec4 v0000018977e26740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.29, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018977e27aa0_0, 0;
    %load/vec4 v0000018977e27b40_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000018977e275a0_0, 0;
    %load/vec4 v0000018977e27be0_0;
    %assign/vec4 v0000018977e27a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018977e278c0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0000018977e26100_0, 0;
T_24.29 ;
    %jmp T_24.26;
T_24.22 ;
    %load/vec4 v0000018977e26740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018977e27aa0_0, 0;
    %load/vec4 v0000018977e27b40_0;
    %assign/vec4 v0000018977e275a0_0, 0;
    %load/vec4 v0000018977e27be0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000018977e27a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018977e278c0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0000018977e26100_0, 0;
T_24.31 ;
    %jmp T_24.26;
T_24.23 ;
    %load/vec4 v0000018977e26740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018977e27aa0_0, 0;
    %load/vec4 v0000018977e27b40_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000018977e275a0_0, 0;
    %load/vec4 v0000018977e27be0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000018977e27a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018977e278c0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0000018977e26100_0, 0;
T_24.33 ;
    %jmp T_24.26;
T_24.24 ;
    %load/vec4 v0000018977e26740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.35, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018977e27aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018977e262e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018977e26100_0, 0;
T_24.35 ;
    %jmp T_24.26;
T_24.26 ;
    %pop/vec4 1;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000018977da86d0;
T_25 ;
    %delay 5000, 0;
    %load/vec4 v0000018977e2bfd0_0;
    %nor/r;
    %store/vec4 v0000018977e2bfd0_0, 0, 1;
    %load/vec4 v0000018977e2ced0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0000018977e2d150_0;
    %store/vec4 v0000018977e2d830_0, 0, 4;
    %load/vec4 v0000018977e2bad0_0;
    %store/vec4 v0000018977e2c9d0_0, 0, 4;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000018977e2c890_0;
    %store/vec4 v0000018977e2d830_0, 0, 4;
    %load/vec4 v0000018977e2d0b0_0;
    %store/vec4 v0000018977e2c9d0_0, 0, 4;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000018977da86d0;
T_26 ;
    %vpi_call/w 3 133 "$dumpfile", "histogram.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018977da86d0 {0 0 0};
    %vpi_call/w 3 135 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2bfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2c4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2ced0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2bfd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2c4d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2bfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2c4d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000018977e2c250_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000018977e2c930_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018977e2cc50_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018977e2d290_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2c610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2bdf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2c610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2bdf0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000018977e2c250_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000018977e2c930_0, 0, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000018977e2cc50_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000018977e2d290_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2c610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2bdf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2c610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2bdf0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000018977e2c250_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000018977e2c930_0, 0, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000018977e2cc50_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000018977e2d290_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2c610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2bdf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2c610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2bdf0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0000018977e2c250_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000018977e2c930_0, 0, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000018977e2cc50_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000018977e2d290_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2c610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2bdf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2c610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2bdf0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0000018977e2c250_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000018977e2c930_0, 0, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000018977e2cc50_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000018977e2d290_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2c610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2bdf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2c610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2bdf0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000018977e2c250_0, 0, 8;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0000018977e2c930_0, 0, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000018977e2cc50_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000018977e2d290_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2c610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2bdf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2c610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2bdf0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000018977e2c250_0, 0, 8;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0000018977e2c930_0, 0, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000018977e2cc50_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000018977e2d290_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2c610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2bdf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2c610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2bdf0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000018977e2c250_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000018977e2c930_0, 0, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000018977e2cc50_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000018977e2d290_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2c610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2bdf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2c610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2bdf0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000018977e2c250_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018977e2c930_0, 0, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000018977e2cc50_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000018977e2d290_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2c610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2bdf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2c610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2bdf0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000018977e2c250_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000018977e2c930_0, 0, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000018977e2cc50_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000018977e2d290_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2c610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2bdf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2c610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2bdf0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018977e2c250_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000018977e2c930_0, 0, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000018977e2cc50_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000018977e2d290_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2c610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2bdf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2c610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2bdf0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000018977e2c250_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000018977e2c930_0, 0, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000018977e2cc50_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000018977e2d290_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2c610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2bdf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2c610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2bdf0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000018977e2c250_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018977e2c930_0, 0, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000018977e2cc50_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000018977e2d290_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2c610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2bdf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2c610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2bdf0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000018977e2c250_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000018977e2c930_0, 0, 8;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000018977e2cc50_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000018977e2d290_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2c610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2bdf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2c610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2bdf0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018977e2c250_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000018977e2c930_0, 0, 8;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000018977e2cc50_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000018977e2d290_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2c610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2bdf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2c610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2bdf0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000018977e2c250_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000018977e2c930_0, 0, 8;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000018977e2cc50_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000018977e2d290_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2c610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2bdf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2c610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2bdf0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 3 326 "$display", "Bin values first" {0 0 0};
    %fork t_1, S_0000018977d49850;
    %jmp t_0;
    .scope S_0000018977d49850;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018977d794f0_0, 0, 32;
T_26.0 ;
    %load/vec4 v0000018977d794f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_26.1, 5;
    %fork t_3, S_0000018977d499e0;
    %jmp t_2;
    .scope S_0000018977d499e0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018977d793b0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0000018977d793b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_26.3, 5;
    %load/vec4 v0000018977d793b0_0;
    %pad/s 2;
    %store/vec4 v0000018977e2c430_0, 0, 2;
    %load/vec4 v0000018977d794f0_0;
    %pad/s 2;
    %store/vec4 v0000018977e2ce30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2cbb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2cbb0_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 336 "$display", "(%d, %d) Bin: %d", v0000018977d793b0_0, v0000018977d794f0_0, v0000018977e2ccf0_0 {0 0 0};
    %load/vec4 v0000018977d793b0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000018977d793b0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %end;
    .scope S_0000018977d49850;
t_2 %join;
    %load/vec4 v0000018977d794f0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000018977d794f0_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %end;
    .scope S_0000018977da86d0;
t_0 %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2ced0_0, 0, 1;
    %fork t_5, S_0000018977daeb60;
    %jmp t_4;
    .scope S_0000018977daeb60;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018977d79810_0, 0, 32;
T_26.4 ;
    %load/vec4 v0000018977d79810_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_26.5, 5;
    %fork t_7, S_0000018977daecf0;
    %jmp t_6;
    .scope S_0000018977daecf0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018977d79450_0, 0, 32;
T_26.6 ;
    %load/vec4 v0000018977d79450_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0000018977d79450_0;
    %pad/s 2;
    %store/vec4 v0000018977e2c430_0, 0, 2;
    %load/vec4 v0000018977d79810_0;
    %pad/s 2;
    %store/vec4 v0000018977e2ce30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018977e2c070_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018977e2c070_0, 0, 1;
    %delay 400000, 0;
    %vpi_call/w 3 350 "$display", "(%d, %d) Hist: %b", v0000018977d79450_0, v0000018977d79810_0, v0000018977e2ca70_0 {0 0 0};
    %load/vec4 v0000018977d79450_0;
    %addi 2, 0, 32;
    %cast2;
    %store/vec4 v0000018977d79450_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
    %end;
    .scope S_0000018977daeb60;
t_6 %join;
    %load/vec4 v0000018977d79810_0;
    %addi 2, 0, 32;
    %cast2;
    %store/vec4 v0000018977d79810_0, 0, 32;
    %jmp T_26.4;
T_26.5 ;
    %end;
    .scope S_0000018977da86d0;
t_4 %join;
    %vpi_call/w 3 354 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 355 "$finish" {0 0 0};
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "sim/histogram_tb.sv";
    ".\hdl\histogram.sv";
    ".\hdl\gradient_orientation.sv";
    ".\hdl\xilinx_true_dual_port_read_first_2_clock_ram.v";
