#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-112-ga4aade5d1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x560b30fe8dd0 .scope module, "Tracer_tb" "Tracer_tb" 2 2;
 .timescale 0 0;
v0x560b3101ad00_0 .var "clock", 0 0;
v0x560b3101adc0_0 .var "io_rvfiBool_0", 0 0;
v0x560b3101ae90_0 .var "io_rvfiMode", 1 0;
v0x560b3101af90_0 .var "io_rvfiRegAddr_0", 4 0;
v0x560b3101b060_0 .var "io_rvfiRegAddr_1", 4 0;
v0x560b3101b100_0 .var "io_rvfiRegAddr_2", 4 0;
v0x560b3101b1d0_0 .var "io_rvfiSInt_0", 31 0;
v0x560b3101b2a0_0 .var "io_rvfiSInt_1", 31 0;
v0x560b3101b370_0 .var "io_rvfiSInt_2", 31 0;
v0x560b3101b440_0 .var "io_rvfiSInt_3", 31 0;
v0x560b3101b510_0 .var "io_rvfiSInt_4", 31 0;
v0x560b3101b5e0_0 .var "io_rvfiUInt_0", 31 0;
v0x560b3101b6b0_0 .var "io_rvfiUInt_1", 31 0;
v0x560b3101b780_0 .var "io_rvfiUInt_2", 31 0;
v0x560b3101b850_0 .var "io_rvfiUInt_3", 31 0;
v0x560b3101b920_0 .var "reset", 0 0;
S_0x560b30ffbc10 .scope module, "dut" "Tracer" 2 10, 3 1 0, S_0x560b30fe8dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "io_rvfiUInt_0";
    .port_info 3 /INPUT 32 "io_rvfiUInt_1";
    .port_info 4 /INPUT 32 "io_rvfiUInt_2";
    .port_info 5 /INPUT 32 "io_rvfiUInt_3";
    .port_info 6 /INPUT 32 "io_rvfiSInt_0";
    .port_info 7 /INPUT 32 "io_rvfiSInt_1";
    .port_info 8 /INPUT 32 "io_rvfiSInt_2";
    .port_info 9 /INPUT 32 "io_rvfiSInt_3";
    .port_info 10 /INPUT 32 "io_rvfiSInt_4";
    .port_info 11 /INPUT 1 "io_rvfiBool_0";
    .port_info 12 /INPUT 5 "io_rvfiRegAddr_0";
    .port_info 13 /INPUT 5 "io_rvfiRegAddr_1";
    .port_info 14 /INPUT 5 "io_rvfiRegAddr_2";
    .port_info 15 /INPUT 2 "io_rvfiMode";
L_0x560b30fe6a60 .functor AND 1, v0x560b3101adc0_0, L_0x560b3102bb60, C4<1>, C4<1>;
v0x560b30fe6d00_0 .net "_T_1", 31 0, L_0x560b3102ba60;  1 drivers
v0x560b31019910_0 .net "_T_3", 0 0, L_0x560b30fe6a60;  1 drivers
L_0x7f35e315b018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560b310199d0_0 .net/2u *"_ivl_0", 31 0, L_0x7f35e315b018;  1 drivers
L_0x7f35e315b060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560b31019a90_0 .net/2u *"_ivl_4", 31 0, L_0x7f35e315b060;  1 drivers
v0x560b31019b70_0 .net *"_ivl_6", 0 0, L_0x560b3102bb60;  1 drivers
v0x560b31019c80_0 .var "clkCycle", 31 0;
v0x560b31019d60_0 .net "clock", 0 0, v0x560b3101ad00_0;  1 drivers
v0x560b31019e20_0 .net "io_rvfiBool_0", 0 0, v0x560b3101adc0_0;  1 drivers
v0x560b31019ee0_0 .net "io_rvfiMode", 1 0, v0x560b3101ae90_0;  1 drivers
v0x560b31019fc0_0 .net "io_rvfiRegAddr_0", 4 0, v0x560b3101af90_0;  1 drivers
v0x560b3101a0a0_0 .net "io_rvfiRegAddr_1", 4 0, v0x560b3101b060_0;  1 drivers
v0x560b3101a180_0 .net "io_rvfiRegAddr_2", 4 0, v0x560b3101b100_0;  1 drivers
v0x560b3101a260_0 .net "io_rvfiSInt_0", 31 0, v0x560b3101b1d0_0;  1 drivers
v0x560b3101a340_0 .net "io_rvfiSInt_1", 31 0, v0x560b3101b2a0_0;  1 drivers
v0x560b3101a420_0 .net "io_rvfiSInt_2", 31 0, v0x560b3101b370_0;  1 drivers
v0x560b3101a500_0 .net "io_rvfiSInt_3", 31 0, v0x560b3101b440_0;  1 drivers
v0x560b3101a5e0_0 .net "io_rvfiSInt_4", 31 0, v0x560b3101b510_0;  1 drivers
v0x560b3101a6c0_0 .net "io_rvfiUInt_0", 31 0, v0x560b3101b5e0_0;  1 drivers
v0x560b3101a7a0_0 .net "io_rvfiUInt_1", 31 0, v0x560b3101b6b0_0;  1 drivers
v0x560b3101a880_0 .net "io_rvfiUInt_2", 31 0, v0x560b3101b780_0;  1 drivers
v0x560b3101a960_0 .net "io_rvfiUInt_3", 31 0, v0x560b3101b850_0;  1 drivers
v0x560b3101aa40_0 .net "reset", 0 0, v0x560b3101b920_0;  1 drivers
E_0x560b30ff55f0 .event posedge, v0x560b31019d60_0;
L_0x560b3102ba60 .arith/sum 32, v0x560b31019c80_0, L_0x7f35e315b018;
L_0x560b3102bb60 .cmp/ne 32, v0x560b3101b780_0, L_0x7f35e315b060;
    .scope S_0x560b30ffbc10;
T_0 ;
    %wait E_0x560b30ff55f0;
    %load/vec4 v0x560b3101aa40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560b31019c80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x560b30fe6d00_0;
    %assign/vec4 v0x560b31019c80_0, 0;
T_0.1 ;
    %load/vec4 v0x560b31019910_0;
    %load/vec4 v0x560b3101aa40_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call 3 36 "$fwrite", 32'b10000000000000000000000000000010, "ClkCycle: %d, pc_rdata: %x, pc_wdata: %x, insn: %x, mode: %d, rs1_addr: %d, rs1_rdata: %x, rs2_addr: %d, rs2_rdata: %x, rd_addr: %d, rd_wdata: %x, mem_addr: %x, mem_rdata: %x, mem_wdata: %x\012", v0x560b31019c80_0, v0x560b3101a6c0_0, v0x560b3101a7a0_0, v0x560b3101a880_0, v0x560b31019ee0_0, v0x560b3101a0a0_0, v0x560b3101a340_0, v0x560b3101a180_0, v0x560b3101a420_0, v0x560b31019fc0_0, v0x560b3101a260_0, v0x560b3101a960_0, v0x560b3101a500_0, v0x560b3101a5e0_0 {0 0 0};
T_0.2 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x560b30ffbc10;
T_1 ;
    %end;
    .thread T_1;
    .scope S_0x560b30fe8dd0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b3101ad00_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v0x560b3101ad00_0;
    %inv;
    %store/vec4 v0x560b3101ad00_0, 0, 1;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x560b30fe8dd0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b3101b920_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b3101b5e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b3101b6b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b3101b780_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b3101b850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b3101b1d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b3101b2a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b3101b370_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b3101b440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b3101b510_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b3101adc0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560b3101af90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560b3101b060_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560b3101b100_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b3101ae90_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b3101b920_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tracer.tb.v";
    "./tracer.v";
