
*** Running vivado
    with args -log AES_128_Encrypt.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AES_128_Encrypt.tcl


ECHO 已關閉。
ECHO 已關閉。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source AES_128_Encrypt.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 485.352 ; gain = 179.055
Command: synth_design -top AES_128_Encrypt -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 69440
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 933.859 ; gain = 445.559
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AES_128_Encrypt' [E:/Projects/AES_128/AES_128.srcs/sources_1/new/AES_128_Encrypt.v:1]
INFO: [Synth 8-6157] synthesizing module 'AddRoundKey' [E:/Projects/AES_128/AES_128.srcs/sources_1/new/AddRoundKey.v:3]
INFO: [Synth 8-6155] done synthesizing module 'AddRoundKey' (0#1) [E:/Projects/AES_128/AES_128.srcs/sources_1/new/AddRoundKey.v:3]
INFO: [Synth 8-6157] synthesizing module 'SubBytes_128' [E:/Projects/AES_128/AES_128.srcs/sources_1/new/SubBytes_128.v:23]
INFO: [Synth 8-6157] synthesizing module 'SubBytes' [E:/Projects/AES_128/AES_128.srcs/sources_1/new/SubBytes.v:3]
INFO: [Synth 8-226] default block is never used [E:/Projects/AES_128/AES_128.srcs/sources_1/new/SubBytes.v:10]
INFO: [Synth 8-6155] done synthesizing module 'SubBytes' (0#1) [E:/Projects/AES_128/AES_128.srcs/sources_1/new/SubBytes.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SubBytes_128' (0#1) [E:/Projects/AES_128/AES_128.srcs/sources_1/new/SubBytes_128.v:23]
INFO: [Synth 8-6157] synthesizing module 'ShiftRows' [E:/Projects/AES_128/AES_128.srcs/sources_1/new/ShiftRows.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ShiftRows' (0#1) [E:/Projects/AES_128/AES_128.srcs/sources_1/new/ShiftRows.v:3]
INFO: [Synth 8-6157] synthesizing module 'MixColumns_128' [E:/Projects/AES_128/AES_128.srcs/sources_1/new/MixColumns_128.v:23]
INFO: [Synth 8-6157] synthesizing module 'MixColumns' [E:/Projects/AES_128/AES_128.srcs/sources_1/new/MixColumns.v:3]
INFO: [Synth 8-6157] synthesizing module 'GFMul' [E:/Projects/AES_128/AES_128.srcs/sources_1/new/GFMul.v:3]
INFO: [Synth 8-6155] done synthesizing module 'GFMul' (0#1) [E:/Projects/AES_128/AES_128.srcs/sources_1/new/GFMul.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MixColumns' (0#1) [E:/Projects/AES_128/AES_128.srcs/sources_1/new/MixColumns.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MixColumns_128' (0#1) [E:/Projects/AES_128/AES_128.srcs/sources_1/new/MixColumns_128.v:23]
INFO: [Synth 8-6157] synthesizing module 'KeyExpansion' [E:/Projects/AES_128/AES_128.srcs/sources_1/new/KeyExpansion.v:3]
INFO: [Synth 8-6157] synthesizing module 'Gfunc' [E:/Projects/AES_128/AES_128.srcs/sources_1/new/Gfunc.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Gfunc' (0#1) [E:/Projects/AES_128/AES_128.srcs/sources_1/new/Gfunc.v:3]
INFO: [Synth 8-6155] done synthesizing module 'KeyExpansion' (0#1) [E:/Projects/AES_128/AES_128.srcs/sources_1/new/KeyExpansion.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Projects/AES_128/AES_128.srcs/sources_1/new/AES_128_Encrypt.v:100]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Projects/AES_128/AES_128.srcs/sources_1/new/AES_128_Encrypt.v:126]
INFO: [Synth 8-6155] done synthesizing module 'AES_128_Encrypt' (0#1) [E:/Projects/AES_128/AES_128.srcs/sources_1/new/AES_128_Encrypt.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1042.305 ; gain = 554.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1042.305 ; gain = 554.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1042.305 ; gain = 554.004
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'AES_128_Encrypt'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [E:/Projects/AES_128/AES_128.srcs/sources_1/new/AES_128_Encrypt.v:82]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [E:/Projects/AES_128/AES_128.srcs/sources_1/new/AES_128_Encrypt.v:82]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                             0000
                PREROUND |                               01 |                             0001
                     RUN |                               10 |                             0010
                    OVER |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'AES_128_Encrypt'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [E:/Projects/AES_128/AES_128.srcs/sources_1/new/AES_128_Encrypt.v:82]
WARNING: [Synth 8-327] inferring latch for variable 'addroundkey_state_reg' [E:/Projects/AES_128/AES_128.srcs/sources_1/new/AES_128_Encrypt.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'addroundkey_key_reg' [E:/Projects/AES_128/AES_128.srcs/sources_1/new/AES_128_Encrypt.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'KeyExpansion_key_reg' [E:/Projects/AES_128/AES_128.srcs/sources_1/new/AES_128_Encrypt.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'KeyExpansion_Nr_reg' [E:/Projects/AES_128/AES_128.srcs/sources_1/new/AES_128_Encrypt.v:64]
WARNING: [Synth 8-327] inferring latch for variable 'ShiftRows_state_reg' [E:/Projects/AES_128/AES_128.srcs/sources_1/new/AES_128_Encrypt.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'MixColumns_state_reg' [E:/Projects/AES_128/AES_128.srcs/sources_1/new/AES_128_Encrypt.v:58]
WARNING: [Synth 8-327] inferring latch for variable 'subBytes_state_reg' [E:/Projects/AES_128/AES_128.srcs/sources_1/new/AES_128_Encrypt.v:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1042.305 ; gain = 554.004
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 4     
	   2 Input      8 Bit         XORs := 74    
	   4 Input      8 Bit         XORs := 16    
+---Registers : 
	              128 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 1     
	   4 Input  128 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 64    
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 1281.723 ; gain = 793.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------+--------------------------------+---------------+----------------+
|Module Name  | RTL Object                     | Depth x Width | Implemented As | 
+-------------+--------------------------------+---------------+----------------+
|SubBytes     | n_state                        | 256x8         | LUT            | 
|SubBytes_128 | SubBytes[0].SubBytes0/n_state  | 256x8         | LUT            | 
|SubBytes_128 | SubBytes[1].SubBytes0/n_state  | 256x8         | LUT            | 
|SubBytes_128 | SubBytes[2].SubBytes0/n_state  | 256x8         | LUT            | 
|SubBytes_128 | SubBytes[3].SubBytes0/n_state  | 256x8         | LUT            | 
|SubBytes_128 | SubBytes[4].SubBytes0/n_state  | 256x8         | LUT            | 
|SubBytes_128 | SubBytes[5].SubBytes0/n_state  | 256x8         | LUT            | 
|SubBytes_128 | SubBytes[6].SubBytes0/n_state  | 256x8         | LUT            | 
|SubBytes_128 | SubBytes[7].SubBytes0/n_state  | 256x8         | LUT            | 
|SubBytes_128 | SubBytes[8].SubBytes0/n_state  | 256x8         | LUT            | 
|SubBytes_128 | SubBytes[9].SubBytes0/n_state  | 256x8         | LUT            | 
|SubBytes_128 | SubBytes[10].SubBytes0/n_state | 256x8         | LUT            | 
|SubBytes_128 | SubBytes[11].SubBytes0/n_state | 256x8         | LUT            | 
|SubBytes_128 | SubBytes[12].SubBytes0/n_state | 256x8         | LUT            | 
|SubBytes_128 | SubBytes[13].SubBytes0/n_state | 256x8         | LUT            | 
|SubBytes_128 | SubBytes[14].SubBytes0/n_state | 256x8         | LUT            | 
|SubBytes_128 | SubBytes[15].SubBytes0/n_state | 256x8         | LUT            | 
|KeyExpansion | Gfunc_w3/inst0/n_state         | 256x8         | LUT            | 
|KeyExpansion | Gfunc_w3/inst3/n_state         | 256x8         | LUT            | 
|KeyExpansion | Gfunc_w3/inst2/n_state         | 256x8         | LUT            | 
|KeyExpansion | Gfunc_w3/inst1/n_state         | 256x8         | LUT            | 
+-------------+--------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 1281.723 ; gain = 793.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 1281.723 ; gain = 793.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 1281.723 ; gain = 793.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 1281.723 ; gain = 793.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 1281.723 ; gain = 793.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 1281.723 ; gain = 793.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 1281.723 ; gain = 793.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 1281.723 ; gain = 793.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     4|
|2     |LUT1  |     2|
|3     |LUT2  |    45|
|4     |LUT3  |    24|
|5     |LUT4  |    22|
|6     |LUT5  |   405|
|7     |LUT6  |   878|
|8     |MUXF7 |   314|
|9     |MUXF8 |   153|
|10    |FDCE  |     6|
|11    |FDRE  |   260|
|12    |LD    |   774|
|13    |IBUF  |   258|
|14    |OBUF  |   129|
+------+------+------+

Report Instance Areas: 
+------+-----------------------------+-------------+------+
|      |Instance                     |Module       |Cells |
+------+-----------------------------+-------------+------+
|1     |top                          |             |  3274|
|2     |  KeyExpansion0              |KeyExpansion |   514|
|3     |    Gfunc_w3                 |Gfunc        |   514|
|4     |      inst0                  |SubBytes_15  |   128|
|5     |      inst1                  |SubBytes_16  |   130|
|6     |      inst2                  |SubBytes_17  |   128|
|7     |      inst3                  |SubBytes_18  |   128|
|8     |  SubBytes_128_inst0         |SubBytes_128 |   896|
|9     |    \SubBytes[0].SubBytes0   |SubBytes     |    56|
|10    |    \SubBytes[10].SubBytes0  |SubBytes_0   |    56|
|11    |    \SubBytes[11].SubBytes0  |SubBytes_1   |    56|
|12    |    \SubBytes[12].SubBytes0  |SubBytes_2   |    56|
|13    |    \SubBytes[13].SubBytes0  |SubBytes_3   |    56|
|14    |    \SubBytes[14].SubBytes0  |SubBytes_4   |    56|
|15    |    \SubBytes[15].SubBytes0  |SubBytes_5   |    56|
|16    |    \SubBytes[1].SubBytes0   |SubBytes_6   |    56|
|17    |    \SubBytes[2].SubBytes0   |SubBytes_7   |    56|
|18    |    \SubBytes[3].SubBytes0   |SubBytes_8   |    56|
|19    |    \SubBytes[4].SubBytes0   |SubBytes_9   |    56|
|20    |    \SubBytes[5].SubBytes0   |SubBytes_10  |    56|
|21    |    \SubBytes[6].SubBytes0   |SubBytes_11  |    56|
|22    |    \SubBytes[7].SubBytes0   |SubBytes_12  |    56|
|23    |    \SubBytes[8].SubBytes0   |SubBytes_13  |    56|
|24    |    \SubBytes[9].SubBytes0   |SubBytes_14  |    56|
+------+-----------------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 1281.723 ; gain = 793.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:39 . Memory (MB): peak = 1281.723 ; gain = 793.422
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:39 . Memory (MB): peak = 1281.723 ; gain = 793.422
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1281.723 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1241 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1345.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 774 instances were transformed.
  LD => LDCE: 774 instances

系統找不到指定的路徑。
Synth Design complete | Checksum: 9544197a
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:41 . Memory (MB): peak = 1345.473 ; gain = 860.121
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1345.473 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Projects/AES_128/AES_128.runs/synth_1/AES_128_Encrypt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AES_128_Encrypt_utilization_synth.rpt -pb AES_128_Encrypt_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 17:40:48 2024...
