
entity flipflop is
port(
	clk, d : in std_logic;
	q : out std_logic);
end flipflop;

architecture imp of flipflop is
begin
	process(clk)
	begin
		if rising_edge(clk) then
			q <= d;
		end if;
	end process;

end imp;
