// Seed: 322664792
module module_0 ();
  parameter id_1 = -1'h0;
  assign module_2.id_0 = 0;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd64,
    parameter id_1 = 32'd23
) (
    input tri  _id_0,
    input tri1 _id_1
);
  logic [id_0 : id_0] id_3;
  module_0 modCall_1 ();
  assign id_3 = -1;
  logic [-1  &&  -1 'h0 +  -1 : id_1] id_4;
  parameter integer id_5 = 1;
endmodule
module module_2 (
    input  wand  id_0,
    output logic id_1,
    input  wire  id_2
);
  always id_1 <= id_2 ? 1 : -1;
  module_0 modCall_1 ();
endmodule
