# Reading F:/altera 17.1 lite/modelsim_ase/tcl/vsim/pref.tcl
# do Homework_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying F:/altera 17.1 lite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+F:/altera\ 17.1\ lite/homework {F:/altera 17.1 lite/homework/matrix_2x2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:22 on May 12,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/altera 17.1 lite/homework" F:/altera 17.1 lite/homework/matrix_2x2.sv 
# -- Compiling module matrix_2x2
# -- Compiling module Summator
# -- Compiling module bitsumm
# 
# Top level modules:
# 	matrix_2x2
# End time: 21:39:22 on May 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.matrix_2x2
# vsim work.matrix_2x2 
# Start time: 21:39:29 on May 12,2019
# Loading sv_std.std
# Loading work.matrix_2x2
# Loading work.Summator
# Loading work.bitsumm
add wave sim:/matrix_2x2/*
# Load canceled
# Load canceled
do {F:/altera 17.1 lite/homework/simulation/modelsim/Waveform.vwf.do}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:16 on May 12,2019
# vlog -reportprogress 300 -work work Waveform.vwf.vt 
# -- Compiling module Homework_vlg_vec_tst
# 
# Top level modules:
# 	Homework_vlg_vec_tst
# End time: 21:40:16 on May 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:40:16 on May 12,2019, Elapsed time: 0:00:47
# Errors: 2, Warnings: 0
# vsim -novopt -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Homework_vlg_vec_tst -voptargs=""+acc"" 
# Start time: 21:40:17 on May 12,2019
# Loading work.Homework_vlg_vec_tst
# ** Error: (vsim-3033) Waveform.vwf.vt(37): Instantiation of 'Homework' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Homework_vlg_vec_tst File: Waveform.vwf.vt
#         Searched libraries:
#             F:/altera 17.1 lite/modelsim_ase/altera/verilog/fiftyfivenm
#             F:/altera 17.1 lite/modelsim_ase/altera/verilog/altera
#             F:/altera 17.1 lite/modelsim_ase/altera/verilog/altera_mf
#             F:/altera 17.1 lite/modelsim_ase/altera/verilog/220model
#             F:/altera 17.1 lite/modelsim_ase/altera/verilog/sgate
#             F:/altera 17.1 lite/modelsim_ase/altera/verilog/altera_lnsim
#             F:/altera 17.1 lite/homework/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO F:\altera 17.1 lite\homework\simulation\modelsim\Waveform.vwf.do PAUSED at line 2
vsim work.Homework_vlg_vec_tst
# vsim work.Homework_vlg_vec_tst 
# Start time: 21:40:17 on May 12,2019
# Loading work.Homework_vlg_vec_tst
# ** Error: (vsim-3033) Waveform.vwf.vt(37): Instantiation of 'Homework' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Homework_vlg_vec_tst File: Waveform.vwf.vt
#         Searched libraries:
#             F:/altera 17.1 lite/homework/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO F:\altera 17.1 lite\homework\simulation\modelsim\Waveform.vwf.do PAUSED at line 2
# End time: 21:41:02 on May 12,2019, Elapsed time: 0:00:45
# Errors: 2, Warnings: 0
