Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Nov 30 09:34:03 2016
| Host         : mai running 64-bit Debian GNU/Linux 8.6 (jessie)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file kinpira_wrapper_timing_summary_routed.rpt -rpx kinpira_wrapper_timing_summary_routed.rpx
| Design       : kinpira_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.535        0.000                      0                83781        0.022        0.000                      0                83781        3.750        0.000                       0                 23421  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.535        0.000                      0                78832        0.022        0.000                      0                78832        3.750        0.000                       0                 23421  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               0.629        0.000                      0                 4949        0.729        0.000                      0                 4949  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 kinpira_i/kinpira_0/inst/gobou0/ctrl/ctrl_core/r_breg_we_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/gobou0/core4/bias/r_bias_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.048ns  (logic 0.456ns (5.040%)  route 8.592ns (94.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.679     2.973    kinpira_i/kinpira_0/inst/gobou0/ctrl/ctrl_core/s_axi_aclk
    SLICE_X29Y74         FDRE                                         r  kinpira_i/kinpira_0/inst/gobou0/ctrl/ctrl_core/r_breg_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  kinpira_i/kinpira_0/inst/gobou0/ctrl/ctrl_core/r_breg_we_reg/Q
                         net (fo=258, routed)         8.592    12.021    kinpira_i/kinpira_0/inst/gobou0/core4/bias/E[0]
    SLICE_X95Y56         FDRE                                         r  kinpira_i/kinpira_0/inst/gobou0/core4/bias/r_bias_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.608    12.787    kinpira_i/kinpira_0/inst/gobou0/core4/bias/s_axi_aclk
    SLICE_X95Y56         FDRE                                         r  kinpira_i/kinpira_0/inst/gobou0/core4/bias/r_bias_reg[4]/C
                         clock pessimism              0.129    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X95Y56         FDRE (Setup_fdre_C_CE)      -0.205    12.557    kinpira_i/kinpira_0/inst/gobou0/core4/bias/r_bias_reg[4]
  -------------------------------------------------------------------
                         required time                         12.557    
                         arrival time                         -12.021    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 kinpira_i/kinpira_0/inst/gobou0/ctrl/ctrl_core/r_breg_we_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/gobou0/core4/bias/r_bias_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.048ns  (logic 0.456ns (5.040%)  route 8.592ns (94.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.679     2.973    kinpira_i/kinpira_0/inst/gobou0/ctrl/ctrl_core/s_axi_aclk
    SLICE_X29Y74         FDRE                                         r  kinpira_i/kinpira_0/inst/gobou0/ctrl/ctrl_core/r_breg_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  kinpira_i/kinpira_0/inst/gobou0/ctrl/ctrl_core/r_breg_we_reg/Q
                         net (fo=258, routed)         8.592    12.021    kinpira_i/kinpira_0/inst/gobou0/core4/bias/E[0]
    SLICE_X95Y56         FDRE                                         r  kinpira_i/kinpira_0/inst/gobou0/core4/bias/r_bias_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.608    12.787    kinpira_i/kinpira_0/inst/gobou0/core4/bias/s_axi_aclk
    SLICE_X95Y56         FDRE                                         r  kinpira_i/kinpira_0/inst/gobou0/core4/bias/r_bias_reg[5]/C
                         clock pessimism              0.129    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X95Y56         FDRE (Setup_fdre_C_CE)      -0.205    12.557    kinpira_i/kinpira_0/inst/gobou0/core4/bias/r_bias_reg[5]
  -------------------------------------------------------------------
                         required time                         12.557    
                         arrival time                         -12.021    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 kinpira_i/kinpira_0/inst/gobou0/ctrl/ctrl_core/r_breg_we_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/gobou0/core4/bias/r_bias_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.048ns  (logic 0.456ns (5.040%)  route 8.592ns (94.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.679     2.973    kinpira_i/kinpira_0/inst/gobou0/ctrl/ctrl_core/s_axi_aclk
    SLICE_X29Y74         FDRE                                         r  kinpira_i/kinpira_0/inst/gobou0/ctrl/ctrl_core/r_breg_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  kinpira_i/kinpira_0/inst/gobou0/ctrl/ctrl_core/r_breg_we_reg/Q
                         net (fo=258, routed)         8.592    12.021    kinpira_i/kinpira_0/inst/gobou0/core4/bias/E[0]
    SLICE_X95Y56         FDRE                                         r  kinpira_i/kinpira_0/inst/gobou0/core4/bias/r_bias_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.608    12.787    kinpira_i/kinpira_0/inst/gobou0/core4/bias/s_axi_aclk
    SLICE_X95Y56         FDRE                                         r  kinpira_i/kinpira_0/inst/gobou0/core4/bias/r_bias_reg[6]/C
                         clock pessimism              0.129    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X95Y56         FDRE (Setup_fdre_C_CE)      -0.205    12.557    kinpira_i/kinpira_0/inst/gobou0/core4/bias/r_bias_reg[6]
  -------------------------------------------------------------------
                         required time                         12.557    
                         arrival time                         -12.021    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 kinpira_i/kinpira_0/inst/gobou0/ctrl/ctrl_core/r_breg_we_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/gobou0/core4/bias/r_bias_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.048ns  (logic 0.456ns (5.040%)  route 8.592ns (94.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.679     2.973    kinpira_i/kinpira_0/inst/gobou0/ctrl/ctrl_core/s_axi_aclk
    SLICE_X29Y74         FDRE                                         r  kinpira_i/kinpira_0/inst/gobou0/ctrl/ctrl_core/r_breg_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  kinpira_i/kinpira_0/inst/gobou0/ctrl/ctrl_core/r_breg_we_reg/Q
                         net (fo=258, routed)         8.592    12.021    kinpira_i/kinpira_0/inst/gobou0/core4/bias/E[0]
    SLICE_X95Y56         FDRE                                         r  kinpira_i/kinpira_0/inst/gobou0/core4/bias/r_bias_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.608    12.787    kinpira_i/kinpira_0/inst/gobou0/core4/bias/s_axi_aclk
    SLICE_X95Y56         FDRE                                         r  kinpira_i/kinpira_0/inst/gobou0/core4/bias/r_bias_reg[7]/C
                         clock pessimism              0.129    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X95Y56         FDRE (Setup_fdre_C_CE)      -0.205    12.557    kinpira_i/kinpira_0/inst/gobou0/core4/bias/r_bias_reg[7]
  -------------------------------------------------------------------
                         required time                         12.557    
                         arrival time                         -12.021    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 kinpira_i/kinpira_0/inst/gobou0/ctrl/ctrl_core/r_breg_we_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/gobou0/core4/bias/r_bias_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.048ns  (logic 0.456ns (5.040%)  route 8.592ns (94.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.679     2.973    kinpira_i/kinpira_0/inst/gobou0/ctrl/ctrl_core/s_axi_aclk
    SLICE_X29Y74         FDRE                                         r  kinpira_i/kinpira_0/inst/gobou0/ctrl/ctrl_core/r_breg_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  kinpira_i/kinpira_0/inst/gobou0/ctrl/ctrl_core/r_breg_we_reg/Q
                         net (fo=258, routed)         8.592    12.021    kinpira_i/kinpira_0/inst/gobou0/core4/bias/E[0]
    SLICE_X94Y56         FDRE                                         r  kinpira_i/kinpira_0/inst/gobou0/core4/bias/r_bias_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.608    12.787    kinpira_i/kinpira_0/inst/gobou0/core4/bias/s_axi_aclk
    SLICE_X94Y56         FDRE                                         r  kinpira_i/kinpira_0/inst/gobou0/core4/bias/r_bias_reg[0]/C
                         clock pessimism              0.129    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X94Y56         FDRE (Setup_fdre_C_CE)      -0.169    12.593    kinpira_i/kinpira_0/inst/gobou0/core4/bias/r_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         12.593    
                         arrival time                         -12.021    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 kinpira_i/kinpira_0/inst/gobou0/ctrl/ctrl_core/r_breg_we_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/gobou0/core4/bias/r_bias_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.048ns  (logic 0.456ns (5.040%)  route 8.592ns (94.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.679     2.973    kinpira_i/kinpira_0/inst/gobou0/ctrl/ctrl_core/s_axi_aclk
    SLICE_X29Y74         FDRE                                         r  kinpira_i/kinpira_0/inst/gobou0/ctrl/ctrl_core/r_breg_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  kinpira_i/kinpira_0/inst/gobou0/ctrl/ctrl_core/r_breg_we_reg/Q
                         net (fo=258, routed)         8.592    12.021    kinpira_i/kinpira_0/inst/gobou0/core4/bias/E[0]
    SLICE_X94Y56         FDRE                                         r  kinpira_i/kinpira_0/inst/gobou0/core4/bias/r_bias_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.608    12.787    kinpira_i/kinpira_0/inst/gobou0/core4/bias/s_axi_aclk
    SLICE_X94Y56         FDRE                                         r  kinpira_i/kinpira_0/inst/gobou0/core4/bias/r_bias_reg[1]/C
                         clock pessimism              0.129    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X94Y56         FDRE (Setup_fdre_C_CE)      -0.169    12.593    kinpira_i/kinpira_0/inst/gobou0/core4/bias/r_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         12.593    
                         arrival time                         -12.021    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 kinpira_i/kinpira_0/inst/gobou0/ctrl/ctrl_core/r_breg_we_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/gobou0/core4/bias/r_bias_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.048ns  (logic 0.456ns (5.040%)  route 8.592ns (94.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.679     2.973    kinpira_i/kinpira_0/inst/gobou0/ctrl/ctrl_core/s_axi_aclk
    SLICE_X29Y74         FDRE                                         r  kinpira_i/kinpira_0/inst/gobou0/ctrl/ctrl_core/r_breg_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  kinpira_i/kinpira_0/inst/gobou0/ctrl/ctrl_core/r_breg_we_reg/Q
                         net (fo=258, routed)         8.592    12.021    kinpira_i/kinpira_0/inst/gobou0/core4/bias/E[0]
    SLICE_X94Y56         FDRE                                         r  kinpira_i/kinpira_0/inst/gobou0/core4/bias/r_bias_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.608    12.787    kinpira_i/kinpira_0/inst/gobou0/core4/bias/s_axi_aclk
    SLICE_X94Y56         FDRE                                         r  kinpira_i/kinpira_0/inst/gobou0/core4/bias/r_bias_reg[2]/C
                         clock pessimism              0.129    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X94Y56         FDRE (Setup_fdre_C_CE)      -0.169    12.593    kinpira_i/kinpira_0/inst/gobou0/core4/bias/r_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         12.593    
                         arrival time                         -12.021    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 kinpira_i/kinpira_0/inst/gobou0/ctrl/ctrl_core/r_breg_we_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/gobou0/core4/bias/r_bias_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.048ns  (logic 0.456ns (5.040%)  route 8.592ns (94.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.679     2.973    kinpira_i/kinpira_0/inst/gobou0/ctrl/ctrl_core/s_axi_aclk
    SLICE_X29Y74         FDRE                                         r  kinpira_i/kinpira_0/inst/gobou0/ctrl/ctrl_core/r_breg_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  kinpira_i/kinpira_0/inst/gobou0/ctrl/ctrl_core/r_breg_we_reg/Q
                         net (fo=258, routed)         8.592    12.021    kinpira_i/kinpira_0/inst/gobou0/core4/bias/E[0]
    SLICE_X94Y56         FDRE                                         r  kinpira_i/kinpira_0/inst/gobou0/core4/bias/r_bias_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.608    12.787    kinpira_i/kinpira_0/inst/gobou0/core4/bias/s_axi_aclk
    SLICE_X94Y56         FDRE                                         r  kinpira_i/kinpira_0/inst/gobou0/core4/bias/r_bias_reg[3]/C
                         clock pessimism              0.129    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X94Y56         FDRE (Setup_fdre_C_CE)      -0.169    12.593    kinpira_i/kinpira_0/inst/gobou0/core4/bias/r_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         12.593    
                         arrival time                         -12.021    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 kinpira_i/kinpira_0/inst/kinpira_v1_0_s_axi_inst/slv_reg8_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/gobou0/mem_net11/mem_reg_2/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.307ns  (logic 0.718ns (8.643%)  route 7.589ns (91.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 12.848 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.839     3.133    kinpira_i/kinpira_0/inst/kinpira_v1_0_s_axi_inst/s_axi_aclk
    SLICE_X35Y114        FDRE                                         r  kinpira_i/kinpira_0/inst/kinpira_v1_0_s_axi_inst/slv_reg8_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y114        FDRE (Prop_fdre_C_Q)         0.419     3.552 r  kinpira_i/kinpira_0/inst/kinpira_v1_0_s_axi_inst/slv_reg8_reg[5]/Q
                         net (fo=3, routed)           1.651     5.203    kinpira_i/kinpira_0/inst/kinpira_v1_0_s_axi_inst/port8[5]
    SLICE_X41Y93         LUT2 (Prop_lut2_I1_O)        0.299     5.502 r  kinpira_i/kinpira_0/inst/kinpira_v1_0_s_axi_inst/mem_reg_2_i_1/O
                         net (fo=16, routed)          5.938    11.440    kinpira_i/kinpira_0/inst/gobou0/mem_net11/slv_reg0_reg[0]_rep[5]
    RAMB36_X5Y0          RAMB36E1                                     r  kinpira_i/kinpira_0/inst/gobou0/mem_net11/mem_reg_2/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.669    12.848    kinpira_i/kinpira_0/inst/gobou0/mem_net11/s_axi_aclk
    RAMB36_X5Y0          RAMB36E1                                     r  kinpira_i/kinpira_0/inst/gobou0/mem_net11/mem_reg_2/CLKARDCLK
                         clock pessimism              0.115    12.963    
                         clock uncertainty           -0.154    12.809    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    12.072    kinpira_i/kinpira_0/inst/gobou0/mem_net11/mem_reg_2
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                         -11.440    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/gobou0/core12/mac/pro/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.795ns  (logic 0.580ns (6.595%)  route 8.215ns (93.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 13.052 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.696     2.990    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y61         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 f  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.541     3.987    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X33Y62         LUT1 (Prop_lut1_I0_O)        0.124     4.111 r  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9349, routed)        7.674    11.785    kinpira_i/kinpira_0/inst/gobou0/core12/mac/p_0_in
    DSP48_X4Y42          DSP48E1                                      r  kinpira_i/kinpira_0/inst/gobou0/core12/mac/pro/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.873    13.052    kinpira_i/kinpira_0/inst/gobou0/core12/mac/s_axi_aclk
    DSP48_X4Y42          DSP48E1                                      r  kinpira_i/kinpira_0/inst/gobou0/core12/mac/pro/CLK
                         clock pessimism              0.129    13.181    
                         clock uncertainty           -0.154    13.026    
    DSP48_X4Y42          DSP48E1 (Setup_dsp48e1_CLK_RSTB)
                                                     -0.543    12.483    kinpira_i/kinpira_0/inst/gobou0/core12/mac/pro
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                  0.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 kinpira_i/kinpira_0/inst/renkon0/core2/bias/r_pixel_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core2/relu/r_pixel_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.486%)  route 0.225ns (61.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.542     0.878    kinpira_i/kinpira_0/inst/renkon0/core2/bias/s_axi_aclk
    SLICE_X51Y77         FDRE                                         r  kinpira_i/kinpira_0/inst/renkon0/core2/bias/r_pixel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  kinpira_i/kinpira_0/inst/renkon0/core2/bias/r_pixel_out_reg[3]/Q
                         net (fo=1, routed)           0.225     1.244    kinpira_i/kinpira_0/inst/renkon0/core2/relu/D[3]
    SLICE_X49Y81         FDRE                                         r  kinpira_i/kinpira_0/inst/renkon0/core2/relu/r_pixel_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.815     1.181    kinpira_i/kinpira_0/inst/renkon0/core2/relu/s_axi_aclk
    SLICE_X49Y81         FDRE                                         r  kinpira_i/kinpira_0/inst/renkon0/core2/relu/r_pixel_in_reg[3]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X49Y81         FDRE (Hold_fdre_C_D)         0.076     1.222    kinpira_i/kinpira_0/inst/renkon0/core2/relu/r_pixel_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 kinpira_i/kinpira_0/inst/renkon0/core6/conv/wreg/r_weight4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core6/conv/tree/r_weight4_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.411%)  route 0.167ns (56.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.557     0.893    kinpira_i/kinpira_0/inst/renkon0/core6/conv/wreg/s_axi_aclk
    SLICE_X48Y34         FDRE                                         r  kinpira_i/kinpira_0/inst/renkon0/core6/conv/wreg/r_weight4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  kinpira_i/kinpira_0/inst/renkon0/core6/conv/wreg/r_weight4_reg[9]/Q
                         net (fo=2, routed)           0.167     1.187    kinpira_i/kinpira_0/inst/renkon0/core6/conv/tree/r_weight4_reg[15]_0[9]
    SLICE_X51Y32         FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core6/conv/tree/r_weight4_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.817     1.183    kinpira_i/kinpira_0/inst/renkon0/core6/conv/tree/s_axi_aclk
    SLICE_X51Y32         FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core6/conv/tree/r_weight4_reg[9]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X51Y32         FDCE (Hold_fdce_C_D)         0.016     1.164    kinpira_i/kinpira_0/inst/renkon0/core6/conv/tree/r_weight4_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 kinpira_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.714%)  route 0.174ns (55.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.659     0.995    kinpira_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y101        FDRE                                         r  kinpira_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  kinpira_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.174     1.310    kinpira_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y99         SRL16E                                       r  kinpira_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.844     1.210    kinpira_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  kinpira_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.283    kinpira_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 kinpira_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.157%)  route 0.178ns (55.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.659     0.995    kinpira_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y101        FDRE                                         r  kinpira_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  kinpira_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.178     1.314    kinpira_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y98         SRL16E                                       r  kinpira_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.844     1.210    kinpira_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  kinpira_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    kinpira_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 kinpira_i/kinpira_0/inst/renkon0/core6/pool/buf_feat/r_pixel0_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core6/pool/buf_feat/r_pixel0_0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.274%)  route 0.227ns (61.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.546     0.882    kinpira_i/kinpira_0/inst/renkon0/core6/pool/buf_feat/s_axi_aclk
    SLICE_X51Y82         FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core6/pool/buf_feat/r_pixel0_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  kinpira_i/kinpira_0/inst/renkon0/core6/pool/buf_feat/r_pixel0_1_reg[2]/Q
                         net (fo=2, routed)           0.227     1.250    kinpira_i/kinpira_0/inst/renkon0/core6/pool/buf_feat/r_pixel0_0_reg[15]_0[2]
    SLICE_X45Y81         FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core6/pool/buf_feat/r_pixel0_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.815     1.181    kinpira_i/kinpira_0/inst/renkon0/core6/pool/buf_feat/s_axi_aclk
    SLICE_X45Y81         FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core6/pool/buf_feat/r_pixel0_0_reg[2]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X45Y81         FDCE (Hold_fdce_C_D)         0.070     1.216    kinpira_i/kinpira_0/inst/renkon0/core6/pool/buf_feat/r_pixel0_0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 kinpira_i/kinpira_0/inst/renkon0/core6/pool/buf_feat/r_pixel0_1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core6/pool/pool_tree/r_pixel_feat1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.360%)  route 0.227ns (61.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.546     0.882    kinpira_i/kinpira_0/inst/renkon0/core6/pool/buf_feat/s_axi_aclk
    SLICE_X51Y82         FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core6/pool/buf_feat/r_pixel0_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  kinpira_i/kinpira_0/inst/renkon0/core6/pool/buf_feat/r_pixel0_1_reg[4]/Q
                         net (fo=2, routed)           0.227     1.249    kinpira_i/kinpira_0/inst/renkon0/core6/pool/pool_tree/r_pixel0_1_reg[15][4]
    SLICE_X45Y80         FDRE                                         r  kinpira_i/kinpira_0/inst/renkon0/core6/pool/pool_tree/r_pixel_feat1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.814     1.180    kinpira_i/kinpira_0/inst/renkon0/core6/pool/pool_tree/s_axi_aclk
    SLICE_X45Y80         FDRE                                         r  kinpira_i/kinpira_0/inst/renkon0/core6/pool/pool_tree/r_pixel_feat1_reg[4]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X45Y80         FDRE (Hold_fdre_C_D)         0.070     1.215    kinpira_i/kinpira_0/inst/renkon0/core6/pool/pool_tree/r_pixel_feat1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 kinpira_i/kinpira_0/inst/renkon0/core7/conv/wreg/r_weight24_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/r_weight24_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.011%)  route 0.184ns (58.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.547     0.883    kinpira_i/kinpira_0/inst/renkon0/core7/conv/wreg/s_axi_aclk
    SLICE_X52Y66         FDRE                                         r  kinpira_i/kinpira_0/inst/renkon0/core7/conv/wreg/r_weight24_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.128     1.011 r  kinpira_i/kinpira_0/inst/renkon0/core7/conv/wreg/r_weight24_reg[10]/Q
                         net (fo=2, routed)           0.184     1.195    kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/Q[10]
    SLICE_X48Y67         FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/r_weight24_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.816     1.182    kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/s_axi_aclk
    SLICE_X48Y67         FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/r_weight24_reg[10]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X48Y67         FDCE (Hold_fdce_C_D)         0.013     1.160    kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/r_weight24_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 kinpira_i/kinpira_0/inst/renkon0/core1/pool/buf_feat/r_buf_input_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core1/pool/buf_feat/buff0/mem_reg_0_31_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.036%)  route 0.299ns (67.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.638     0.974    kinpira_i/kinpira_0/inst/renkon0/core1/pool/buf_feat/s_axi_aclk
    SLICE_X49Y102        FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core1/pool/buf_feat/r_buf_input_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  kinpira_i/kinpira_0/inst/renkon0/core1/pool/buf_feat/r_buf_input_reg[14]/Q
                         net (fo=6, routed)           0.299     1.414    kinpira_i/kinpira_0/inst/renkon0/core1/pool/buf_feat/buff0/mem_reg_0_31_12_15/DIB0
    SLICE_X50Y109        RAMD32                                       r  kinpira_i/kinpira_0/inst/renkon0/core1/pool/buf_feat/buff0/mem_reg_0_31_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.905     1.271    kinpira_i/kinpira_0/inst/renkon0/core1/pool/buf_feat/buff0/mem_reg_0_31_12_15/WCLK
    SLICE_X50Y109        RAMD32                                       r  kinpira_i/kinpira_0/inst/renkon0/core1/pool/buf_feat/buff0/mem_reg_0_31_12_15/RAMB/CLK
                         clock pessimism             -0.039     1.232    
    SLICE_X50Y109        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.378    kinpira_i/kinpira_0/inst/renkon0/core1/pool/buf_feat/buff0/mem_reg_0_31_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/r_feat_addr_d5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core7/conv/mem_feat/mem_reg_0_63_6_8/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.556     0.892    kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/s_axi_aclk
    SLICE_X33Y61         FDRE                                         r  kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/r_feat_addr_d5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/r_feat_addr_d5_reg[0]/Q
                         net (fo=320, routed)         0.218     1.251    kinpira_i/kinpira_0/inst/renkon0/core7/conv/mem_feat/mem_reg_0_63_6_8/ADDRD0
    SLICE_X32Y61         RAMD64E                                      r  kinpira_i/kinpira_0/inst/renkon0/core7/conv/mem_feat/mem_reg_0_63_6_8/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.823     1.189    kinpira_i/kinpira_0/inst/renkon0/core7/conv/mem_feat/mem_reg_0_63_6_8/WCLK
    SLICE_X32Y61         RAMD64E                                      r  kinpira_i/kinpira_0/inst/renkon0/core7/conv/mem_feat/mem_reg_0_63_6_8/RAMA/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X32Y61         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.215    kinpira_i/kinpira_0/inst/renkon0/core7/conv/mem_feat/mem_reg_0_63_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/r_feat_addr_d5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core7/conv/mem_feat/mem_reg_0_63_6_8/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.556     0.892    kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/s_axi_aclk
    SLICE_X33Y61         FDRE                                         r  kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/r_feat_addr_d5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  kinpira_i/kinpira_0/inst/renkon0/ctrl/ctrl_conv/r_feat_addr_d5_reg[0]/Q
                         net (fo=320, routed)         0.218     1.251    kinpira_i/kinpira_0/inst/renkon0/core7/conv/mem_feat/mem_reg_0_63_6_8/ADDRD0
    SLICE_X32Y61         RAMD64E                                      r  kinpira_i/kinpira_0/inst/renkon0/core7/conv/mem_feat/mem_reg_0_63_6_8/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.823     1.189    kinpira_i/kinpira_0/inst/renkon0/core7/conv/mem_feat/mem_reg_0_63_6_8/WCLK
    SLICE_X32Y61         RAMD64E                                      r  kinpira_i/kinpira_0/inst/renkon0/core7/conv/mem_feat/mem_reg_0_63_6_8/RAMB/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X32Y61         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.215    kinpira_i/kinpira_0/inst/renkon0/core7/conv/mem_feat/mem_reg_0_63_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y13   kinpira_i/kinpira_0/inst/gobou0/mem_net0/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13   kinpira_i/kinpira_0/inst/gobou0/mem_net0/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3    kinpira_i/kinpira_0/inst/gobou0/mem_net0/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y14   kinpira_i/kinpira_0/inst/gobou0/mem_net0/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7    kinpira_i/kinpira_0/inst/gobou0/mem_net0/mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11   kinpira_i/kinpira_0/inst/gobou0/mem_net0/mem_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9    kinpira_i/kinpira_0/inst/gobou0/mem_net0/mem_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y26   kinpira_i/kinpira_0/inst/gobou0/mem_net0/mem_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y11   kinpira_i/kinpira_0/inst/gobou0/mem_net1/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4    kinpira_i/kinpira_0/inst/gobou0/mem_net1/mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y109  kinpira_i/kinpira_0/inst/renkon0/core3/pool/buf_feat/buff2/mem_reg_0_31_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y109  kinpira_i/kinpira_0/inst/renkon0/core3/pool/buf_feat/buff2/mem_reg_0_31_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y109  kinpira_i/kinpira_0/inst/renkon0/core3/pool/buf_feat/buff2/mem_reg_0_31_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y109  kinpira_i/kinpira_0/inst/renkon0/core3/pool/buf_feat/buff2/mem_reg_0_31_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y109  kinpira_i/kinpira_0/inst/renkon0/core3/pool/buf_feat/buff2/mem_reg_0_31_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y109  kinpira_i/kinpira_0/inst/renkon0/core3/pool/buf_feat/buff2/mem_reg_0_31_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y109  kinpira_i/kinpira_0/inst/renkon0/core3/pool/buf_feat/buff2/mem_reg_0_31_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y109  kinpira_i/kinpira_0/inst/renkon0/core3/pool/buf_feat/buff2/mem_reg_0_31_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y110  kinpira_i/kinpira_0/inst/renkon0/core3/pool/buf_feat/buff4/mem_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y110  kinpira_i/kinpira_0/inst/renkon0/core3/pool/buf_feat/buff4/mem_reg_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y102  kinpira_i/kinpira_0/inst/renkon0/core4/pool/buf_feat/buff0/mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y102  kinpira_i/kinpira_0/inst/renkon0/core4/pool/buf_feat/buff0/mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y102  kinpira_i/kinpira_0/inst/renkon0/core4/pool/buf_feat/buff0/mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y102  kinpira_i/kinpira_0/inst/renkon0/core4/pool/buf_feat/buff0/mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y102  kinpira_i/kinpira_0/inst/renkon0/core4/pool/buf_feat/buff0/mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y102  kinpira_i/kinpira_0/inst/renkon0/core4/pool/buf_feat/buff0/mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y102  kinpira_i/kinpira_0/inst/renkon0/core4/pool/buf_feat/buff0/mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y102  kinpira_i/kinpira_0/inst/renkon0/core4/pool/buf_feat/buff0/mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y102  kinpira_i/kinpira_0/inst/renkon0/core4/pool/buf_feat/buff0/mem_reg_0_31_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y102  kinpira_i/kinpira_0/inst/renkon0/core4/pool/buf_feat/buff0/mem_reg_0_31_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.729ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core0/conv/tree/r_weight17_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 0.580ns (6.456%)  route 8.404ns (93.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.947ns = ( 12.947 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.696     2.990    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y61         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.541     3.987    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X33Y62         LUT1 (Prop_lut1_I0_O)        0.124     4.111 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9349, routed)        7.863    11.974    kinpira_i/kinpira_0/inst/renkon0/core0/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X100Y127       FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/core0/conv/tree/r_weight17_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.768    12.947    kinpira_i/kinpira_0/inst/renkon0/core0/conv/tree/s_axi_aclk
    SLICE_X100Y127       FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core0/conv/tree/r_weight17_reg[7]/C
                         clock pessimism              0.129    13.076    
                         clock uncertainty           -0.154    12.922    
    SLICE_X100Y127       FDCE (Recov_fdce_C_CLR)     -0.319    12.603    kinpira_i/kinpira_0/inst/renkon0/core0/conv/tree/r_weight17_reg[7]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight17_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 0.580ns (6.456%)  route 8.404ns (93.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.947ns = ( 12.947 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.696     2.990    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y61         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.541     3.987    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X33Y62         LUT1 (Prop_lut1_I0_O)        0.124     4.111 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9349, routed)        7.863    11.974    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X100Y127       FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight17_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.768    12.947    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/s_axi_aclk
    SLICE_X100Y127       FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight17_reg[2]/C
                         clock pessimism              0.129    13.076    
                         clock uncertainty           -0.154    12.922    
    SLICE_X100Y127       FDCE (Recov_fdce_C_CLR)     -0.319    12.603    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight17_reg[2]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight19_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.904ns  (logic 0.580ns (6.514%)  route 8.324ns (93.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns = ( 12.959 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.696     2.990    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y61         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.541     3.987    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X33Y62         LUT1 (Prop_lut1_I0_O)        0.124     4.111 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9349, routed)        7.783    11.894    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X93Y144        FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight19_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.780    12.959    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/s_axi_aclk
    SLICE_X93Y144        FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight19_reg[4]/C
                         clock pessimism              0.129    13.088    
                         clock uncertainty           -0.154    12.934    
    SLICE_X93Y144        FDCE (Recov_fdce_C_CLR)     -0.405    12.529    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight19_reg[4]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                         -11.894    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight19_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.904ns  (logic 0.580ns (6.514%)  route 8.324ns (93.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns = ( 12.959 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.696     2.990    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y61         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.541     3.987    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X33Y62         LUT1 (Prop_lut1_I0_O)        0.124     4.111 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9349, routed)        7.783    11.894    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X93Y144        FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight19_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.780    12.959    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/s_axi_aclk
    SLICE_X93Y144        FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight19_reg[5]/C
                         clock pessimism              0.129    13.088    
                         clock uncertainty           -0.154    12.934    
    SLICE_X93Y144        FDCE (Recov_fdce_C_CLR)     -0.405    12.529    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight19_reg[5]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                         -11.894    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/r_weight19_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.904ns  (logic 0.580ns (6.514%)  route 8.324ns (93.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns = ( 12.959 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.696     2.990    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y61         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.541     3.987    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X33Y62         LUT1 (Prop_lut1_I0_O)        0.124     4.111 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9349, routed)        7.783    11.894    kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X93Y144        FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/r_weight19_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.780    12.959    kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/s_axi_aclk
    SLICE_X93Y144        FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/r_weight19_reg[10]/C
                         clock pessimism              0.129    13.088    
                         clock uncertainty           -0.154    12.934    
    SLICE_X93Y144        FDCE (Recov_fdce_C_CLR)     -0.405    12.529    kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/r_weight19_reg[10]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                         -11.894    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight22_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.970ns  (logic 0.580ns (6.466%)  route 8.390ns (93.534%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 12.960 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.696     2.990    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y61         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.541     3.987    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X33Y62         LUT1 (Prop_lut1_I0_O)        0.124     4.111 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9349, routed)        7.849    11.960    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X98Y142        FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight22_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.781    12.960    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/s_axi_aclk
    SLICE_X98Y142        FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight22_reg[15]/C
                         clock pessimism              0.129    13.089    
                         clock uncertainty           -0.154    12.935    
    SLICE_X98Y142        FDCE (Recov_fdce_C_CLR)     -0.319    12.616    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight22_reg[15]
  -------------------------------------------------------------------
                         required time                         12.616    
                         arrival time                         -11.960    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/r_weight21_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.970ns  (logic 0.580ns (6.466%)  route 8.390ns (93.534%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 12.960 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.696     2.990    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y61         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.541     3.987    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X33Y62         LUT1 (Prop_lut1_I0_O)        0.124     4.111 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9349, routed)        7.849    11.960    kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X98Y142        FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/r_weight21_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.781    12.960    kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/s_axi_aclk
    SLICE_X98Y142        FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/r_weight21_reg[15]/C
                         clock pessimism              0.129    13.089    
                         clock uncertainty           -0.154    12.935    
    SLICE_X98Y142        FDCE (Recov_fdce_C_CLR)     -0.319    12.616    kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/r_weight21_reg[15]
  -------------------------------------------------------------------
                         required time                         12.616    
                         arrival time                         -11.960    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/r_weight23_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.970ns  (logic 0.580ns (6.466%)  route 8.390ns (93.534%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 12.960 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.696     2.990    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y61         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.541     3.987    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X33Y62         LUT1 (Prop_lut1_I0_O)        0.124     4.111 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9349, routed)        7.849    11.960    kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X98Y142        FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/r_weight23_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.781    12.960    kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/s_axi_aclk
    SLICE_X98Y142        FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/r_weight23_reg[15]/C
                         clock pessimism              0.129    13.089    
                         clock uncertainty           -0.154    12.935    
    SLICE_X98Y142        FDCE (Recov_fdce_C_CLR)     -0.319    12.616    kinpira_i/kinpira_0/inst/renkon0/core7/conv/tree/r_weight23_reg[15]
  -------------------------------------------------------------------
                         required time                         12.616    
                         arrival time                         -11.960    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight19_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.818ns  (logic 0.580ns (6.578%)  route 8.238ns (93.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns = ( 12.898 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.696     2.990    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y61         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.541     3.987    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X33Y62         LUT1 (Prop_lut1_I0_O)        0.124     4.111 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9349, routed)        7.697    11.808    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X87Y142        FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight19_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.719    12.898    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/s_axi_aclk
    SLICE_X87Y142        FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight19_reg[11]/C
                         clock pessimism              0.129    13.027    
                         clock uncertainty           -0.154    12.873    
    SLICE_X87Y142        FDCE (Recov_fdce_C_CLR)     -0.405    12.468    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight19_reg[11]
  -------------------------------------------------------------------
                         required time                         12.468    
                         arrival time                         -11.808    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight19_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.818ns  (logic 0.580ns (6.578%)  route 8.238ns (93.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns = ( 12.898 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.696     2.990    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y61         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.541     3.987    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X33Y62         LUT1 (Prop_lut1_I0_O)        0.124     4.111 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9349, routed)        7.697    11.808    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X87Y142        FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight19_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       1.719    12.898    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/s_axi_aclk
    SLICE_X87Y142        FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight19_reg[13]/C
                         clock pessimism              0.129    13.027    
                         clock uncertainty           -0.154    12.873    
    SLICE_X87Y142        FDCE (Recov_fdce_C_CLR)     -0.405    12.468    kinpira_i/kinpira_0/inst/renkon0/core5/conv/tree/r_weight19_reg[13]
  -------------------------------------------------------------------
                         required time                         12.468    
                         arrival time                         -11.808    
  -------------------------------------------------------------------
                         slack                                  0.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/r_weight11_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.517%)  route 0.466ns (71.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.574     0.910    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y61         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.249     1.299    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X33Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.344 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9349, routed)        0.218     1.562    kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X35Y61         FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/r_weight11_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.823     1.189    kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/s_axi_aclk
    SLICE_X35Y61         FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/r_weight11_reg[12]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X35Y61         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/r_weight11_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/r_weight11_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.517%)  route 0.466ns (71.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.574     0.910    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y61         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.249     1.299    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X33Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.344 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9349, routed)        0.218     1.562    kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X35Y61         FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/r_weight11_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.823     1.189    kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/s_axi_aclk
    SLICE_X35Y61         FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/r_weight11_reg[13]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X35Y61         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/r_weight11_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.787%)  route 0.483ns (72.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.574     0.910    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y61         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.249     1.299    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X33Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.344 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9349, routed)        0.235     1.579    kinpira_i/kinpira_0/inst/renkon0/buf_pix/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X33Y62         FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.821     1.187    kinpira_i/kinpira_0/inst/renkon0/buf_pix/s_axi_aclk
    SLICE_X33Y62         FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[3]/C
                         clock pessimism             -0.264     0.923    
    SLICE_X33Y62         FDCE (Remov_fdce_C_CLR)     -0.092     0.831    kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/r_weight11_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.787%)  route 0.483ns (72.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.574     0.910    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y61         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.249     1.299    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X33Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.344 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9349, routed)        0.235     1.579    kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X33Y62         FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/r_weight11_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.821     1.187    kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/s_axi_aclk
    SLICE_X33Y62         FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/r_weight11_reg[3]/C
                         clock pessimism             -0.264     0.923    
    SLICE_X33Y62         FDCE (Remov_fdce_C_CLR)     -0.092     0.831    kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/r_weight11_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.857%)  route 0.533ns (74.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.574     0.910    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y61         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.249     1.299    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X33Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.344 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9349, routed)        0.285     1.629    kinpira_i/kinpira_0/inst/renkon0/buf_pix/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X35Y60         FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.823     1.189    kinpira_i/kinpira_0/inst/renkon0/buf_pix/s_axi_aclk
    SLICE_X35Y60         FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[5]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X35Y60         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.857%)  route 0.533ns (74.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.574     0.910    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y61         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.249     1.299    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X33Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.344 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9349, routed)        0.285     1.629    kinpira_i/kinpira_0/inst/renkon0/buf_pix/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X35Y60         FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.823     1.189    kinpira_i/kinpira_0/inst/renkon0/buf_pix/s_axi_aclk
    SLICE_X35Y60         FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[7]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X35Y60         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel1_3_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/r_weight11_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.857%)  route 0.533ns (74.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.574     0.910    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y61         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.249     1.299    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X33Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.344 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9349, routed)        0.285     1.629    kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X35Y60         FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/r_weight11_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.823     1.189    kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/s_axi_aclk
    SLICE_X35Y60         FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/r_weight11_reg[10]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X35Y60         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/r_weight11_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel0_3_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.296%)  route 0.549ns (74.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.574     0.910    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y61         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.249     1.299    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X33Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.344 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9349, routed)        0.301     1.645    kinpira_i/kinpira_0/inst/renkon0/buf_pix/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X35Y63         FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel0_3_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.820     1.186    kinpira_i/kinpira_0/inst/renkon0/buf_pix/s_axi_aclk
    SLICE_X35Y63         FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel0_3_reg[5]/C
                         clock pessimism             -0.264     0.922    
    SLICE_X35Y63         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    kinpira_i/kinpira_0/inst/renkon0/buf_pix/r_pixel0_3_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/r_weight11_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.296%)  route 0.549ns (74.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.574     0.910    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y61         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.249     1.299    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X33Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.344 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9349, routed)        0.301     1.645    kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X35Y63         FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/r_weight11_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.820     1.186    kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/s_axi_aclk
    SLICE_X35Y63         FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/r_weight11_reg[1]/C
                         clock pessimism             -0.264     0.922    
    SLICE_X35Y63         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/r_weight11_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/r_weight11_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.296%)  route 0.549ns (74.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.574     0.910    kinpira_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y61         FDRE                                         r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  kinpira_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=73, routed)          0.249     1.299    kinpira_i/kinpira_0/inst/renkon0/core7/conv/s_axi_aresetn
    SLICE_X33Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.344 f  kinpira_i/kinpira_0/inst/renkon0/core7/conv/axi_awready_i_1/O
                         net (fo=9349, routed)        0.301     1.645    kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X35Y63         FDCE                                         f  kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/r_weight11_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kinpira_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    kinpira_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  kinpira_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23639, routed)       0.820     1.186    kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/s_axi_aclk
    SLICE_X35Y63         FDCE                                         r  kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/r_weight11_reg[2]/C
                         clock pessimism             -0.264     0.922    
    SLICE_X35Y63         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    kinpira_i/kinpira_0/inst/renkon0/core2/conv/tree/r_weight11_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.815    





