   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"csp_gpio.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.global	CSP_GPIO_Init
  20              		.thumb
  21              		.thumb_func
  23              	CSP_GPIO_Init:
  24              	.LFB0:
  25              		.file 1 "Libraries/uC-CSP/LPC17xx/csp_gpio.c"
   1:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** /*
   2:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
   3:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                                              uC/CSP
   4:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                                        Chip Support Package
   5:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
   6:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                            (c) Copyright 2010; Micrium, Inc.; Weston, FL
   7:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                         (c) Copyright 2003-2010; Micrium, Inc.; Weston, FL
   8:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
   9:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *               All rights reserved. Protected by international copyright laws.
  10:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
  11:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *               uC/CSP is provided in source form to registered licensees ONLY.  It is
  12:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *               illegal to distribute this source code to any third party unless you receive
  13:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *               written permission by an authorized Micrium representative.  Knowledge of
  14:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *               the source code may NOT be used to develop a similar product.
  15:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
  16:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *               Please help us continue to provide the Embedded community with the finest
  17:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *               software available.  Your honesty is greatly appreciated.
  18:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
  19:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *               You can contact us at www.micrium.com.
  20:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
  21:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** */
  22:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
  23:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** /*
  24:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
  25:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
  26:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                                  GENERAL PURPOSE I/O CONTROLLER
  27:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                                            NXP  LPC17XX
  28:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Filename      : csp_gio.c
  29:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Version       : V1.00
  30:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Programmer(s) : FT
  31:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
  32:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Note(s)       : 
  33:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
  34:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** */
  35:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
  36:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
  37:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** /*
  38:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
  39:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                                            INCLUDE FILES
  40:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
  41:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** */
  42:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
  43:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #define    CSP_GPIO_MODULE
  44:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #include   <csp.h>
  45:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
  46:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** /*
  47:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
  48:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                                            LOCAL DEFINES
  49:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
  50:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** */
  51:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
  52:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #define  CSP_GPIO_PORT_MAX_NBR                            5u    /* LPC17xx maximum number of ports 
  53:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
  54:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                                                                 /* ------ LPC17xx GPIO REGISTER ADD
  55:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #define  CSP_GPIO_ADDR_FIO                      (CPU_ADDR  )(0x2009C000)
  56:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #define  CSP_GPIO_ADDR_PINSEL                   (CPU_ADDR  )(0x4002C000)
  57:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #define  CSP_GPIO_ADDR_PINMODE                  (CPU_ADDR  )(0x4002C040)
  58:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #define  CSP_GPIO_ADDR_INT                      (CPU_ADDR  )(0x40028080)
  59:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
  60:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #define  CSP_GPIO_REG_EXT_INT                   (*(CPU_REG32 *)(0x400FC140))
  61:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #define  CSP_GPIO_REG_EXT_MODE                  (*(CPU_REG32 *)(0x400FC148))
  62:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #define  CSP_GPIO_REG_EXT_POLAR                 (*(CPU_REG32 *)(0x400FC14C))
  63:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
  64:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #define  CSP_GPIO_REG_FIODIRx(port_nbr)         (*(CPU_REG32 *)(CSP_GPIO_ADDR_FIO     + (     (port
  65:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #define  CSP_GPIO_REG_FIOMASKx(port_nbr)        (*(CPU_REG32 *)(CSP_GPIO_ADDR_FIO     + (     (port
  66:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #define  CSP_GPIO_REG_FIOPINx(port_nbr)         (*(CPU_REG32 *)(CSP_GPIO_ADDR_FIO     + (     (port
  67:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #define  CSP_GPIO_REG_FIOSETx(port_nbr)         (*(CPU_REG32 *)(CSP_GPIO_ADDR_FIO     + (     (port
  68:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #define  CSP_GPIO_REG_FIOCLRx(port_nbr)         (*(CPU_REG32 *)(CSP_GPIO_ADDR_FIO     + (     (port
  69:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
  70:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #define  CSP_GPIO_REG_PINSELLx(port_nbr)        (*(CPU_REG32 *)(CSP_GPIO_ADDR_PINSEL  + (2u * (port
  71:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #define  CSP_GPIO_REG_PINSELHx(port_nbr)        (*(CPU_REG32 *)(CSP_GPIO_ADDR_PINSEL  + (2u * (port
  72:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
  73:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #define  CSP_GPIO_REG_PINMODELx(port_nbr)       (*(CPU_REG32 *)(CSP_GPIO_ADDR_PINMODE + (2u * (port
  74:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #define  CSP_GPIO_REG_PINMODEHx(port_nbr)       (*(CPU_REG32 *)(CSP_GPIO_ADDR_PINMODE + (2u * (port
  75:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
  76:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #define  CSP_GPIO_REG_PINMODE_ODx(port_nbr)     (*(CPU_REG32 *)(CSP_GPIO_ADDR_PINMODE + (     (port
  77:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
  78:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
  79:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #define  CSP_GPIO_REG_INT_STAT                  (*(CPU_REG32 *)(CSP_GPIO_ADDR_INT))
  80:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #define  CSP_GPIO_REG_INT_STAT_R(port_nbr)      (*(CPU_REG32 *)(CSP_GPIO_ADDR_INT     + (     (port
  81:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #define  CSP_GPIO_REG_INT_STAT_F(port_nbr)      (*(CPU_REG32 *)(CSP_GPIO_ADDR_INT     + (     (port
  82:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #define  CSP_GPIO_REG_INT_CLR(port_nbr)         (*(CPU_REG32 *)(CSP_GPIO_ADDR_INT     + (     (port
  83:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #define  CSP_GPIO_REG_INT_EN_R(port_nbr)        (*(CPU_REG32 *)(CSP_GPIO_ADDR_INT     + (     (port
  84:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #define  CSP_GPIO_REG_INT_EN_F(port_nbr)        (*(CPU_REG32 *)(CSP_GPIO_ADDR_INT     + (     (port
  85:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #define  CSP_GPIO_REG_INT_CLR(port_nbr)         (*(CPU_REG32 *)(CSP_GPIO_ADDR_INT     + (     (port
  86:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
  87:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
  88:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #define  CSP_GPIO_PORT02_INT_PINS               (DEF_BIT_10 | \
  89:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                                                  DEF_BIT_11 | \
  90:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                                                  DEF_BIT_12 | \
  91:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                                                  DEF_BIT_13)
  92:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
  93:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
  94:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** /*
  95:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
  96:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                                           LOCAL CONSTANTS
  97:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
  98:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** */
  99:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 100:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 101:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** /*
 102:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
 103:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                                          LOCAL DATA TYPES
 104:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
 105:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** */
 106:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 107:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 108:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** /*
 109:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
 110:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                                            LOCAL TABLES
 111:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
 112:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** */
 113:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 114:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 115:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** /*
 116:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
 117:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                                       LOCAL GLOBAL VARIABLES
 118:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
 119:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** */
 120:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 121:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 122:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** /*
 123:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
 124:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                                      LOCAL FUNCTION PROTOTYPES
 125:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
 126:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** */
 127:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 128:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 129:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** /*
 130:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
 131:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                                     LOCAL CONFIGURATION ERRORS
 132:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
 133:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** */
 134:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 135:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 136:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 137:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** /*
 138:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
 139:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
 140:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                                           LOCAL FUNCTIONS
 141:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
 142:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
 143:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** */
 144:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 145:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** /*
 146:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
 147:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                                          CSP_GPIO_Init()
 148:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 149:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Description : Initialize general purpose I/O module.
 150:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 151:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Argument(s) : none.
 152:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 153:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Return(s)   : None.
 154:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 155:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Caller(s)   : Application.
 156:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 157:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Note(s)     : None.
 158:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
 159:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** */
 160:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 161:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** void  CSP_GPIO_Init (void) 
 162:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** {
  26              		.loc 1 162 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 80B4     		push	{r7}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 00AF     		add	r7, sp, #0
  36              	.LCFI1:
  37              		.cfi_def_cfa_register 7
 163:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 164:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** }   
  38              		.loc 1 164 0
  39 0004 BD46     		mov	sp, r7
  40 0006 80BC     		pop	{r7}
  41 0008 7047     		bx	lr
  42              		.cfi_endproc
  43              	.LFE0:
  45 000a 00BF     		.align	2
  46              		.global	CSP_GPIO_Cfg
  47              		.thumb
  48              		.thumb_func
  50              	CSP_GPIO_Cfg:
  51              	.LFB1:
 165:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 166:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 167:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** /*
 168:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
 169:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                                          CSP_GPIO_Cfg()
 170:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 171:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Description : Configure a set of pins for a specific I/O port
 172:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 173:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Argument(s) : port_nbr    GPIO port number. (see note #1)
 174:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 175:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *               pins        Bit mask specifying which pins to configure.
 176:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 177:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *               dir         Pins direction :
 178:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                               CSP_GPIO_DIR_IN                  Pins are configured as inputs.
 179:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                               CSP_GPIO_DIR_OUT                 Pins are configured as outputs.
 180:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *    
 181:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *               drv_mode    Pins Drive mode flags:
 182:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                               CSP_GPIO_FLAG_MODE_NONE          Pins have neither pull-down nor pu
 183:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                               CSP_GPIO_FLAG_MODE_PULLUP        Pins have a pull-up   resistor ena
 184:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                               CSP_GPIO_FLAG_MODE_PULLDOWN      Pins have a pull-down resistor ena
 185:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                               CSP_GPIO_FLAG_MODE_REPEATER      Pins have repeater mode enabled.
 186:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                               CSP_GPIO_FLAG_MODE_OPEN_DRAIN    Pins have open drain mode enabled.
 187:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 188:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *               int_en      Pin Interrupt enable (not supported.)
 189:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                               DEF_YES                          Pin interrupt is enabled.
 190:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                               DEF_NO                           Pin Interrupt is disabled.
 191:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *              
 192:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *               int_pol     Pin interrupt polarity:
 193:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                               CSP_INT_POL_LEVEL_HIGH           Pin interrupt is activated on a hi
 194:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                               CSP_INT_POL_LEVEL_LOW            Pin interrupt is activated on a lo
 195:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * 
 196:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                               CSP_INT_POL_EDGE_POSITIVE        Pin interrupt is activated on the 
 197:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                               CSP_INT_POL_EDGE_NEGATIVE        Pin interrupt is activated on the 
 198:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                               CSP_INT_POL_EDGE_BOTH            Pin interrupt is activated on both
 199:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 200:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *               fnct         Pins function :
 201:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                               CSP_GPIO_FNCT_00                 Pins are controlled by the GPIO Co
 202:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                               CSP_GPIO_FNCT_01                 Pins are controlled by the Periphe
 203:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                               CSP_GPIO_FNCT_02                 Pins are controlled by the Periphe
 204:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                               CSP_GPIO_FNCT_03                 Pins are controlled by the Periphe
 205:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 206:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *               opt          Pins extra options:
 207:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                                CSP_GPIO_OPT_RD_WR_DIS          Controlled pin is not affected by 
 208:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                                CSP_GPIO_OPT_RD_WR_EN           Controlled pin is     affected by 
 209:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 210:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Return(s)   : DEF_OK    If the pins were configured successfully.
 211:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *               DEF_FAIL  If the pins could not be configured successfully.
 212:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 213:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Caller(s)   : Application.
 214:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 215:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Note(s)     : (1) The 'port_nbr' argument depends on the number of GPIO ports available for this 
 216:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                   family definition.
 217:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 218:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                   (a) Port numbers identifiers can be found in 'csp.h':
 219:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 220:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                           CSP_GPIO_PORT_NBR_00
 221:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                           CSP_GPIO_PORT_NBR_01
 222:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                           CSP_GPIO_PORT_NBR_A
 223:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                           CSP_GPIO_PORT_NBR_B
 224:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 225:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                (2) Some architectures multiplex general purpose pins with peripheral functions th
 226:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                    'fnct' parameter defines the GPIO function. 
 227:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 228:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                   (a) GPIO function identifier can be found in csp.h:
 229:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 230:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                           CSP_GPIO_FNCT_00
 231:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                           CSP_GPIO_FNCT_01
 232:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                           CSP_GPIO_FNCT_02
 233:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                           CSP_GPIO_FNCT_03
 234:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
 235:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** */
 236:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 237:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** CPU_BOOLEAN  CSP_GPIO_Cfg (CSP_DEV_NBR    port_nbr,
 238:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                            CSP_GPIO_MSK   pins,
 239:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                            CSP_OPT        dir,                                    
 240:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                            CSP_OPT_FLAGS  drv_mode,
 241:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                            CPU_BOOLEAN    int_en,
 242:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                            CSP_OPT        int_pol,
 243:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                            CSP_OPT        fnct)                           
 244:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** {   
  52              		.loc 1 244 0
  53              		.cfi_startproc
  54              		@ args = 12, pretend = 0, frame = 48
  55              		@ frame_needed = 1, uses_anonymous_args = 0
  56 000c 80B5     		push	{r7, lr}
  57              	.LCFI2:
  58              		.cfi_def_cfa_offset 8
  59              		.cfi_offset 14, -4
  60              		.cfi_offset 7, -8
  61 000e 8CB0     		sub	sp, sp, #48
  62              	.LCFI3:
  63              		.cfi_def_cfa_offset 56
  64 0010 00AF     		add	r7, sp, #0
  65              	.LCFI4:
  66              		.cfi_def_cfa_register 7
  67 0012 B960     		str	r1, [r7, #8]
  68 0014 0146     		mov	r1, r0	@ movhi
  69 0016 F981     		strh	r1, [r7, #14]	@ movhi
  70 0018 BA81     		strh	r2, [r7, #12]	@ movhi
  71 001a FB80     		strh	r3, [r7, #6]	@ movhi
 245:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CPU_INT08U  opt_pinsel;
 246:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CPU_INT08U  opt_pinmode;
 247:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CPU_INT08U  pin_nbr;
 248:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CPU_INT32U  pin_bit_pos;
 249:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CPU_INT32U  pin_mode_high;
 250:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CPU_INT32U  pin_mode_low;
 251:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CPU_INT32U  pin_sel_high;
 252:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CPU_INT32U  pin_sel_low;    
 253:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CPU_SR_ALLOC();
  72              		.loc 1 253 0
  73 001c 4FF00003 		mov	r3, #0
  74 0020 BB61     		str	r3, [r7, #24]
 254:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 255:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                                                                 /* -------------- ARGUMENTS CHECKIN
 256:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #if (CSP_CFG_ARG_CHK_EN == DEF_ENABLED)
 257:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     switch (port_nbr) {
  75              		.loc 1 257 0
  76 0022 FB89     		ldrh	r3, [r7, #14]
  77 0024 042B     		cmp	r3, #4
  78 0026 1FD8     		bhi	.L3
  79 0028 4FF0B042 		mov	r2, #1476395008
  80 002c 02FA03F2 		lsl	r2, r2, r3
  81 0030 002A     		cmp	r2, #0
  82 0032 12DB     		blt	.L5
  83 0034 4FF02042 		mov	r2, #-1610612736
  84 0038 02FA03F3 		lsl	r3, r2, r3
  85 003c 002B     		cmp	r3, #0
  86 003e 13DA     		bge	.L3
  87              	.L4:
 258:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         case CSP_GPIO_PORT_NBR_00:
 259:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         case CSP_GPIO_PORT_NBR_02:
 260:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 261:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              if ( (int_en  == DEF_ENABLED           ) &&        /* Only level sensitive interrupts 
  88              		.loc 1 261 0
  89 0040 97F83830 		ldrb	r3, [r7, #56]	@ zero_extendqisi2
  90 0044 012B     		cmp	r3, #1
  91 0046 12D1     		bne	.L45
  92              		.loc 1 261 0 is_stmt 0 discriminator 1
  93 0048 BB8F     		ldrh	r3, [r7, #60]
  94 004a 002B     		cmp	r3, #0
  95 004c 02D0     		beq	.L7
 262:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                  ((int_pol == CSP_INT_POL_LEVEL_HIGH) ||
  96              		.loc 1 262 0 is_stmt 1
  97 004e BB8F     		ldrh	r3, [r7, #60]
  98 0050 012B     		cmp	r3, #1
  99 0052 0CD1     		bne	.L45
 100              	.L7:
 263:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                   (int_pol == CSP_INT_POL_LEVEL_LOW ))) {                 
 264:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                  return (DEF_FAIL);
 101              		.loc 1 264 0
 102 0054 4FF00003 		mov	r3, #0
 103 0058 0BE3     		b	.L8
 104              	.L5:
 265:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              }
 266:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              break;
 267:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         
 268:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         case CSP_GPIO_PORT_NBR_01:                              /* Only pins of PORT 0 and PORT 2 c
 269:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         case CSP_GPIO_PORT_NBR_03:
 270:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         case CSP_GPIO_PORT_NBR_04:             
 271:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              if (int_en == DEF_ENABLED) {
 105              		.loc 1 271 0
 106 005a 97F83830 		ldrb	r3, [r7, #56]	@ zero_extendqisi2
 107 005e 012B     		cmp	r3, #1
 108 0060 07D1     		bne	.L46
 272:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                  return (DEF_FAIL);
 109              		.loc 1 272 0
 110 0062 4FF00003 		mov	r3, #0
 111 0066 04E3     		b	.L8
 112              	.L3:
 273:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              }
 274:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              break;
 275:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 276:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         default:
 277:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              return (DEF_FAIL);
 113              		.loc 1 277 0
 114 0068 4FF00003 		mov	r3, #0
 115 006c 01E3     		b	.L8
 116              	.L45:
 266:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              break;
 117              		.loc 1 266 0
 118 006e 00BF     		nop
 119 0070 00E0     		b	.L9
 120              	.L46:
 274:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              break;
 121              		.loc 1 274 0
 122 0072 00BF     		nop
 123              	.L9:
 278:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     }
 279:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #endif
 280:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 281:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                                                                 /* -------------- PIN MODE DECODIFI
 282:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                                                                 /* Px.y MODE register defines (Port
 283:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                                                                 /* ... '00b' Px.y pin has a pull-up
 284:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                                                                 /* ... '01b' Px.y pin has repeater 
 285:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                                                                 /* ... '10b' Px.y pin has neither p
 286:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                                                                 /* ... '11b' Px.y has a pull-down r
 287:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     switch (drv_mode & ~CSP_GPIO_FLAG_MODE_OPEN_DRAIN) {        
 124              		.loc 1 287 0
 125 0074 FB88     		ldrh	r3, [r7, #6]
 126 0076 23F01003 		bic	r3, r3, #16
 127 007a 03F1FF33 		add	r3, r3, #-1
 128 007e 072B     		cmp	r3, #7
 129 0080 26D8     		bhi	.L11
 130 0082 01A2     		adr	r2, .L16
 131 0084 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 132              		.align	2
 133              	.L16:
 134 0088 A9000000 		.word	.L12+1
 135 008c B3000000 		.word	.L13+1
 136 0090 D1000000 		.word	.L11+1
 137 0094 BD000000 		.word	.L14+1
 138 0098 D1000000 		.word	.L11+1
 139 009c D1000000 		.word	.L11+1
 140 00a0 D1000000 		.word	.L11+1
 141 00a4 C7000000 		.word	.L15+1
 142              	.L12:
 288:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         case CSP_GPIO_FLAG_MODE_NONE:
 289:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              opt_pinmode = 2u;                                  
 143              		.loc 1 289 0
 144 00a8 4FF00203 		mov	r3, #2
 145 00ac 87F82E30 		strb	r3, [r7, #46]
 290:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              break;
 146              		.loc 1 290 0
 147 00b0 11E0     		b	.L17
 148              	.L13:
 291:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              
 292:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         case CSP_GPIO_FLAG_MODE_PULLUP:
 293:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              opt_pinmode = 0u;
 149              		.loc 1 293 0
 150 00b2 4FF00003 		mov	r3, #0
 151 00b6 87F82E30 		strb	r3, [r7, #46]
 294:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              break;
 152              		.loc 1 294 0
 153 00ba 0CE0     		b	.L17
 154              	.L14:
 295:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              
 296:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         case CSP_GPIO_FLAG_MODE_PULLDOWN:
 297:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              opt_pinmode = 3u;
 155              		.loc 1 297 0
 156 00bc 4FF00303 		mov	r3, #3
 157 00c0 87F82E30 		strb	r3, [r7, #46]
 298:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              break;
 158              		.loc 1 298 0
 159 00c4 07E0     		b	.L17
 160              	.L15:
 299:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              
 300:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         case CSP_GPIO_FLAG_MODE_REPEATER:
 301:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              opt_pinmode = 1u;
 161              		.loc 1 301 0
 162 00c6 4FF00103 		mov	r3, #1
 163 00ca 87F82E30 		strb	r3, [r7, #46]
 302:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              break;
 164              		.loc 1 302 0
 165 00ce 02E0     		b	.L17
 166              	.L11:
 303:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 304:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         default:
 305:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              return (DEF_FAIL);
 167              		.loc 1 305 0
 168 00d0 4FF00003 		mov	r3, #0
 169 00d4 CDE2     		b	.L8
 170              	.L17:
 306:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     }
 307:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                                                                 /* ----------- PIN DIRECTION DECODI
 308:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     switch (fnct) {
 171              		.loc 1 308 0
 172 00d6 B7F84030 		ldrh	r3, [r7, #64]
 173 00da 032B     		cmp	r3, #3
 174 00dc 54D8     		bhi	.L18
 175 00de 01A2     		adr	r2, .L23
 176 00e0 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 177              		.align	2
 178              	.L23:
 179 00e4 F5000000 		.word	.L19+1
 180 00e8 6B010000 		.word	.L20+1
 181 00ec 75010000 		.word	.L21+1
 182 00f0 7F010000 		.word	.L22+1
 183              	.L19:
 309:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         case CSP_GPIO_FNCT_00:
 310:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              opt_pinsel = 0u;                                   /* '00b' GPIO Function PINSELx regi
 184              		.loc 1 310 0
 185 00f4 4FF00003 		mov	r3, #0
 186 00f8 87F82F30 		strb	r3, [r7, #47]
 311:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****          
 312:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              CPU_CRITICAL_ENTER();
 187              		.loc 1 312 0
 188 00fc FFF7FEFF 		bl	CPU_SR_Save
 189 0100 B861     		str	r0, [r7, #24]
 190 0102 FFF7FEFF 		bl	CPU_IntDisMeasStart
 313:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              if (dir == CSP_GPIO_DIR_IN) {                      /* Pin direction decodification.   
 191              		.loc 1 313 0
 192 0106 BB89     		ldrh	r3, [r7, #12]
 193 0108 002B     		cmp	r3, #0
 194 010a 15D1     		bne	.L24
 314:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                  DEF_BIT_CLR(CSP_GPIO_REG_FIODIRx(port_nbr), pins);
 195              		.loc 1 314 0
 196 010c FB89     		ldrh	r3, [r7, #14]
 197 010e 03F18073 		add	r3, r3, #16777216
 198 0112 03F59C43 		add	r3, r3, #19968
 199 0116 4FEA4313 		lsl	r3, r3, #5
 200 011a 1A46     		mov	r2, r3
 201 011c FB89     		ldrh	r3, [r7, #14]
 202 011e 03F18073 		add	r3, r3, #16777216
 203 0122 03F59C43 		add	r3, r3, #19968
 204 0126 4FEA4313 		lsl	r3, r3, #5
 205 012a 1968     		ldr	r1, [r3, #0]
 206 012c BB68     		ldr	r3, [r7, #8]
 207 012e 6FEA0303 		mvn	r3, r3
 208 0132 0B40     		ands	r3, r3, r1
 209 0134 1360     		str	r3, [r2, #0]
 210 0136 12E0     		b	.L25
 211              	.L24:
 315:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              } else {
 316:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                  DEF_BIT_SET(CSP_GPIO_REG_FIODIRx(port_nbr), pins);
 212              		.loc 1 316 0
 213 0138 FB89     		ldrh	r3, [r7, #14]
 214 013a 03F18073 		add	r3, r3, #16777216
 215 013e 03F59C43 		add	r3, r3, #19968
 216 0142 4FEA4313 		lsl	r3, r3, #5
 217 0146 1A46     		mov	r2, r3
 218 0148 FB89     		ldrh	r3, [r7, #14]
 219 014a 03F18073 		add	r3, r3, #16777216
 220 014e 03F59C43 		add	r3, r3, #19968
 221 0152 4FEA4313 		lsl	r3, r3, #5
 222 0156 1968     		ldr	r1, [r3, #0]
 223 0158 BB68     		ldr	r3, [r7, #8]
 224 015a 0B43     		orrs	r3, r3, r1
 225 015c 1360     		str	r3, [r2, #0]
 226              	.L25:
 317:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              }
 318:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 319:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              CPU_CRITICAL_EXIT();
 227              		.loc 1 319 0
 228 015e FFF7FEFF 		bl	CPU_IntDisMeasStop
 229 0162 B869     		ldr	r0, [r7, #24]
 230 0164 FFF7FEFF 		bl	CPU_SR_Restore
 320:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              break;
 231              		.loc 1 320 0
 232 0168 11E0     		b	.L26
 233              	.L20:
 321:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         
 322:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         case CSP_GPIO_FNCT_01:
 323:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              opt_pinsel = 1u;                                   /* '01b' Function 01 PINSELx regist
 234              		.loc 1 323 0
 235 016a 4FF00103 		mov	r3, #1
 236 016e 87F82F30 		strb	r3, [r7, #47]
 324:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              break;
 237              		.loc 1 324 0
 238 0172 0CE0     		b	.L26
 239              	.L21:
 325:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         
 326:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         case CSP_GPIO_FNCT_02:
 327:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              opt_pinsel = 2u;                                   /* '10b' Function 02 PINSELx regist
 240              		.loc 1 327 0
 241 0174 4FF00203 		mov	r3, #2
 242 0178 87F82F30 		strb	r3, [r7, #47]
 328:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              break;
 243              		.loc 1 328 0
 244 017c 07E0     		b	.L26
 245              	.L22:
 329:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              
 330:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         case CSP_GPIO_FNCT_03:
 331:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              opt_pinsel = 3u;                                   /* '11b' Function 03 PINSELx regist
 246              		.loc 1 331 0
 247 017e 4FF00303 		mov	r3, #3
 248 0182 87F82F30 		strb	r3, [r7, #47]
 332:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              break;
 249              		.loc 1 332 0
 250 0186 02E0     		b	.L26
 251              	.L18:
 333:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              
 334:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         default:
 335:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              return (DEF_FAIL);
 252              		.loc 1 335 0
 253 0188 4FF00003 		mov	r3, #0
 254 018c 71E2     		b	.L8
 255              	.L26:
 336:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     }
 337:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     
 338:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CPU_CRITICAL_ENTER();
 256              		.loc 1 338 0
 257 018e FFF7FEFF 		bl	CPU_SR_Save
 258 0192 B861     		str	r0, [r7, #24]
 259 0194 FFF7FEFF 		bl	CPU_IntDisMeasStart
 339:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     if (DEF_BIT_IS_SET(drv_mode, CSP_GPIO_FLAG_MODE_OPEN_DRAIN)) {
 260              		.loc 1 339 0
 261 0198 FB88     		ldrh	r3, [r7, #6]
 262 019a 03F01003 		and	r3, r3, #16
 263 019e 002B     		cmp	r3, #0
 264 01a0 15D0     		beq	.L27
 340:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         DEF_BIT_SET(CSP_GPIO_REG_PINMODE_ODx(port_nbr), pins);
 265              		.loc 1 340 0
 266 01a2 FA89     		ldrh	r2, [r7, #14]
 267 01a4 4BF21503 		movw	r3, #45077
 268 01a8 C1F20003 		movt	r3, 4096
 269 01ac D318     		adds	r3, r2, r3
 270 01ae 4FEA8303 		lsl	r3, r3, #2
 271 01b2 1A46     		mov	r2, r3
 272 01b4 F989     		ldrh	r1, [r7, #14]
 273 01b6 4BF21503 		movw	r3, #45077
 274 01ba C1F20003 		movt	r3, 4096
 275 01be CB18     		adds	r3, r1, r3
 276 01c0 4FEA8303 		lsl	r3, r3, #2
 277 01c4 1968     		ldr	r1, [r3, #0]
 278 01c6 BB68     		ldr	r3, [r7, #8]
 279 01c8 0B43     		orrs	r3, r3, r1
 280 01ca 1360     		str	r3, [r2, #0]
 281 01cc 16E0     		b	.L28
 282              	.L27:
 341:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     } else {
 342:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         DEF_BIT_CLR(CSP_GPIO_REG_PINMODE_ODx(port_nbr), pins);
 283              		.loc 1 342 0
 284 01ce FA89     		ldrh	r2, [r7, #14]
 285 01d0 4BF21503 		movw	r3, #45077
 286 01d4 C1F20003 		movt	r3, 4096
 287 01d8 D318     		adds	r3, r2, r3
 288 01da 4FEA8303 		lsl	r3, r3, #2
 289 01de 1A46     		mov	r2, r3
 290 01e0 F989     		ldrh	r1, [r7, #14]
 291 01e2 4BF21503 		movw	r3, #45077
 292 01e6 C1F20003 		movt	r3, 4096
 293 01ea CB18     		adds	r3, r1, r3
 294 01ec 4FEA8303 		lsl	r3, r3, #2
 295 01f0 1968     		ldr	r1, [r3, #0]
 296 01f2 BB68     		ldr	r3, [r7, #8]
 297 01f4 6FEA0303 		mvn	r3, r3
 298 01f8 0B40     		ands	r3, r3, r1
 299 01fa 1360     		str	r3, [r2, #0]
 300              	.L28:
 343:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     }
 344:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CPU_CRITICAL_EXIT();
 301              		.loc 1 344 0
 302 01fc FFF7FEFF 		bl	CPU_IntDisMeasStop
 303 0200 B869     		ldr	r0, [r7, #24]
 304 0202 FFF7FEFF 		bl	CPU_SR_Restore
 345:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****      
 346:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     pin_mode_low  = CSP_GPIO_REG_PINMODELx(port_nbr);
 305              		.loc 1 346 0
 306 0206 FA89     		ldrh	r2, [r7, #14]
 307 0208 45F60803 		movw	r3, #22536
 308 020c C0F60003 		movt	r3, 2048
 309 0210 D318     		adds	r3, r2, r3
 310 0212 4FEAC303 		lsl	r3, r3, #3
 311 0216 1B68     		ldr	r3, [r3, #0]
 312 0218 7B62     		str	r3, [r7, #36]
 347:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     pin_mode_high = CSP_GPIO_REG_PINMODEHx(port_nbr);
 313              		.loc 1 347 0
 314 021a FA89     		ldrh	r2, [r7, #14]
 315 021c 45F60803 		movw	r3, #22536
 316 0220 C0F60003 		movt	r3, 2048
 317 0224 D318     		adds	r3, r2, r3
 318 0226 4FEAC303 		lsl	r3, r3, #3
 319 022a 03F10403 		add	r3, r3, #4
 320 022e 1B68     		ldr	r3, [r3, #0]
 321 0230 BB62     		str	r3, [r7, #40]
 348:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     pin_sel_low   = CSP_GPIO_REG_PINSELLx(port_nbr);    
 322              		.loc 1 348 0
 323 0232 FB89     		ldrh	r3, [r7, #14]
 324 0234 03F10063 		add	r3, r3, #134217728
 325 0238 03F5B043 		add	r3, r3, #22528
 326 023c 4FEAC303 		lsl	r3, r3, #3
 327 0240 1B68     		ldr	r3, [r3, #0]
 328 0242 FB61     		str	r3, [r7, #28]
 349:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     pin_sel_high  = CSP_GPIO_REG_PINSELHx(port_nbr);
 329              		.loc 1 349 0
 330 0244 FB89     		ldrh	r3, [r7, #14]
 331 0246 03F10063 		add	r3, r3, #134217728
 332 024a 03F5B043 		add	r3, r3, #22528
 333 024e 4FEAC303 		lsl	r3, r3, #3
 334 0252 03F10403 		add	r3, r3, #4
 335 0256 1B68     		ldr	r3, [r3, #0]
 336 0258 3B62     		str	r3, [r7, #32]
 350:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         
 351:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     for (pin_nbr = 0u; pin_nbr < 16u; pin_nbr++) {
 337              		.loc 1 351 0
 338 025a 4FF00003 		mov	r3, #0
 339 025e 87F82D30 		strb	r3, [r7, #45]
 340 0262 76E0     		b	.L29
 341              	.L32:
 352:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         pin_bit_pos = pin_nbr * 2u;
 342              		.loc 1 352 0
 343 0264 97F82D30 		ldrb	r3, [r7, #45]	@ zero_extendqisi2
 344 0268 4FEA4303 		lsl	r3, r3, #1
 345 026c 7B61     		str	r3, [r7, #20]
 353:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         if (DEF_BIT_IS_SET(pins, DEF_BIT(pin_nbr))) {           /* Configure the pins 0 .. 15      
 346              		.loc 1 353 0
 347 026e 97F82D30 		ldrb	r3, [r7, #45]	@ zero_extendqisi2
 348 0272 4FF00102 		mov	r2, #1
 349 0276 02FA03F2 		lsl	r2, r2, r3
 350 027a BB68     		ldr	r3, [r7, #8]
 351 027c 1A40     		ands	r2, r2, r3
 352 027e 97F82D30 		ldrb	r3, [r7, #45]	@ zero_extendqisi2
 353 0282 4FF00101 		mov	r1, #1
 354 0286 01FA03F3 		lsl	r3, r1, r3
 355 028a 9A42     		cmp	r2, r3
 356 028c 23D1     		bne	.L30
 354:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****             DEF_BIT_CLR(pin_mode_low, DEF_BIT_FIELD(2u, pin_bit_pos));
 357              		.loc 1 354 0
 358 028e 7B69     		ldr	r3, [r7, #20]
 359 0290 4FF00302 		mov	r2, #3
 360 0294 02FA03F3 		lsl	r3, r2, r3
 361 0298 6FEA0303 		mvn	r3, r3
 362 029c 7A6A     		ldr	r2, [r7, #36]
 363 029e 1340     		ands	r3, r3, r2
 364 02a0 7B62     		str	r3, [r7, #36]
 355:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****             DEF_BIT_CLR(pin_sel_low,  DEF_BIT_FIELD(2u, pin_bit_pos));
 365              		.loc 1 355 0
 366 02a2 7B69     		ldr	r3, [r7, #20]
 367 02a4 4FF00302 		mov	r2, #3
 368 02a8 02FA03F3 		lsl	r3, r2, r3
 369 02ac 6FEA0303 		mvn	r3, r3
 370 02b0 FA69     		ldr	r2, [r7, #28]
 371 02b2 1340     		ands	r3, r3, r2
 372 02b4 FB61     		str	r3, [r7, #28]
 356:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 357:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****             DEF_BIT_SET(pin_mode_low, DEF_BIT_MASK(opt_pinmode, pin_bit_pos));
 373              		.loc 1 357 0
 374 02b6 97F82E20 		ldrb	r2, [r7, #46]	@ zero_extendqisi2
 375 02ba 7B69     		ldr	r3, [r7, #20]
 376 02bc 02FA03F3 		lsl	r3, r2, r3
 377 02c0 7A6A     		ldr	r2, [r7, #36]
 378 02c2 1343     		orrs	r3, r3, r2
 379 02c4 7B62     		str	r3, [r7, #36]
 358:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****             DEF_BIT_SET(pin_sel_low,  DEF_BIT_MASK(opt_pinsel,  pin_bit_pos));
 380              		.loc 1 358 0
 381 02c6 97F82F20 		ldrb	r2, [r7, #47]	@ zero_extendqisi2
 382 02ca 7B69     		ldr	r3, [r7, #20]
 383 02cc 02FA03F3 		lsl	r3, r2, r3
 384 02d0 FA69     		ldr	r2, [r7, #28]
 385 02d2 1343     		orrs	r3, r3, r2
 386 02d4 FB61     		str	r3, [r7, #28]
 387              	.L30:
 359:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         }
 360:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                                                              
 361:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         if (DEF_BIT_IS_SET(pins, DEF_BIT(pin_nbr + 16u))) {     /* Configure the pins 16 .. 32     
 388              		.loc 1 361 0
 389 02d6 97F82D30 		ldrb	r3, [r7, #45]	@ zero_extendqisi2
 390 02da 03F11003 		add	r3, r3, #16
 391 02de 4FF00102 		mov	r2, #1
 392 02e2 02FA03F2 		lsl	r2, r2, r3
 393 02e6 BB68     		ldr	r3, [r7, #8]
 394 02e8 1A40     		ands	r2, r2, r3
 395 02ea 97F82D30 		ldrb	r3, [r7, #45]	@ zero_extendqisi2
 396 02ee 03F11003 		add	r3, r3, #16
 397 02f2 4FF00101 		mov	r1, #1
 398 02f6 01FA03F3 		lsl	r3, r1, r3
 399 02fa 9A42     		cmp	r2, r3
 400 02fc 23D1     		bne	.L31
 362:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****             DEF_BIT_CLR(pin_mode_high, DEF_BIT_FIELD(2u, pin_bit_pos));
 401              		.loc 1 362 0
 402 02fe 7B69     		ldr	r3, [r7, #20]
 403 0300 4FF00302 		mov	r2, #3
 404 0304 02FA03F3 		lsl	r3, r2, r3
 405 0308 6FEA0303 		mvn	r3, r3
 406 030c BA6A     		ldr	r2, [r7, #40]
 407 030e 1340     		ands	r3, r3, r2
 408 0310 BB62     		str	r3, [r7, #40]
 363:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****             DEF_BIT_CLR(pin_sel_high,  DEF_BIT_FIELD(2u, pin_bit_pos));
 409              		.loc 1 363 0
 410 0312 7B69     		ldr	r3, [r7, #20]
 411 0314 4FF00302 		mov	r2, #3
 412 0318 02FA03F3 		lsl	r3, r2, r3
 413 031c 6FEA0303 		mvn	r3, r3
 414 0320 3A6A     		ldr	r2, [r7, #32]
 415 0322 1340     		ands	r3, r3, r2
 416 0324 3B62     		str	r3, [r7, #32]
 364:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 365:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****             DEF_BIT_SET(pin_mode_high, DEF_BIT_MASK(opt_pinmode, pin_bit_pos));        
 417              		.loc 1 365 0
 418 0326 97F82E20 		ldrb	r2, [r7, #46]	@ zero_extendqisi2
 419 032a 7B69     		ldr	r3, [r7, #20]
 420 032c 02FA03F3 		lsl	r3, r2, r3
 421 0330 BA6A     		ldr	r2, [r7, #40]
 422 0332 1343     		orrs	r3, r3, r2
 423 0334 BB62     		str	r3, [r7, #40]
 366:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****             DEF_BIT_SET(pin_sel_high,  DEF_BIT_MASK(opt_pinsel,  pin_bit_pos));                    
 424              		.loc 1 366 0
 425 0336 97F82F20 		ldrb	r2, [r7, #47]	@ zero_extendqisi2
 426 033a 7B69     		ldr	r3, [r7, #20]
 427 033c 02FA03F3 		lsl	r3, r2, r3
 428 0340 3A6A     		ldr	r2, [r7, #32]
 429 0342 1343     		orrs	r3, r3, r2
 430 0344 3B62     		str	r3, [r7, #32]
 431              	.L31:
 351:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     for (pin_nbr = 0u; pin_nbr < 16u; pin_nbr++) {
 432              		.loc 1 351 0
 433 0346 97F82D30 		ldrb	r3, [r7, #45]
 434 034a 03F10103 		add	r3, r3, #1
 435 034e 87F82D30 		strb	r3, [r7, #45]
 436              	.L29:
 351:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     for (pin_nbr = 0u; pin_nbr < 16u; pin_nbr++) {
 437              		.loc 1 351 0 is_stmt 0 discriminator 1
 438 0352 97F82D30 		ldrb	r3, [r7, #45]	@ zero_extendqisi2
 439 0356 0F2B     		cmp	r3, #15
 440 0358 84D9     		bls	.L32
 367:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         }    
 368:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     }
 369:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     
 370:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CPU_CRITICAL_ENTER();
 441              		.loc 1 370 0 is_stmt 1
 442 035a FFF7FEFF 		bl	CPU_SR_Save
 443 035e B861     		str	r0, [r7, #24]
 444 0360 FFF7FEFF 		bl	CPU_IntDisMeasStart
 371:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 372:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CSP_GPIO_REG_PINMODELx(port_nbr) = pin_mode_low;
 445              		.loc 1 372 0
 446 0364 FA89     		ldrh	r2, [r7, #14]
 447 0366 45F60803 		movw	r3, #22536
 448 036a C0F60003 		movt	r3, 2048
 449 036e D318     		adds	r3, r2, r3
 450 0370 4FEAC303 		lsl	r3, r3, #3
 451 0374 7A6A     		ldr	r2, [r7, #36]
 452 0376 1A60     		str	r2, [r3, #0]
 373:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CSP_GPIO_REG_PINMODEHx(port_nbr) = pin_mode_high;
 453              		.loc 1 373 0
 454 0378 FA89     		ldrh	r2, [r7, #14]
 455 037a 45F60803 		movw	r3, #22536
 456 037e C0F60003 		movt	r3, 2048
 457 0382 D318     		adds	r3, r2, r3
 458 0384 4FEAC303 		lsl	r3, r3, #3
 459 0388 03F10403 		add	r3, r3, #4
 460 038c BA6A     		ldr	r2, [r7, #40]
 461 038e 1A60     		str	r2, [r3, #0]
 374:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CSP_GPIO_REG_PINSELLx(port_nbr)  = pin_sel_low;
 462              		.loc 1 374 0
 463 0390 FB89     		ldrh	r3, [r7, #14]
 464 0392 03F10063 		add	r3, r3, #134217728
 465 0396 03F5B043 		add	r3, r3, #22528
 466 039a 4FEAC303 		lsl	r3, r3, #3
 467 039e FA69     		ldr	r2, [r7, #28]
 468 03a0 1A60     		str	r2, [r3, #0]
 375:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CSP_GPIO_REG_PINSELHx(port_nbr)  = pin_sel_high;
 469              		.loc 1 375 0
 470 03a2 FB89     		ldrh	r3, [r7, #14]
 471 03a4 03F10063 		add	r3, r3, #134217728
 472 03a8 03F5B043 		add	r3, r3, #22528
 473 03ac 4FEAC303 		lsl	r3, r3, #3
 474 03b0 03F10403 		add	r3, r3, #4
 475 03b4 3A6A     		ldr	r2, [r7, #32]
 476 03b6 1A60     		str	r2, [r3, #0]
 376:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 377:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CPU_CRITICAL_EXIT();
 477              		.loc 1 377 0
 478 03b8 FFF7FEFF 		bl	CPU_IntDisMeasStop
 479 03bc B869     		ldr	r0, [r7, #24]
 480 03be FFF7FEFF 		bl	CPU_SR_Restore
 378:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 379:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     if ((port_nbr == CSP_GPIO_PORT_NBR_00) ||
 481              		.loc 1 379 0
 482 03c2 FB89     		ldrh	r3, [r7, #14]
 483 03c4 002B     		cmp	r3, #0
 484 03c6 03D0     		beq	.L33
 485              		.loc 1 379 0 is_stmt 0 discriminator 1
 486 03c8 FB89     		ldrh	r3, [r7, #14]
 487 03ca 022B     		cmp	r3, #2
 488 03cc 40F04F81 		bne	.L34
 489              	.L33:
 380:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         (port_nbr == CSP_GPIO_PORT_NBR_02)) {
 381:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         
 382:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         CPU_CRITICAL_ENTER();
 490              		.loc 1 382 0 is_stmt 1
 491 03d0 FFF7FEFF 		bl	CPU_SR_Save
 492 03d4 B861     		str	r0, [r7, #24]
 493 03d6 FFF7FEFF 		bl	CPU_IntDisMeasStart
 383:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         
 384:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         if (int_en == DEF_YES) {
 494              		.loc 1 384 0
 495 03da 97F83830 		ldrb	r3, [r7, #56]	@ zero_extendqisi2
 496 03de 012B     		cmp	r3, #1
 497 03e0 40F00C81 		bne	.L35
 385:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****             switch (int_pol) {
 498              		.loc 1 385 0
 499 03e4 BB8F     		ldrh	r3, [r7, #60]
 500 03e6 042B     		cmp	r3, #4
 501 03e8 00F23B81 		bhi	.L47
 502 03ec 01A2     		adr	r2, .L42
 503 03ee 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 504 03f2 00BF     		.align	2
 505              	.L42:
 506 03f4 09040000 		.word	.L37+1
 507 03f8 4F040000 		.word	.L38+1
 508 03fc 99040000 		.word	.L39+1
 509 0400 05050000 		.word	.L40+1
 510 0404 7D050000 		.word	.L41+1
 511              	.L37:
 386:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                 case CSP_INT_POL_LEVEL_HIGH:
 387:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                      DEF_BIT_CLR(CSP_GPIO_REG_EXT_MODE, (pins >> 10u) & DEF_BIT_FIELD(4u, 0u));
 512              		.loc 1 387 0
 513 0408 4CF24813 		movw	r3, #49480
 514 040c C4F20F03 		movt	r3, 16399
 515 0410 4CF24812 		movw	r2, #49480
 516 0414 C4F20F02 		movt	r2, 16399
 517 0418 1168     		ldr	r1, [r2, #0]
 518 041a BA68     		ldr	r2, [r7, #8]
 519 041c 4FEA9222 		lsr	r2, r2, #10
 520 0420 02F00F02 		and	r2, r2, #15
 521 0424 6FEA0202 		mvn	r2, r2
 522 0428 0A40     		ands	r2, r2, r1
 523 042a 1A60     		str	r2, [r3, #0]
 388:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                      DEF_BIT_SET(CSP_GPIO_REG_EXT_POLAR, (pins >> 10u) & DEF_BIT_FIELD(4u, 0u)); 
 524              		.loc 1 388 0
 525 042c 4CF24C13 		movw	r3, #49484
 526 0430 C4F20F03 		movt	r3, 16399
 527 0434 4CF24C12 		movw	r2, #49484
 528 0438 C4F20F02 		movt	r2, 16399
 529 043c 1168     		ldr	r1, [r2, #0]
 530 043e BA68     		ldr	r2, [r7, #8]
 531 0440 4FEA9222 		lsr	r2, r2, #10
 532 0444 02F00F02 		and	r2, r2, #15
 533 0448 0A43     		orrs	r2, r2, r1
 534 044a 1A60     		str	r2, [r3, #0]
 389:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                      break;
 535              		.loc 1 389 0
 536 044c 0AE1     		b	.L44
 537              	.L38:
 390:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 391:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                 case CSP_INT_POL_LEVEL_LOW:
 392:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                      DEF_BIT_CLR(CSP_GPIO_REG_EXT_MODE, (pins >> 10u) & DEF_BIT_FIELD(4u, 0u));
 538              		.loc 1 392 0
 539 044e 4CF24813 		movw	r3, #49480
 540 0452 C4F20F03 		movt	r3, 16399
 541 0456 4CF24812 		movw	r2, #49480
 542 045a C4F20F02 		movt	r2, 16399
 543 045e 1168     		ldr	r1, [r2, #0]
 544 0460 BA68     		ldr	r2, [r7, #8]
 545 0462 4FEA9222 		lsr	r2, r2, #10
 546 0466 02F00F02 		and	r2, r2, #15
 547 046a 6FEA0202 		mvn	r2, r2
 548 046e 0A40     		ands	r2, r2, r1
 549 0470 1A60     		str	r2, [r3, #0]
 393:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                      DEF_BIT_CLR(CSP_GPIO_REG_EXT_POLAR, (pins >> 10u) & DEF_BIT_FIELD(4u, 0u));
 550              		.loc 1 393 0
 551 0472 4CF24C13 		movw	r3, #49484
 552 0476 C4F20F03 		movt	r3, 16399
 553 047a 4CF24C12 		movw	r2, #49484
 554 047e C4F20F02 		movt	r2, 16399
 555 0482 1168     		ldr	r1, [r2, #0]
 556 0484 BA68     		ldr	r2, [r7, #8]
 557 0486 4FEA9222 		lsr	r2, r2, #10
 558 048a 02F00F02 		and	r2, r2, #15
 559 048e 6FEA0202 		mvn	r2, r2
 560 0492 0A40     		ands	r2, r2, r1
 561 0494 1A60     		str	r2, [r3, #0]
 394:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                      break;
 562              		.loc 1 394 0
 563 0496 E5E0     		b	.L44
 564              	.L39:
 395:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                 
 396:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                 case CSP_INT_POL_EDGE_POSITIVE:
 397:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                      DEF_BIT_SET(CSP_GPIO_REG_INT_EN_R(port_nbr), pins);
 565              		.loc 1 397 0
 566 0498 FA89     		ldrh	r2, [r7, #14]
 567 049a 42F60903 		movw	r3, #10249
 568 049e C0F20043 		movt	r3, 1024
 569 04a2 D318     		adds	r3, r2, r3
 570 04a4 4FEA0313 		lsl	r3, r3, #4
 571 04a8 1A46     		mov	r2, r3
 572 04aa F989     		ldrh	r1, [r7, #14]
 573 04ac 42F60903 		movw	r3, #10249
 574 04b0 C0F20043 		movt	r3, 1024
 575 04b4 CB18     		adds	r3, r1, r3
 576 04b6 4FEA0313 		lsl	r3, r3, #4
 577 04ba 1968     		ldr	r1, [r3, #0]
 578 04bc BB68     		ldr	r3, [r7, #8]
 579 04be 0B43     		orrs	r3, r3, r1
 580 04c0 1360     		str	r3, [r2, #0]
 398:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                      DEF_BIT_SET(CSP_GPIO_REG_EXT_MODE, (pins >> 10u) & DEF_BIT_FIELD(4u, 0u));
 581              		.loc 1 398 0
 582 04c2 4CF24813 		movw	r3, #49480
 583 04c6 C4F20F03 		movt	r3, 16399
 584 04ca 4CF24812 		movw	r2, #49480
 585 04ce C4F20F02 		movt	r2, 16399
 586 04d2 1168     		ldr	r1, [r2, #0]
 587 04d4 BA68     		ldr	r2, [r7, #8]
 588 04d6 4FEA9222 		lsr	r2, r2, #10
 589 04da 02F00F02 		and	r2, r2, #15
 590 04de 0A43     		orrs	r2, r2, r1
 591 04e0 1A60     		str	r2, [r3, #0]
 399:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                      DEF_BIT_SET(CSP_GPIO_REG_EXT_POLAR, (pins >> 10u) & DEF_BIT_FIELD(4u, 0u)); 
 592              		.loc 1 399 0
 593 04e2 4CF24C13 		movw	r3, #49484
 594 04e6 C4F20F03 		movt	r3, 16399
 595 04ea 4CF24C12 		movw	r2, #49484
 596 04ee C4F20F02 		movt	r2, 16399
 597 04f2 1168     		ldr	r1, [r2, #0]
 598 04f4 BA68     		ldr	r2, [r7, #8]
 599 04f6 4FEA9222 		lsr	r2, r2, #10
 600 04fa 02F00F02 		and	r2, r2, #15
 601 04fe 0A43     		orrs	r2, r2, r1
 602 0500 1A60     		str	r2, [r3, #0]
 400:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                      break;
 603              		.loc 1 400 0
 604 0502 AFE0     		b	.L44
 605              	.L40:
 401:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 402:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                 case CSP_INT_POL_EDGE_NEGATIVE:
 403:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                      DEF_BIT_SET(CSP_GPIO_REG_INT_EN_F(port_nbr), pins);
 606              		.loc 1 403 0
 607 0504 FA89     		ldrh	r2, [r7, #14]
 608 0506 42F60803 		movw	r3, #10248
 609 050a C0F20043 		movt	r3, 1024
 610 050e D318     		adds	r3, r2, r3
 611 0510 4FEA0313 		lsl	r3, r3, #4
 612 0514 03F11403 		add	r3, r3, #20
 613 0518 1A46     		mov	r2, r3
 614 051a F989     		ldrh	r1, [r7, #14]
 615 051c 42F60803 		movw	r3, #10248
 616 0520 C0F20043 		movt	r3, 1024
 617 0524 CB18     		adds	r3, r1, r3
 618 0526 4FEA0313 		lsl	r3, r3, #4
 619 052a 03F11403 		add	r3, r3, #20
 620 052e 1968     		ldr	r1, [r3, #0]
 621 0530 BB68     		ldr	r3, [r7, #8]
 622 0532 0B43     		orrs	r3, r3, r1
 623 0534 1360     		str	r3, [r2, #0]
 404:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                      DEF_BIT_SET(CSP_GPIO_REG_EXT_MODE, (pins >> 10u) & DEF_BIT_FIELD(4u, 0u));
 624              		.loc 1 404 0
 625 0536 4CF24813 		movw	r3, #49480
 626 053a C4F20F03 		movt	r3, 16399
 627 053e 4CF24812 		movw	r2, #49480
 628 0542 C4F20F02 		movt	r2, 16399
 629 0546 1168     		ldr	r1, [r2, #0]
 630 0548 BA68     		ldr	r2, [r7, #8]
 631 054a 4FEA9222 		lsr	r2, r2, #10
 632 054e 02F00F02 		and	r2, r2, #15
 633 0552 0A43     		orrs	r2, r2, r1
 634 0554 1A60     		str	r2, [r3, #0]
 405:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                      DEF_BIT_CLR(CSP_GPIO_REG_EXT_POLAR, (pins >> 10u) & DEF_BIT_FIELD(4u, 0u));
 635              		.loc 1 405 0
 636 0556 4CF24C13 		movw	r3, #49484
 637 055a C4F20F03 		movt	r3, 16399
 638 055e 4CF24C12 		movw	r2, #49484
 639 0562 C4F20F02 		movt	r2, 16399
 640 0566 1168     		ldr	r1, [r2, #0]
 641 0568 BA68     		ldr	r2, [r7, #8]
 642 056a 4FEA9222 		lsr	r2, r2, #10
 643 056e 02F00F02 		and	r2, r2, #15
 644 0572 6FEA0202 		mvn	r2, r2
 645 0576 0A40     		ands	r2, r2, r1
 646 0578 1A60     		str	r2, [r3, #0]
 406:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                      break;
 647              		.loc 1 406 0
 648 057a 73E0     		b	.L44
 649              	.L41:
 407:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 408:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                 case CSP_INT_POL_EDGE_BOTH:
 409:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                      DEF_BIT_SET(CSP_GPIO_REG_INT_EN_R(port_nbr), pins);
 650              		.loc 1 409 0
 651 057c FA89     		ldrh	r2, [r7, #14]
 652 057e 42F60903 		movw	r3, #10249
 653 0582 C0F20043 		movt	r3, 1024
 654 0586 D318     		adds	r3, r2, r3
 655 0588 4FEA0313 		lsl	r3, r3, #4
 656 058c 1A46     		mov	r2, r3
 657 058e F989     		ldrh	r1, [r7, #14]
 658 0590 42F60903 		movw	r3, #10249
 659 0594 C0F20043 		movt	r3, 1024
 660 0598 CB18     		adds	r3, r1, r3
 661 059a 4FEA0313 		lsl	r3, r3, #4
 662 059e 1968     		ldr	r1, [r3, #0]
 663 05a0 BB68     		ldr	r3, [r7, #8]
 664 05a2 0B43     		orrs	r3, r3, r1
 665 05a4 1360     		str	r3, [r2, #0]
 410:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                      DEF_BIT_SET(CSP_GPIO_REG_INT_EN_F(port_nbr), pins);
 666              		.loc 1 410 0
 667 05a6 FA89     		ldrh	r2, [r7, #14]
 668 05a8 42F60803 		movw	r3, #10248
 669 05ac C0F20043 		movt	r3, 1024
 670 05b0 D318     		adds	r3, r2, r3
 671 05b2 4FEA0313 		lsl	r3, r3, #4
 672 05b6 03F11403 		add	r3, r3, #20
 673 05ba 1A46     		mov	r2, r3
 674 05bc F989     		ldrh	r1, [r7, #14]
 675 05be 42F60803 		movw	r3, #10248
 676 05c2 C0F20043 		movt	r3, 1024
 677 05c6 CB18     		adds	r3, r1, r3
 678 05c8 4FEA0313 		lsl	r3, r3, #4
 679 05cc 03F11403 		add	r3, r3, #20
 680 05d0 1968     		ldr	r1, [r3, #0]
 681 05d2 BB68     		ldr	r3, [r7, #8]
 682 05d4 0B43     		orrs	r3, r3, r1
 683 05d6 1360     		str	r3, [r2, #0]
 411:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                      DEF_BIT_SET(CSP_GPIO_REG_EXT_MODE, (pins >> 10u) & DEF_BIT_FIELD(4u, 0u));
 684              		.loc 1 411 0
 685 05d8 4CF24813 		movw	r3, #49480
 686 05dc C4F20F03 		movt	r3, 16399
 687 05e0 4CF24812 		movw	r2, #49480
 688 05e4 C4F20F02 		movt	r2, 16399
 689 05e8 1168     		ldr	r1, [r2, #0]
 690 05ea BA68     		ldr	r2, [r7, #8]
 691 05ec 4FEA9222 		lsr	r2, r2, #10
 692 05f0 02F00F02 		and	r2, r2, #15
 693 05f4 0A43     		orrs	r2, r2, r1
 694 05f6 1A60     		str	r2, [r3, #0]
 412:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                      break;
 695              		.loc 1 412 0
 696 05f8 00BF     		nop
 697 05fa 33E0     		b	.L44
 698              	.L35:
 413:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 414:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                 default:
 415:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                      break;
 416:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****             }
 417:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         } else {
 418:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****             DEF_BIT_CLR(CSP_GPIO_REG_INT_EN_R(port_nbr), pins);
 699              		.loc 1 418 0
 700 05fc FA89     		ldrh	r2, [r7, #14]
 701 05fe 42F60903 		movw	r3, #10249
 702 0602 C0F20043 		movt	r3, 1024
 703 0606 D318     		adds	r3, r2, r3
 704 0608 4FEA0313 		lsl	r3, r3, #4
 705 060c 1A46     		mov	r2, r3
 706 060e F989     		ldrh	r1, [r7, #14]
 707 0610 42F60903 		movw	r3, #10249
 708 0614 C0F20043 		movt	r3, 1024
 709 0618 CB18     		adds	r3, r1, r3
 710 061a 4FEA0313 		lsl	r3, r3, #4
 711 061e 1968     		ldr	r1, [r3, #0]
 712 0620 BB68     		ldr	r3, [r7, #8]
 713 0622 6FEA0303 		mvn	r3, r3
 714 0626 0B40     		ands	r3, r3, r1
 715 0628 1360     		str	r3, [r2, #0]
 419:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****             DEF_BIT_CLR(CSP_GPIO_REG_INT_EN_F(port_nbr), pins);
 716              		.loc 1 419 0
 717 062a FA89     		ldrh	r2, [r7, #14]
 718 062c 42F60803 		movw	r3, #10248
 719 0630 C0F20043 		movt	r3, 1024
 720 0634 D318     		adds	r3, r2, r3
 721 0636 4FEA0313 		lsl	r3, r3, #4
 722 063a 03F11403 		add	r3, r3, #20
 723 063e 1A46     		mov	r2, r3
 724 0640 F989     		ldrh	r1, [r7, #14]
 725 0642 42F60803 		movw	r3, #10248
 726 0646 C0F20043 		movt	r3, 1024
 727 064a CB18     		adds	r3, r1, r3
 728 064c 4FEA0313 		lsl	r3, r3, #4
 729 0650 03F11403 		add	r3, r3, #20
 730 0654 1968     		ldr	r1, [r3, #0]
 731 0656 BB68     		ldr	r3, [r7, #8]
 732 0658 6FEA0303 		mvn	r3, r3
 733 065c 0B40     		ands	r3, r3, r1
 734 065e 1360     		str	r3, [r2, #0]
 735 0660 00E0     		b	.L44
 736              	.L47:
 415:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                      break;
 737              		.loc 1 415 0
 738 0662 00BF     		nop
 739              	.L44:
 420:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         }
 421:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 422:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         CPU_CRITICAL_EXIT();
 740              		.loc 1 422 0
 741 0664 FFF7FEFF 		bl	CPU_IntDisMeasStop
 742 0668 B869     		ldr	r0, [r7, #24]
 743 066a FFF7FEFF 		bl	CPU_SR_Restore
 744              	.L34:
 423:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     }
 424:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 425:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     return (DEF_OK);
 745              		.loc 1 425 0
 746 066e 4FF00103 		mov	r3, #1
 747              	.L8:
 426:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** }
 748              		.loc 1 426 0
 749 0672 1846     		mov	r0, r3
 750 0674 07F13007 		add	r7, r7, #48
 751 0678 BD46     		mov	sp, r7
 752 067a 80BD     		pop	{r7, pc}
 753              		.cfi_endproc
 754              	.LFE1:
 756              		.align	2
 757              		.global	CSP_GPIO_BitClr
 758              		.thumb
 759              		.thumb_func
 761              	CSP_GPIO_BitClr:
 762              	.LFB2:
 427:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 428:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 429:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** /*
 430:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
 431:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                                         CSP_GPIO_BitClr()
 432:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 433:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Description : Clear a group of pins for a specific I/O port.
 434:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 435:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Argument(s) : port_nbr    GPIO port number. (See 'CSP_GPIO_Cfg()' note #1).
 436:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 437:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *               pins        Bit mask specifying which pins to clear.
 438:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 439:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Return(s)   : none
 440:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 441:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Caller(s)   : Application.
 442:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 443:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Note(s)     : none.                   
 444:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
 445:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** */
 446:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 447:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** void  CSP_GPIO_BitClr (CSP_DEV_NBR   port_nbr,
 448:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                        CSP_GPIO_MSK  pins)
 449:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** {
 763              		.loc 1 449 0
 764              		.cfi_startproc
 765              		@ args = 0, pretend = 0, frame = 16
 766              		@ frame_needed = 1, uses_anonymous_args = 0
 767 067c 80B5     		push	{r7, lr}
 768              	.LCFI5:
 769              		.cfi_def_cfa_offset 8
 770              		.cfi_offset 14, -4
 771              		.cfi_offset 7, -8
 772 067e 84B0     		sub	sp, sp, #16
 773              	.LCFI6:
 774              		.cfi_def_cfa_offset 24
 775 0680 00AF     		add	r7, sp, #0
 776              	.LCFI7:
 777              		.cfi_def_cfa_register 7
 778 0682 0346     		mov	r3, r0
 779 0684 3960     		str	r1, [r7, #0]
 780 0686 FB80     		strh	r3, [r7, #6]	@ movhi
 450:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CPU_SR_ALLOC();
 781              		.loc 1 450 0
 782 0688 4FF00003 		mov	r3, #0
 783 068c FB60     		str	r3, [r7, #12]
 451:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 452:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 453:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #if (CSP_CFG_ARG_CHK_EN == DEF_ENABLED)     
 454:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     if (port_nbr > CSP_GPIO_PORT_NBR_04) {
 784              		.loc 1 454 0
 785 068e FB88     		ldrh	r3, [r7, #6]
 786 0690 042B     		cmp	r3, #4
 787 0692 15D8     		bhi	.L51
 788              	.L49:
 455:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         return;
 456:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     }
 457:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #endif
 458:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     
 459:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CPU_CRITICAL_ENTER();
 789              		.loc 1 459 0
 790 0694 FFF7FEFF 		bl	CPU_SR_Save
 791 0698 F860     		str	r0, [r7, #12]
 792 069a FFF7FEFF 		bl	CPU_IntDisMeasStart
 460:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CSP_GPIO_REG_FIOCLRx(port_nbr) = pins;            
 793              		.loc 1 460 0
 794 069e FB88     		ldrh	r3, [r7, #6]
 795 06a0 03F18073 		add	r3, r3, #16777216
 796 06a4 03F59C43 		add	r3, r3, #19968
 797 06a8 4FEA4313 		lsl	r3, r3, #5
 798 06ac 03F11C03 		add	r3, r3, #28
 799 06b0 3A68     		ldr	r2, [r7, #0]
 800 06b2 1A60     		str	r2, [r3, #0]
 461:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CPU_CRITICAL_EXIT();
 801              		.loc 1 461 0
 802 06b4 FFF7FEFF 		bl	CPU_IntDisMeasStop
 803 06b8 F868     		ldr	r0, [r7, #12]
 804 06ba FFF7FEFF 		bl	CPU_SR_Restore
 805 06be 00E0     		b	.L48
 806              	.L51:
 455:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         return;
 807              		.loc 1 455 0
 808 06c0 00BF     		nop
 809              	.L48:
 462:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** }
 810              		.loc 1 462 0
 811 06c2 07F11007 		add	r7, r7, #16
 812 06c6 BD46     		mov	sp, r7
 813 06c8 80BD     		pop	{r7, pc}
 814              		.cfi_endproc
 815              	.LFE2:
 817 06ca 00BF     		.align	2
 818              		.global	CSP_GPIO_BitSet
 819              		.thumb
 820              		.thumb_func
 822              	CSP_GPIO_BitSet:
 823              	.LFB3:
 463:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 464:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 465:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** /*
 466:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
 467:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                                         CSP_GPIO_BitSet()
 468:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 469:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Description : Set a group of pins for a specific I/O port
 470:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 471:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Argument(s) : port_nbr    GPIO port number. (See 'CSP_GPIO_Cfg()' note #1).
 472:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 473:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *               pins        Bit mask specifying which pins to set.
 474:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 475:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Return(s)   : none
 476:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 477:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Caller(s)   : Application.
 478:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 479:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Note(s)     : none.                   
 480:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
 481:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** */
 482:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 483:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** void  CSP_GPIO_BitSet (CSP_DEV_NBR    port_nbr,
 484:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                        CSP_GPIO_MSK  pins)
 485:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** {
 824              		.loc 1 485 0
 825              		.cfi_startproc
 826              		@ args = 0, pretend = 0, frame = 16
 827              		@ frame_needed = 1, uses_anonymous_args = 0
 828 06cc 80B5     		push	{r7, lr}
 829              	.LCFI8:
 830              		.cfi_def_cfa_offset 8
 831              		.cfi_offset 14, -4
 832              		.cfi_offset 7, -8
 833 06ce 84B0     		sub	sp, sp, #16
 834              	.LCFI9:
 835              		.cfi_def_cfa_offset 24
 836 06d0 00AF     		add	r7, sp, #0
 837              	.LCFI10:
 838              		.cfi_def_cfa_register 7
 839 06d2 0346     		mov	r3, r0
 840 06d4 3960     		str	r1, [r7, #0]
 841 06d6 FB80     		strh	r3, [r7, #6]	@ movhi
 486:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CPU_SR_ALLOC();
 842              		.loc 1 486 0
 843 06d8 4FF00003 		mov	r3, #0
 844 06dc FB60     		str	r3, [r7, #12]
 487:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 488:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #if (CSP_CFG_ARG_CHK_EN == DEF_ENABLED)         
 489:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     if (port_nbr > CSP_GPIO_PORT_NBR_04) {
 845              		.loc 1 489 0
 846 06de FB88     		ldrh	r3, [r7, #6]
 847 06e0 042B     		cmp	r3, #4
 848 06e2 15D8     		bhi	.L55
 849              	.L53:
 490:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         return;
 491:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     }
 492:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #endif
 493:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     
 494:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CPU_CRITICAL_ENTER();
 850              		.loc 1 494 0
 851 06e4 FFF7FEFF 		bl	CPU_SR_Save
 852 06e8 F860     		str	r0, [r7, #12]
 853 06ea FFF7FEFF 		bl	CPU_IntDisMeasStart
 495:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CSP_GPIO_REG_FIOSETx(port_nbr) = pins;            
 854              		.loc 1 495 0
 855 06ee FB88     		ldrh	r3, [r7, #6]
 856 06f0 03F18073 		add	r3, r3, #16777216
 857 06f4 03F59C43 		add	r3, r3, #19968
 858 06f8 4FEA4313 		lsl	r3, r3, #5
 859 06fc 03F11803 		add	r3, r3, #24
 860 0700 3A68     		ldr	r2, [r7, #0]
 861 0702 1A60     		str	r2, [r3, #0]
 496:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CPU_CRITICAL_EXIT();
 862              		.loc 1 496 0
 863 0704 FFF7FEFF 		bl	CPU_IntDisMeasStop
 864 0708 F868     		ldr	r0, [r7, #12]
 865 070a FFF7FEFF 		bl	CPU_SR_Restore
 866 070e 00E0     		b	.L52
 867              	.L55:
 490:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         return;
 868              		.loc 1 490 0
 869 0710 00BF     		nop
 870              	.L52:
 497:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** }
 871              		.loc 1 497 0
 872 0712 07F11007 		add	r7, r7, #16
 873 0716 BD46     		mov	sp, r7
 874 0718 80BD     		pop	{r7, pc}
 875              		.cfi_endproc
 876              	.LFE3:
 878 071a 00BF     		.align	2
 879              		.global	CSP_GPIO_BitToggle
 880              		.thumb
 881              		.thumb_func
 883              	CSP_GPIO_BitToggle:
 884              	.LFB4:
 498:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 499:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 500:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** /*
 501:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
 502:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                                         CSP_GPIO_BitToggle()
 503:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 504:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Description : Toggle a group of pins for a specific I/O port.
 505:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 506:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Argument(s) : port_nbr    GPIO port number. (See 'CSP_GPIO_Cfg()' note #1).
 507:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 508:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *               pins        Bit mask specifying which pins to Toggle.
 509:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 510:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Return(s)   : none
 511:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 512:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Caller(s)   : Application.
 513:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 514:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Note(s)     : none.                   
 515:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
 516:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** */
 517:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 518:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** void  CSP_GPIO_BitToggle (CSP_DEV_NBR    port_nbr,
 519:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                           CSP_GPIO_MSK  pins)                          
 520:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** {
 885              		.loc 1 520 0
 886              		.cfi_startproc
 887              		@ args = 0, pretend = 0, frame = 24
 888              		@ frame_needed = 1, uses_anonymous_args = 0
 889 071c 80B5     		push	{r7, lr}
 890              	.LCFI11:
 891              		.cfi_def_cfa_offset 8
 892              		.cfi_offset 14, -4
 893              		.cfi_offset 7, -8
 894 071e 86B0     		sub	sp, sp, #24
 895              	.LCFI12:
 896              		.cfi_def_cfa_offset 32
 897 0720 00AF     		add	r7, sp, #0
 898              	.LCFI13:
 899              		.cfi_def_cfa_register 7
 900 0722 0346     		mov	r3, r0
 901 0724 3960     		str	r1, [r7, #0]
 902 0726 FB80     		strh	r3, [r7, #6]	@ movhi
 521:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CSP_GPIO_MSK  pins_set;
 522:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CSP_GPIO_MSK  pins_clr;
 523:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CPU_SR_ALLOC();
 903              		.loc 1 523 0
 904 0728 4FF00003 		mov	r3, #0
 905 072c 7B61     		str	r3, [r7, #20]
 524:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     
 525:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #if (CSP_CFG_ARG_CHK_EN == DEF_ENABLED)    
 526:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     if (port_nbr > CSP_GPIO_PORT_NBR_04) {
 906              		.loc 1 526 0
 907 072e FB88     		ldrh	r3, [r7, #6]
 908 0730 042B     		cmp	r3, #4
 909 0732 3CD8     		bhi	.L59
 910              	.L57:
 527:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         return;
 528:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     }
 529:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #endif
 530:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     
 531:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     pins_clr                       =  (CSP_GPIO_REG_FIOPINx(port_nbr)) & pins;    
 911              		.loc 1 531 0
 912 0734 FB88     		ldrh	r3, [r7, #6]
 913 0736 03F18073 		add	r3, r3, #16777216
 914 073a 03F59C43 		add	r3, r3, #19968
 915 073e 4FEA4313 		lsl	r3, r3, #5
 916 0742 03F11403 		add	r3, r3, #20
 917 0746 1A68     		ldr	r2, [r3, #0]
 918 0748 3B68     		ldr	r3, [r7, #0]
 919 074a 1340     		ands	r3, r3, r2
 920 074c 3B61     		str	r3, [r7, #16]
 532:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     pins_set                       = ~(CSP_GPIO_REG_FIOPINx(port_nbr)) & pins;
 921              		.loc 1 532 0
 922 074e FB88     		ldrh	r3, [r7, #6]
 923 0750 03F18073 		add	r3, r3, #16777216
 924 0754 03F59C43 		add	r3, r3, #19968
 925 0758 4FEA4313 		lsl	r3, r3, #5
 926 075c 03F11403 		add	r3, r3, #20
 927 0760 1B68     		ldr	r3, [r3, #0]
 928 0762 6FEA0302 		mvn	r2, r3
 929 0766 3B68     		ldr	r3, [r7, #0]
 930 0768 1340     		ands	r3, r3, r2
 931 076a FB60     		str	r3, [r7, #12]
 533:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     
 534:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CPU_CRITICAL_ENTER();
 932              		.loc 1 534 0
 933 076c FFF7FEFF 		bl	CPU_SR_Save
 934 0770 7861     		str	r0, [r7, #20]
 935 0772 FFF7FEFF 		bl	CPU_IntDisMeasStart
 535:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CSP_GPIO_REG_FIOCLRx(port_nbr) = pins_clr;
 936              		.loc 1 535 0
 937 0776 FB88     		ldrh	r3, [r7, #6]
 938 0778 03F18073 		add	r3, r3, #16777216
 939 077c 03F59C43 		add	r3, r3, #19968
 940 0780 4FEA4313 		lsl	r3, r3, #5
 941 0784 03F11C03 		add	r3, r3, #28
 942 0788 3A69     		ldr	r2, [r7, #16]
 943 078a 1A60     		str	r2, [r3, #0]
 536:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CSP_GPIO_REG_FIOSETx(port_nbr) = pins_set;    
 944              		.loc 1 536 0
 945 078c FB88     		ldrh	r3, [r7, #6]
 946 078e 03F18073 		add	r3, r3, #16777216
 947 0792 03F59C43 		add	r3, r3, #19968
 948 0796 4FEA4313 		lsl	r3, r3, #5
 949 079a 03F11803 		add	r3, r3, #24
 950 079e FA68     		ldr	r2, [r7, #12]
 951 07a0 1A60     		str	r2, [r3, #0]
 537:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CPU_CRITICAL_EXIT();
 952              		.loc 1 537 0
 953 07a2 FFF7FEFF 		bl	CPU_IntDisMeasStop
 954 07a6 7869     		ldr	r0, [r7, #20]
 955 07a8 FFF7FEFF 		bl	CPU_SR_Restore
 956 07ac 00E0     		b	.L56
 957              	.L59:
 527:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         return;
 958              		.loc 1 527 0
 959 07ae 00BF     		nop
 960              	.L56:
 538:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** }
 961              		.loc 1 538 0
 962 07b0 07F11807 		add	r7, r7, #24
 963 07b4 BD46     		mov	sp, r7
 964 07b6 80BD     		pop	{r7, pc}
 965              		.cfi_endproc
 966              	.LFE4:
 968              		.align	2
 969              		.global	CSP_GPIO_Rd
 970              		.thumb
 971              		.thumb_func
 973              	CSP_GPIO_Rd:
 974              	.LFB5:
 539:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 540:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 541:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** /*
 542:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
 543:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                                         CSP_GPIO_Rd()
 544:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 545:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Description : Read the current value of the port.
 546:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 547:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Argument(s) : port_nbr    GPIO port number. (See 'CSP_GPIO_Cfg()' note #1).
 548:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 549:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Return(s)   : The current value of the port.
 550:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 551:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Caller(s)   : Application.
 552:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 553:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Note(s)     : none.                   
 554:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
 555:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** */
 556:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 557:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** CSP_GPIO_MSK  CSP_GPIO_Rd (CSP_DEV_NBR  port_nbr)
 558:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** {
 975              		.loc 1 558 0
 976              		.cfi_startproc
 977              		@ args = 0, pretend = 0, frame = 16
 978              		@ frame_needed = 1, uses_anonymous_args = 0
 979              		@ link register save eliminated.
 980 07b8 80B4     		push	{r7}
 981              	.LCFI14:
 982              		.cfi_def_cfa_offset 4
 983              		.cfi_offset 7, -4
 984 07ba 85B0     		sub	sp, sp, #20
 985              	.LCFI15:
 986              		.cfi_def_cfa_offset 24
 987 07bc 00AF     		add	r7, sp, #0
 988              	.LCFI16:
 989              		.cfi_def_cfa_register 7
 990 07be 0346     		mov	r3, r0
 991 07c0 FB80     		strh	r3, [r7, #6]	@ movhi
 559:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CSP_GPIO_MSK  port_val;
 560:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 561:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 562:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #if (CSP_CFG_ARG_CHK_EN == DEF_ENABLED)     
 563:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     if (port_nbr > CSP_GPIO_PORT_NBR_04) {
 992              		.loc 1 563 0
 993 07c2 FB88     		ldrh	r3, [r7, #6]
 994 07c4 042B     		cmp	r3, #4
 995 07c6 02D9     		bls	.L61
 564:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         return (CSP_GPIO_MSK)(0);
 996              		.loc 1 564 0
 997 07c8 4FF00003 		mov	r3, #0
 998 07cc 0BE0     		b	.L62
 999              	.L61:
 565:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     }
 566:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #endif
 567:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 568:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     port_val = CSP_GPIO_REG_FIOPINx(port_nbr);
 1000              		.loc 1 568 0
 1001 07ce FB88     		ldrh	r3, [r7, #6]
 1002 07d0 03F18073 		add	r3, r3, #16777216
 1003 07d4 03F59C43 		add	r3, r3, #19968
 1004 07d8 4FEA4313 		lsl	r3, r3, #5
 1005 07dc 03F11403 		add	r3, r3, #20
 1006 07e0 1B68     		ldr	r3, [r3, #0]
 1007 07e2 FB60     		str	r3, [r7, #12]
 569:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     
 570:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     return (port_val);
 1008              		.loc 1 570 0
 1009 07e4 FB68     		ldr	r3, [r7, #12]
 1010              	.L62:
 571:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** }
 1011              		.loc 1 571 0
 1012 07e6 1846     		mov	r0, r3
 1013 07e8 07F11407 		add	r7, r7, #20
 1014 07ec BD46     		mov	sp, r7
 1015 07ee 80BC     		pop	{r7}
 1016 07f0 7047     		bx	lr
 1017              		.cfi_endproc
 1018              	.LFE5:
 1020 07f2 00BF     		.align	2
 1021              		.global	CSP_GPIO_Wr
 1022              		.thumb
 1023              		.thumb_func
 1025              	CSP_GPIO_Wr:
 1026              	.LFB6:
 572:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 573:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 574:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** /*
 575:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
 576:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                                         CSP_GPIO_Wr()
 577:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 578:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Description : Write a value to a specific port.
 579:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 580:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Argument(s) : port_nbr    GPIO port number. (See 'CSP_GPIO_Cfg()' note #1).
 581:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 582:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *               val         Value to be written in the port.
 583:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 584:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Return(s)   : The current value of the port.
 585:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 586:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Caller(s)   : Application.
 587:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 588:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Note(s)     : None.
 589:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
 590:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** */
 591:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 592:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** void  CSP_GPIO_Wr (CSP_DEV_NBR   port_nbr,
 593:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                    CSP_GPIO_MSK  val)
 594:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** {
 1027              		.loc 1 594 0
 1028              		.cfi_startproc
 1029              		@ args = 0, pretend = 0, frame = 16
 1030              		@ frame_needed = 1, uses_anonymous_args = 0
 1031              		@ link register save eliminated.
 1032 07f4 80B4     		push	{r7}
 1033              	.LCFI17:
 1034              		.cfi_def_cfa_offset 4
 1035              		.cfi_offset 7, -4
 1036 07f6 85B0     		sub	sp, sp, #20
 1037              	.LCFI18:
 1038              		.cfi_def_cfa_offset 24
 1039 07f8 00AF     		add	r7, sp, #0
 1040              	.LCFI19:
 1041              		.cfi_def_cfa_register 7
 1042 07fa 0346     		mov	r3, r0
 1043 07fc 3960     		str	r1, [r7, #0]
 1044 07fe FB80     		strh	r3, [r7, #6]	@ movhi
 595:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CPU_INT32U  pins_clr;
 596:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CPU_INT32U  pins_set;
 597:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     
 598:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #if (CSP_CFG_ARG_CHK_EN == DEF_ENABLED)     
 599:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     if (port_nbr > CSP_GPIO_PORT_NBR_04) {
 1045              		.loc 1 599 0
 1046 0800 FB88     		ldrh	r3, [r7, #6]
 1047 0802 042B     		cmp	r3, #4
 1048 0804 1CD8     		bhi	.L66
 1049              	.L64:
 600:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         return;
 601:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     }
 602:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** #endif
 603:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     
 604:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     pins_set =  val;
 1050              		.loc 1 604 0
 1051 0806 3B68     		ldr	r3, [r7, #0]
 1052 0808 FB60     		str	r3, [r7, #12]
 605:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     pins_clr = ~val;
 1053              		.loc 1 605 0
 1054 080a 3B68     		ldr	r3, [r7, #0]
 1055 080c 6FEA0303 		mvn	r3, r3
 1056 0810 BB60     		str	r3, [r7, #8]
 606:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CSP_GPIO_REG_FIOSETx(port_nbr) = pins_set;
 1057              		.loc 1 606 0
 1058 0812 FB88     		ldrh	r3, [r7, #6]
 1059 0814 03F18073 		add	r3, r3, #16777216
 1060 0818 03F59C43 		add	r3, r3, #19968
 1061 081c 4FEA4313 		lsl	r3, r3, #5
 1062 0820 03F11803 		add	r3, r3, #24
 1063 0824 FA68     		ldr	r2, [r7, #12]
 1064 0826 1A60     		str	r2, [r3, #0]
 607:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CSP_GPIO_REG_FIOCLRx(port_nbr) = pins_clr;
 1065              		.loc 1 607 0
 1066 0828 FB88     		ldrh	r3, [r7, #6]
 1067 082a 03F18073 		add	r3, r3, #16777216
 1068 082e 03F59C43 		add	r3, r3, #19968
 1069 0832 4FEA4313 		lsl	r3, r3, #5
 1070 0836 03F11C03 		add	r3, r3, #28
 1071 083a BA68     		ldr	r2, [r7, #8]
 1072 083c 1A60     		str	r2, [r3, #0]
 1073 083e 00E0     		b	.L63
 1074              	.L66:
 600:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         return;
 1075              		.loc 1 600 0
 1076 0840 00BF     		nop
 1077              	.L63:
 608:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** }
 1078              		.loc 1 608 0
 1079 0842 07F11407 		add	r7, r7, #20
 1080 0846 BD46     		mov	sp, r7
 1081 0848 80BC     		pop	{r7}
 1082 084a 7047     		bx	lr
 1083              		.cfi_endproc
 1084              	.LFE6:
 1086              		.align	2
 1087              		.global	CSP_GPIO_IntClr
 1088              		.thumb
 1089              		.thumb_func
 1091              	CSP_GPIO_IntClr:
 1092              	.LFB7:
 609:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 610:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 611:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** /*
 612:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
 613:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *                                         CSP_GPIO_IntClr()
 614:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 615:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Description : Clear pending interrupts for a specific port.
 616:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 617:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Argument(s) : port_nbr    GPIO port number. (See 'CSP_GPIO_Cfg()' note #1).
 618:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 619:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Return(s)   : Interrupt status.
 620:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 621:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Caller(s)   : Application.
 622:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** *
 623:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** * Note(s)     : None.
 624:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** ***************************************************************************************************
 625:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** */
 626:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 627:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** CSP_GPIO_MSK  CSP_GPIO_IntClr (CSP_DEV_NBR  port_nbr)
 628:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** {
 1093              		.loc 1 628 0
 1094              		.cfi_startproc
 1095              		@ args = 0, pretend = 0, frame = 16
 1096              		@ frame_needed = 1, uses_anonymous_args = 0
 1097              		@ link register save eliminated.
 1098 084c 80B4     		push	{r7}
 1099              	.LCFI20:
 1100              		.cfi_def_cfa_offset 4
 1101              		.cfi_offset 7, -4
 1102 084e 85B0     		sub	sp, sp, #20
 1103              	.LCFI21:
 1104              		.cfi_def_cfa_offset 24
 1105 0850 00AF     		add	r7, sp, #0
 1106              	.LCFI22:
 1107              		.cfi_def_cfa_register 7
 1108 0852 0346     		mov	r3, r0
 1109 0854 FB80     		strh	r3, [r7, #6]	@ movhi
 629:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     CPU_INT32U   int_stat;
 630:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     
 631:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 632:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     int_stat = DEF_BIT_NONE;
 1110              		.loc 1 632 0
 1111 0856 4FF00003 		mov	r3, #0
 1112 085a FB60     		str	r3, [r7, #12]
 633:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     
 634:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     switch (port_nbr) {
 1113              		.loc 1 634 0
 1114 085c FB88     		ldrh	r3, [r7, #6]
 1115 085e 042B     		cmp	r3, #4
 1116 0860 00F2DA80 		bhi	.L83
 1117 0864 01A2     		adr	r2, .L72
 1118 0866 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1119 086a 00BF     		.align	2
 1120              	.L72:
 1121 086c 81080000 		.word	.L69+1
 1122 0870 190A0000 		.word	.L83+1
 1123 0874 C3080000 		.word	.L71+1
 1124 0878 190A0000 		.word	.L83+1
 1125 087c 190A0000 		.word	.L83+1
 1126              	.L69:
 635:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         case CSP_GPIO_PORT_NBR_01:
 636:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         case CSP_GPIO_PORT_NBR_03:
 637:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         case CSP_GPIO_PORT_NBR_04:
 638:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              break;
 639:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 640:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         case CSP_GPIO_PORT_NBR_00:
 641:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              if (DEF_BIT_IS_CLR(CSP_GPIO_REG_INT_STAT, DEF_BIT_00)) {
 1127              		.loc 1 641 0
 1128 0880 48F28003 		movw	r3, #32896
 1129 0884 C4F20203 		movt	r3, 16386
 1130 0888 1B68     		ldr	r3, [r3, #0]
 1131 088a 03F00103 		and	r3, r3, #1
 1132 088e DBB2     		uxtb	r3, r3
 1133 0890 002B     		cmp	r3, #0
 1134 0892 02D0     		beq	.L74
 1135              		.loc 1 641 0 is_stmt 0 discriminator 1
 1136 0894 4FF00003 		mov	r3, #0
 1137 0898 01E0     		b	.L75
 1138              	.L74:
 1139              		.loc 1 641 0 discriminator 2
 1140 089a 4FF00103 		mov	r3, #1
 1141              	.L75:
 1142              		.loc 1 641 0 discriminator 3
 1143 089e 002B     		cmp	r3, #0
 1144 08a0 40F0BC80 		bne	.L84
 1145              	.L76:
 642:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                  break;
 643:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              }
 644:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              int_stat  = CSP_GPIO_REG_INT_STAT_R(CSP_GPIO_PORT_NBR_00);
 1146              		.loc 1 644 0 is_stmt 1
 1147 08a4 48F28403 		movw	r3, #32900
 1148 08a8 C4F20203 		movt	r3, 16386
 1149 08ac 1B68     		ldr	r3, [r3, #0]
 1150 08ae FB60     		str	r3, [r7, #12]
 645:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              int_stat |= CSP_GPIO_REG_INT_STAT_F(CSP_GPIO_PORT_NBR_00);             
 1151              		.loc 1 645 0
 1152 08b0 48F28803 		movw	r3, #32904
 1153 08b4 C4F20203 		movt	r3, 16386
 1154 08b8 1B68     		ldr	r3, [r3, #0]
 1155 08ba FA68     		ldr	r2, [r7, #12]
 1156 08bc 1343     		orrs	r3, r3, r2
 1157 08be FB60     		str	r3, [r7, #12]
 646:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              break;
 1158              		.loc 1 646 0
 1159 08c0 AFE0     		b	.L73
 1160              	.L71:
 647:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 648:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         case CSP_GPIO_PORT_NBR_02:
 649:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              if (DEF_BIT_IS_SET(CSP_GPIO_REG_INT_STAT, DEF_BIT_00)) {
 1161              		.loc 1 649 0
 1162 08c2 48F28003 		movw	r3, #32896
 1163 08c6 C4F20203 		movt	r3, 16386
 1164 08ca 1B68     		ldr	r3, [r3, #0]
 1165 08cc 03F00103 		and	r3, r3, #1
 1166 08d0 DBB2     		uxtb	r3, r3
 1167 08d2 002B     		cmp	r3, #0
 1168 08d4 0DD0     		beq	.L77
 650:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                  int_stat  = CSP_GPIO_REG_INT_STAT_R(CSP_GPIO_PORT_NBR_02);
 1169              		.loc 1 650 0
 1170 08d6 48F2A403 		movw	r3, #32932
 1171 08da C4F20203 		movt	r3, 16386
 1172 08de 1B68     		ldr	r3, [r3, #0]
 1173 08e0 FB60     		str	r3, [r7, #12]
 651:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                  int_stat |= CSP_GPIO_REG_INT_STAT_F(CSP_GPIO_PORT_NBR_02);
 1174              		.loc 1 651 0
 1175 08e2 48F2A803 		movw	r3, #32936
 1176 08e6 C4F20203 		movt	r3, 16386
 1177 08ea 1B68     		ldr	r3, [r3, #0]
 1178 08ec FA68     		ldr	r2, [r7, #12]
 1179 08ee 1343     		orrs	r3, r3, r2
 1180 08f0 FB60     		str	r3, [r7, #12]
 1181              	.L77:
 652:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              }
 653:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              
 654:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              if ((((CSP_GPIO_REG_PINSELLx(CSP_GPIO_PORT_NBR_02) >> 20u) & DEF_BIT_FIELD(2u, 0u)) ==
 1182              		.loc 1 654 0
 1183 08f2 4CF21003 		movw	r3, #49168
 1184 08f6 C4F20203 		movt	r3, 16386
 1185 08fa 1B68     		ldr	r3, [r3, #0]
 1186 08fc 4FEA1353 		lsr	r3, r3, #20
 1187 0900 03F00303 		and	r3, r3, #3
 1188 0904 012B     		cmp	r3, #1
 1189 0906 1AD1     		bne	.L78
 655:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                    (DEF_BIT_IS_SET(CSP_GPIO_REG_EXT_MODE, DEF_BIT_00)                            ==
 1190              		.loc 1 655 0 discriminator 1
 1191 0908 4CF24813 		movw	r3, #49480
 1192 090c C4F20F03 		movt	r3, 16399
 1193 0910 1B68     		ldr	r3, [r3, #0]
 1194 0912 03F00103 		and	r3, r3, #1
 1195 0916 DBB2     		uxtb	r3, r3
 654:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              if ((((CSP_GPIO_REG_PINSELLx(CSP_GPIO_PORT_NBR_02) >> 20u) & DEF_BIT_FIELD(2u, 0u)) ==
 1196              		.loc 1 654 0 discriminator 1
 1197 0918 002B     		cmp	r3, #0
 1198 091a 10D0     		beq	.L78
 656:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                    (DEF_BIT_IS_SET(CSP_GPIO_REG_EXT_INT , DEF_BIT_00)                            ==
 1199              		.loc 1 656 0
 1200 091c 4CF24013 		movw	r3, #49472
 1201 0920 C4F20F03 		movt	r3, 16399
 1202 0924 1B68     		ldr	r3, [r3, #0]
 1203 0926 03F00103 		and	r3, r3, #1
 1204 092a DBB2     		uxtb	r3, r3
 655:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                    (DEF_BIT_IS_SET(CSP_GPIO_REG_EXT_MODE, DEF_BIT_00)                            ==
 1205              		.loc 1 655 0
 1206 092c 002B     		cmp	r3, #0
 1207 092e 06D0     		beq	.L78
 657:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                  CSP_GPIO_REG_EXT_INT = DEF_BIT_00;
 1208              		.loc 1 657 0
 1209 0930 4CF24013 		movw	r3, #49472
 1210 0934 C4F20F03 		movt	r3, 16399
 1211 0938 4FF00102 		mov	r2, #1
 1212 093c 1A60     		str	r2, [r3, #0]
 1213              	.L78:
 658:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              }
 659:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              if ((((CSP_GPIO_REG_PINSELLx(CSP_GPIO_PORT_NBR_02) >> 22u) & DEF_BIT_FIELD(2u, 0u)) ==
 1214              		.loc 1 659 0
 1215 093e 4CF21003 		movw	r3, #49168
 1216 0942 C4F20203 		movt	r3, 16386
 1217 0946 1B68     		ldr	r3, [r3, #0]
 1218 0948 4FEA9353 		lsr	r3, r3, #22
 1219 094c 03F00303 		and	r3, r3, #3
 1220 0950 012B     		cmp	r3, #1
 1221 0952 18D1     		bne	.L79
 660:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                    (DEF_BIT_IS_SET(CSP_GPIO_REG_EXT_MODE, DEF_BIT_01)                            ==
 1222              		.loc 1 660 0 discriminator 1
 1223 0954 4CF24813 		movw	r3, #49480
 1224 0958 C4F20F03 		movt	r3, 16399
 1225 095c 1B68     		ldr	r3, [r3, #0]
 1226 095e 03F00203 		and	r3, r3, #2
 659:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              if ((((CSP_GPIO_REG_PINSELLx(CSP_GPIO_PORT_NBR_02) >> 22u) & DEF_BIT_FIELD(2u, 0u)) ==
 1227              		.loc 1 659 0 discriminator 1
 1228 0962 002B     		cmp	r3, #0
 1229 0964 0FD0     		beq	.L79
 661:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                    (DEF_BIT_IS_SET(CSP_GPIO_REG_EXT_INT , DEF_BIT_01)                            ==
 1230              		.loc 1 661 0
 1231 0966 4CF24013 		movw	r3, #49472
 1232 096a C4F20F03 		movt	r3, 16399
 1233 096e 1B68     		ldr	r3, [r3, #0]
 1234 0970 03F00203 		and	r3, r3, #2
 660:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                    (DEF_BIT_IS_SET(CSP_GPIO_REG_EXT_MODE, DEF_BIT_01)                            ==
 1235              		.loc 1 660 0
 1236 0974 002B     		cmp	r3, #0
 1237 0976 06D0     		beq	.L79
 662:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                  CSP_GPIO_REG_EXT_INT = DEF_BIT_01;
 1238              		.loc 1 662 0
 1239 0978 4CF24013 		movw	r3, #49472
 1240 097c C4F20F03 		movt	r3, 16399
 1241 0980 4FF00202 		mov	r2, #2
 1242 0984 1A60     		str	r2, [r3, #0]
 1243              	.L79:
 663:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              }
 664:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              if ((((CSP_GPIO_REG_PINSELLx(CSP_GPIO_PORT_NBR_02) >> 24u) & DEF_BIT_FIELD(2u, 0u)) ==
 1244              		.loc 1 664 0
 1245 0986 4CF21003 		movw	r3, #49168
 1246 098a C4F20203 		movt	r3, 16386
 1247 098e 1B68     		ldr	r3, [r3, #0]
 1248 0990 4FEA1363 		lsr	r3, r3, #24
 1249 0994 03F00303 		and	r3, r3, #3
 1250 0998 012B     		cmp	r3, #1
 1251 099a 18D1     		bne	.L80
 665:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                    (DEF_BIT_IS_SET(CSP_GPIO_REG_EXT_MODE, DEF_BIT_02)                            ==
 1252              		.loc 1 665 0 discriminator 1
 1253 099c 4CF24813 		movw	r3, #49480
 1254 09a0 C4F20F03 		movt	r3, 16399
 1255 09a4 1B68     		ldr	r3, [r3, #0]
 1256 09a6 03F00403 		and	r3, r3, #4
 664:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              if ((((CSP_GPIO_REG_PINSELLx(CSP_GPIO_PORT_NBR_02) >> 24u) & DEF_BIT_FIELD(2u, 0u)) ==
 1257              		.loc 1 664 0 discriminator 1
 1258 09aa 002B     		cmp	r3, #0
 1259 09ac 0FD0     		beq	.L80
 666:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                    (DEF_BIT_IS_SET(CSP_GPIO_REG_EXT_INT , DEF_BIT_02)                            ==
 1260              		.loc 1 666 0
 1261 09ae 4CF24013 		movw	r3, #49472
 1262 09b2 C4F20F03 		movt	r3, 16399
 1263 09b6 1B68     		ldr	r3, [r3, #0]
 1264 09b8 03F00403 		and	r3, r3, #4
 665:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                    (DEF_BIT_IS_SET(CSP_GPIO_REG_EXT_MODE, DEF_BIT_02)                            ==
 1265              		.loc 1 665 0
 1266 09bc 002B     		cmp	r3, #0
 1267 09be 06D0     		beq	.L80
 667:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                  CSP_GPIO_REG_EXT_INT = DEF_BIT_02;
 1268              		.loc 1 667 0
 1269 09c0 4CF24013 		movw	r3, #49472
 1270 09c4 C4F20F03 		movt	r3, 16399
 1271 09c8 4FF00402 		mov	r2, #4
 1272 09cc 1A60     		str	r2, [r3, #0]
 1273              	.L80:
 668:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              }
 669:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              if ((((CSP_GPIO_REG_PINSELLx(CSP_GPIO_PORT_NBR_02) >> 27u) & DEF_BIT_FIELD(2u, 0u)) ==
 1274              		.loc 1 669 0
 1275 09ce 4CF21003 		movw	r3, #49168
 1276 09d2 C4F20203 		movt	r3, 16386
 1277 09d6 1B68     		ldr	r3, [r3, #0]
 1278 09d8 4FEAD363 		lsr	r3, r3, #27
 1279 09dc 03F00303 		and	r3, r3, #3
 1280 09e0 012B     		cmp	r3, #1
 1281 09e2 1DD1     		bne	.L85
 670:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                    (DEF_BIT_IS_SET(CSP_GPIO_REG_EXT_MODE, DEF_BIT_03)                            ==
 1282              		.loc 1 670 0 discriminator 1
 1283 09e4 4CF24813 		movw	r3, #49480
 1284 09e8 C4F20F03 		movt	r3, 16399
 1285 09ec 1B68     		ldr	r3, [r3, #0]
 1286 09ee 03F00803 		and	r3, r3, #8
 669:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              if ((((CSP_GPIO_REG_PINSELLx(CSP_GPIO_PORT_NBR_02) >> 27u) & DEF_BIT_FIELD(2u, 0u)) ==
 1287              		.loc 1 669 0 discriminator 1
 1288 09f2 002B     		cmp	r3, #0
 1289 09f4 14D0     		beq	.L85
 671:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                    (DEF_BIT_IS_SET(CSP_GPIO_REG_EXT_INT , DEF_BIT_03)                            ==
 1290              		.loc 1 671 0
 1291 09f6 4CF24013 		movw	r3, #49472
 1292 09fa C4F20F03 		movt	r3, 16399
 1293 09fe 1B68     		ldr	r3, [r3, #0]
 1294 0a00 03F00803 		and	r3, r3, #8
 670:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                    (DEF_BIT_IS_SET(CSP_GPIO_REG_EXT_MODE, DEF_BIT_03)                            ==
 1295              		.loc 1 670 0
 1296 0a04 002B     		cmp	r3, #0
 1297 0a06 0BD0     		beq	.L85
 672:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                  CSP_GPIO_REG_EXT_INT = DEF_BIT_03;
 1298              		.loc 1 672 0
 1299 0a08 4CF24013 		movw	r3, #49472
 1300 0a0c C4F20F03 		movt	r3, 16399
 1301 0a10 4FF00802 		mov	r2, #8
 1302 0a14 1A60     		str	r2, [r3, #0]
 673:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              }             
 674:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              break;
 1303              		.loc 1 674 0
 1304 0a16 03E0     		b	.L85
 1305              	.L83:
 675:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         
 676:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         default:
 677:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              break;
 1306              		.loc 1 677 0
 1307 0a18 00BF     		nop
 1308 0a1a 02E0     		b	.L73
 1309              	.L84:
 642:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****                  break;
 1310              		.loc 1 642 0
 1311 0a1c 00BF     		nop
 1312 0a1e 00E0     		b	.L73
 1313              	.L85:
 674:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****              break;
 1314              		.loc 1 674 0
 1315 0a20 00BF     		nop
 1316              	.L73:
 678:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         
 679:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     }
 680:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 681:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     if (int_stat != DEF_BIT_NONE) {
 1317              		.loc 1 681 0
 1318 0a22 FB68     		ldr	r3, [r7, #12]
 1319 0a24 002B     		cmp	r3, #0
 1320 0a26 0BD0     		beq	.L82
 682:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****         CSP_GPIO_REG_INT_CLR(port_nbr) = int_stat;
 1321              		.loc 1 682 0
 1322 0a28 FA88     		ldrh	r2, [r7, #6]
 1323 0a2a 42F60803 		movw	r3, #10248
 1324 0a2e C0F20043 		movt	r3, 1024
 1325 0a32 D318     		adds	r3, r2, r3
 1326 0a34 4FEA0313 		lsl	r3, r3, #4
 1327 0a38 03F10C03 		add	r3, r3, #12
 1328 0a3c FA68     		ldr	r2, [r7, #12]
 1329 0a3e 1A60     		str	r2, [r3, #0]
 1330              	.L82:
 683:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     }
 684:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** 
 685:Libraries/uC-CSP/LPC17xx/csp_gpio.c ****     return (int_stat);
 1331              		.loc 1 685 0
 1332 0a40 FB68     		ldr	r3, [r7, #12]
 686:Libraries/uC-CSP/LPC17xx/csp_gpio.c **** }
 1333              		.loc 1 686 0
 1334 0a42 1846     		mov	r0, r3
 1335 0a44 07F11407 		add	r7, r7, #20
 1336 0a48 BD46     		mov	sp, r7
 1337 0a4a 80BC     		pop	{r7}
 1338 0a4c 7047     		bx	lr
 1339              		.cfi_endproc
 1340              	.LFE7:
 1342              	.Letext0:
 1343              		.file 2 "Libraries/uC-CPU/cpu.h"
 1344              		.file 3 "Libraries/uC-CSP/csp_types.h"
 1345              		.file 4 "Libraries/uC-CSP/LPC17xx/csp_grp.h"
DEFINED SYMBOLS
                            *ABS*:00000000 csp_gpio.c
     /tmp/cc4YEc7J.s:18     .text:00000000 $t
     /tmp/cc4YEc7J.s:23     .text:00000000 CSP_GPIO_Init
     /tmp/cc4YEc7J.s:50     .text:0000000c CSP_GPIO_Cfg
     /tmp/cc4YEc7J.s:134    .text:00000088 $d
     /tmp/cc4YEc7J.s:144    .text:000000a8 $t
     /tmp/cc4YEc7J.s:179    .text:000000e4 $d
     /tmp/cc4YEc7J.s:185    .text:000000f4 $t
     /tmp/cc4YEc7J.s:506    .text:000003f4 $d
     /tmp/cc4YEc7J.s:513    .text:00000408 $t
     /tmp/cc4YEc7J.s:761    .text:0000067c CSP_GPIO_BitClr
     /tmp/cc4YEc7J.s:822    .text:000006cc CSP_GPIO_BitSet
     /tmp/cc4YEc7J.s:883    .text:0000071c CSP_GPIO_BitToggle
     /tmp/cc4YEc7J.s:973    .text:000007b8 CSP_GPIO_Rd
     /tmp/cc4YEc7J.s:1025   .text:000007f4 CSP_GPIO_Wr
     /tmp/cc4YEc7J.s:1091   .text:0000084c CSP_GPIO_IntClr
     /tmp/cc4YEc7J.s:1121   .text:0000086c $d
     /tmp/cc4YEc7J.s:1128   .text:00000880 $t
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
CPU_SR_Save
CPU_IntDisMeasStart
CPU_IntDisMeasStop
CPU_SR_Restore
