DIGITAL DESIGN USING VERILOG AND FPGA FLOW USING VIVADO

Topics Covered

i.Classical Digital Design flow â€“ Truth tables/K-maps/Boolean Algebra/ Logic Equivalence.

ii.History of HDLs & Intro to Verilog/Verilog Constructs [Modern Digital Design flow]

iii.Combinational Logic basics & Verilog Essentials to model Combinational Logic circuits

iv.Most Important Combinational Logic circuits & how to design them in Verilog

v.Verification using Verilog & testbench generation

vi.Sequential circuits basics & Verilog essentials to model sequential circuits

vii.Most important sequential circuits & how to design them in Verilog

viii.Finite State Machine (FSM) basics/types & how to design them in Verilog

ix.Memories basics/types & Verilog essentials to model memories

x.Most Important memory types & how to design them in Verilog

xi.Verilog synthesis constructs

xii.Tcl commands to automate QuestaSim simulation flow

xiii.Static Linting Checks & Clock Domain Crossing (CDC) techniques

xiv.FPGA design flow & architecture basics

xv.Vivado design flow using Basys 3 FPGA Board

xvi.Timing and physical design constraints

xvii.Integrate IP cores into design flow using IP Catalog

xviii.Tcl commands to automate Vivado design flow

xix.FPGA-based Prototyping & Partitioning Challenges

xx.Course Project (DSP48A1 for Spartan 6 FPGA) & (SPI Slave With A Single Port RAM)
