;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 31/01/2024 11:36:34 a. m.
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF000EF0E  	GOTO        28
0x0004	0x0000      	NOP
0x0006	0x0000      	NOP
0x0008	0xF000EF00  	GOTO        0
0x000C	0x0000      	NOP
0x000E	0x0000      	NOP
0x0010	0x0000      	NOP
0x0012	0x0000      	NOP
0x0014	0x0000      	NOP
0x0016	0x0000      	NOP
0x0018	0xD7F3      	BRA         0
_main:
;FIRMWARE_SYA_ver_0.2.c,25 :: 		void main(){
;FIRMWARE_SYA_ver_0.2.c,26 :: 		ADCON1 = 0x0F;
0x001C	0x0E0F      	MOVLW       15
0x001E	0x010F      	MOVLB       15
0x0020	0x6F59      	MOVWF       ADCON1, 1
;FIRMWARE_SYA_ver_0.2.c,27 :: 		ANSELC = 0;
0x0022	0x6B21      	CLRF        ANSELC, 1
;FIRMWARE_SYA_ver_0.2.c,28 :: 		ANSELE = 0;
0x0024	0x6B2E      	CLRF        ANSELE, 1
;FIRMWARE_SYA_ver_0.2.c,29 :: 		ANSELA = 0;
0x0026	0x6B11      	CLRF        ANSELA, 1
;FIRMWARE_SYA_ver_0.2.c,31 :: 		TRISC = 0x03;
0x0028	0x0E03      	MOVLW       3
0x002A	0x6E8A      	MOVWF       TRISC 
;FIRMWARE_SYA_ver_0.2.c,32 :: 		TRISE = 0x00;
0x002C	0x6A8C      	CLRF        TRISE 
;FIRMWARE_SYA_ver_0.2.c,33 :: 		TRISA = 0x00;
0x002E	0x6A88      	CLRF        TRISA 
;FIRMWARE_SYA_ver_0.2.c,35 :: 		PORTC = 0x00;
0x0030	0x6A8F      	CLRF        PORTC 
;FIRMWARE_SYA_ver_0.2.c,36 :: 		PORTE = 0x00;
0x0032	0x6A91      	CLRF        PORTE 
;FIRMWARE_SYA_ver_0.2.c,37 :: 		PORTA = 0x10;
0x0034	0x0E10      	MOVLW       16
0x0036	0x6E8D      	MOVWF       PORTA 
;FIRMWARE_SYA_ver_0.2.c,39 :: 		LATC = 0x00;
0x0038	0x6A85      	CLRF        LATC 
;FIRMWARE_SYA_ver_0.2.c,40 :: 		LATE = 0x00;
0x003A	0x6A87      	CLRF        LATE 
;FIRMWARE_SYA_ver_0.2.c,41 :: 		LATA = 0x10;
0x003C	0x0E10      	MOVLW       16
0x003E	0x6E83      	MOVWF       LATA 
;FIRMWARE_SYA_ver_0.2.c,43 :: 		WPUC = 0x03;
0x0040	0x0E03      	MOVLW       3
0x0042	0x6F20      	MOVWF       WPUC, 1
;FIRMWARE_SYA_ver_0.2.c,44 :: 		INLVLC = 0x03;
0x0044	0x0E03      	MOVLW       3
0x0046	0x6F1D      	MOVWF       INLVLC, 1
;FIRMWARE_SYA_ver_0.2.c,46 :: 		flag_switch1 = 0;
0x0048	0x9417      	BCF         _flag_switch1, BitPos(_flag_switch1+0) 
;FIRMWARE_SYA_ver_0.2.c,47 :: 		flag_switch2 = 0;
0x004A	0x9017      	BCF         _flag_switch2, BitPos(_flag_switch2+0) 
;FIRMWARE_SYA_ver_0.2.c,48 :: 		once = TRUE;
0x004C	0x8217      	BSF         _once, BitPos(_once+0) 
;FIRMWARE_SYA_ver_0.2.c,50 :: 		while(1){
L_main0:
;FIRMWARE_SYA_ver_0.2.c,51 :: 		if(SWITCH1){
0x004E	0xA08F      	BTFSS       PORTC, 0 
0x0050	0xD007      	BRA         L_main2
;FIRMWARE_SYA_ver_0.2.c,52 :: 		flag_switch1 = 0;
0x0052	0x9417      	BCF         _flag_switch1, BitPos(_flag_switch1+0) 
;FIRMWARE_SYA_ver_0.2.c,53 :: 		reg = switch_count;
0x0054	0xF015C018  	MOVFF       _switch_count, _reg
0x0058	0xF016C019  	MOVFF       _switch_count+1, _reg+1
;FIRMWARE_SYA_ver_0.2.c,54 :: 		once = TRUE;
0x005C	0x8217      	BSF         _once, BitPos(_once+0) 
;FIRMWARE_SYA_ver_0.2.c,55 :: 		}
0x005E	0xD011      	BRA         L_main3
L_main2:
;FIRMWARE_SYA_ver_0.2.c,57 :: 		flag_switch1 = 1;
0x0060	0x8417      	BSF         _flag_switch1, BitPos(_flag_switch1+0) 
;FIRMWARE_SYA_ver_0.2.c,58 :: 		if(once){
0x0062	0xA217      	BTFSS       _once, BitPos(_once+0) 
0x0064	0xD00E      	BRA         L_main4
;FIRMWARE_SYA_ver_0.2.c,59 :: 		switch_count++;
0x0066	0x4A18      	INFSNZ      _switch_count, 1 
0x0068	0x2A19      	INCF        _switch_count+1, 1 
;FIRMWARE_SYA_ver_0.2.c,60 :: 		once = FALSE;
0x006A	0x9217      	BCF         _once, BitPos(_once+0) 
;FIRMWARE_SYA_ver_0.2.c,61 :: 		if(switch_count > 3){
0x006C	0x0E80      	MOVLW       128
0x006E	0x6E00      	MOVWF       R0 
0x0070	0x0E80      	MOVLW       128
0x0072	0x1819      	XORWF       _switch_count+1, 0 
0x0074	0x5C00      	SUBWF       R0, 0 
0x0076	0xE102      	BNZ         L__main19
0x0078	0x5018      	MOVF        _switch_count, 0 
0x007A	0x0803      	SUBLW       3
L__main19:
0x007C	0xE202      	BC          L_main5
;FIRMWARE_SYA_ver_0.2.c,62 :: 		switch_count = 0;
0x007E	0x6A18      	CLRF        _switch_count 
0x0080	0x6A19      	CLRF        _switch_count+1 
;FIRMWARE_SYA_ver_0.2.c,63 :: 		}
L_main5:
;FIRMWARE_SYA_ver_0.2.c,64 :: 		}
L_main4:
;FIRMWARE_SYA_ver_0.2.c,65 :: 		}
L_main3:
;FIRMWARE_SYA_ver_0.2.c,66 :: 		if(SWITCH2){
0x0082	0xA28F      	BTFSS       PORTC, 1 
0x0084	0xD002      	BRA         L_main6
;FIRMWARE_SYA_ver_0.2.c,67 :: 		flag_switch2 = 0;
0x0086	0x9017      	BCF         _flag_switch2, BitPos(_flag_switch2+0) 
;FIRMWARE_SYA_ver_0.2.c,68 :: 		}
0x0088	0xD001      	BRA         L_main7
L_main6:
;FIRMWARE_SYA_ver_0.2.c,70 :: 		flag_switch2 = 1;
0x008A	0x8017      	BSF         _flag_switch2, BitPos(_flag_switch2+0) 
;FIRMWARE_SYA_ver_0.2.c,71 :: 		}
L_main7:
;FIRMWARE_SYA_ver_0.2.c,78 :: 		if(flag_switch2){
0x008C	0xA017      	BTFSS       _flag_switch2, BitPos(_flag_switch2+0) 
0x008E	0xD004      	BRA         L_main8
;FIRMWARE_SYA_ver_0.2.c,79 :: 		M1 = 1;
0x0090	0x8A83      	BSF         LATA, 5 
;FIRMWARE_SYA_ver_0.2.c,80 :: 		M2 = 1;
0x0092	0x8087      	BSF         LATE, 0 
;FIRMWARE_SYA_ver_0.2.c,81 :: 		M3 = 1;
0x0094	0x8287      	BSF         LATE, 1 
;FIRMWARE_SYA_ver_0.2.c,82 :: 		}
0x0096	0xD033      	BRA         L_main9
L_main8:
;FIRMWARE_SYA_ver_0.2.c,84 :: 		if(flag_switch1){
0x0098	0xA417      	BTFSS       _flag_switch1, BitPos(_flag_switch1+0) 
0x009A	0xD031      	BRA         L_main10
;FIRMWARE_SYA_ver_0.2.c,85 :: 		switch(reg){
0x009C	0xD012      	BRA         L_main11
;FIRMWARE_SYA_ver_0.2.c,86 :: 		case 0:
L_main13:
;FIRMWARE_SYA_ver_0.2.c,87 :: 		M1 = 0;
0x009E	0x9A83      	BCF         LATA, 5 
;FIRMWARE_SYA_ver_0.2.c,88 :: 		M2 = 0;
0x00A0	0x9087      	BCF         LATE, 0 
;FIRMWARE_SYA_ver_0.2.c,89 :: 		M3 = 0;
0x00A2	0x9287      	BCF         LATE, 1 
;FIRMWARE_SYA_ver_0.2.c,90 :: 		case 1:
L_main14:
;FIRMWARE_SYA_ver_0.2.c,91 :: 		M1 = 1;
0x00A4	0x8A83      	BSF         LATA, 5 
;FIRMWARE_SYA_ver_0.2.c,92 :: 		M2 = 1;
0x00A6	0x8087      	BSF         LATE, 0 
;FIRMWARE_SYA_ver_0.2.c,93 :: 		M3 = 0;
0x00A8	0x9287      	BCF         LATE, 1 
;FIRMWARE_SYA_ver_0.2.c,94 :: 		break;
0x00AA	0xD029      	BRA         L_main12
;FIRMWARE_SYA_ver_0.2.c,95 :: 		case 2:
L_main15:
;FIRMWARE_SYA_ver_0.2.c,96 :: 		M1 = 0;
0x00AC	0x9A83      	BCF         LATA, 5 
;FIRMWARE_SYA_ver_0.2.c,97 :: 		M2 = 1;
0x00AE	0x8087      	BSF         LATE, 0 
;FIRMWARE_SYA_ver_0.2.c,98 :: 		M3 = 1;
0x00B0	0x8287      	BSF         LATE, 1 
;FIRMWARE_SYA_ver_0.2.c,99 :: 		break;
0x00B2	0xD025      	BRA         L_main12
;FIRMWARE_SYA_ver_0.2.c,100 :: 		case 3:
L_main16:
;FIRMWARE_SYA_ver_0.2.c,101 :: 		M1 = 1;
0x00B4	0x8A83      	BSF         LATA, 5 
;FIRMWARE_SYA_ver_0.2.c,102 :: 		M2 = 0;
0x00B6	0x9087      	BCF         LATE, 0 
;FIRMWARE_SYA_ver_0.2.c,103 :: 		M3 = 1;
0x00B8	0x8287      	BSF         LATE, 1 
;FIRMWARE_SYA_ver_0.2.c,104 :: 		break;
0x00BA	0xD021      	BRA         L_main12
;FIRMWARE_SYA_ver_0.2.c,105 :: 		case 4:
L_main17:
;FIRMWARE_SYA_ver_0.2.c,106 :: 		reg = 0;
0x00BC	0x6A15      	CLRF        _reg 
0x00BE	0x6A16      	CLRF        _reg+1 
;FIRMWARE_SYA_ver_0.2.c,108 :: 		}
0x00C0	0xD01E      	BRA         L_main12
L_main11:
0x00C2	0x0E00      	MOVLW       0
0x00C4	0x1816      	XORWF       _reg+1, 0 
0x00C6	0xE102      	BNZ         L__main20
0x00C8	0x0E00      	MOVLW       0
0x00CA	0x1815      	XORWF       _reg, 0 
L__main20:
0x00CC	0xE0E8      	BZ          L_main13
0x00CE	0x0E00      	MOVLW       0
0x00D0	0x1816      	XORWF       _reg+1, 0 
0x00D2	0xE102      	BNZ         L__main21
0x00D4	0x0E01      	MOVLW       1
0x00D6	0x1815      	XORWF       _reg, 0 
L__main21:
0x00D8	0xE0E5      	BZ          L_main14
0x00DA	0x0E00      	MOVLW       0
0x00DC	0x1816      	XORWF       _reg+1, 0 
0x00DE	0xE102      	BNZ         L__main22
0x00E0	0x0E02      	MOVLW       2
0x00E2	0x1815      	XORWF       _reg, 0 
L__main22:
0x00E4	0xE0E3      	BZ          L_main15
0x00E6	0x0E00      	MOVLW       0
0x00E8	0x1816      	XORWF       _reg+1, 0 
0x00EA	0xE102      	BNZ         L__main23
0x00EC	0x0E03      	MOVLW       3
0x00EE	0x1815      	XORWF       _reg, 0 
L__main23:
0x00F0	0xE0E1      	BZ          L_main16
0x00F2	0x0E00      	MOVLW       0
0x00F4	0x1816      	XORWF       _reg+1, 0 
0x00F6	0xE102      	BNZ         L__main24
0x00F8	0x0E04      	MOVLW       4
0x00FA	0x1815      	XORWF       _reg, 0 
L__main24:
0x00FC	0xE0DF      	BZ          L_main17
L_main12:
;FIRMWARE_SYA_ver_0.2.c,109 :: 		}
L_main10:
;FIRMWARE_SYA_ver_0.2.c,110 :: 		}
L_main9:
;FIRMWARE_SYA_ver_0.2.c,111 :: 		}
0x00FE	0xD7A7      	BRA         L_main0
;FIRMWARE_SYA_ver_0.2.c,112 :: 		}
L_end_main:
0x0100	0xD7FF      	BRA         $+0
; end of _main
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x001C     [230]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    R0
0x0001       [1]    R1
0x0002       [1]    R2
0x0003       [1]    R3
0x0004       [1]    R4
0x0005       [1]    R5
0x0006       [1]    R6
0x0007       [1]    R7
0x0008       [1]    R8
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0015       [2]    _reg
0x0017       [0]    _flag_switch2
0x0017       [0]    _flag_switch1
0x0017       [0]    _once
0x0018       [2]    _switch_count
0x0F11       [1]    ANSELA
0x0F1D       [1]    INLVLC
0x0F20       [1]    WPUC
0x0F21       [1]    ANSELC
0x0F2E       [1]    ANSELE
0x0F59       [1]    ADCON1
0x0F83       [1]    LATA
0x0F85       [1]    LATC
0x0F87       [1]    LATE
0x0F88       [1]    TRISA
0x0F8A       [1]    TRISC
0x0F8C       [1]    TRISE
0x0F8D       [1]    PORTA
0x0F8F       [1]    PORTC
0x0F91       [1]    PORTE
0x0FD8       [1]    STATUS
0x0FD9       [1]    FSR2L
0x0FDA       [1]    FSR2H
0x0FDE       [1]    POSTINC2
0x0FE0       [1]    BSR
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE4       [1]    PREINC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [1]    FSR0L
0x0FEA       [1]    FSR0H
0x0FEE       [1]    POSTINC0
0x0FF3       [1]    PRODL
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [1]    TBLPTRL
0x0FF7       [1]    TBLPTRH
0x0FF8       [1]    TBLPTRU
