# Output Files Generated After Completing the FPGA Flow in Quartus

## RTL schematic and synthesis results 
![image](https://github.com/user-attachments/assets/6c15f913-a50f-489a-b512-70263bf42093)

![image](https://github.com/user-attachments/assets/fb90d560-880e-42f0-81ab-abd526c72865)


## Resource usage 
![image](https://github.com/user-attachments/assets/49ee1ebe-9721-4ae2-8e5d-2a2e58f2eb2c)


## Power consumption 
![image](https://github.com/user-attachments/assets/de4bb885-93ad-4cce-9f7f-7fcce39b8eb4)


## Maximum clock period: I used a clock period of 30 ns to meet time constraints. 
![image](https://github.com/user-attachments/assets/a2b244d5-a049-4a16-8c0d-e69983dcf8cc)



