// Seed: 3416443897
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  assign module_1.id_5 = 0;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  ;
endmodule
module module_0 (
    output wand id_0,
    input wor module_1,
    input tri0 id_2,
    input wand id_3,
    output wire id_4,
    output uwire id_5,
    output uwire id_6,
    input uwire id_7,
    output supply1 id_8,
    input supply0 id_9
);
  wand [-1 : 1] id_11;
  assign id_6  = 1;
  assign id_11 = -1;
  wire [1  -  -1 : -1 'b0] id_12;
  logic id_13, id_14 = "";
  wire id_15;
  module_0 modCall_1 (
      id_11,
      id_12,
      id_11,
      id_15,
      id_15
  );
endmodule
