void via_set_primary_timing(const struct display_timing *timing)\r\n{\r\nstruct display_timing raw;\r\nraw.hor_total = timing->hor_total / 8 - 5;\r\nraw.hor_addr = timing->hor_addr / 8 - 1;\r\nraw.hor_blank_start = timing->hor_blank_start / 8 - 1;\r\nraw.hor_blank_end = timing->hor_blank_end / 8 - 1;\r\nraw.hor_sync_start = timing->hor_sync_start / 8;\r\nraw.hor_sync_end = timing->hor_sync_end / 8;\r\nraw.ver_total = timing->ver_total - 2;\r\nraw.ver_addr = timing->ver_addr - 1;\r\nraw.ver_blank_start = timing->ver_blank_start - 1;\r\nraw.ver_blank_end = timing->ver_blank_end - 1;\r\nraw.ver_sync_start = timing->ver_sync_start - 1;\r\nraw.ver_sync_end = timing->ver_sync_end - 1;\r\nvia_write_reg_mask(VIACR, 0x11, 0x00, 0x80);\r\nvia_write_reg(VIACR, 0x00, raw.hor_total & 0xFF);\r\nvia_write_reg(VIACR, 0x01, raw.hor_addr & 0xFF);\r\nvia_write_reg(VIACR, 0x02, raw.hor_blank_start & 0xFF);\r\nvia_write_reg_mask(VIACR, 0x03, raw.hor_blank_end & 0x1F, 0x1F);\r\nvia_write_reg(VIACR, 0x04, raw.hor_sync_start & 0xFF);\r\nvia_write_reg_mask(VIACR, 0x05, (raw.hor_sync_end & 0x1F)\r\n| (raw.hor_blank_end << (7 - 5) & 0x80), 0x9F);\r\nvia_write_reg(VIACR, 0x06, raw.ver_total & 0xFF);\r\nvia_write_reg_mask(VIACR, 0x07, (raw.ver_total >> 8 & 0x01)\r\n| (raw.ver_addr >> (8 - 1) & 0x02)\r\n| (raw.ver_sync_start >> (8 - 2) & 0x04)\r\n| (raw.ver_blank_start >> (8 - 3) & 0x08)\r\n| (raw.ver_total >> (9 - 5) & 0x20)\r\n| (raw.ver_addr >> (9 - 6) & 0x40)\r\n| (raw.ver_sync_start >> (9 - 7) & 0x80), 0xEF);\r\nvia_write_reg_mask(VIACR, 0x09, raw.ver_blank_start >> (9 - 5) & 0x20,\r\n0x20);\r\nvia_write_reg(VIACR, 0x10, raw.ver_sync_start & 0xFF);\r\nvia_write_reg_mask(VIACR, 0x11, raw.ver_sync_end & 0x0F, 0x0F);\r\nvia_write_reg(VIACR, 0x12, raw.ver_addr & 0xFF);\r\nvia_write_reg(VIACR, 0x15, raw.ver_blank_start & 0xFF);\r\nvia_write_reg(VIACR, 0x16, raw.ver_blank_end & 0xFF);\r\nvia_write_reg_mask(VIACR, 0x33, (raw.hor_sync_start >> (8 - 4) & 0x10)\r\n| (raw.hor_blank_end >> (6 - 5) & 0x20), 0x30);\r\nvia_write_reg_mask(VIACR, 0x35, (raw.ver_total >> 10 & 0x01)\r\n| (raw.ver_sync_start >> (10 - 1) & 0x02)\r\n| (raw.ver_addr >> (10 - 2) & 0x04)\r\n| (raw.ver_blank_start >> (10 - 3) & 0x08), 0x0F);\r\nvia_write_reg_mask(VIACR, 0x36, raw.hor_total >> (8 - 3) & 0x08, 0x08);\r\nvia_write_reg_mask(VIACR, 0x11, 0x80, 0x80);\r\nvia_write_reg_mask(VIACR, 0x17, 0x00, 0x80);\r\nvia_write_reg_mask(VIACR, 0x17, 0x80, 0x80);\r\n}\r\nvoid via_set_secondary_timing(const struct display_timing *timing)\r\n{\r\nstruct display_timing raw;\r\nraw.hor_total = timing->hor_total - 1;\r\nraw.hor_addr = timing->hor_addr - 1;\r\nraw.hor_blank_start = timing->hor_blank_start - 1;\r\nraw.hor_blank_end = timing->hor_blank_end - 1;\r\nraw.hor_sync_start = timing->hor_sync_start - 1;\r\nraw.hor_sync_end = timing->hor_sync_end - 1;\r\nraw.ver_total = timing->ver_total - 1;\r\nraw.ver_addr = timing->ver_addr - 1;\r\nraw.ver_blank_start = timing->ver_blank_start - 1;\r\nraw.ver_blank_end = timing->ver_blank_end - 1;\r\nraw.ver_sync_start = timing->ver_sync_start - 1;\r\nraw.ver_sync_end = timing->ver_sync_end - 1;\r\nvia_write_reg(VIACR, 0x50, raw.hor_total & 0xFF);\r\nvia_write_reg(VIACR, 0x51, raw.hor_addr & 0xFF);\r\nvia_write_reg(VIACR, 0x52, raw.hor_blank_start & 0xFF);\r\nvia_write_reg(VIACR, 0x53, raw.hor_blank_end & 0xFF);\r\nvia_write_reg(VIACR, 0x54, (raw.hor_blank_start >> 8 & 0x07)\r\n| (raw.hor_blank_end >> (8 - 3) & 0x38)\r\n| (raw.hor_sync_start >> (8 - 6) & 0xC0));\r\nvia_write_reg_mask(VIACR, 0x55, (raw.hor_total >> 8 & 0x0F)\r\n| (raw.hor_addr >> (8 - 4) & 0x70), 0x7F);\r\nvia_write_reg(VIACR, 0x56, raw.hor_sync_start & 0xFF);\r\nvia_write_reg(VIACR, 0x57, raw.hor_sync_end & 0xFF);\r\nvia_write_reg(VIACR, 0x58, raw.ver_total & 0xFF);\r\nvia_write_reg(VIACR, 0x59, raw.ver_addr & 0xFF);\r\nvia_write_reg(VIACR, 0x5A, raw.ver_blank_start & 0xFF);\r\nvia_write_reg(VIACR, 0x5B, raw.ver_blank_end & 0xFF);\r\nvia_write_reg(VIACR, 0x5C, (raw.ver_blank_start >> 8 & 0x07)\r\n| (raw.ver_blank_end >> (8 - 3) & 0x38)\r\n| (raw.hor_sync_end >> (8 - 6) & 0x40)\r\n| (raw.hor_sync_start >> (10 - 7) & 0x80));\r\nvia_write_reg(VIACR, 0x5D, (raw.ver_total >> 8 & 0x07)\r\n| (raw.ver_addr >> (8 - 3) & 0x38)\r\n| (raw.hor_blank_end >> (11 - 6) & 0x40)\r\n| (raw.hor_sync_start >> (11 - 7) & 0x80));\r\nvia_write_reg(VIACR, 0x5E, raw.ver_sync_start & 0xFF);\r\nvia_write_reg(VIACR, 0x5F, (raw.ver_sync_end & 0x1F)\r\n| (raw.ver_sync_start >> (8 - 5) & 0xE0));\r\n}\r\nvoid via_set_primary_address(u32 addr)\r\n{\r\nDEBUG_MSG(KERN_DEBUG "via_set_primary_address(0x%08X)\n", addr);\r\nvia_write_reg(VIACR, 0x0D, addr & 0xFF);\r\nvia_write_reg(VIACR, 0x0C, (addr >> 8) & 0xFF);\r\nvia_write_reg(VIACR, 0x34, (addr >> 16) & 0xFF);\r\nvia_write_reg_mask(VIACR, 0x48, (addr >> 24) & 0x1F, 0x1F);\r\n}\r\nvoid via_set_secondary_address(u32 addr)\r\n{\r\nDEBUG_MSG(KERN_DEBUG "via_set_secondary_address(0x%08X)\n", addr);\r\nvia_write_reg_mask(VIACR, 0x62, (addr >> 2) & 0xFE, 0xFE);\r\nvia_write_reg(VIACR, 0x63, (addr >> 10) & 0xFF);\r\nvia_write_reg(VIACR, 0x64, (addr >> 18) & 0xFF);\r\nvia_write_reg_mask(VIACR, 0xA3, (addr >> 26) & 0x07, 0x07);\r\n}\r\nvoid via_set_primary_pitch(u32 pitch)\r\n{\r\nDEBUG_MSG(KERN_DEBUG "via_set_primary_pitch(0x%08X)\n", pitch);\r\npitch = pitch >> 3;\r\nvia_write_reg(VIACR, 0x13, pitch & 0xFF);\r\nvia_write_reg_mask(VIACR, 0x35, (pitch >> (8 - 5)) & 0xE0, 0xE0);\r\n}\r\nvoid via_set_secondary_pitch(u32 pitch)\r\n{\r\nDEBUG_MSG(KERN_DEBUG "via_set_secondary_pitch(0x%08X)\n", pitch);\r\npitch = pitch >> 3;\r\nvia_write_reg(VIACR, 0x66, pitch & 0xFF);\r\nvia_write_reg_mask(VIACR, 0x67, (pitch >> 8) & 0x03, 0x03);\r\nvia_write_reg_mask(VIACR, 0x71, (pitch >> (10 - 7)) & 0x80, 0x80);\r\n}\r\nvoid via_set_primary_color_depth(u8 depth)\r\n{\r\nu8 value;\r\nDEBUG_MSG(KERN_DEBUG "via_set_primary_color_depth(%d)\n", depth);\r\nswitch (depth) {\r\ncase 8:\r\nvalue = 0x00;\r\nbreak;\r\ncase 15:\r\nvalue = 0x04;\r\nbreak;\r\ncase 16:\r\nvalue = 0x14;\r\nbreak;\r\ncase 24:\r\nvalue = 0x0C;\r\nbreak;\r\ncase 30:\r\nvalue = 0x08;\r\nbreak;\r\ndefault:\r\nprintk(KERN_WARNING "via_set_primary_color_depth: "\r\n"Unsupported depth: %d\n", depth);\r\nreturn;\r\n}\r\nvia_write_reg_mask(VIASR, 0x15, value, 0x1C);\r\n}\r\nvoid via_set_secondary_color_depth(u8 depth)\r\n{\r\nu8 value;\r\nDEBUG_MSG(KERN_DEBUG "via_set_secondary_color_depth(%d)\n", depth);\r\nswitch (depth) {\r\ncase 8:\r\nvalue = 0x00;\r\nbreak;\r\ncase 16:\r\nvalue = 0x40;\r\nbreak;\r\ncase 24:\r\nvalue = 0xC0;\r\nbreak;\r\ncase 30:\r\nvalue = 0x80;\r\nbreak;\r\ndefault:\r\nprintk(KERN_WARNING "via_set_secondary_color_depth: "\r\n"Unsupported depth: %d\n", depth);\r\nreturn;\r\n}\r\nvia_write_reg_mask(VIACR, 0x67, value, 0xC0);\r\n}
