# Reading pref.tcl
# do battleship_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Alisson\ RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship {C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:04:56 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship" C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv 
# -- Compiling module battleship
# 
# Top level modules:
# 	battleship
# End time: 22:04:57 on Apr 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alisson\ RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship {C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:04:57 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship" C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv 
# -- Compiling module fsm
# 
# Top level modules:
# 	fsm
# End time: 22:04:57 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alisson\ RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship {C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/contador_seg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:04:57 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship" C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/contador_seg.sv 
# -- Compiling module contador_seg
# 
# Top level modules:
# 	contador_seg
# End time: 22:04:57 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alisson\ RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship {C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/comparador.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:04:57 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship" C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/comparador.sv 
# -- Compiling module comparador
# 
# Top level modules:
# 	comparador
# End time: 22:04:58 on Apr 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alisson\ RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship {C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/clk_divider.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:04:58 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship" C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/clk_divider.sv 
# -- Compiling module clk_divider
# 
# Top level modules:
# 	clk_divider
# End time: 22:04:58 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alisson\ RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship {C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:04:58 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship" C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv 
# -- Compiling module barcos_move
# 
# Top level modules:
# 	barcos_move
# End time: 22:04:58 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alisson\ RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship {C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:04:58 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship" C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv 
# -- Compiling module ataque
# 
# Top level modules:
# 	ataque
# End time: 22:04:58 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Alisson\ RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship {C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:04:58 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship" C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship_tb.sv 
# -- Compiling module battleship_tb
# 
# Top level modules:
# 	battleship_tb
# End time: 22:04:58 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  battleship_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" battleship_tb 
# Start time: 22:04:58 on Apr 09,2024
# Loading sv_std.std
# Loading work.battleship_tb
# Loading work.battleship
# Loading work.clk_divider
# Loading work.fsm
# Loading work.contador_seg
# Loading work.comparador
# Loading work.barcos_move
# Loading work.ataque
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship_tb.sv(122)
#    Time: 140 ps  Iteration: 0  Instance: /battleship_tb
# Break in Module battleship_tb at C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship_tb.sv line 122
# End time: 22:06:59 on Apr 09,2024, Elapsed time: 0:02:01
# Errors: 0, Warnings: 0
