Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Thu May  6 16:56:36 2021
| Host         : A201-34 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file sccomp_control_sets_placed.rpt
| Design       : sccomp
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   175 |
| Unused register locations in slices containing registers |   390 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |            6 |
| No           | No                    | Yes                    |             272 |           99 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              64 |           24 |
| Yes          | No                    | Yes                    |            1053 |          699 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+----------------------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal         |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+--------------------------------+----------------------------------+------------------+----------------+
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[16][31][0] | U_SCCPU/U_RF/AR[0]               |                1 |              1 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[26][31][0] | U_SCCPU/U_RF/AR[0]               |                1 |              1 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[22][31][0] | U_SCCPU/U_RF/AR[0]               |                1 |              1 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[29][31][0] | U_SCCPU/U_EXE/AR[1]              |                1 |              1 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[19][31][0] | U_SCCPU/U_RF/AR[0]               |                1 |              1 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[30][31][0] | U_SCCPU/U_EXE/AR[1]              |                1 |              1 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[25][31][0] | U_SCCPU/U_RF/AR[0]               |                1 |              1 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[4][31][0]  | U_SCCPU/U_EXE/AR[0]              |                1 |              1 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[24][31][0] | U_SCCPU/U_EXE/AR[1]              |                1 |              1 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[3][31][0]  | U_SCCPU/U_EXE/AR[0]              |                1 |              1 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[2][31][0]  | U_SCCPU/U_EXE/AR[0]              |                1 |              1 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[1][31][0]  | U_SCCPU/U_EXE/AR[0]              |                1 |              1 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[18][31][0] | U_SCCPU/U_RF/AR[0]               |                1 |              1 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[17][31][0] | U_SCCPU/U_RF/AR[0]               |                1 |              1 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[20][31][0] | U_SCCPU/U_RF/AR[0]               |                1 |              1 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[23][31][0] | U_SCCPU/U_RF/AR[0]               |                1 |              1 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/E[0]              | U_SCCPU/U_EXE/AR[1]              |                1 |              1 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[21][31][0] | U_SCCPU/U_RF/AR[0]               |                1 |              1 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[28][31][0] | U_SCCPU/U_EXE/AR[1]              |                1 |              1 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[27][31][0] | U_SCCPU/U_RF/AR[0]               |                1 |              1 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[5][31][0]  | U_SCCPU/U_EXE/AR[0]              |                1 |              1 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[6][31][0]  | U_SCCPU/U_EXE/AR[0]              |                1 |              1 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[7][31][0]  | U_SCCPU/U_EXE/AR[0]              |                1 |              1 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[16][31][0] | U_SCCPU/U_EXE/AR[0]              |                2 |              2 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[20][31][0] | U_SCCPU/U_EXE/AR[0]              |                2 |              2 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[18][31][0] | U_SCCPU/U_EXE/AR[0]              |                2 |              2 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[17][31][0] | U_SCCPU/U_EXE/AR[0]              |                2 |              2 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[19][31][0] | U_SCCPU/U_EXE/AR[0]              |                2 |              2 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[22][31][0] | U_SCCPU/U_EXE/AR[0]              |                2 |              2 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[25][31][0] | U_SCCPU/U_EXE/AR[0]              |                2 |              2 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[21][31][0] | U_SCCPU/U_EXE/AR[0]              |                2 |              2 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[23][31][0] | U_SCCPU/U_EXE/AR[0]              |                2 |              2 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/E[0]              | U_SCCPU/U_EXE/AR[0]              |                3 |              3 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[28][31][0] | U_SCCPU/U_EXE/AR[0]              |                2 |              3 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[27][31][0] | U_SCCPU/U_EXE/AR[0]              |                2 |              3 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[30][31][0] | U_SCCPU/U_EXE/AR[0]              |                2 |              3 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[29][31][0] | U_SCCPU/U_EXE/AR[0]              |                3 |              3 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[24][31][0] | U_SCCPU/U_EXE/AR[0]              |                2 |              3 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[26][31][0] | U_SCCPU/U_EXE/AR[0]              |                3 |              3 |
|  clk_IBUF_BUFG |                                | U_SCCPU/U_MEM/MEM_B[3]_i_1_n_0   |                1 |              4 |
|  clk_IBUF_BUFG | U_SCCPU/U_ID/ID_nostall        | U_SCCPU/U_RF/AR[0]               |                1 |              4 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[29][31][0] | U_SCCPU/U_RF/rf_reg[26][5]_0[0]  |                4 |              5 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/E[0]              | U_SCCPU/U_RF/rf_reg[26][5]_0[0]  |                3 |              5 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[30][31][0] | U_SCCPU/U_RF/rf_reg[26][5]_0[0]  |                2 |              5 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[24][31][0] | U_SCCPU/U_RF/rf_reg[26][5]_0[0]  |                4 |              5 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[28][31][0] | U_SCCPU/U_RF/rf_reg[26][5]_0[0]  |                5 |              5 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[17][31][0] | U_SCCPU/U_RF/rf_reg[26][5]_0[0]  |                6 |              6 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[27][31][0] | U_SCCPU/U_RF/rf_reg[26][5]_0[0]  |                4 |              6 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[25][31][0] | U_SCCPU/U_RF/rf_reg[26][5]_0[0]  |                5 |              6 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[18][31][0] | U_SCCPU/U_RF/rf_reg[26][5]_0[0]  |                6 |              6 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[19][31][0] | U_SCCPU/U_RF/rf_reg[26][5]_0[0]  |                6 |              6 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[23][31][0] | U_SCCPU/U_RF/rf_reg[26][5]_0[0]  |                4 |              6 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[26][31][0] | U_SCCPU/U_RF/rf_reg[26][5]_0[0]  |                5 |              6 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[22][31][0] | U_SCCPU/U_RF/rf_reg[26][5]_0[0]  |                5 |              6 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[16][31][0] | U_SCCPU/U_RF/rf_reg[26][5]_0[0]  |                2 |              6 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[21][31][0] | U_SCCPU/U_RF/rf_reg[26][5]_0[0]  |                5 |              6 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[20][31][0] | U_SCCPU/U_RF/rf_reg[26][5]_0[0]  |                6 |              6 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[23][31][0] | U_SCCPU/U_RF/rf[31][12]_i_2_n_0  |                6 |              7 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[22][31][0] | U_SCCPU/U_RF/rf[31][12]_i_2_n_0  |                5 |              7 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[27][31][0] | U_SCCPU/U_RF/rf[31][12]_i_2_n_0  |                5 |              7 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[27][31][0] | U_SCCPU/U_RF/rf[31][27]_i_2_n_0  |                3 |              7 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[18][31][0] | U_SCCPU/U_RF/rf[31][20]_i_2_n_0  |                4 |              7 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[11][31][0] | U_SCCPU/U_RF/AR[0]               |                4 |              7 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[28][31][0] | U_SCCPU/U_RF/rf[31][20]_i_2_n_0  |                5 |              7 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[1][31][0]  | U_SCCPU/U_RF/AR[0]               |                6 |              7 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[10][31][0] | U_SCCPU/U_RF/AR[0]               |                3 |              7 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/E[0]              | U_SCCPU/U_RF/rf[31][27]_i_2_n_0  |                6 |              7 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[29][31][0] | U_SCCPU/U_RF/rf[31][27]_i_2_n_0  |                6 |              7 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[24][31][0] | U_SCCPU/U_RF/rf[31][27]_i_2_n_0  |                5 |              7 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[25][31][0] | U_SCCPU/U_RF/rf[31][12]_i_2_n_0  |                5 |              7 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[2][31][0]  | U_SCCPU/U_RF/AR[0]               |                4 |              7 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[15][31][0] | U_SCCPU/U_RF/AR[0]               |                5 |              7 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[16][31][0] | U_SCCPU/U_RF/rf[31][20]_i_2_n_0  |                4 |              7 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[30][31][0] | U_SCCPU/U_RF/rf[31][27]_i_2_n_0  |                3 |              7 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[20][31][0] | U_SCCPU/U_RF/rf[31][12]_i_2_n_0  |                6 |              7 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[17][31][0] | U_SCCPU/U_RF/rf[31][20]_i_2_n_0  |                4 |              7 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[3][31][0]  | U_SCCPU/U_RF/AR[0]               |                5 |              7 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[21][31][0] | U_SCCPU/U_RF/rf[31][20]_i_2_n_0  |                5 |              7 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[4][31][0]  | U_SCCPU/U_RF/AR[0]               |                6 |              7 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[19][31][0] | U_SCCPU/U_RF/rf[31][20]_i_2_n_0  |                5 |              7 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[5][31][0]  | U_SCCPU/U_RF/AR[0]               |                5 |              7 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[26][31][0] | U_SCCPU/U_RF/rf[31][12]_i_2_n_0  |                4 |              7 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[6][31][0]  | U_SCCPU/U_RF/AR[0]               |                4 |              7 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[26][31][0] | U_SCCPU/U_RF/rf[31][27]_i_2_n_0  |                2 |              7 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[7][31][0]  | U_SCCPU/U_RF/AR[0]               |                4 |              7 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[13][31][0] | U_SCCPU/U_RF/AR[0]               |                3 |              7 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[8][31][0]  | U_SCCPU/U_RF/AR[0]               |                5 |              7 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[9][31][0]  | U_SCCPU/U_RF/AR[0]               |                6 |              7 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[23][31][0] | U_SCCPU/U_RF/rf[31][20]_i_2_n_0  |                5 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[23][31][0] | U_SCCPU/U_RF/rf[31][27]_i_2_n_0  |                3 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[24][31][0] | U_SCCPU/U_RF/rf[31][12]_i_2_n_0  |                4 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[24][31][0] | U_SCCPU/U_RF/rf[31][20]_i_2_n_0  |                4 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[25][31][0] | U_SCCPU/U_RF/rf[31][20]_i_2_n_0  |                6 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[25][31][0] | U_SCCPU/U_RF/rf[31][27]_i_2_n_0  |                3 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[22][31][0] | U_SCCPU/U_RF/rf[31][27]_i_2_n_0  |                6 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/E[0]              | U_SCCPU/U_RF/rf[31][12]_i_2_n_0  |                6 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[26][31][0] | U_SCCPU/U_RF/rf[31][20]_i_2_n_0  |                5 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/E[0]              | U_SCCPU/U_RF/rf[31][20]_i_2_n_0  |                7 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[10][31][0] | U_SCCPU/U_RF/rf[15][24]_i_1_n_0  |                3 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[11][31][0] | U_SCCPU/U_RF/rf[15][15]_i_1_n_0  |                5 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[11][31][0] | U_SCCPU/U_RF/rf[15][24]_i_1_n_0  |                7 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[12][31][0] | U_SCCPU/U_RF/AR[0]               |                3 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[27][31][0] | U_SCCPU/U_RF/rf[31][20]_i_2_n_0  |                6 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[12][31][0] | U_SCCPU/U_RF/rf[15][15]_i_1_n_0  |                5 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[12][31][0] | U_SCCPU/U_RF/rf[15][24]_i_1_n_0  |                3 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[12][31][0] | U_SCCPU/U_RF/rf[15][7]_i_1_n_0   |                6 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[28][31][0] | U_SCCPU/U_RF/rf[31][12]_i_2_n_0  |                6 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[13][31][0] | U_SCCPU/U_RF/rf[15][15]_i_1_n_0  |                7 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[28][31][0] | U_SCCPU/U_RF/rf[31][27]_i_2_n_0  |                4 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[13][31][0] | U_SCCPU/U_RF/rf[15][7]_i_1_n_0   |                4 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[14][31][0] | U_SCCPU/U_RF/AR[0]               |                4 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[14][31][0] | U_SCCPU/U_RF/rf[15][15]_i_1_n_0  |                8 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[29][31][0] | U_SCCPU/U_RF/rf[31][12]_i_2_n_0  |                6 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[29][31][0] | U_SCCPU/U_RF/rf[31][20]_i_2_n_0  |                4 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[14][31][0] | U_SCCPU/U_RF/rf[15][24]_i_1_n_0  |                7 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[14][31][0] | U_SCCPU/U_RF/rf[15][7]_i_1_n_0   |                7 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[15][31][0] | U_SCCPU/U_RF/rf[15][15]_i_1_n_0  |                5 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[15][31][0] | U_SCCPU/U_RF/rf[15][7]_i_1_n_0   |                6 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[2][31][0]  | U_SCCPU/U_RF/rf[15][15]_i_1_n_0  |                5 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[2][31][0]  | U_SCCPU/U_RF/rf[15][24]_i_1_n_0  |                5 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[2][31][0]  | U_SCCPU/U_RF/rf[15][7]_i_1_n_0   |                5 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[16][31][0] | U_SCCPU/U_RF/rf[31][12]_i_2_n_0  |                6 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[16][31][0] | U_SCCPU/U_RF/rf[31][27]_i_2_n_0  |                3 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[30][31][0] | U_SCCPU/U_RF/rf[31][12]_i_2_n_0  |                4 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[30][31][0] | U_SCCPU/U_RF/rf[31][20]_i_2_n_0  |                6 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[17][31][0] | U_SCCPU/U_RF/rf[31][12]_i_2_n_0  |                7 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[17][31][0] | U_SCCPU/U_RF/rf[31][27]_i_2_n_0  |                5 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[18][31][0] | U_SCCPU/U_RF/rf[31][12]_i_2_n_0  |                7 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[18][31][0] | U_SCCPU/U_RF/rf[31][27]_i_2_n_0  |                5 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[3][31][0]  | U_SCCPU/U_RF/rf[15][15]_i_1_n_0  |                6 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[3][31][0]  | U_SCCPU/U_RF/rf[15][24]_i_1_n_0  |                6 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[3][31][0]  | U_SCCPU/U_RF/rf[15][7]_i_1_n_0   |                4 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[19][31][0] | U_SCCPU/U_RF/rf[31][12]_i_2_n_0  |                5 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[19][31][0] | U_SCCPU/U_RF/rf[31][27]_i_2_n_0  |                6 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[4][31][0]  | U_SCCPU/U_RF/rf[15][15]_i_1_n_0  |                4 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[4][31][0]  | U_SCCPU/U_RF/rf[15][24]_i_1_n_0  |                6 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[4][31][0]  | U_SCCPU/U_RF/rf[15][7]_i_1_n_0   |                4 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[1][31][0]  | U_SCCPU/U_RF/rf[15][15]_i_1_n_0  |                5 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[1][31][0]  | U_SCCPU/U_RF/rf[15][24]_i_1_n_0  |                4 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[5][31][0]  | U_SCCPU/U_RF/rf[15][15]_i_1_n_0  |                5 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[5][31][0]  | U_SCCPU/U_RF/rf[15][24]_i_1_n_0  |                4 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[5][31][0]  | U_SCCPU/U_RF/rf[15][7]_i_1_n_0   |                3 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[1][31][0]  | U_SCCPU/U_RF/rf[15][7]_i_1_n_0   |                3 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[20][31][0] | U_SCCPU/U_RF/rf[31][20]_i_2_n_0  |                6 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[6][31][0]  | U_SCCPU/U_RF/rf[15][15]_i_1_n_0  |                7 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[6][31][0]  | U_SCCPU/U_RF/rf[15][24]_i_1_n_0  |                5 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[6][31][0]  | U_SCCPU/U_RF/rf[15][7]_i_1_n_0   |                7 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[20][31][0] | U_SCCPU/U_RF/rf[31][27]_i_2_n_0  |                4 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[21][31][0] | U_SCCPU/U_RF/rf[31][12]_i_2_n_0  |                6 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[7][31][0]  | U_SCCPU/U_RF/rf[15][15]_i_1_n_0  |                6 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[7][31][0]  | U_SCCPU/U_RF/rf[15][24]_i_1_n_0  |                6 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[7][31][0]  | U_SCCPU/U_RF/rf[15][7]_i_1_n_0   |                6 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[21][31][0] | U_SCCPU/U_RF/rf[31][27]_i_2_n_0  |                4 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[22][31][0] | U_SCCPU/U_RF/rf[31][20]_i_2_n_0  |                5 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[8][31][0]  | U_SCCPU/U_RF/rf[15][24]_i_1_n_0  |                6 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[8][31][0]  | U_SCCPU/U_RF/rf[15][7]_i_1_n_0   |                5 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[10][31][0] | U_SCCPU/U_RF/rf[15][7]_i_1_n_0   |                6 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[9][31][0]  | U_SCCPU/U_RF/rf[15][15]_i_1_n_0  |                7 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[9][31][0]  | U_SCCPU/U_RF/rf[15][24]_i_1_n_0  |                7 |              8 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[15][31][0] | U_SCCPU/U_RF/rf[15][24]_i_1_n_0  |                5 |              9 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[10][31][0] | U_SCCPU/U_RF/rf[15][15]_i_1_n_0  |                8 |              9 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[13][31][0] | U_SCCPU/U_RF/rf[15][24]_i_1_n_0  |                4 |              9 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[11][31][0] | U_SCCPU/U_RF/rf[15][7]_i_1_n_0   |                4 |              9 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[8][31][0]  | U_SCCPU/U_RF/rf[15][15]_i_1_n_0  |                7 |              9 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[9][31][0]  | U_SCCPU/U_RF/rf[15][7]_i_1_n_0   |                7 |              9 |
|  clk_IBUF_BUFG | U_SCCPU/U_ID/ID_nostall        | U_SCCPU/U_EXE/AR[0]              |                4 |             15 |
|  clk_IBUF_BUFG |                                |                                  |                6 |             21 |
|  clk_IBUF_BUFG |                                | U_SCCPU/U_RF/rf_reg[26][5]_0[0]  |               15 |             31 |
| ~clk_IBUF_BUFG | U_SCCPU/U_WB/rf_reg[0][0][0]   |                                  |               15 |             32 |
|  clk_IBUF_BUFG | U_SCCPU/U_ID/ID_PC[31]_i_1_n_0 |                                  |                9 |             32 |
|  clk_IBUF_BUFG | U_SCCPU/U_ID/ID_nostall        | U_SCCPU/U_EXE/AR[1]              |               15 |             42 |
|  clk_IBUF_BUFG |                                | U_SCCPU/U_EXE/AR[0]              |               27 |             61 |
|  clk_IBUF_BUFG | U_SCCPU/U_MEM/MemWrite         |                                  |               16 |             64 |
|  clk_IBUF_BUFG |                                | U_SCCPU/U_EXE/AR[1]              |               25 |             75 |
|  clk_IBUF_BUFG |                                | U_SCCPU/U_WB/WB_read_reg[0]_0[0] |               31 |            101 |
+----------------+--------------------------------+----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    23 |
| 2      |                     9 |
| 3      |                     7 |
| 4      |                     2 |
| 5      |                     5 |
| 6      |                    11 |
| 7      |                    31 |
| 8      |                    71 |
| 9      |                     6 |
| 15     |                     1 |
| 16+    |                     9 |
+--------+-----------------------+


