Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Mon Aug 29 03:59:42 2022
| Host              : Yuhao running 64-bit Ubuntu 22.04.1 LTS
| Command           : report_timing_summary -max_paths 10 -file Accumulator_MultiDMA_bd_wrapper_timing_summary_routed.rpt -pb Accumulator_MultiDMA_bd_wrapper_timing_summary_routed.pb -rpx Accumulator_MultiDMA_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : Accumulator_MultiDMA_bd_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.499        0.000                      0                42779        0.011        0.000                      0                42779        3.500        0.000                       0                 13790  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            5.499        0.000                      0                42023        0.011        0.000                      0                42023        3.500        0.000                       0                 13790  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 6.508        0.000                      0                  756        0.222        0.000                      0                  756  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 1.766ns (42.885%)  route 2.352ns (57.115%))
  Logic Levels:           14  (CARRY8=9 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 11.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.840ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.759ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.909     2.116    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E2                                     r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.243     2.359 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[2]
                         net (fo=3, routed)           0.804     3.163    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/in_m_axis_tdata_3[2]
    SLICE_X18Y14         LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     3.331 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_24/O
                         net (fo=2, routed)           0.234     3.565    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_24_n_0
    SLICE_X18Y14         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174     3.739 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_31/O
                         net (fo=1, routed)           0.010     3.749    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_31_n_0
    SLICE_X18Y14         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.944 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.972    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19_n_0
    SLICE_X18Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.995 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19/CO[7]
                         net (fo=1, routed)           0.028     4.023    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19_n_0
    SLICE_X18Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.046 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_19/CO[7]
                         net (fo=1, routed)           0.028     4.074    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_19_n_0
    SLICE_X18Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.097 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_19/CO[7]
                         net (fo=1, routed)           0.028     4.125    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_19_n_0
    SLICE_X18Y18         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     4.197 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_19/O[0]
                         net (fo=2, routed)           0.246     4.443    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_19_n_15
    SLICE_X19Y18         LUT4 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.171     4.614 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_9/O
                         net (fo=2, routed)           0.375     4.989    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_9_n_0
    SLICE_X19Y18         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.116     5.105 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_17/O
                         net (fo=1, routed)           0.018     5.123    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_17_n_0
    SLICE_X19Y18         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     5.361 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.389    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2_n_0
    SLICE_X19Y19         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.412 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.440    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2_n_0
    SLICE_X19Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.463 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[55]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.491    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[55]_i_2_n_0
    SLICE_X19Y21         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     5.595 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[63]_i_3/O[3]
                         net (fo=1, routed)           0.438     6.033    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/in8[59]
    SLICE_X16Y20         LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.170     6.203 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[59]_i_1/O
                         net (fo=1, routed)           0.031     6.234    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/p_1_in[59]
    SLICE_X16Y20         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.552    11.719    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X16Y20         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[59]/C
                         clock pessimism              0.163    11.882    
                         clock uncertainty           -0.176    11.706    
    SLICE_X16Y20         FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.027    11.733    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[59]
  -------------------------------------------------------------------
                         required time                         11.733    
                         arrival time                          -6.234    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 1.764ns (42.826%)  route 2.355ns (57.174%))
  Logic Levels:           13  (CARRY8=8 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.728ns = ( 11.728 - 10.000 ) 
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.840ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.759ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.909     2.116    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E2                                     r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.243     2.359 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[2]
                         net (fo=3, routed)           0.804     3.163    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/in_m_axis_tdata_3[2]
    SLICE_X18Y14         LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     3.331 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_24/O
                         net (fo=2, routed)           0.234     3.565    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_24_n_0
    SLICE_X18Y14         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174     3.739 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_31/O
                         net (fo=1, routed)           0.010     3.749    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_31_n_0
    SLICE_X18Y14         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.944 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.972    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19_n_0
    SLICE_X18Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.995 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19/CO[7]
                         net (fo=1, routed)           0.028     4.023    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19_n_0
    SLICE_X18Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.046 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_19/CO[7]
                         net (fo=1, routed)           0.028     4.074    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_19_n_0
    SLICE_X18Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.097 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_19/CO[7]
                         net (fo=1, routed)           0.028     4.125    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_19_n_0
    SLICE_X18Y18         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     4.197 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_19/O[0]
                         net (fo=2, routed)           0.246     4.443    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_19_n_15
    SLICE_X19Y18         LUT4 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.171     4.614 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_9/O
                         net (fo=2, routed)           0.375     4.989    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_9_n_0
    SLICE_X19Y18         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.116     5.105 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_17/O
                         net (fo=1, routed)           0.018     5.123    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_17_n_0
    SLICE_X19Y18         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     5.361 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.389    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2_n_0
    SLICE_X19Y19         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.412 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.440    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2_n_0
    SLICE_X19Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     5.537 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[55]_i_2/O[1]
                         net (fo=1, routed)           0.475     6.012    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/in8[49]
    SLICE_X16Y21         LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.198     6.210 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[49]_i_1/O
                         net (fo=1, routed)           0.025     6.235    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/p_1_in[49]
    SLICE_X16Y21         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.561    11.728    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X16Y21         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[49]/C
                         clock pessimism              0.163    11.891    
                         clock uncertainty           -0.176    11.715    
    SLICE_X16Y21         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    11.742    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[49]
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                          -6.235    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 1.716ns (41.946%)  route 2.375ns (58.054%))
  Logic Levels:           14  (CARRY8=9 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 11.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.840ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.759ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.909     2.116    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E2                                     r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.243     2.359 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[2]
                         net (fo=3, routed)           0.804     3.163    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/in_m_axis_tdata_3[2]
    SLICE_X18Y14         LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     3.331 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_24/O
                         net (fo=2, routed)           0.234     3.565    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_24_n_0
    SLICE_X18Y14         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174     3.739 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_31/O
                         net (fo=1, routed)           0.010     3.749    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_31_n_0
    SLICE_X18Y14         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.944 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.972    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19_n_0
    SLICE_X18Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.995 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19/CO[7]
                         net (fo=1, routed)           0.028     4.023    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19_n_0
    SLICE_X18Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.046 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_19/CO[7]
                         net (fo=1, routed)           0.028     4.074    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_19_n_0
    SLICE_X18Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.097 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_19/CO[7]
                         net (fo=1, routed)           0.028     4.125    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_19_n_0
    SLICE_X18Y18         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     4.197 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_19/O[0]
                         net (fo=2, routed)           0.246     4.443    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_19_n_15
    SLICE_X19Y18         LUT4 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.171     4.614 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_9/O
                         net (fo=2, routed)           0.375     4.989    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_9_n_0
    SLICE_X19Y18         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.116     5.105 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_17/O
                         net (fo=1, routed)           0.018     5.123    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_17_n_0
    SLICE_X19Y18         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     5.361 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.389    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2_n_0
    SLICE_X19Y19         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.412 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.440    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2_n_0
    SLICE_X19Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.463 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[55]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.491    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[55]_i_2_n_0
    SLICE_X19Y21         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     5.600 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[63]_i_3/O[4]
                         net (fo=1, routed)           0.434     6.034    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/in8[60]
    SLICE_X17Y21         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     6.149 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[60]_i_1/O
                         net (fo=1, routed)           0.058     6.207    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/p_1_in[60]
    SLICE_X17Y21         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.552    11.719    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X17Y21         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[60]/C
                         clock pessimism              0.163    11.882    
                         clock uncertainty           -0.176    11.706    
    SLICE_X17Y21         FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.027    11.733    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[60]
  -------------------------------------------------------------------
                         required time                         11.733    
                         arrival time                          -6.207    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 1.772ns (43.336%)  route 2.317ns (56.664%))
  Logic Levels:           13  (CARRY8=8 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 11.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.840ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.759ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.909     2.116    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E2                                     r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.243     2.359 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[2]
                         net (fo=3, routed)           0.804     3.163    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/in_m_axis_tdata_3[2]
    SLICE_X18Y14         LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     3.331 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_24/O
                         net (fo=2, routed)           0.234     3.565    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_24_n_0
    SLICE_X18Y14         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174     3.739 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_31/O
                         net (fo=1, routed)           0.010     3.749    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_31_n_0
    SLICE_X18Y14         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.944 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.972    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19_n_0
    SLICE_X18Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.995 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19/CO[7]
                         net (fo=1, routed)           0.028     4.023    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19_n_0
    SLICE_X18Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.046 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_19/CO[7]
                         net (fo=1, routed)           0.028     4.074    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_19_n_0
    SLICE_X18Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.097 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_19/CO[7]
                         net (fo=1, routed)           0.028     4.125    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_19_n_0
    SLICE_X18Y18         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     4.197 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_19/O[0]
                         net (fo=2, routed)           0.246     4.443    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_19_n_15
    SLICE_X19Y18         LUT4 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.171     4.614 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_9/O
                         net (fo=2, routed)           0.375     4.989    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_9_n_0
    SLICE_X19Y18         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.116     5.105 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_17/O
                         net (fo=1, routed)           0.018     5.123    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_17_n_0
    SLICE_X19Y18         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     5.361 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.389    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2_n_0
    SLICE_X19Y19         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.412 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.440    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2_n_0
    SLICE_X19Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     5.569 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[55]_i_2/O[6]
                         net (fo=1, routed)           0.403     5.972    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/in8[54]
    SLICE_X17Y21         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     6.146 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[54]_i_1/O
                         net (fo=1, routed)           0.059     6.205    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/p_1_in[54]
    SLICE_X17Y21         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.552    11.719    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X17Y21         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[54]/C
                         clock pessimism              0.163    11.882    
                         clock uncertainty           -0.176    11.706    
    SLICE_X17Y21         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.027    11.733    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[54]
  -------------------------------------------------------------------
                         required time                         11.733    
                         arrival time                          -6.205    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 1.756ns (43.060%)  route 2.322ns (56.940%))
  Logic Levels:           14  (CARRY8=9 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 11.722 - 10.000 ) 
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.840ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.759ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.909     2.116    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E2                                     r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.243     2.359 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[2]
                         net (fo=3, routed)           0.804     3.163    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/in_m_axis_tdata_3[2]
    SLICE_X18Y14         LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     3.331 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_24/O
                         net (fo=2, routed)           0.234     3.565    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_24_n_0
    SLICE_X18Y14         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174     3.739 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_31/O
                         net (fo=1, routed)           0.010     3.749    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_31_n_0
    SLICE_X18Y14         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.944 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.972    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19_n_0
    SLICE_X18Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.995 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19/CO[7]
                         net (fo=1, routed)           0.028     4.023    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19_n_0
    SLICE_X18Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.046 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_19/CO[7]
                         net (fo=1, routed)           0.028     4.074    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_19_n_0
    SLICE_X18Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.097 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_19/CO[7]
                         net (fo=1, routed)           0.028     4.125    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_19_n_0
    SLICE_X18Y18         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     4.197 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_19/O[0]
                         net (fo=2, routed)           0.246     4.443    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_19_n_15
    SLICE_X19Y18         LUT4 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.171     4.614 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_9/O
                         net (fo=2, routed)           0.375     4.989    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_9_n_0
    SLICE_X19Y18         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.116     5.105 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_17/O
                         net (fo=1, routed)           0.018     5.123    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_17_n_0
    SLICE_X19Y18         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     5.361 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.389    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2_n_0
    SLICE_X19Y19         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.412 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.440    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2_n_0
    SLICE_X19Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.463 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[55]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.491    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[55]_i_2_n_0
    SLICE_X19Y21         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     5.588 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[63]_i_3/O[1]
                         net (fo=1, routed)           0.414     6.002    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/in8[57]
    SLICE_X16Y22         LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.167     6.169 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[57]_i_1/O
                         net (fo=1, routed)           0.025     6.194    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/p_1_in[57]
    SLICE_X16Y22         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.555    11.722    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X16Y22         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[57]/C
                         clock pessimism              0.163    11.885    
                         clock uncertainty           -0.176    11.709    
    SLICE_X16Y22         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    11.736    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[57]
  -------------------------------------------------------------------
                         required time                         11.736    
                         arrival time                          -6.194    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.632ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 1.680ns (42.126%)  route 2.308ns (57.874%))
  Logic Levels:           13  (CARRY8=8 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 11.722 - 10.000 ) 
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.840ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.759ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.909     2.116    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E2                                     r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.243     2.359 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[2]
                         net (fo=3, routed)           0.804     3.163    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/in_m_axis_tdata_3[2]
    SLICE_X18Y14         LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     3.331 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_24/O
                         net (fo=2, routed)           0.234     3.565    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_24_n_0
    SLICE_X18Y14         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174     3.739 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_31/O
                         net (fo=1, routed)           0.010     3.749    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_31_n_0
    SLICE_X18Y14         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.944 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.972    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19_n_0
    SLICE_X18Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.995 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19/CO[7]
                         net (fo=1, routed)           0.028     4.023    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19_n_0
    SLICE_X18Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.046 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_19/CO[7]
                         net (fo=1, routed)           0.028     4.074    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_19_n_0
    SLICE_X18Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.097 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_19/CO[7]
                         net (fo=1, routed)           0.028     4.125    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_19_n_0
    SLICE_X18Y18         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     4.197 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_19/O[0]
                         net (fo=2, routed)           0.246     4.443    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_19_n_15
    SLICE_X19Y18         LUT4 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.171     4.614 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_9/O
                         net (fo=2, routed)           0.375     4.989    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_9_n_0
    SLICE_X19Y18         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.116     5.105 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_17/O
                         net (fo=1, routed)           0.018     5.123    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_17_n_0
    SLICE_X19Y18         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     5.361 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.389    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2_n_0
    SLICE_X19Y19         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.412 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.440    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2_n_0
    SLICE_X19Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     5.585 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[55]_i_2/O[5]
                         net (fo=1, routed)           0.385     5.970    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/in8[53]
    SLICE_X16Y22         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     6.036 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[53]_i_1/O
                         net (fo=1, routed)           0.068     6.104    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/p_1_in[53]
    SLICE_X16Y22         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.555    11.722    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X16Y22         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[53]/C
                         clock pessimism              0.163    11.885    
                         clock uncertainty           -0.176    11.709    
    SLICE_X16Y22         FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.027    11.736    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[53]
  -------------------------------------------------------------------
                         required time                         11.736    
                         arrival time                          -6.104    
  -------------------------------------------------------------------
                         slack                                  5.632    

Slack (MET) :             5.638ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 1.690ns (42.473%)  route 2.289ns (57.527%))
  Logic Levels:           13  (CARRY8=8 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 11.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.840ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.759ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.909     2.116    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E2                                     r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.243     2.359 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[2]
                         net (fo=3, routed)           0.804     3.163    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/in_m_axis_tdata_3[2]
    SLICE_X18Y14         LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     3.331 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_24/O
                         net (fo=2, routed)           0.234     3.565    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_24_n_0
    SLICE_X18Y14         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174     3.739 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_31/O
                         net (fo=1, routed)           0.010     3.749    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_31_n_0
    SLICE_X18Y14         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.944 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.972    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19_n_0
    SLICE_X18Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.995 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19/CO[7]
                         net (fo=1, routed)           0.028     4.023    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19_n_0
    SLICE_X18Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.046 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_19/CO[7]
                         net (fo=1, routed)           0.028     4.074    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_19_n_0
    SLICE_X18Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.097 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_19/CO[7]
                         net (fo=1, routed)           0.028     4.125    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_19_n_0
    SLICE_X18Y18         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     4.197 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_19/O[0]
                         net (fo=2, routed)           0.246     4.443    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_19_n_15
    SLICE_X19Y18         LUT4 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.171     4.614 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_9/O
                         net (fo=2, routed)           0.375     4.989    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_9_n_0
    SLICE_X19Y18         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.116     5.105 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_17/O
                         net (fo=1, routed)           0.018     5.123    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_17_n_0
    SLICE_X19Y18         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     5.361 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.389    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2_n_0
    SLICE_X19Y19         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.412 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.440    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2_n_0
    SLICE_X19Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     5.526 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[55]_i_2/O[2]
                         net (fo=1, routed)           0.409     5.935    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/in8[50]
    SLICE_X16Y20         LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.135     6.070 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[50]_i_1/O
                         net (fo=1, routed)           0.025     6.095    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/p_1_in[50]
    SLICE_X16Y20         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.552    11.719    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X16Y20         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[50]/C
                         clock pessimism              0.163    11.882    
                         clock uncertainty           -0.176    11.706    
    SLICE_X16Y20         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    11.733    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[50]
  -------------------------------------------------------------------
                         required time                         11.733    
                         arrival time                          -6.095    
  -------------------------------------------------------------------
                         slack                                  5.638    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 1.694ns (42.832%)  route 2.261ns (57.168%))
  Logic Levels:           13  (CARRY8=8 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 11.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.840ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.759ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.909     2.116    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E2                                     r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.243     2.359 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[2]
                         net (fo=3, routed)           0.804     3.163    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/in_m_axis_tdata_3[2]
    SLICE_X18Y14         LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     3.331 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_24/O
                         net (fo=2, routed)           0.234     3.565    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_24_n_0
    SLICE_X18Y14         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174     3.739 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_31/O
                         net (fo=1, routed)           0.010     3.749    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_31_n_0
    SLICE_X18Y14         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.944 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.972    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19_n_0
    SLICE_X18Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.995 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19/CO[7]
                         net (fo=1, routed)           0.028     4.023    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19_n_0
    SLICE_X18Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.046 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_19/CO[7]
                         net (fo=1, routed)           0.028     4.074    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_19_n_0
    SLICE_X18Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.097 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_19/CO[7]
                         net (fo=1, routed)           0.028     4.125    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_19_n_0
    SLICE_X18Y18         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     4.197 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_19/O[0]
                         net (fo=2, routed)           0.246     4.443    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_19_n_15
    SLICE_X19Y18         LUT4 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.171     4.614 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_9/O
                         net (fo=2, routed)           0.375     4.989    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_9_n_0
    SLICE_X19Y18         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.116     5.105 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_17/O
                         net (fo=1, routed)           0.018     5.123    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_17_n_0
    SLICE_X19Y18         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     5.361 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.389    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2_n_0
    SLICE_X19Y19         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.412 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.440    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2_n_0
    SLICE_X19Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     5.549 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[55]_i_2/O[4]
                         net (fo=1, routed)           0.348     5.897    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/in8[52]
    SLICE_X17Y21         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     6.013 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[52]_i_1/O
                         net (fo=1, routed)           0.058     6.071    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/p_1_in[52]
    SLICE_X17Y21         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.552    11.719    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X17Y21         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[52]/C
                         clock pessimism              0.163    11.882    
                         clock uncertainty           -0.176    11.706    
    SLICE_X17Y21         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.027    11.733    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[52]
  -------------------------------------------------------------------
                         required time                         11.733    
                         arrival time                          -6.071    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 1.679ns (42.496%)  route 2.272ns (57.504%))
  Logic Levels:           13  (CARRY8=8 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 11.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.840ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.759ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.909     2.116    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E2                                     r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.243     2.359 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[2]
                         net (fo=3, routed)           0.804     3.163    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/in_m_axis_tdata_3[2]
    SLICE_X18Y14         LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     3.331 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_24/O
                         net (fo=2, routed)           0.234     3.565    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_24_n_0
    SLICE_X18Y14         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174     3.739 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_31/O
                         net (fo=1, routed)           0.010     3.749    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_31_n_0
    SLICE_X18Y14         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.944 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.972    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19_n_0
    SLICE_X18Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.995 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19/CO[7]
                         net (fo=1, routed)           0.028     4.023    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19_n_0
    SLICE_X18Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.046 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_19/CO[7]
                         net (fo=1, routed)           0.028     4.074    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_19_n_0
    SLICE_X18Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.097 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_19/CO[7]
                         net (fo=1, routed)           0.028     4.125    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_19_n_0
    SLICE_X18Y18         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     4.197 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_19/O[0]
                         net (fo=2, routed)           0.246     4.443    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_19_n_15
    SLICE_X19Y18         LUT4 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.171     4.614 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_9/O
                         net (fo=2, routed)           0.375     4.989    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_9_n_0
    SLICE_X19Y18         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.116     5.105 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_17/O
                         net (fo=1, routed)           0.018     5.123    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_17_n_0
    SLICE_X19Y18         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     5.361 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.389    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2_n_0
    SLICE_X19Y19         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.412 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.440    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2_n_0
    SLICE_X19Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     5.586 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[55]_i_2/O[7]
                         net (fo=1, routed)           0.348     5.934    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/in8[55]
    SLICE_X16Y20         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     5.998 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[55]_i_1/O
                         net (fo=1, routed)           0.069     6.067    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/p_1_in[55]
    SLICE_X16Y20         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.552    11.719    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X16Y20         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[55]/C
                         clock pessimism              0.163    11.882    
                         clock uncertainty           -0.176    11.706    
    SLICE_X16Y20         FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.027    11.733    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[55]
  -------------------------------------------------------------------
                         required time                         11.733    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 1.699ns (43.078%)  route 2.245ns (56.922%))
  Logic Levels:           14  (CARRY8=9 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 11.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.840ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.759ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.909     2.116    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E2                                     r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.243     2.359 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[2]
                         net (fo=3, routed)           0.804     3.163    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/in_m_axis_tdata_3[2]
    SLICE_X18Y14         LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     3.331 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_24/O
                         net (fo=2, routed)           0.234     3.565    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_24_n_0
    SLICE_X18Y14         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174     3.739 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_31/O
                         net (fo=1, routed)           0.010     3.749    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[15]_i_31_n_0
    SLICE_X18Y14         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.944 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19/CO[7]
                         net (fo=1, routed)           0.028     3.972    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[15]_i_19_n_0
    SLICE_X18Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.995 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19/CO[7]
                         net (fo=1, routed)           0.028     4.023    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[23]_i_19_n_0
    SLICE_X18Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.046 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_19/CO[7]
                         net (fo=1, routed)           0.028     4.074    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[31]_i_19_n_0
    SLICE_X18Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.097 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_19/CO[7]
                         net (fo=1, routed)           0.028     4.125    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_19_n_0
    SLICE_X18Y18         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     4.197 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_19/O[0]
                         net (fo=2, routed)           0.246     4.443    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_19_n_15
    SLICE_X19Y18         LUT4 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.171     4.614 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_9/O
                         net (fo=2, routed)           0.375     4.989    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_9_n_0
    SLICE_X19Y18         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.116     5.105 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_17/O
                         net (fo=1, routed)           0.018     5.123    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[39]_i_17_n_0
    SLICE_X19Y18         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     5.361 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.389    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[39]_i_2_n_0
    SLICE_X19Y19         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.412 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.440    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[47]_i_2_n_0
    SLICE_X19Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.463 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[55]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.491    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[55]_i_2_n_0
    SLICE_X19Y21         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     5.577 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[63]_i_3/O[2]
                         net (fo=1, routed)           0.339     5.916    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/in8[58]
    SLICE_X17Y21         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.121     6.037 r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[58]_i_1/O
                         net (fo=1, routed)           0.023     6.060    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/p_1_in[58]
    SLICE_X17Y21         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.552    11.719    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X17Y21         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[58]/C
                         clock pessimism              0.163    11.882    
                         clock uncertainty           -0.176    11.706    
    SLICE_X17Y21         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    11.733    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum_reg[58]
  -------------------------------------------------------------------
                         required time                         11.733    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  5.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.070ns (27.027%)  route 0.189ns (72.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.554ns (routing 0.759ns, distribution 0.795ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.840ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.554     1.721    Accumulator_MultiDMA_bd_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X6Y3           FDRE                                         r  Accumulator_MultiDMA_bd_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.791 r  Accumulator_MultiDMA_bd_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][26]/Q
                         net (fo=1, routed)           0.189     1.980    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/DIG0
    SLICE_X1Y3           RAMD32                                       r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.840     2.047    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X1Y3           RAMD32                                       r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMG/CLK
                         clock pessimism             -0.160     1.887    
    SLICE_X1Y3           RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.082     1.969    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMG
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1083]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.071ns (26.394%)  route 0.198ns (73.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.541ns (routing 0.759ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.837ns (routing 0.840ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.541     1.708    Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X11Y7          FDRE                                         r  Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1083]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.071     1.779 r  Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1083]/Q
                         net (fo=1, routed)           0.198     1.977    Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/DIG0
    SLICE_X5Y6           RAMD32                                       r  Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.837     2.044    Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/WCLK
    SLICE_X5Y6           RAMD32                                       r  Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMG/CLK
                         clock pessimism             -0.160     1.884    
    SLICE_X5Y6           RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.082     1.966    Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMG
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][52]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.070ns (29.915%)  route 0.164ns (70.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.554ns (routing 0.759ns, distribution 0.795ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.840ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.554     1.721    Accumulator_MultiDMA_bd_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X6Y2           FDRE                                         r  Accumulator_MultiDMA_bd_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.791 r  Accumulator_MultiDMA_bd_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][52]/Q
                         net (fo=1, routed)           0.164     1.955    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/DIF0
    SLICE_X4Y3           RAMD32                                       r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.816     2.023    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/WCLK
    SLICE_X4Y3           RAMD32                                       r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMF/CLK
                         clock pessimism             -0.160     1.863    
    SLICE_X4Y3           RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.081     1.944    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMF
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.070ns (32.558%)  route 0.145ns (67.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.531ns (routing 0.759ns, distribution 0.772ns)
  Clock Net Delay (Destination): 1.887ns (routing 0.840ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.531     1.698    Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X12Y21         FDRE                                         r  Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     1.768 r  Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[36]/Q
                         net (fo=1, routed)           0.145     1.913    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[36]
    RAMB36_X1Y4          RAMB36E2                                     r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.887     2.094    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y4          RAMB36E2                                     r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.163     1.931    
    RAMB36_X1Y4          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.029     1.902    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1091]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1091]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.072ns (40.449%)  route 0.106ns (59.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.534ns (routing 0.759ns, distribution 0.775ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.840ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.534     1.701    Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X11Y45         FDRE                                         r  Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1091]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     1.773 r  Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1091]/Q
                         net (fo=2, routed)           0.106     1.879    Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1144]_0[33]
    SLICE_X10Y44         FDRE                                         r  Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1091]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.766     1.973    Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X10Y44         FDRE                                         r  Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1091]/C
                         clock pessimism             -0.160     1.813    
    SLICE_X10Y44         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     1.868    Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1091]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.070ns (40.000%)  route 0.105ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.590ns (routing 0.759ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.789ns (routing 0.840ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.590     1.757    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y60          FDRE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.827 r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.105     1.932    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X5Y59          SRLC32E                                      r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.789     1.996    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X5Y59          SRLC32E                                      r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.121     1.875    
    SLICE_X5Y59          SRLC32E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.046     1.921    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][135]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAME_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.070ns (39.106%)  route 0.109ns (60.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      1.552ns (routing 0.759ns, distribution 0.793ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.840ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.552     1.719    Accumulator_MultiDMA_bd_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X2Y14          FDRE                                         r  Accumulator_MultiDMA_bd_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     1.789 r  Accumulator_MultiDMA_bd_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][135]/Q
                         net (fo=1, routed)           0.109     1.898    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/DIE1
    SLICE_X1Y13          RAMD32                                       r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAME_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.836     2.043    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X1Y13          RAMD32                                       r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAME_D1/CLK
                         clock pessimism             -0.219     1.824    
    SLICE_X1Y13          RAMD32 (Hold_E6LUT_SLICEM_CLK_I)
                                                      0.063     1.887    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAME_D1
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINPADINP[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.070ns (31.390%)  route 0.153ns (68.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.561ns (routing 0.759ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.924ns (routing 0.840ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.561     1.728    Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X17Y10         FDRE                                         r  Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y10         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     1.798 r  Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[32]/Q
                         net (fo=1, routed)           0.153     1.951    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[32]
    RAMB36_X2Y2          RAMB36E2                                     r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINPADINP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.924     2.131    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y2          RAMB36E2                                     r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.163     1.968    
    RAMB36_X2Y2          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[0])
                                                     -0.029     1.939    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1116]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DINBDIN[25]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.070ns (24.648%)  route 0.214ns (75.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.549ns (routing 0.759ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.973ns (routing 0.840ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.549     1.716    Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/aclk
    SLICE_X25Y29         FDRE                                         r  Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y29         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     1.786 r  Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1116]/Q
                         net (fo=1, routed)           0.214     2.000    Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[57]
    RAMB36_X3Y5          RAMB36E2                                     r  Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DINBDIN[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.973     2.180    Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y5          RAMB36E2                                     r  Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.163     2.017    
    RAMB36_X3Y5          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[25])
                                                     -0.029     1.988    Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1094]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.070ns (28.340%)  route 0.177ns (71.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.541ns (routing 0.759ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.840ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.541     1.708    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X10Y9          FDRE                                         r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1094]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.778 r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1094]/Q
                         net (fo=1, routed)           0.177     1.955    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/DIC0
    SLICE_X14Y9          RAMD32                                       r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.814     2.021    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/WCLK
    SLICE_X14Y9          RAMD32                                       r  Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMC/CLK
                         clock pessimism             -0.160     1.861    
    SLICE_X14Y9          RAMD32 (Hold_C5LUT_SLICEM_CLK_I)
                                                      0.082     1.943    Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMC
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB18_X2Y16  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB18_X2Y16  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB18_X0Y5   Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB18_X0Y5   Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB18_X1Y13  Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB18_X1Y13  Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X1Y3   Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X1Y29   Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X1Y29   Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y15  Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMF/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y15  Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMF/CLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y42  Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMH_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y37  Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_141/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y37  Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_141/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y37  Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_141/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.508ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[25]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 0.121ns (4.015%)  route 2.893ns (95.985%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 11.697 - 10.000 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.841ns (routing 0.840ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.530ns (routing 0.759ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.841     2.048    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X24Y60         FDRE                                         r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.141 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.411     3.552    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.580 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1027, routed)        1.482     5.062    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_rst_n
    SLICE_X13Y9          FDCE                                         f  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[25]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.530    11.697    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X13Y9          FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[25]/C
                         clock pessimism              0.121    11.818    
                         clock uncertainty           -0.176    11.642    
    SLICE_X13Y9          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072    11.570    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[25]
  -------------------------------------------------------------------
                         required time                         11.570    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                  6.508    

Slack (MET) :             6.508ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[41]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 0.121ns (4.015%)  route 2.893ns (95.985%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 11.697 - 10.000 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.841ns (routing 0.840ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.530ns (routing 0.759ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.841     2.048    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X24Y60         FDRE                                         r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.141 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.411     3.552    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.580 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1027, routed)        1.482     5.062    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_rst_n
    SLICE_X13Y9          FDCE                                         f  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[41]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.530    11.697    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X13Y9          FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[41]/C
                         clock pessimism              0.121    11.818    
                         clock uncertainty           -0.176    11.642    
    SLICE_X13Y9          FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072    11.570    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[41]
  -------------------------------------------------------------------
                         required time                         11.570    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                  6.508    

Slack (MET) :             6.508ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[47]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 0.121ns (4.015%)  route 2.893ns (95.985%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 11.697 - 10.000 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.841ns (routing 0.840ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.530ns (routing 0.759ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.841     2.048    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X24Y60         FDRE                                         r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.141 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.411     3.552    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.580 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1027, routed)        1.482     5.062    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_rst_n
    SLICE_X13Y9          FDCE                                         f  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[47]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.530    11.697    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X13Y9          FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[47]/C
                         clock pessimism              0.121    11.818    
                         clock uncertainty           -0.176    11.642    
    SLICE_X13Y9          FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.072    11.570    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[47]
  -------------------------------------------------------------------
                         required time                         11.570    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                  6.508    

Slack (MET) :             6.512ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[43]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 0.121ns (4.015%)  route 2.893ns (95.985%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 11.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.841ns (routing 0.840ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.759ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.841     2.048    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X24Y60         FDRE                                         r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.141 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.411     3.552    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.580 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1027, routed)        1.482     5.062    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_rst_n
    SLICE_X13Y9          FDCE                                         f  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[43]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.534    11.701    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X13Y9          FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[43]/C
                         clock pessimism              0.121    11.822    
                         clock uncertainty           -0.176    11.646    
    SLICE_X13Y9          FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.072    11.574    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[43]
  -------------------------------------------------------------------
                         required time                         11.574    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                  6.512    

Slack (MET) :             6.512ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[45]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 0.121ns (4.015%)  route 2.893ns (95.985%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 11.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.841ns (routing 0.840ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.759ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.841     2.048    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X24Y60         FDRE                                         r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.141 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.411     3.552    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.580 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1027, routed)        1.482     5.062    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_rst_n
    SLICE_X13Y9          FDCE                                         f  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[45]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.534    11.701    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X13Y9          FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[45]/C
                         clock pessimism              0.121    11.822    
                         clock uncertainty           -0.176    11.646    
    SLICE_X13Y9          FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.072    11.574    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[45]
  -------------------------------------------------------------------
                         required time                         11.574    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                  6.512    

Slack (MET) :             6.512ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[55]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 0.121ns (4.015%)  route 2.893ns (95.985%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 11.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.841ns (routing 0.840ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.759ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.841     2.048    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X24Y60         FDRE                                         r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.141 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.411     3.552    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.580 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1027, routed)        1.482     5.062    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_rst_n
    SLICE_X13Y9          FDCE                                         f  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[55]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.534    11.701    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X13Y9          FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[55]/C
                         clock pessimism              0.121    11.822    
                         clock uncertainty           -0.176    11.646    
    SLICE_X13Y9          FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.072    11.574    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[55]
  -------------------------------------------------------------------
                         required time                         11.574    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                  6.512    

Slack (MET) :             6.512ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[61]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 0.121ns (4.015%)  route 2.893ns (95.985%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 11.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.841ns (routing 0.840ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.759ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.841     2.048    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X24Y60         FDRE                                         r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.141 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.411     3.552    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.580 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1027, routed)        1.482     5.062    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_rst_n
    SLICE_X13Y9          FDCE                                         f  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[61]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.534    11.701    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X13Y9          FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[61]/C
                         clock pessimism              0.121    11.822    
                         clock uncertainty           -0.176    11.646    
    SLICE_X13Y9          FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    11.574    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[61]
  -------------------------------------------------------------------
                         required time                         11.574    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                  6.512    

Slack (MET) :             6.518ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[37]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.121ns (4.016%)  route 2.892ns (95.984%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 11.706 - 10.000 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.841ns (routing 0.840ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.759ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.841     2.048    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X24Y60         FDRE                                         r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.141 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.411     3.552    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.580 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1027, routed)        1.481     5.061    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_rst_n
    SLICE_X13Y11         FDCE                                         f  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[37]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.539    11.706    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X13Y11         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[37]/C
                         clock pessimism              0.121    11.827    
                         clock uncertainty           -0.176    11.651    
    SLICE_X13Y11         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072    11.579    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[37]
  -------------------------------------------------------------------
                         required time                         11.579    
                         arrival time                          -5.061    
  -------------------------------------------------------------------
                         slack                                  6.518    

Slack (MET) :             6.518ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[44]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.121ns (4.016%)  route 2.892ns (95.984%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 11.706 - 10.000 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.841ns (routing 0.840ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.759ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.841     2.048    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X24Y60         FDRE                                         r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.141 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.411     3.552    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.580 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1027, routed)        1.481     5.061    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_rst_n
    SLICE_X13Y11         FDCE                                         f  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[44]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.539    11.706    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X13Y11         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[44]/C
                         clock pessimism              0.121    11.827    
                         clock uncertainty           -0.176    11.651    
    SLICE_X13Y11         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072    11.579    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[44]
  -------------------------------------------------------------------
                         required time                         11.579    
                         arrival time                          -5.061    
  -------------------------------------------------------------------
                         slack                                  6.518    

Slack (MET) :             6.518ns  (required time - arrival time)
  Source:                 Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[50]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.121ns (4.016%)  route 2.892ns (95.984%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 11.706 - 10.000 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.841ns (routing 0.840ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.759ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.841     2.048    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X24Y60         FDRE                                         r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.141 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.411     3.552    Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.580 r  Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1027, routed)        1.481     5.061    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_rst_n
    SLICE_X13Y11         FDCE                                         f  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[50]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.539    11.706    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sys_clk
    SLICE_X13Y11         FDCE                                         r  Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[50]/C
                         clock pessimism              0.121    11.827    
                         clock uncertainty           -0.176    11.651    
    SLICE_X13Y11         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.072    11.579    Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/out_s_axis_tdata_reg[50]
  -------------------------------------------------------------------
                         required time                         11.579    
                         arrival time                          -5.061    
  -------------------------------------------------------------------
                         slack                                  6.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.055ns (24.775%)  route 0.167ns (75.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    1.029ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      0.918ns (routing 0.430ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.055ns (routing 0.486ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       0.918     1.029    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y78          FDRE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.070 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.050     1.120    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y78          LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.014     1.134 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.117     1.251    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y78          FDPE                                         f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.055     1.193    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y78          FDPE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.144     1.049    
    SLICE_X1Y78          FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     1.029    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.055ns (24.775%)  route 0.167ns (75.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    1.029ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      0.918ns (routing 0.430ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.055ns (routing 0.486ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       0.918     1.029    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y78          FDRE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.070 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.050     1.120    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y78          LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.014     1.134 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.117     1.251    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y78          FDPE                                         f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.055     1.193    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y78          FDPE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.144     1.049    
    SLICE_X1Y78          FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.020     1.029    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.055ns (24.775%)  route 0.167ns (75.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    1.029ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      0.918ns (routing 0.430ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.055ns (routing 0.486ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       0.918     1.029    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y78          FDRE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.070 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.050     1.120    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y78          LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.014     1.134 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.117     1.251    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X1Y78          FDCE                                         f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.055     1.193    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X1Y78          FDCE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.144     1.049    
    SLICE_X1Y78          FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.029    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.055ns (20.833%)  route 0.209ns (79.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    1.029ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.918ns (routing 0.430ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.486ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       0.918     1.029    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y78          FDRE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.070 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.050     1.120    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y78          LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.014     1.134 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.159     1.293    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y79          FDCE                                         f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.035     1.173    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y79          FDCE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.109     1.064    
    SLICE_X0Y79          FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.044    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.055ns (20.833%)  route 0.209ns (79.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    1.029ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.918ns (routing 0.430ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.486ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       0.918     1.029    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y78          FDRE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.070 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.050     1.120    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y78          LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.014     1.134 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.159     1.293    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y79          FDCE                                         f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.035     1.173    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y79          FDCE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.109     1.064    
    SLICE_X0Y79          FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.044    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.076ns (26.761%)  route 0.208ns (73.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.921ns (routing 0.430ns, distribution 0.491ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.486ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       0.921     1.032    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y76          FDRE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.073 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.071     1.144    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y76          LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.035     1.179 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.137     1.316    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y76          FDPE                                         f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.036     1.174    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y76          FDPE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.109     1.065    
    SLICE_X0Y76          FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.045    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.076ns (26.761%)  route 0.208ns (73.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.921ns (routing 0.430ns, distribution 0.491ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.486ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       0.921     1.032    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y76          FDRE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.073 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.071     1.144    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y76          LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.035     1.179 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.137     1.316    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y76          FDCE                                         f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.036     1.174    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y76          FDCE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.109     1.065    
    SLICE_X0Y76          FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.045    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.076ns (26.761%)  route 0.208ns (73.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.921ns (routing 0.430ns, distribution 0.491ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.486ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       0.921     1.032    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y76          FDRE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.073 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.071     1.144    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y76          LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.035     1.179 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.137     1.316    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y76          FDCE                                         f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.036     1.174    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y76          FDCE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.109     1.065    
    SLICE_X0Y76          FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.045    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.055ns (18.581%)  route 0.241ns (81.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    1.029ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.918ns (routing 0.430ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.041ns (routing 0.486ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       0.918     1.029    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y78          FDRE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.070 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.050     1.120    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y78          LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.014     1.134 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.191     1.325    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X0Y81          FDCE                                         f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.041     1.179    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y81          FDCE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.109     1.070    
    SLICE_X0Y81          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.050    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.055ns (18.581%)  route 0.241ns (81.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    1.029ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.918ns (routing 0.430ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.041ns (routing 0.486ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       0.918     1.029    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y78          FDRE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.070 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.050     1.120    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y78          LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.014     1.134 f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.191     1.325    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X0Y81          FDCE                                         f  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13790, routed)       1.041     1.179    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y81          FDCE                                         r  Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.109     1.070    
    SLICE_X0Y81          FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.050    Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.275    





