# TPS5430 12V â†’ 5V 3A Buck Converter  
## 2-Layer Power PCB Design (EMI-Optimized)

---

## ğŸ¯ Project Objective

Design and validate a manufacturable 2-layer PCB buck converter delivering:

- 12V input  
- Regulated 5V output  
- 3A continuous load  

Focus areas:

- Power loop optimization  
- EMI mitigation  
- Current density control  
- Manufacturability (DFM clean)  
- Ground return integrity  

This project demonstrates practical power PCB layout competency beyond schematic-level design.

---

# ğŸ“„ Schematic

<p align="center">
  <img src="./images/Schematic.png" width="900">
</p>

Controller: TPS5430DDA (500 kHz, non-synchronous buck)

Key Components:

- 10 ÂµH shielded inductor (â‰¥4.5A Isat)
- SS54 Schottky diode
- 47ÂµF + 22ÂµF input capacitors
- 100ÂµF + 10ÂµF output capacitors
- Feedback: 309k / 100k â†’ 5.0V output

---

# âš™ï¸ Power Design Calculations

### Inductor Ripple Current

For:

Vin = 12V  
Vout = 5V  
fSW = 500 kHz  
L = 10 ÂµH  

Inductor ripple current:

Î”IL â‰ˆ 0.58A  

Peak inductor current:

Ipeak â‰ˆ 3.3A  

Inductor selected with â‰¥4.5A saturation current for margin.

---

### Output Voltage

TPS5430 reference voltage: 1.221V  

Using:

R1 = 309k  
R2 = 100k  

Vout â‰ˆ 5.0V  

---

# ğŸ”¥ Power Stage Layout Strategy

## Hot Loop Control

<p align="center">
  <img src="./images/Top_Layer.png" width="750">
</p>

The critical high di/dt loop:

VIN â†’ SW â†’ DIODE â†’ CIN return  

Design actions:

- Loop area minimized
- SW trace length â‰ˆ 3â€“4 mm
- Input capacitor placed adjacent to VIN and PGND
- PGND kept compact and low impedance

Reduced loop area â†’ reduced parasitic inductance â†’ lower radiated EMI.

---

## Bottom Ground Plane

<p align="center">
  <img src="./images/Bottom_layer.png" width="750">
</p>

- Continuous ground plane
- Short return paths
- Low impedance reference
- Improved thermal spreading

No signal traces routed under the SW node region.

---

# ğŸ“ Current Density & Trace Width Justification

Target load: 3A DC  

Using IPC-2152 estimation (1 oz copper, 20Â°C rise):

Required width â‰ˆ 1.0 mm  

Implemented width = 1.5 mm  

Benefits:

- Reduced voltage drop
- Lower copper temperature rise
- Better transient stability
- Improved reliability margin

---

# âš¡ EMI Mitigation Techniques

Switch node dv/dt and di/dt controlled by:

- Minimal SW copper area
- No routing under SW
- Tight input loop
- Shielded inductor selection
- Controlled ground return path

Increasing SW loop length significantly increases loop inductance and radiated EMI.

This layout prioritizes magnetic loop reduction over aesthetic symmetry.

---

# ğŸ§© 3D Rendering

## Top View

<p align="center">
  <img src="./images/3D_Top.png" width="650">
</p>

## Bottom View

<p align="center">
  <img src="./images/3D_Bottom.png" width="650">
</p>

---

# ğŸ› ï¸ DRC & Manufacturability

## DRC Validation

<p align="center">
  <img src="./images/DCR_check.png" width="600">
</p>

Final DRC status:

- No clearance violations
- Drill â‰¥ 0.30 mm
- Proper thermal relief
- Adequate copper spacing at switching node
- Gerber clean before fabrication

Designed for compatibility with standard fabrication services.

---

# ğŸ“Š Design Trade-offs

2-layer stackup chosen intentionally to:

- Demonstrate return path control without internal planes
- Control EMI using layout discipline rather than stackup advantage
- Maintain low manufacturing cost

4-layer version would improve:

- EMI suppression
- Controlled impedance
- Thermal performance

---

# ğŸ§  Engineering Competencies Demonstrated

- Buck converter power stage calculation  
- Loop inductance awareness  
- EMI-conscious routing  
- Ground strategy implementation  
- IPC-based current sizing  
- DRC-driven manufacturability validation  

---

# ğŸš€ Future Work

- Efficiency measurement validation  
- Load transient response testing  
- Thermal imaging analysis  
- Optional RC snubber optimization  
- 4-layer redesign comparison study  

---

# License

MIT License