
*** Running vivado
    with args -log nyu_Processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source nyu_Processor.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source nyu_Processor.tcl -notrace
Command: synth_design -top nyu_Processor -part xc7a35tcpg236-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4476 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 386.258 ; gain = 100.363
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nyu_Processor' [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/nyu_Processor.v:23]
INFO: [Synth 8-6157] synthesizing module 'Datapath_Unit' [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/Datapath_Unit.v:23]
	Parameter state_IF bound to: 3'b000 
	Parameter state_ID bound to: 3'b001 
	Parameter state_EX bound to: 3'b010 
	Parameter state_MEMread bound to: 3'b011 
	Parameter state_MEMwrite bound to: 3'b100 
	Parameter state_WB bound to: 3'b101 
	Parameter state_WB_LUI bound to: 3'b110 
	Parameter state_WB_J bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'register' [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_ctrl' [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/alu_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_ctrl' (2#1) [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/alu_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'alusrc_mux' [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/alusrc_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alusrc_mux' (3#1) [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/alusrc_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'branch_mux' [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/branch_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'branch_mux' (4#1) [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/branch_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'memtoreg_mux' [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/memtoreg_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memtoreg_mux' (5#1) [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/memtoreg_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'adder_4' [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/adder_4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder_4' (6#1) [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/adder_4.v:23]
INFO: [Synth 8-6157] synthesizing module 'adder_branch' [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/adder_branch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder_branch' (7#1) [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/adder_branch.v:23]
INFO: [Synth 8-6157] synthesizing module 'imm_gen' [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/imm_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'imm_gen' (8#1) [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/imm_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (9#1) [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/data_mem.v:23]
INFO: [Synth 8-3876] $readmem data file 'DMEM_1.mem' is read successfully [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/data_mem.v:56]
INFO: [Synth 8-3876] $readmem data file 'DMEM_2.mem' is read successfully [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/data_mem.v:57]
INFO: [Synth 8-226] default block is never used [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/data_mem.v:71]
INFO: [Synth 8-226] default block is never used [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/data_mem.v:93]
INFO: [Synth 8-155] case statement is not full and has no default [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/data_mem.v:130]
INFO: [Synth 8-155] case statement is not full and has no default [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/data_mem.v:120]
WARNING: [Synth 8-6014] Unused sequential element nothing_reg was removed.  [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/data_mem.v:82]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (10#1) [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/data_mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'instr_mem' [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/instr_mem.v:23]
INFO: [Synth 8-3876] $readmem data file 'instruction.mem' is read successfully [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/instr_mem.v:34]
INFO: [Synth 8-6155] done synthesizing module 'instr_mem' (11#1) [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/instr_mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (12#1) [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/program_counter.v:23]
WARNING: [Synth 8-6104] Input port 'memRead' has an internal driver [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/Datapath_Unit.v:262]
WARNING: [Synth 8-6104] Input port 'MemWrite' has an internal driver [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/Datapath_Unit.v:263]
WARNING: [Synth 8-5788] Register swtich_instr_reg in module Datapath_Unit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/Datapath_Unit.v:118]
WARNING: [Synth 8-5788] Register switch_alu_reg in module Datapath_Unit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/Datapath_Unit.v:119]
WARNING: [Synth 8-5788] Register switch_register_reg in module Datapath_Unit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/Datapath_Unit.v:119]
WARNING: [Synth 8-5788] Register memRead1_reg in module Datapath_Unit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/Datapath_Unit.v:119]
WARNING: [Synth 8-5788] Register MemWrite1_reg in module Datapath_Unit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/Datapath_Unit.v:119]
WARNING: [Synth 8-5788] Register read_register1_reg in module Datapath_Unit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/Datapath_Unit.v:124]
WARNING: [Synth 8-5788] Register read_register2_reg in module Datapath_Unit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/Datapath_Unit.v:125]
WARNING: [Synth 8-5788] Register fun7_reg in module Datapath_Unit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/Datapath_Unit.v:132]
WARNING: [Synth 8-5788] Register fun3_reg in module Datapath_Unit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/Datapath_Unit.v:133]
WARNING: [Synth 8-5788] Register witre_register_reg in module Datapath_Unit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/Datapath_Unit.v:147]
WARNING: [Synth 8-5788] Register write_data_reg in module Datapath_Unit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/Datapath_Unit.v:148]
INFO: [Synth 8-6155] done synthesizing module 'Datapath_Unit' (13#1) [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/Datapath_Unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'controller' [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/controller.v:23]
	Parameter state_IF bound to: 3'b000 
	Parameter state_ID bound to: 3'b001 
	Parameter state_EX bound to: 3'b010 
	Parameter state_MEMread bound to: 3'b011 
	Parameter state_MEMwrite bound to: 3'b100 
	Parameter state_WB bound to: 3'b101 
	Parameter state_WB_LUI bound to: 3'b110 
	Parameter state_WB_J bound to: 3'b111 
INFO: [Synth 8-155] case statement is not full and has no default [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/controller.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/controller.v:54]
INFO: [Synth 8-155] case statement is not full and has no default [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/controller.v:43]
INFO: [Synth 8-226] default block is never used [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/controller.v:73]
INFO: [Synth 8-155] case statement is not full and has no default [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/controller.v:77]
INFO: [Synth 8-155] case statement is not full and has no default [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/controller.v:88]
INFO: [Synth 8-6155] done synthesizing module 'controller' (14#1) [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'nyu_Processor' (15#1) [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/nyu_Processor.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 442.238 ; gain = 156.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 442.238 ; gain = 156.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 442.238 ; gain = 156.344
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/constrs_1/new/clks.xdc]
Finished Parsing XDC File [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/constrs_1/new/clks.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 778.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 778.945 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 778.945 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 778.945 ; gain = 493.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 778.945 ; gain = 493.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 778.945 ; gain = 493.051
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/alu.v:37]
INFO: [Synth 8-5544] ROM "mem_buf" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tag_buf" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "done1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "instruction_read_address" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtich_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "switch_alu" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'controller'
INFO: [Synth 8-5544] ROM "ALUsrc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'opmode1_reg' [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/alu_ctrl.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'outwire1_reg' [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/alusrc_mux.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'outwire1_reg' [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/branch_mux.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'outwire1_reg' [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/memtoreg_mux.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'imm_out_reg' [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/imm_gen.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'out2_reg' [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/alu.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'zero1_reg' [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/alu.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'buffer_reg' [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/instr_mem.v:40]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                state_IF |                              000 |                              000
                state_ID |                              001 |                              001
                state_EX |                              010 |                              010
           state_MEMread |                              011 |                              011
                state_WB |                              100 |                              101
          state_MEMwrite |                              101 |                              100
              state_WB_J |                              110 |                              111
            state_WB_LUI |                              111 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'controller'
WARNING: [Synth 8-327] inferring latch for variable 'Branch_reg' [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/controller.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'memRead_reg' [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/controller.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'memtoReg_reg' [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/controller.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp1_reg' [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/controller.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp0_reg' [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/controller.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/controller.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'ALUsrc_reg' [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/controller.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'RegWitre_reg' [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/controller.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'memOp1_reg' [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/controller.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memOp2_reg' [E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.srcs/sources_1/new/controller.v:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 778.945 ; gain = 493.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               18 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---RAMs : 
	              64K Bit         RAMs := 2     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 21    
	   9 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 17    
	   8 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module alu_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
Module alusrc_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module branch_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module memtoreg_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module adder_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module adder_branch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module imm_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module data_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 2     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 11    
	   3 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
Module instr_mem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module program_counter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Datapath_Unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      3 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "u1/u11/done1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3971] The signal u1/u1/reg_array_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'u1/u11/buffer_reg[30]' (LD) to 'u1/u11/buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/u11/buffer_reg[31]' (LD) to 'u1/u11/buffer_reg[29]'
INFO: [Synth 8-3886] merging instance 'u1/u11/buffer_reg[29]' (LD) to 'u1/u11/buffer_reg[28]'
INFO: [Synth 8-3886] merging instance 'u1/u11/buffer_reg[28]' (LD) to 'u1/u11/buffer_reg[27]'
INFO: [Synth 8-3886] merging instance 'u1/u11/buffer_reg[27]' (LD) to 'u1/u11/buffer_reg[22]'
INFO: [Synth 8-3886] merging instance 'u1/u11/buffer_reg[25]' (LD) to 'u1/u11/buffer_reg[24]'
INFO: [Synth 8-3886] merging instance 'u1/u11/buffer_reg[24]' (LD) to 'u1/u11/buffer_reg[23]'
INFO: [Synth 8-3886] merging instance 'u1/u11/buffer_reg[23]' (LD) to 'u1/u11/buffer_reg[21]'
INFO: [Synth 8-3886] merging instance 'u1/u11/buffer_reg[22]' (LD) to 'u1/u11/buffer_reg[19]'
INFO: [Synth 8-3886] merging instance 'u1/u11/buffer_reg[21]' (LD) to 'u1/u11/buffer_reg[20]'
INFO: [Synth 8-3886] merging instance 'u1/u11/buffer_reg[20]' (LD) to 'u1/u11/buffer_reg[8]'
INFO: [Synth 8-3886] merging instance 'u1/u11/buffer_reg[19]' (LD) to 'u1/u11/buffer_reg[18]'
INFO: [Synth 8-3886] merging instance 'u1/u11/buffer_reg[18]' (LD) to 'u1/u11/buffer_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/u11/buffer_reg[17]' (LD) to 'u1/u11/buffer_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/u11/buffer_reg[16]' (LD) to 'u1/u11/buffer_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1/u11/buffer_reg[15]' (LD) to 'u1/u11/buffer_reg[14]'
INFO: [Synth 8-3886] merging instance 'u1/u11/buffer_reg[14]' (LD) to 'u1/u11/buffer_reg[13]'
INFO: [Synth 8-3886] merging instance 'u1/u11/buffer_reg[13]' (LD) to 'u1/u11/buffer_reg[12]'
INFO: [Synth 8-3886] merging instance 'u1/u11/buffer_reg[12]' (LD) to 'u1/u11/buffer_reg[11]'
INFO: [Synth 8-3886] merging instance 'u1/u11/buffer_reg[11]' (LD) to 'u1/u11/buffer_reg[10]'
INFO: [Synth 8-3886] merging instance 'u1/u11/buffer_reg[10]' (LD) to 'u1/u11/buffer_reg[9]'
INFO: [Synth 8-3886] merging instance 'u1/u11/buffer_reg[9]' (LD) to 'u1/u11/buffer_reg[7]'
INFO: [Synth 8-3886] merging instance 'u1/u11/buffer_reg[8]' (LD) to 'u1/u11/buffer_reg[4]'
INFO: [Synth 8-3886] merging instance 'u1/u11/buffer_reg[7]' (LD) to 'u1/u11/buffer_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1/u11/buffer_reg[6]' (LD) to 'u1/u11/buffer_reg[5]'
INFO: [Synth 8-3886] merging instance 'u1/u11/buffer_reg[5]' (LD) to 'u1/u11/buffer_reg[3]'
INFO: [Synth 8-3886] merging instance 'u1/u11/buffer_reg[4]' (LD) to 'u1/u11/buffer_reg[1]'
INFO: [Synth 8-3886] merging instance 'u1/u11/buffer_reg[3]' (LD) to 'u1/u11/buffer_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/u11/buffer_reg[2] )
INFO: [Synth 8-3886] merging instance 'u1/u11/buffer_reg[1]' (LD) to 'u1/u11/buffer_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u2/memOp1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u2/memOp2_reg )
INFO: [Synth 8-3886] merging instance 'u1/read_register2_reg[0]' (FDE) to 'u1/read_register2_reg[1]'
INFO: [Synth 8-3886] merging instance 'u1/read_register2_reg[1]' (FDE) to 'u1/read_register2_reg[3]'
INFO: [Synth 8-3886] merging instance 'u1/read_register2_reg[2]' (FDE) to 'u1/read_register1_reg[0]'
INFO: [Synth 8-3886] merging instance 'u1/read_register2_reg[3]' (FDE) to 'u1/read_register2_reg[4]'
INFO: [Synth 8-3886] merging instance 'u2/RegWitre_reg' (LD) to 'u2/ALUsrc_reg'
INFO: [Synth 8-3886] merging instance 'u1/witre_register_reg[0]' (FDE) to 'u1/witre_register_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1/witre_register_reg[2]' (FDE) to 'u1/witre_register_reg[3]'
INFO: [Synth 8-3886] merging instance 'u1/witre_register_reg[3]' (FDE) to 'u1/witre_register_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/witre_register_reg[4] )
INFO: [Synth 8-3886] merging instance 'u1/read_register1_reg[0]' (FDE) to 'u1/read_register1_reg[1]'
INFO: [Synth 8-3886] merging instance 'u1/read_register1_reg[1]' (FDE) to 'u1/read_register1_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1/read_register1_reg[2]' (FDE) to 'u1/read_register1_reg[3]'
INFO: [Synth 8-3886] merging instance 'u1/read_register1_reg[3]' (FDE) to 'u1/read_register1_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/read_register1_reg[4] )
INFO: [Synth 8-3886] merging instance 'u1/fun7_reg[5]' (FDE) to 'u1/fun3_reg[0]'
INFO: [Synth 8-3886] merging instance 'u1/fun3_reg[2]' (FDE) to 'u1/fun3_reg[0]'
INFO: [Synth 8-3886] merging instance 'u1/fun3_reg[0]' (FDE) to 'u1/fun3_reg[1]'
INFO: [Synth 8-3886] merging instance 'u1/fun7_reg[3]' (FDE) to 'u1/fun3_reg[1]'
INFO: [Synth 8-3886] merging instance 'u1/fun7_reg[4]' (FDE) to 'u1/fun3_reg[1]'
INFO: [Synth 8-3886] merging instance 'u1/fun7_reg[0]' (FDE) to 'u1/fun3_reg[1]'
INFO: [Synth 8-3886] merging instance 'u1/fun7_reg[2]' (FDE) to 'u1/fun3_reg[1]'
INFO: [Synth 8-3886] merging instance 'u1/fun3_reg[1]' (FDE) to 'u1/fun7_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/fun7_reg[6] )
INFO: [Synth 8-3886] merging instance 'u2/ALUOp0_reg' (LD) to 'u2/Branch_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u2/ALUsrc_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u2/Branch_reg )
INFO: [Synth 8-3886] merging instance 'u1/u2/opmode1_reg[3]' (LD) to 'u1/u2/opmode1_reg[0]'
INFO: [Synth 8-3886] merging instance 'u1/u2/opmode1_reg[0]' (LD) to 'u1/u2/opmode1_reg[2]'
WARNING: [Synth 8-3332] Sequential element (u1/u2/opmode1_reg[2]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u2/opmode1_reg[1]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u3/outwire1_reg[31]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u3/outwire1_reg[30]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u3/outwire1_reg[29]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u3/outwire1_reg[28]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u3/outwire1_reg[27]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u3/outwire1_reg[26]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u3/outwire1_reg[25]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u3/outwire1_reg[24]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u3/outwire1_reg[23]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u3/outwire1_reg[22]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u3/outwire1_reg[21]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u3/outwire1_reg[20]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u3/outwire1_reg[19]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u3/outwire1_reg[18]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u3/outwire1_reg[17]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u3/outwire1_reg[16]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u3/outwire1_reg[15]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u3/outwire1_reg[14]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u3/outwire1_reg[13]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u3/outwire1_reg[12]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u3/outwire1_reg[11]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u3/outwire1_reg[10]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u3/outwire1_reg[9]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u3/outwire1_reg[8]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u3/outwire1_reg[7]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u3/outwire1_reg[6]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u3/outwire1_reg[5]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u3/outwire1_reg[4]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u3/outwire1_reg[3]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u3/outwire1_reg[2]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u3/outwire1_reg[1]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u3/outwire1_reg[0]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u4/outwire1_reg[31]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u4/outwire1_reg[30]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u4/outwire1_reg[29]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u4/outwire1_reg[28]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u4/outwire1_reg[27]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u4/outwire1_reg[26]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u4/outwire1_reg[25]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u4/outwire1_reg[24]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u4/outwire1_reg[23]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u4/outwire1_reg[22]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u4/outwire1_reg[21]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u4/outwire1_reg[20]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u4/outwire1_reg[19]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u4/outwire1_reg[18]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u4/outwire1_reg[17]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u4/outwire1_reg[16]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u4/outwire1_reg[15]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u4/outwire1_reg[14]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u4/outwire1_reg[13]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u4/outwire1_reg[12]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u4/outwire1_reg[11]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u4/outwire1_reg[10]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u4/outwire1_reg[9]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u4/outwire1_reg[8]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u4/outwire1_reg[7]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u4/outwire1_reg[6]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u4/outwire1_reg[5]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u4/outwire1_reg[4]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u4/outwire1_reg[3]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u4/outwire1_reg[2]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u4/outwire1_reg[1]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u4/outwire1_reg[0]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u5/outwire1_reg[31]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u5/outwire1_reg[30]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u5/outwire1_reg[29]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u5/outwire1_reg[28]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u5/outwire1_reg[27]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u5/outwire1_reg[26]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u5/outwire1_reg[25]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u5/outwire1_reg[24]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u5/outwire1_reg[23]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u5/outwire1_reg[22]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u5/outwire1_reg[21]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u5/outwire1_reg[20]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u5/outwire1_reg[19]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u5/outwire1_reg[18]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u5/outwire1_reg[17]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u5/outwire1_reg[16]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u5/outwire1_reg[15]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u5/outwire1_reg[14]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u5/outwire1_reg[13]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u5/outwire1_reg[12]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u5/outwire1_reg[11]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u5/outwire1_reg[10]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u5/outwire1_reg[9]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u5/outwire1_reg[8]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u5/outwire1_reg[7]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u5/outwire1_reg[6]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u5/outwire1_reg[5]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u5/outwire1_reg[4]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u5/outwire1_reg[3]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u5/outwire1_reg[2]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u5/outwire1_reg[1]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u5/outwire1_reg[0]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u8/imm_out_reg[31]) is unused and will be removed from module nyu_Processor.
WARNING: [Synth 8-3332] Sequential element (u1/u8/imm_out_reg[30]) is unused and will be removed from module nyu_Processor.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 778.945 ; gain = 493.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------+------------+---------------+----------------+
|Module Name   | RTL Object | Depth x Width | Implemented As | 
+--------------+------------+---------------+----------------+
|instr_mem     | p_0_out    | 1024x32       | LUT            | 
|nyu_Processor | p_0_out    | 1024x32       | LUT            | 
+--------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 778.945 ; gain = 493.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 779.609 ; gain = 493.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'u1/u11/buffer_reg[26]' (LD) to 'u1/u11/buffer_reg[0]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 779.637 ; gain = 493.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 779.637 ; gain = 493.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 779.637 ; gain = 493.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 779.637 ; gain = 493.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 779.637 ; gain = 493.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 779.637 ; gain = 493.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 779.637 ; gain = 493.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     3|
|3     |LUT1   |     3|
|4     |LUT3   |     1|
|5     |LUT4   |     2|
|6     |LUT5   |     2|
|7     |LUT6   |     1|
|8     |FDCE   |    22|
|9     |FDRE   |     4|
|10    |LD     |     1|
|11    |IBUF   |     2|
|12    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |    43|
|2     |  u1     |Datapath_Unit   |    32|
|3     |    u11  |instr_mem       |     4|
|4     |    u12  |program_counter |    12|
|5     |    u6   |adder_4         |     4|
|6     |  u2     |controller      |     7|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 779.637 ; gain = 493.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 190 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 779.637 ; gain = 157.035
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 779.637 ; gain = 493.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 786.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
130 Infos, 132 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 786.859 ; gain = 514.023
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 786.859 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/midterm/NYU-6463-RV32I Processor_Group40/NYU-6463-RV32I Processor_Group4/NYU-6463-RV32I Processor.runs/synth_1/nyu_Processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file nyu_Processor_utilization_synth.rpt -pb nyu_Processor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 15 03:32:22 2021...
