;  Generated by PSoC Designer 5.4.3191
;
; I2CHWSDA address and mask equates
I2CHWSDA_Data_ADDR:	equ	4h
I2CHWSDA_DriveMode_0_ADDR:	equ	104h
I2CHWSDA_DriveMode_1_ADDR:	equ	105h
I2CHWSDA_DriveMode_2_ADDR:	equ	7h
I2CHWSDA_GlobalSelect_ADDR:	equ	6h
I2CHWSDA_IntCtrl_0_ADDR:	equ	106h
I2CHWSDA_IntCtrl_1_ADDR:	equ	107h
I2CHWSDA_IntEn_ADDR:	equ	5h
I2CHWSDA_MASK:	equ	20h
; UART_RX_IN address and mask equates
UART_RX_IN_Data_ADDR:	equ	4h
UART_RX_IN_DriveMode_0_ADDR:	equ	104h
UART_RX_IN_DriveMode_1_ADDR:	equ	105h
UART_RX_IN_DriveMode_2_ADDR:	equ	7h
UART_RX_IN_GlobalSelect_ADDR:	equ	6h
UART_RX_IN_IntCtrl_0_ADDR:	equ	106h
UART_RX_IN_IntCtrl_1_ADDR:	equ	107h
UART_RX_IN_IntEn_ADDR:	equ	5h
UART_RX_IN_MASK:	equ	40h
; I2CHWSCL address and mask equates
I2CHWSCL_Data_ADDR:	equ	4h
I2CHWSCL_DriveMode_0_ADDR:	equ	104h
I2CHWSCL_DriveMode_1_ADDR:	equ	105h
I2CHWSCL_DriveMode_2_ADDR:	equ	7h
I2CHWSCL_GlobalSelect_ADDR:	equ	6h
I2CHWSCL_IntCtrl_0_ADDR:	equ	106h
I2CHWSCL_IntCtrl_1_ADDR:	equ	107h
I2CHWSCL_IntEn_ADDR:	equ	5h
I2CHWSCL_MASK:	equ	80h
; UART_TX_OUT address and mask equates
UART_TX_OUT_Data_ADDR:	equ	8h
UART_TX_OUT_DriveMode_0_ADDR:	equ	108h
UART_TX_OUT_DriveMode_1_ADDR:	equ	109h
UART_TX_OUT_DriveMode_2_ADDR:	equ	bh
UART_TX_OUT_GlobalSelect_ADDR:	equ	ah
UART_TX_OUT_IntCtrl_0_ADDR:	equ	10ah
UART_TX_OUT_IntCtrl_1_ADDR:	equ	10bh
UART_TX_OUT_IntEn_ADDR:	equ	9h
UART_TX_OUT_MASK:	equ	80h
