
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

1. Executing Liberty frontend: /foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib
Imported 229 cell types from liberty file.
[INFO] Using SDC file '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-22_22-56-38/06-yosys-synthesis/synthesis.abc.sdc' for ABC…

2. Executing Verilog-2005 frontend: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v
Parsing SystemVerilog input from `/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v' to AST representation.
Storing AST representation for module `$abstract\tonegen'.
Storing AST representation for module `$abstract\lfsr'.
Storing AST representation for module `$abstract\mixer'.
Storing AST representation for module `$abstract\pwm8'.
Storing AST representation for module `$abstract\vibrato'.
Storing AST representation for module `$abstract\adsr'.
Storing AST representation for module `$abstract\signal_generator'.
Storing AST representation for module `$abstract\clock_scale'.
Storing AST representation for module `$abstract\tt_um_felixfeierabend'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

4. Executing AST frontend in derive mode using pre-parsed AST for module `\tt_um_felixfeierabend'.
Generating RTLIL representation for module `\tt_um_felixfeierabend'.

4.1. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\signal_generator'.
Generating RTLIL representation for module `\signal_generator'.

4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\clock_scale'.
Generating RTLIL representation for module `\clock_scale'.

4.4. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend
Used module:     \signal_generator
Used module:     \clock_scale

4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\pwm8'.
Generating RTLIL representation for module `\pwm8'.

4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\mixer'.
Generating RTLIL representation for module `\mixer'.

4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\lfsr'.
Generating RTLIL representation for module `\lfsr'.

4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\adsr'.
Generating RTLIL representation for module `\adsr'.

4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\tonegen'.
Generating RTLIL representation for module `\tonegen'.

4.10. Executing AST frontend in derive mode using pre-parsed AST for module `\vibrato'.
Generating RTLIL representation for module `\vibrato'.

4.11. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend
Used module:     \signal_generator
Used module:         \pwm8
Used module:         \mixer
Used module:         \lfsr
Used module:         \adsr
Used module:         \tonegen
Used module:         \vibrato
Used module:     \clock_scale

4.12. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend
Used module:     \signal_generator
Used module:         \pwm8
Used module:         \mixer
Used module:         \lfsr
Used module:         \adsr
Used module:         \tonegen
Used module:         \vibrato
Used module:     \clock_scale
Removing unused module `$abstract\tt_um_felixfeierabend'.
Removing unused module `$abstract\clock_scale'.
Removing unused module `$abstract\signal_generator'.
Removing unused module `$abstract\adsr'.
Removing unused module `$abstract\vibrato'.
Removing unused module `$abstract\pwm8'.
Removing unused module `$abstract\mixer'.
Removing unused module `$abstract\lfsr'.
Removing unused module `$abstract\tonegen'.
Removed 9 unused modules.
Renaming module tt_um_felixfeierabend to tt_um_felixfeierabend.

5. Generating Graphviz representation of design.
Writing dot description to `/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-22_22-56-38/06-yosys-synthesis/hierarchy.dot'.
Dumping module tt_um_felixfeierabend to page 1.

6. Executing HIERARCHY pass (managing design hierarchy).

6.1. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend
Used module:     \signal_generator
Used module:         \pwm8
Used module:         \mixer
Used module:         \lfsr
Used module:         \adsr
Used module:         \tonegen
Used module:         \vibrato
Used module:     \clock_scale

6.2. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend
Used module:     \signal_generator
Used module:         \pwm8
Used module:         \mixer
Used module:         \lfsr
Used module:         \adsr
Used module:         \tonegen
Used module:         \vibrato
Used module:     \clock_scale
Removed 0 unused modules.

7. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10$68 in module tonegen.
Marked 3 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$52 in module adsr.
Marked 1 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$44 in module lfsr.
Marked 2 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$31 in module mixer.
Marked 1 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9$25 in module pwm8.
Marked 3 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10$20 in module clock_scale.
Marked 4 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12$74 in module vibrato.
Removed a total of 0 dead cases.

9. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 5 redundant assignments.
Promoted 25 assignments to connections.

10. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\tonegen.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:8$73'.
  Set init value: \cnt = 12'000000000000
Found init rule in `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:19$67'.
  Set init value: \timer = 4'0000
Found init rule in `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:17$66'.
  Set init value: \state = 2'00
Found init rule in `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:14$51'.
  Set init value: \feedback = 1'0
Found init rule in `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:13$50'.
  Set init value: \noise_out = 1'0
Found init rule in `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:12$49'.
  Set init value: \noise_reg = 16'1010110011100001
Found init rule in `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:26$43'.
  Set init value: \started = 1'0
Found init rule in `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:7$30'.
  Set init value: \clk_cnt = 8'00000000
Found init rule in `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:5$29'.
  Set init value: \pwm_o = 1'0
Found init rule in `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8$24'.
  Set init value: \counter = 11'00000000000
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:39$18'.
  Set init value: \vib_depth = 4'0100
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:28$17'.
  Set init value: \enableVib = 1'1
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:27$16'.
  Set init value: \enableN = 1'1
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:26$15'.
  Set init value: \enableB = 1'1
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:25$14'.
  Set init value: \enableA = 1'1
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:23$13'.
  Set init value: \volN = 4'0011
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:22$12'.
  Set init value: \volB = 4'1000
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:21$11'.
  Set init value: \volA = 4'1000
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:20$10'.
  Set init value: \periodB = 12'000100101100
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:19$9'.
  Set init value: \periodA = 12'000011001000
Found init rule in `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:10$85'.
  Set init value: \val = 4'0000
Found init rule in `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:9$84'.
  Set init value: \dir = 1'0
Found init rule in `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:8$83'.
  Set init value: \div = 8'00000000

11. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\tonegen.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10$68'.

12. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~26 debug messages>

13. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\tonegen.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:8$73'.
Creating decoders for process `\tonegen.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10$68'.
     1/2: $0\cnt[11:0]
     2/2: $0\wave[0:0]
Creating decoders for process `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:19$67'.
Creating decoders for process `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:17$66'.
Creating decoders for process `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$52'.
     1/3: $0\timer[3:0]
     2/3: $0\state[1:0]
     3/3: $0\level_o[3:0]
Creating decoders for process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:14$51'.
Creating decoders for process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:13$50'.
Creating decoders for process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:12$49'.
Creating decoders for process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$44'.
     1/2: $0\feedback[0:0]
     2/2: $0\noise_reg[15:0]
Creating decoders for process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:26$43'.
Creating decoders for process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$31'.
     1/8: $0\mixout[7:0]
     2/8: $0\started[0:0]
     3/8: $0\sum[5:0]
     4/8: $0\n_val[4:0]
     5/8: $0\b_val[4:0]
     6/8: $0\a_val[4:0]
     7/8: $0\multB[7:0]
     8/8: $0\multA[7:0]
Creating decoders for process `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:7$30'.
Creating decoders for process `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:5$29'.
Creating decoders for process `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9$25'.
     1/2: $0\pwm_o[0:0]
     2/2: $0\clk_cnt[7:0]
Creating decoders for process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8$24'.
Creating decoders for process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10$20'.
     1/2: $0\counter[10:0]
     2/2: $0\clk_out[0:0]
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:42$19'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:39$18'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:28$17'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:27$16'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:26$15'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:25$14'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:23$13'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:22$12'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:21$11'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:20$10'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:19$9'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:105$8'.
     1/10: $0\enableA[0:0]
     2/10: $0\enableVib[0:0]
     3/10: $0\vib_depth[3:0]
     4/10: $0\enableN[0:0]
     5/10: $0\enableB[0:0]
     6/10: $0\volN[3:0]
     7/10: $0\volB[3:0]
     8/10: $0\volA[3:0]
     9/10: $0\periodB[11:0]
    10/10: $0\periodA[11:0]
Creating decoders for process `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:10$85'.
Creating decoders for process `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:9$84'.
Creating decoders for process `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:8$83'.
Creating decoders for process `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12$74'.
     1/4: $0\div[7:0]
     2/4: $0\val[3:0]
     3/4: $0\dir[0:0]
     4/4: $0\vibrato_o[3:0]

14. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\signal_generator.\vib_speed' from process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:42$19'.

15. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\tonegen.\wave' using process `\tonegen.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10$68'.
  created $adff cell `$procdff$331' with positive edge clock and positive level reset.
Creating register for signal `\tonegen.\cnt' using process `\tonegen.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10$68'.
  created $adff cell `$procdff$334' with positive edge clock and positive level reset.
Creating register for signal `\adsr.\level_o' using process `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$52'.
  created $dff cell `$procdff$335' with positive edge clock.
Creating register for signal `\adsr.\state' using process `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$52'.
  created $dff cell `$procdff$336' with positive edge clock.
Creating register for signal `\adsr.\timer' using process `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$52'.
  created $dff cell `$procdff$337' with positive edge clock.
Creating register for signal `\lfsr.\noise_out' using process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$44'.
  created $dff cell `$procdff$338' with positive edge clock.
Creating register for signal `\lfsr.\noise_reg' using process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$44'.
  created $dff cell `$procdff$339' with positive edge clock.
Creating register for signal `\lfsr.\feedback' using process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$44'.
  created $dff cell `$procdff$340' with positive edge clock.
Creating register for signal `\mixer.\mixout' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$31'.
  created $dff cell `$procdff$341' with positive edge clock.
Creating register for signal `\mixer.\multA' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$31'.
  created $dff cell `$procdff$342' with positive edge clock.
Creating register for signal `\mixer.\multB' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$31'.
  created $dff cell `$procdff$343' with positive edge clock.
Creating register for signal `\mixer.\a_val' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$31'.
  created $dff cell `$procdff$344' with positive edge clock.
Creating register for signal `\mixer.\b_val' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$31'.
  created $dff cell `$procdff$345' with positive edge clock.
Creating register for signal `\mixer.\n_val' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$31'.
  created $dff cell `$procdff$346' with positive edge clock.
Creating register for signal `\mixer.\sum' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$31'.
  created $dff cell `$procdff$347' with positive edge clock.
Creating register for signal `\mixer.\started' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$31'.
  created $dff cell `$procdff$348' with positive edge clock.
Creating register for signal `\pwm8.\pwm_o' using process `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9$25'.
  created $dff cell `$procdff$349' with positive edge clock.
Creating register for signal `\pwm8.\clk_cnt' using process `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9$25'.
  created $dff cell `$procdff$350' with positive edge clock.
Creating register for signal `\clock_scale.\clk_out' using process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10$20'.
  created $dff cell `$procdff$351' with positive edge clock.
Creating register for signal `\clock_scale.\counter' using process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10$20'.
  created $dff cell `$procdff$352' with positive edge clock.
Creating register for signal `\signal_generator.\periodA' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:105$8'.
  created $dff cell `$procdff$353' with positive edge clock.
Creating register for signal `\signal_generator.\periodB' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:105$8'.
  created $dff cell `$procdff$354' with positive edge clock.
Creating register for signal `\signal_generator.\volA' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:105$8'.
  created $dff cell `$procdff$355' with positive edge clock.
Creating register for signal `\signal_generator.\volB' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:105$8'.
  created $dff cell `$procdff$356' with positive edge clock.
Creating register for signal `\signal_generator.\volN' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:105$8'.
  created $dff cell `$procdff$357' with positive edge clock.
Creating register for signal `\signal_generator.\enableA' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:105$8'.
  created $dff cell `$procdff$358' with positive edge clock.
Creating register for signal `\signal_generator.\enableB' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:105$8'.
  created $dff cell `$procdff$359' with positive edge clock.
Creating register for signal `\signal_generator.\enableN' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:105$8'.
  created $dff cell `$procdff$360' with positive edge clock.
Creating register for signal `\signal_generator.\enableVib' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:105$8'.
  created $dff cell `$procdff$361' with positive edge clock.
Creating register for signal `\signal_generator.\vib_depth' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:105$8'.
  created $dff cell `$procdff$362' with positive edge clock.
Creating register for signal `\vibrato.\vibrato_o' using process `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12$74'.
  created $dff cell `$procdff$363' with positive edge clock.
Creating register for signal `\vibrato.\div' using process `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12$74'.
  created $dff cell `$procdff$364' with positive edge clock.
Creating register for signal `\vibrato.\dir' using process `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12$74'.
  created $dff cell `$procdff$365' with positive edge clock.
Creating register for signal `\vibrato.\val' using process `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12$74'.
  created $dff cell `$procdff$366' with positive edge clock.

16. Executing PROC_MEMWR pass (convert process memory writes to cells).

17. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `tonegen.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:8$73'.
Found and cleaned up 2 empty switches in `\tonegen.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10$68'.
Removing empty process `tonegen.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10$68'.
Removing empty process `adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:19$67'.
Removing empty process `adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:17$66'.
Found and cleaned up 9 empty switches in `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$52'.
Removing empty process `adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$52'.
Removing empty process `lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:14$51'.
Removing empty process `lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:13$50'.
Removing empty process `lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:12$49'.
Found and cleaned up 2 empty switches in `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$44'.
Removing empty process `lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$44'.
Removing empty process `mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:26$43'.
Found and cleaned up 2 empty switches in `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$31'.
Removing empty process `mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$31'.
Removing empty process `pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:7$30'.
Removing empty process `pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:5$29'.
Found and cleaned up 1 empty switch in `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9$25'.
Removing empty process `pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9$25'.
Removing empty process `clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8$24'.
Found and cleaned up 3 empty switches in `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10$20'.
Removing empty process `clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10$20'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:42$19'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:39$18'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:28$17'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:27$16'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:26$15'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:25$14'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:23$13'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:22$12'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:21$11'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:20$10'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:19$9'.
Found and cleaned up 2 empty switches in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:105$8'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:105$8'.
Removing empty process `vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:10$85'.
Removing empty process `vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:9$84'.
Removing empty process `vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:8$83'.
Found and cleaned up 5 empty switches in `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12$74'.
Removing empty process `vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12$74'.
Cleaned up 26 empty switches.

18. Executing CHECK pass (checking for obvious problems).
Checking module tt_um_felixfeierabend...
Checking module tonegen...
Checking module adsr...
Checking module lfsr...
Checking module mixer...
Checking module pwm8...
Checking module clock_scale...
Checking module signal_generator...
Checking module vibrato...
Found and reported 0 problems.

19. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.
Optimizing module tonegen.
<suppressed ~5 debug messages>
Optimizing module adsr.
<suppressed ~3 debug messages>
Optimizing module lfsr.
<suppressed ~3 debug messages>
Optimizing module mixer.
<suppressed ~8 debug messages>
Optimizing module pwm8.
Optimizing module clock_scale.
Optimizing module signal_generator.
<suppressed ~2 debug messages>
Optimizing module vibrato.
<suppressed ~6 debug messages>

20. Executing FLATTEN pass (flatten design).
Deleting now unused module tonegen.
Deleting now unused module adsr.
Deleting now unused module lfsr.
Deleting now unused module mixer.
Deleting now unused module pwm8.
Deleting now unused module clock_scale.
Deleting now unused module signal_generator.
Deleting now unused module vibrato.
<suppressed ~10 debug messages>

21. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.
<suppressed ~18 debug messages>

22. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 9 unused cells and 177 unused wires.
<suppressed ~11 debug messages>

23. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

24. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
<suppressed ~75 debug messages>
Removed a total of 25 cells.

25. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\signal_gen.\mix.$procmux$163: \signal_gen.mix.started -> 1'1
      Replacing known input bits on port B of cell $flatten\signal_gen.\vibA_gen.$procmux$311: \signal_gen.vibA_gen.dir -> 1'1
      Replacing known input bits on port B of cell $flatten\signal_gen.\vibA_gen.$procmux$315: \signal_gen.vibA_gen.dir -> 1'0
      Replacing known input bits on port B of cell $ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:37$3: { 7'0000000 \signal_bit } -> 8'00000001
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~152 debug messages>

26. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 1 changes.

27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

28. Executing OPT_DFF pass (perform DFF optimizations).

29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 0 unused cells and 34 unused wires.
<suppressed ~7 debug messages>

30. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

31. Rerunning OPT passes. (Maybe there is more to do…)

32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~151 debug messages>

33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
    New ctrl vector for $pmux cell $flatten\signal_gen.\envA_gen.$procmux$100: { $auto$opt_reduce.cc:137:opt_pmux$380 $flatten\signal_gen.\envA_gen.$procmux$101_CMP }
    New ctrl vector for $pmux cell $flatten\signal_gen.\envB_gen.$procmux$100: { $auto$opt_reduce.cc:137:opt_pmux$382 $flatten\signal_gen.\envB_gen.$procmux$101_CMP }
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 2 changes.

34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

35. Executing OPT_DFF pass (perform DFF optimizations).

36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

37. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

38. Rerunning OPT passes. (Maybe there is more to do…)

39. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~149 debug messages>

40. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 0 changes.

41. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

42. Executing OPT_DFF pass (perform DFF optimizations).

43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

44. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

45. Executing FSM pass (extract and optimize FSM).

45.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking tt_um_felixfeierabend.signal_gen.envA_gen.state as FSM state register:
    Register has an initialization value.
Not marking tt_um_felixfeierabend.signal_gen.envB_gen.state as FSM state register:
    Register has an initialization value.

45.2. Executing FSM_EXTRACT pass (extracting FSM from design).

45.3. Executing FSM_OPT pass (simple optimizations of FSMs).

45.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

45.5. Executing FSM_OPT pass (simple optimizations of FSMs).

45.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

45.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

45.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

46. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

48. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~149 debug messages>

49. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 0 changes.

50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

51. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\signal_gen.\vibA_gen.$procdff$366 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\vibA_gen.$procmux$305_Y, Q = \signal_gen.vibA_gen.val, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$383 ($sdff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\vibA_gen.$procmux$303_Y, Q = \signal_gen.vibA_gen.val).
Adding SRST signal on $flatten\signal_gen.\vibA_gen.$procdff$365 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\vibA_gen.$procmux$319_Y, Q = \signal_gen.vibA_gen.dir, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$391 ($sdff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\vibA_gen.$procmux$317_Y, Q = \signal_gen.vibA_gen.dir).
Adding SRST signal on $flatten\signal_gen.\vibA_gen.$procdff$364 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\vibA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:20$76_Y [7:0], Q = \signal_gen.vibA_gen.div, rval = 8'00000000).
Adding SRST signal on $flatten\signal_gen.\vibA_gen.$procdff$363 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\vibA_gen.$procmux$324_Y, Q = \signal_gen.vibA_gen.vibrato_o, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$398 ($sdff) from module tt_um_felixfeierabend (D = \signal_gen.vibA_gen.val, Q = \signal_gen.vibA_gen.vibrato_o).
Adding EN signal on $flatten\signal_gen.\tB.$procdff$331 ($adff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\tB.$0\wave[0:0], Q = \signal_gen.tB.wave).
Adding EN signal on $flatten\signal_gen.\tA.$procdff$331 ($adff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\tA.$0\wave[0:0], Q = \signal_gen.tA.wave).
Adding SRST signal on $flatten\signal_gen.\pwm.$procdff$350 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\pwm.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$26_Y [7:0], Q = \signal_gen.pwm.clk_cnt, rval = 8'00000000).
Adding SRST signal on $flatten\signal_gen.\pwm.$procdff$349 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\pwm.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15$28_Y, Q = \signal_gen.pwm.pwm_o, rval = 1'0).
Adding EN signal on $flatten\signal_gen.\n.$procdff$340 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\n.$auto$rtlil.cc:2959:Not$368, Q = \signal_gen.n.feedback).
Adding SRST signal on $flatten\signal_gen.\n.$procdff$339 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\n.$procmux$151_Y, Q = \signal_gen.n.noise_reg, rval = 16'1010110011100001).
Adding EN signal on $auto$ff.cc:266:slice$411 ($sdff) from module tt_um_felixfeierabend (D = { \signal_gen.n.noise_reg [14:0] \signal_gen.n.feedback }, Q = \signal_gen.n.noise_reg).
Adding SRST signal on $flatten\signal_gen.\mix.$procdff$347 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\mix.$procmux$169_Y, Q = \signal_gen.mix.sum, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$413 ($sdff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:52$42_Y, Q = \signal_gen.mix.sum).
Adding SRST signal on $flatten\signal_gen.\mix.$procdff$346 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\mix.$procmux$175_Y, Q = \signal_gen.mix.n_val, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$415 ($sdff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:50$40_Y, Q = \signal_gen.mix.n_val).
Adding SRST signal on $flatten\signal_gen.\mix.$procdff$345 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\mix.$procmux$181_Y, Q = \signal_gen.mix.b_val, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$417 ($sdff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:49$38_Y, Q = \signal_gen.mix.b_val).
Adding SRST signal on $flatten\signal_gen.\mix.$procdff$344 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\mix.$procmux$187_Y, Q = \signal_gen.mix.a_val, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$419 ($sdff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:48$36_Y, Q = \signal_gen.mix.a_val).
Adding SRST signal on $flatten\signal_gen.\mix.$procdff$343 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\mix.$procmux$193_Y, Q = \signal_gen.mix.multB, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$421 ($sdff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\mix.$mul$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:46$34_Y, Q = \signal_gen.mix.multB).
Adding SRST signal on $flatten\signal_gen.\mix.$procdff$342 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\mix.$procmux$199_Y, Q = \signal_gen.mix.multA, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$423 ($sdff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\mix.$mul$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:45$33_Y, Q = \signal_gen.mix.multA).
Adding SRST signal on $flatten\signal_gen.\mix.$procdff$341 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\mix.$procmux$157_Y [1:0], Q = \signal_gen.mix.mixout [1:0], rval = 2'00).
Adding SRST signal on $flatten\signal_gen.\mix.$procdff$341 ($dff) from module tt_um_felixfeierabend (D = \signal_gen.mix.sum, Q = \signal_gen.mix.mixout [7:2], rval = 6'000000).
Adding EN signal on $flatten\signal_gen.\envB_gen.$procdff$337 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\envB_gen.$0\timer[3:0], Q = \signal_gen.envB_gen.timer).
Adding EN signal on $flatten\signal_gen.\envB_gen.$procdff$336 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\envB_gen.$0\state[1:0], Q = \signal_gen.envB_gen.state).
Adding EN signal on $flatten\signal_gen.\envB_gen.$procdff$335 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\envB_gen.$0\level_o[3:0], Q = \signal_gen.envB_gen.level_o).
Adding EN signal on $flatten\signal_gen.\envA_gen.$procdff$337 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\envA_gen.$0\timer[3:0], Q = \signal_gen.envA_gen.timer).
Adding EN signal on $flatten\signal_gen.\envA_gen.$procdff$336 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\envA_gen.$0\state[1:0], Q = \signal_gen.envA_gen.state).
Adding EN signal on $flatten\signal_gen.\envA_gen.$procdff$335 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\envA_gen.$0\level_o[3:0], Q = \signal_gen.envA_gen.level_o).
Adding EN signal on $flatten\signal_gen.$procdff$362 ($dff) from module tt_um_felixfeierabend (D = \ui_in [7:4], Q = \signal_gen.vib_depth).
Adding EN signal on $flatten\signal_gen.$procdff$361 ($dff) from module tt_um_felixfeierabend (D = \ui_in [3], Q = \signal_gen.enableVib).
Adding EN signal on $flatten\signal_gen.$procdff$360 ($dff) from module tt_um_felixfeierabend (D = \ui_in [3], Q = \signal_gen.enableN).
Adding EN signal on $flatten\signal_gen.$procdff$359 ($dff) from module tt_um_felixfeierabend (D = \ui_in [4], Q = \signal_gen.enableB).
Adding EN signal on $flatten\signal_gen.$procdff$358 ($dff) from module tt_um_felixfeierabend (D = \ui_in [5], Q = \signal_gen.enableA).
Adding EN signal on $flatten\signal_gen.$procdff$357 ($dff) from module tt_um_felixfeierabend (D = \ui_in [6:3], Q = \signal_gen.volN).
Adding EN signal on $flatten\signal_gen.$procdff$356 ($dff) from module tt_um_felixfeierabend (D = \ui_in [6:3], Q = \signal_gen.volB).
Adding EN signal on $flatten\signal_gen.$procdff$355 ($dff) from module tt_um_felixfeierabend (D = \ui_in [6:3], Q = \signal_gen.volA).
Adding EN signal on $flatten\signal_gen.$procdff$354 ($dff) from module tt_um_felixfeierabend (D = { \signal_gen.periodB [10:4] \ui_in [7:3] }, Q = \signal_gen.periodB).
Adding EN signal on $flatten\signal_gen.$procdff$353 ($dff) from module tt_um_felixfeierabend (D = { \signal_gen.periodA [10:4] \ui_in [7:3] }, Q = \signal_gen.periodA).
Adding EN signal on $flatten\clk_scaler.$procdff$352 ($dff) from module tt_um_felixfeierabend (D = $flatten\clk_scaler.$procmux$215_Y, Q = \clk_scaler.counter).
Adding SRST signal on $auto$ff.cc:266:slice$533 ($dffe) from module tt_um_felixfeierabend (D = $flatten\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$23_Y [10:0], Q = \clk_scaler.counter, rval = 11'00000000000).
Adding SRST signal on $flatten\clk_scaler.$procdff$351 ($dff) from module tt_um_felixfeierabend (D = $flatten\clk_scaler.$procmux$221_Y, Q = \clk_scaler.clk_out, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$539 ($sdff) from module tt_um_felixfeierabend (D = $flatten\clk_scaler.$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:18$22_Y, Q = \clk_scaler.clk_out).

52. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 53 unused cells and 53 unused wires.
<suppressed ~54 debug messages>

53. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.
<suppressed ~7 debug messages>

54. Rerunning OPT passes. (Maybe there is more to do…)

55. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~76 debug messages>

56. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 0 changes.

57. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

58. Executing OPT_DFF pass (perform DFF optimizations).

59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

60. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

61. Rerunning OPT passes. (Maybe there is more to do…)

62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~76 debug messages>

63. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 0 changes.

64. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

65. Executing OPT_DFF pass (perform DFF optimizations).

66. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

67. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

68. Executing WREDUCE pass (reducing word size of cells).
Removed top 7 bits (of 8) from mux cell tt_um_felixfeierabend.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:37$3 ($mux).
Removed top 31 bits (of 32) from port B of cell tt_um_felixfeierabend.$flatten\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$23 ($add).
Removed top 21 bits (of 32) from port Y of cell tt_um_felixfeierabend.$flatten\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$23 ($add).
Removed top 5 bits (of 11) from port B of cell tt_um_felixfeierabend.$flatten\clk_scaler.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16$21 ($ge).
Removed top 1 bits (of 2) from port B of cell tt_um_felixfeierabend.$auto$opt_dff.cc:248:make_patterns_logic$388 ($ne).
Removed top 1 bits (of 2) from port B of cell tt_um_felixfeierabend.$auto$opt_dff.cc:248:make_patterns_logic$483 ($ne).
Removed cell tt_um_felixfeierabend.$flatten\signal_gen.\mix.$procmux$157 ($mux).
Removed top 1 bits (of 16) from FF cell tt_um_felixfeierabend.$auto$ff.cc:266:slice$412 ($sdffe).
Removed top 31 bits (of 32) from port A of cell tt_um_felixfeierabend.$flatten\signal_gen.\n.$xor$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:21$47 ($xor).
Removed top 31 bits (of 32) from port Y of cell tt_um_felixfeierabend.$flatten\signal_gen.\n.$xor$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:21$47 ($xor).
Removed top 2 bits (of 4) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\envB_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31$54 ($ge).
Removed top 28 bits (of 32) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\envB_gen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33$55 ($lt).
Removed top 31 bits (of 32) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\envB_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34$56 ($add).
Removed top 28 bits (of 32) from port Y of cell tt_um_felixfeierabend.$flatten\signal_gen.\envB_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34$56 ($add).
Removed top 31 bits (of 32) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\envB_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46$60 ($sub).
Removed top 28 bits (of 32) from port Y of cell tt_um_felixfeierabend.$flatten\signal_gen.\envB_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46$60 ($sub).
Removed top 2 bits (of 4) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\envB_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54$63 ($ge).
Removed top 31 bits (of 32) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\envB_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56$64 ($gt).
Removed top 1 bits (of 2) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\envB_gen.$procmux$107_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell tt_um_felixfeierabend.$auto$opt_dff.cc:248:make_patterns_logic$446 ($ne).
Removed top 2 bits (of 4) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31$54 ($ge).
Removed top 28 bits (of 32) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\envA_gen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33$55 ($lt).
Removed top 31 bits (of 32) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34$56 ($add).
Removed top 28 bits (of 32) from port Y of cell tt_um_felixfeierabend.$flatten\signal_gen.\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34$56 ($add).
Removed top 31 bits (of 32) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\envA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46$60 ($sub).
Removed top 28 bits (of 32) from port Y of cell tt_um_felixfeierabend.$flatten\signal_gen.\envA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46$60 ($sub).
Removed top 2 bits (of 4) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54$63 ($ge).
Removed top 31 bits (of 32) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\envA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56$64 ($gt).
Removed top 1 bits (of 2) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\envA_gen.$procmux$107_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\tB.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:23$72 ($sub).
Removed top 20 bits (of 32) from port Y of cell tt_um_felixfeierabend.$flatten\signal_gen.\tB.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:23$72 ($sub).
Removed top 31 bits (of 32) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\tA.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:23$72 ($sub).
Removed top 20 bits (of 32) from port Y of cell tt_um_felixfeierabend.$flatten\signal_gen.\tA.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:23$72 ($sub).
Removed top 31 bits (of 32) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\vibA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:20$76 ($add).
Removed top 24 bits (of 32) from port Y of cell tt_um_felixfeierabend.$flatten\signal_gen.\vibA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:20$76 ($add).
Removed top 2 bits (of 8) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\vibA_gen.$eq$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:21$77 ($eq).
Removed top 31 bits (of 32) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\vibA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:26$80 ($add).
Removed top 28 bits (of 32) from port Y of cell tt_um_felixfeierabend.$flatten\signal_gen.\vibA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:26$80 ($add).
Removed top 31 bits (of 32) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\vibA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:31$81 ($gt).
Removed top 31 bits (of 32) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\vibA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:32$82 ($sub).
Removed top 28 bits (of 32) from port Y of cell tt_um_felixfeierabend.$flatten\signal_gen.\vibA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:32$82 ($sub).
Removed top 2 bits (of 3) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.$procmux$278_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.$procmux$269_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.$procmux$261_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\pwm.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$26 ($add).
Removed top 24 bits (of 32) from port Y of cell tt_um_felixfeierabend.$flatten\signal_gen.\pwm.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$26 ($add).
Removed cell tt_um_felixfeierabend.$auto$ff.cc:266:slice$425 ($sdff).
Removed top 31 bits (of 32) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\envB_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$53 ($add).
Removed top 28 bits (of 32) from port Y of cell tt_um_felixfeierabend.$flatten\signal_gen.\envB_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$53 ($add).
Removed top 31 bits (of 32) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$53 ($add).
Removed top 28 bits (of 32) from port Y of cell tt_um_felixfeierabend.$flatten\signal_gen.\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$53 ($add).
Removed top 8 bits (of 12) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:58$4 ($add).
Removed top 1 bits (of 15) from FF cell tt_um_felixfeierabend.$auto$ff.cc:266:slice$412 ($sdffe).
Removed top 21 bits (of 32) from wire tt_um_felixfeierabend.$flatten\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$23_Y.
Removed top 28 bits (of 32) from wire tt_um_felixfeierabend.$flatten\signal_gen.\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$53_Y.
Removed top 28 bits (of 32) from wire tt_um_felixfeierabend.$flatten\signal_gen.\envB_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$53_Y.
Removed top 28 bits (of 32) from wire tt_um_felixfeierabend.$flatten\signal_gen.\envB_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34$56_Y.
Removed top 31 bits (of 32) from wire tt_um_felixfeierabend.$flatten\signal_gen.\n.$xor$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:21$47_Y.
Removed top 24 bits (of 32) from wire tt_um_felixfeierabend.$flatten\signal_gen.\pwm.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$26_Y.

69. Executing PEEPOPT pass (run peephole optimizers).

70. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

71. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module tt_um_felixfeierabend:
  creating $macc model for $flatten\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$23 ($add).
  creating $macc model for $flatten\signal_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:58$4 ($add).
  creating $macc model for $flatten\signal_gen.\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$53 ($add).
  creating $macc model for $flatten\signal_gen.\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34$56 ($add).
  creating $macc model for $flatten\signal_gen.\envA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46$60 ($sub).
  creating $macc model for $flatten\signal_gen.\envB_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$53 ($add).
  creating $macc model for $flatten\signal_gen.\envB_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34$56 ($add).
  creating $macc model for $flatten\signal_gen.\envB_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46$60 ($sub).
  creating $macc model for $flatten\signal_gen.\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:52$41 ($add).
  creating $macc model for $flatten\signal_gen.\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:52$42 ($add).
  creating $macc model for $flatten\signal_gen.\mix.$mul$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:45$33 ($mul).
  creating $macc model for $flatten\signal_gen.\mix.$mul$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:46$34 ($mul).
  creating $macc model for $flatten\signal_gen.\pwm.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$26 ($add).
  creating $macc model for $flatten\signal_gen.\tA.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:23$72 ($sub).
  creating $macc model for $flatten\signal_gen.\tB.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:23$72 ($sub).
  creating $macc model for $flatten\signal_gen.\vibA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:20$76 ($add).
  creating $macc model for $flatten\signal_gen.\vibA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:26$80 ($add).
  creating $macc model for $flatten\signal_gen.\vibA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:32$82 ($sub).
  merging $macc model for $flatten\signal_gen.\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:52$41 into $flatten\signal_gen.\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:52$42.
  creating $alu model for $macc $flatten\signal_gen.\vibA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:26$80.
  creating $alu model for $macc $flatten\signal_gen.\vibA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:20$76.
  creating $alu model for $macc $flatten\signal_gen.\tB.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:23$72.
  creating $alu model for $macc $flatten\signal_gen.\tA.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:23$72.
  creating $alu model for $macc $flatten\signal_gen.\pwm.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$26.
  creating $alu model for $macc $flatten\signal_gen.\vibA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:32$82.
  creating $alu model for $macc $flatten\signal_gen.\envB_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46$60.
  creating $alu model for $macc $flatten\signal_gen.\envB_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34$56.
  creating $alu model for $macc $flatten\signal_gen.\envB_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$53.
  creating $alu model for $macc $flatten\signal_gen.\envA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46$60.
  creating $alu model for $macc $flatten\signal_gen.\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34$56.
  creating $alu model for $macc $flatten\signal_gen.\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$53.
  creating $alu model for $macc $flatten\signal_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:58$4.
  creating $alu model for $macc $flatten\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$23.
  creating $macc cell for $flatten\signal_gen.\mix.$mul$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:46$34: $auto$alumacc.cc:365:replace_macc$549
  creating $macc cell for $flatten\signal_gen.\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:52$42: $auto$alumacc.cc:365:replace_macc$550
  creating $macc cell for $flatten\signal_gen.\mix.$mul$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:45$33: $auto$alumacc.cc:365:replace_macc$551
  creating $alu model for $flatten\clk_scaler.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16$21 ($ge): new $alu
  creating $alu model for $flatten\signal_gen.\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31$54 ($ge): new $alu
  creating $alu model for $flatten\signal_gen.\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54$63 ($ge): new $alu
  creating $alu model for $flatten\signal_gen.\envA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45$59 ($gt): new $alu
  creating $alu model for $flatten\signal_gen.\envA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56$64 ($gt): new $alu
  creating $alu model for $flatten\signal_gen.\envA_gen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33$55 ($lt): new $alu
  creating $alu model for $flatten\signal_gen.\envB_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31$54 ($ge): new $alu
  creating $alu model for $flatten\signal_gen.\envB_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54$63 ($ge): new $alu
  creating $alu model for $flatten\signal_gen.\envB_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45$59 ($gt): new $alu
  creating $alu model for $flatten\signal_gen.\envB_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56$64 ($gt): new $alu
  creating $alu model for $flatten\signal_gen.\envB_gen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33$55 ($lt): new $alu
  creating $alu model for $flatten\signal_gen.\pwm.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15$27 ($lt): new $alu
  creating $alu model for $flatten\signal_gen.\vibA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:31$81 ($gt): new $alu
  creating $alu model for $flatten\signal_gen.\vibA_gen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:25$79 ($lt): new $alu
  creating $alu cell for $flatten\signal_gen.\vibA_gen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:25$79: $auto$alumacc.cc:495:replace_alu$566
  creating $alu cell for $flatten\signal_gen.\vibA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:31$81: $auto$alumacc.cc:495:replace_alu$571
  creating $alu cell for $flatten\signal_gen.\pwm.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15$27: $auto$alumacc.cc:495:replace_alu$582
  creating $alu cell for $flatten\signal_gen.\envB_gen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33$55: $auto$alumacc.cc:495:replace_alu$587
  creating $alu cell for $flatten\signal_gen.\envB_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56$64: $auto$alumacc.cc:495:replace_alu$592
  creating $alu cell for $flatten\signal_gen.\envB_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45$59: $auto$alumacc.cc:495:replace_alu$603
  creating $alu cell for $flatten\signal_gen.\envB_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54$63: $auto$alumacc.cc:495:replace_alu$614
  creating $alu cell for $flatten\signal_gen.\envB_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31$54: $auto$alumacc.cc:495:replace_alu$627
  creating $alu cell for $flatten\signal_gen.\envA_gen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33$55: $auto$alumacc.cc:495:replace_alu$640
  creating $alu cell for $flatten\signal_gen.\envA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56$64: $auto$alumacc.cc:495:replace_alu$645
  creating $alu cell for $flatten\signal_gen.\envA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45$59: $auto$alumacc.cc:495:replace_alu$656
  creating $alu cell for $flatten\signal_gen.\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54$63: $auto$alumacc.cc:495:replace_alu$667
  creating $alu cell for $flatten\signal_gen.\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31$54: $auto$alumacc.cc:495:replace_alu$680
  creating $alu cell for $flatten\clk_scaler.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16$21: $auto$alumacc.cc:495:replace_alu$693
  creating $alu cell for $flatten\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$23: $auto$alumacc.cc:495:replace_alu$706
  creating $alu cell for $flatten\signal_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:58$4: $auto$alumacc.cc:495:replace_alu$709
  creating $alu cell for $flatten\signal_gen.\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$53: $auto$alumacc.cc:495:replace_alu$712
  creating $alu cell for $flatten\signal_gen.\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34$56: $auto$alumacc.cc:495:replace_alu$715
  creating $alu cell for $flatten\signal_gen.\envA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46$60: $auto$alumacc.cc:495:replace_alu$718
  creating $alu cell for $flatten\signal_gen.\envB_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$53: $auto$alumacc.cc:495:replace_alu$721
  creating $alu cell for $flatten\signal_gen.\envB_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34$56: $auto$alumacc.cc:495:replace_alu$724
  creating $alu cell for $flatten\signal_gen.\envB_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46$60: $auto$alumacc.cc:495:replace_alu$727
  creating $alu cell for $flatten\signal_gen.\vibA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:32$82: $auto$alumacc.cc:495:replace_alu$730
  creating $alu cell for $flatten\signal_gen.\pwm.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$26: $auto$alumacc.cc:495:replace_alu$733
  creating $alu cell for $flatten\signal_gen.\tA.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:23$72: $auto$alumacc.cc:495:replace_alu$736
  creating $alu cell for $flatten\signal_gen.\tB.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:23$72: $auto$alumacc.cc:495:replace_alu$739
  creating $alu cell for $flatten\signal_gen.\vibA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:20$76: $auto$alumacc.cc:495:replace_alu$742
  creating $alu cell for $flatten\signal_gen.\vibA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:26$80: $auto$alumacc.cc:495:replace_alu$745
  created 28 $alu and 3 $macc cells.

72. Executing SHARE pass (SAT-based resource sharing).

73. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.
<suppressed ~24 debug messages>

74. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

75. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~74 debug messages>

76. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$538: { $auto$rtlil.cc:2959:Not$536 $auto$rtlil.cc:2962:ReduceAnd$699 $auto$rtlil.cc:2959:Not$703 }
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 1 changes.

77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

78. Executing OPT_DFF pass (perform DFF optimizations).

79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 2 unused cells and 31 unused wires.
<suppressed ~6 debug messages>

80. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

81. Rerunning OPT passes. (Maybe there is more to do…)

82. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~74 debug messages>

83. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 0 changes.

84. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

85. Executing OPT_DFF pass (perform DFF optimizations).

86. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

87. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

88. Executing MEMORY pass.

88.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

88.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

88.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

88.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

88.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

88.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

88.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

88.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

88.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

88.10. Executing MEMORY_COLLECT pass (generating $mem cells).

89. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

90. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.
<suppressed ~49 debug messages>

91. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

92. Executing OPT_DFF pass (perform DFF optimizations).

93. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 2 unused cells and 42 unused wires.
<suppressed ~3 debug messages>

94. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

95. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

96. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

97. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

98. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
    New ctrl vector for $pmux cell $flatten\signal_gen.\envA_gen.$procmux$132: { $flatten\signal_gen.\envA_gen.$procmux$107_CMP $auto$opt_reduce.cc:137:opt_pmux$777 }
    New ctrl vector for $pmux cell $flatten\signal_gen.\envB_gen.$procmux$132: { $flatten\signal_gen.\envB_gen.$procmux$107_CMP $auto$opt_reduce.cc:137:opt_pmux$779 }
    Consolidated identical input bits for $mux cell $flatten\signal_gen.\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:50$40:
      Old ports: A=5'00000, B={ \signal_gen.volN 1'0 }, Y=$flatten\signal_gen.\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:50$40_Y
      New ports: A=4'0000, B=\signal_gen.volN, Y=$flatten\signal_gen.\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:50$40_Y [4:1]
      New connections: $flatten\signal_gen.\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:50$40_Y [0] = 1'0
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 3 changes.

99. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

100. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $pmux $flatten\signal_gen.\envA_gen.$procmux$132 in front of them:
        $auto$alumacc.cc:495:replace_alu$718
        $auto$alumacc.cc:495:replace_alu$715

    Found cells that share an operand and can be merged by moving the $pmux $flatten\signal_gen.\envB_gen.$procmux$132 in front of them:
        $auto$alumacc.cc:495:replace_alu$727
        $auto$alumacc.cc:495:replace_alu$724

    Found cells that share an operand and can be merged by moving the $mux $flatten\signal_gen.\vibA_gen.$procmux$303 in front of them:
        $auto$alumacc.cc:495:replace_alu$730
        $auto$alumacc.cc:495:replace_alu$745

101. Executing OPT_DFF pass (perform DFF optimizations).

102. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 0 unused cells and 18 unused wires.
<suppressed ~1 debug messages>

103. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.
<suppressed ~6 debug messages>

104. Rerunning OPT passes. (Maybe there is more to do…)

105. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~38 debug messages>

106. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:244:merge_operators$797:
      Old ports: A=4'1111, B=4'0001, Y=$auto$rtlil.cc:3094:Mux$798
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:3094:Mux$798 [1]
      New connections: { $auto$rtlil.cc:3094:Mux$798 [3:2] $auto$rtlil.cc:3094:Mux$798 [0] } = { $auto$rtlil.cc:3094:Mux$798 [1] $auto$rtlil.cc:3094:Mux$798 [1] 1'1 }
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:246:merge_operators$783:
      Old ports: A=4'1111, B=4'0001, Y=$auto$rtlil.cc:3096:Pmux$784
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:3096:Pmux$784 [1]
      New connections: { $auto$rtlil.cc:3096:Pmux$784 [3:2] $auto$rtlil.cc:3096:Pmux$784 [0] } = { $auto$rtlil.cc:3096:Pmux$784 [1] $auto$rtlil.cc:3096:Pmux$784 [1] 1'1 }
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:246:merge_operators$790:
      Old ports: A=4'1111, B=4'0001, Y=$auto$rtlil.cc:3096:Pmux$791
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:3096:Pmux$791 [1]
      New connections: { $auto$rtlil.cc:3096:Pmux$791 [3:2] $auto$rtlil.cc:3096:Pmux$791 [0] } = { $auto$rtlil.cc:3096:Pmux$791 [1] $auto$rtlil.cc:3096:Pmux$791 [1] 1'1 }
    New ctrl vector for $pmux cell $flatten\signal_gen.\envA_gen.$procmux$132: $auto$opt_reduce.cc:137:opt_pmux$802
    New ctrl vector for $pmux cell $flatten\signal_gen.\envB_gen.$procmux$132: $auto$opt_reduce.cc:137:opt_pmux$804
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$801: { $flatten\signal_gen.\envA_gen.$procmux$107_CMP $flatten\signal_gen.\envA_gen.$procmux$104_CMP $flatten\signal_gen.\envA_gen.$procmux$101_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$803: { $flatten\signal_gen.\envB_gen.$procmux$107_CMP $flatten\signal_gen.\envB_gen.$procmux$104_CMP $flatten\signal_gen.\envB_gen.$procmux$101_CMP }
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 7 changes.

107. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

108. Executing OPT_SHARE pass.

109. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$486 ($dffe) from module tt_um_felixfeierabend (D = $auto$opt_share.cc:222:merge_operators$782, Q = \signal_gen.envA_gen.level_o, rval = 4'0000).
Adding SRST signal on $auto$ff.cc:266:slice$449 ($dffe) from module tt_um_felixfeierabend (D = $auto$opt_share.cc:222:merge_operators$789, Q = \signal_gen.envB_gen.level_o, rval = 4'0000).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$416 ($sdffe) from module tt_um_felixfeierabend.

110. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 2 unused cells and 6 unused wires.
<suppressed ~3 debug messages>

111. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.
<suppressed ~3 debug messages>

112. Rerunning OPT passes. (Maybe there is more to do…)

113. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

114. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 0 changes.

115. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

116. Executing OPT_SHARE pass.

117. Executing OPT_DFF pass (perform DFF optimizations).

118. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

119. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

120. Executing TECHMAP pass (map to technology primitives).

120.1. Executing Verilog-2005 frontend: /foss/tools/yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/foss/tools/yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

120.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $or.
Using template $paramod$c25c19dcd491e3f0bfee04c35867099cab34c766\_90_alu for cells of type $alu.
Using template $paramod$2f5fb04daf2da94d981bf9455fa4454c6ec8b705\_90_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc_v2.
  add \signal_gen.volB * \signal_gen.envB_gen.level_o (4x4 bits, unsigned)
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dffe.
  add \signal_gen.mix.a_val (5 bits, unsigned)
  add { \signal_gen.mix.n_val [4:1] 1'0 } (5 bits, unsigned)
  add \signal_gen.mix.b_val (5 bits, unsigned)
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $mux.
  add \signal_gen.volA * \signal_gen.envA_gen.level_o (4x4 bits, unsigned)
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$5ccf584370207a3ccc3032757a8e590623d4de56\_90_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$d865e08a1072904410537366de76463bde0f0d04\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$6831557730818fb92b11a295f9eb33ff8fa62af1\_90_alu for cells of type $alu.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eqx.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000101 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001011 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
No more expansions possible.
<suppressed ~2190 debug messages>

121. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.
<suppressed ~980 debug messages>

122. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
<suppressed ~264 debug messages>
Removed a total of 88 cells.

123. Executing OPT_DFF pass (perform DFF optimizations).

124. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 1219 unused cells and 1660 unused wires.
<suppressed ~1293 debug messages>

125. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

126. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

127. Executing OPT_DFF pass (perform DFF optimizations).

128. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

129. Executing ABC pass (technology mapping using ABC).

129.1. Extracting gate netlist of module `\tt_um_felixfeierabend' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

130. Executing OPT pass (performing simple optimizations).

130.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

130.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

130.3. Executing OPT_DFF pass (perform DFF optimizations).

130.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

130.5. Finished fast OPT passes.

131. Executing HIERARCHY pass (managing design hierarchy).

131.1. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend

131.2. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend
Removed 0 unused modules.

132. Executing CHECK pass (checking for obvious problems).
Checking module tt_um_felixfeierabend...
Found and reported 0 problems.

133. Printing statistics.

=== tt_um_felixfeierabend ===

        +----------Local Count, excluding submodules.
        | 
       33 wires
      174 wire bits
       33 public wires
      174 public wire bits
        8 ports
       43 port bits
       10 cells
       10   $scopeinfo

134. Generating Graphviz representation of design.
Writing dot description to `/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-22_22-56-38/06-yosys-synthesis/primitive_techmap.dot'.
Dumping module tt_um_felixfeierabend to page 1.

135. Executing OPT pass (performing simple optimizations).

135.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

135.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

135.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

135.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 0 changes.

135.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

135.6. Executing OPT_DFF pass (perform DFF optimizations).

135.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

135.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

135.9. Finished OPT passes. (There is nothing left to do.)

136. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 10 unused cells and 25 unused wires.
<suppressed ~35 debug messages>
{
   "creator": "Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
   "invocation": "stat -json -liberty /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-22_22-56-38/tmp/42e513b7ecf14f3bab8f8b7a68616789.lib ",
   "modules": {
      "\\tt_um_felixfeierabend": {
         "num_wires":         8,
         "num_wire_bits":     43,
         "num_pub_wires":     8,
         "num_pub_wire_bits": 43,
         "num_ports":         8,
         "num_port_bits":     43,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         0,
         "num_submodules":       0,
         "num_cells_by_type": {

         }
      }
   },
      "design": {
         "num_wires":         8,
         "num_wire_bits":     43,
         "num_pub_wires":     8,
         "num_pub_wire_bits": 43,
         "num_ports":         8,
         "num_port_bits":     43,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         0,
         "num_submodules":       0,
         "num_cells_by_type": {

         }
      }
}

137. Printing statistics.

=== tt_um_felixfeierabend ===

        +----------Local Count, excluding submodules.
        | 
        8 wires
       43 wire bits
        8 public wires
       43 public wire bits
        8 ports
       43 port bits

138. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell gf180mcu_fd_sc_mcu7t5v0__dffnq_1 (noninv, pins=3, area=65.86) is a direct match for cell type $_DFF_N_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffq_1 (noninv, pins=3, area=63.66) is a direct match for cell type $_DFF_P_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1 (noninv, pins=4, area=74.64) is a direct match for cell type $_DFF_NN0_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1 (noninv, pins=4, area=79.03) is a direct match for cell type $_DFF_NN1_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 (noninv, pins=4, area=74.64) is a direct match for cell type $_DFF_PN0_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 (noninv, pins=4, area=79.03) is a direct match for cell type $_DFF_PN1_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_1 (noninv, pins=5, area=94.39) is a direct match for cell type $_DFFSR_NNN_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1 (noninv, pins=5, area=85.61) is a direct match for cell type $_DFFSR_PNN_.
  final dff cell mappings:
    \gf180mcu_fd_sc_mcu7t5v0__dffnq_1 _DFF_N_ (.CLKN( C), .D( D), .Q( Q));
    \gf180mcu_fd_sc_mcu7t5v0__dffq_1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    \gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1 _DFF_NN0_ (.CLKN( C), .D( D), .Q( Q), .RN( R));
    \gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1 _DFF_NN1_ (.CLKN( C), .D( D), .Q( Q), .SETN( R));
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RN( R));
    \gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SETN( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    unmapped dff cell: $_DFFE_NN_
    unmapped dff cell: $_DFFE_NP_
    unmapped dff cell: $_DFFE_PN_
    unmapped dff cell: $_DFFE_PP_
    \gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_1 _DFFSR_NNN_ (.CLKN( C), .D( D), .Q( Q), .RN( R), .SETN( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    \gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1 _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .RN( R), .SETN( S));
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

138.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\tt_um_felixfeierabend':
{
   "creator": "Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
   "invocation": "stat -json -liberty /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-22_22-56-38/tmp/42e513b7ecf14f3bab8f8b7a68616789.lib ",
   "modules": {
      "\\tt_um_felixfeierabend": {
         "num_wires":         8,
         "num_wire_bits":     43,
         "num_pub_wires":     8,
         "num_pub_wire_bits": 43,
         "num_ports":         8,
         "num_port_bits":     43,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         0,
         "num_submodules":       0,
         "num_cells_by_type": {

         }
      }
   },
      "design": {
         "num_wires":         8,
         "num_wire_bits":     43,
         "num_pub_wires":     8,
         "num_pub_wire_bits": 43,
         "num_ports":         8,
         "num_port_bits":     43,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         0,
         "num_submodules":       0,
         "num_cells_by_type": {

         }
      }
}

139. Printing statistics.

=== tt_um_felixfeierabend ===

        +----------Local Count, excluding submodules.
        | 
        8 wires
       43 wire bits
        8 public wires
       43 public wire bits
        8 ports
       43 port bits

[INFO] Using generated ABC script '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-22_22-56-38/06-yosys-synthesis/AREA_0.abc'…

140. Executing ABC pass (technology mapping using ABC).

140.1. Extracting gate netlist of module `\tt_um_felixfeierabend' to `/tmp/yosys-abc-caGXqe/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

141. Executing SETUNDEF pass (replace undef values with defined constants).

142. Executing HILOMAP pass (mapping to constant drivers).

143. Executing SPLITNETS pass (splitting up multi-bit signals).

144. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

145. Executing INSBUF pass (insert buffer cells for connected wires).

146. Executing CHECK pass (checking for obvious problems).
Checking module tt_um_felixfeierabend...
Found and reported 0 problems.
{
   "creator": "Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
   "invocation": "stat -json -liberty /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-22_22-56-38/tmp/42e513b7ecf14f3bab8f8b7a68616789.lib ",
   "modules": {
      "\\tt_um_felixfeierabend": {
         "num_wires":         8,
         "num_wire_bits":     43,
         "num_pub_wires":     8,
         "num_pub_wire_bits": 43,
         "num_ports":         8,
         "num_port_bits":     43,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         24,
         "num_submodules":       0,
         "area":              210.739200,
         "sequential_area":    0.000000,
         "num_cells_by_type": {
            "gf180mcu_fd_sc_mcu7t5v0__tieh": 3,
            "gf180mcu_fd_sc_mcu7t5v0__tiel": 21
         }
      }
   },
      "design": {
         "num_wires":         8,
         "num_wire_bits":     43,
         "num_pub_wires":     8,
         "num_pub_wire_bits": 43,
         "num_ports":         8,
         "num_port_bits":     43,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         24,
         "num_submodules":       0,
         "area":              210.739200,
         "sequential_area":    0.000000,
         "num_cells_by_type": {
            "gf180mcu_fd_sc_mcu7t5v0__tieh": 3,
            "gf180mcu_fd_sc_mcu7t5v0__tiel": 21
         }
      }
}

147. Printing statistics.

=== tt_um_felixfeierabend ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        8        - wires
       43        - wire bits
        8        - public wires
       43        - public wire bits
        8        - ports
       43        - port bits
       24  210.739 cells
        3   26.342   gf180mcu_fd_sc_mcu7t5v0__tieh
       21  184.397   gf180mcu_fd_sc_mcu7t5v0__tiel

   Chip area for module '\tt_um_felixfeierabend': 210.739200
     of which used for sequential elements: 0.000000 (0.00%)

148. Executing Verilog backend.
Dumping module `\tt_um_felixfeierabend'.

149. Executing JSON backend.
