// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_D_drain_IO_L1_out_boundary_wrapper_2_x0 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_D_drain_D_drain_IO_L1_out_2_3_x0184_din,
        fifo_D_drain_D_drain_IO_L1_out_2_3_x0184_full_n,
        fifo_D_drain_D_drain_IO_L1_out_2_3_x0184_write,
        fifo_D_drain_PE_3_2_x0152_dout,
        fifo_D_drain_PE_3_2_x0152_empty_n,
        fifo_D_drain_PE_3_2_x0152_read
);

parameter    ap_ST_fsm_state1 = 13'd1;
parameter    ap_ST_fsm_state2 = 13'd2;
parameter    ap_ST_fsm_state3 = 13'd4;
parameter    ap_ST_fsm_state4 = 13'd8;
parameter    ap_ST_fsm_state5 = 13'd16;
parameter    ap_ST_fsm_state6 = 13'd32;
parameter    ap_ST_fsm_state7 = 13'd64;
parameter    ap_ST_fsm_state8 = 13'd128;
parameter    ap_ST_fsm_state9 = 13'd256;
parameter    ap_ST_fsm_state10 = 13'd512;
parameter    ap_ST_fsm_state11 = 13'd1024;
parameter    ap_ST_fsm_state12 = 13'd2048;
parameter    ap_ST_fsm_state13 = 13'd4096;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [127:0] fifo_D_drain_D_drain_IO_L1_out_2_3_x0184_din;
input   fifo_D_drain_D_drain_IO_L1_out_2_3_x0184_full_n;
output   fifo_D_drain_D_drain_IO_L1_out_2_3_x0184_write;
input  [31:0] fifo_D_drain_PE_3_2_x0152_dout;
input   fifo_D_drain_PE_3_2_x0152_empty_n;
output   fifo_D_drain_PE_3_2_x0152_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_D_drain_D_drain_IO_L1_out_2_3_x0184_write;
reg fifo_D_drain_PE_3_2_x0152_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_D_drain_D_drain_IO_L1_out_2_3_x0184_blk_n;
wire    ap_CS_fsm_state13;
reg    fifo_D_drain_PE_3_2_x0152_blk_n;
wire    ap_CS_fsm_state6;
wire   [2:0] add_ln691_fu_285_p2;
reg   [2:0] add_ln691_reg_493;
wire    ap_CS_fsm_state2;
wire   [2:0] add_ln691_984_fu_297_p2;
reg   [2:0] add_ln691_984_reg_501;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln890_1037_fu_323_p2;
reg   [0:0] icmp_ln890_1037_reg_509;
wire   [0:0] icmp_ln890_1036_fu_303_p2;
wire   [3:0] add_ln691_983_fu_329_p2;
reg   [3:0] add_ln691_983_reg_513;
wire    ap_CS_fsm_state4;
reg   [0:0] tmp_reg_521;
wire   [0:0] icmp_ln890_1038_fu_335_p2;
reg   [1:0] data_split_V_addr_299_reg_526;
wire   [4:0] add_ln691_987_fu_358_p2;
reg   [4:0] add_ln691_987_reg_531;
wire    ap_CS_fsm_state5;
reg   [4:0] local_D_V_addr_reg_536;
reg   [31:0] tmp_370_reg_544;
wire   [127:0] local_D_V_q0;
wire   [2:0] add_ln691_988_fu_382_p2;
wire    ap_CS_fsm_state7;
wire   [127:0] zext_ln1497_fu_414_p1;
wire   [0:0] icmp_ln878_fu_393_p2;
wire   [31:0] data_split_V_q1;
reg   [31:0] v2_V_reg_567;
wire    ap_CS_fsm_state9;
wire   [31:0] data_split_V_q0;
reg   [31:0] v2_V_1154_reg_572;
wire   [4:0] add_ln691_985_fu_429_p2;
reg   [4:0] add_ln691_985_reg_577;
wire    ap_CS_fsm_state11;
wire   [4:0] shl_ln890_fu_435_p2;
reg   [4:0] shl_ln890_reg_582;
wire   [1:0] add_ln691_986_fu_447_p2;
reg   [1:0] add_ln691_986_reg_590;
wire    ap_CS_fsm_state12;
reg   [4:0] local_D_V_address0;
reg    local_D_V_ce0;
reg    local_D_V_we0;
wire   [127:0] local_D_V_d0;
reg   [1:0] data_split_V_address0;
reg    data_split_V_ce0;
reg    data_split_V_we0;
reg   [31:0] data_split_V_d0;
reg   [1:0] data_split_V_address1;
reg    data_split_V_ce1;
reg   [2:0] c0_V_reg_199;
reg    ap_block_state1;
reg   [2:0] c1_V_reg_210;
wire   [0:0] icmp_ln890_fu_291_p2;
wire   [0:0] icmp_ln890_1039_fu_441_p2;
reg   [3:0] c7_V_reg_221;
wire   [0:0] icmp_ln890_1040_fu_376_p2;
reg   [4:0] c8_V_reg_232;
wire    ap_CS_fsm_state10;
reg   [2:0] n_V_reg_243;
reg   [127:0] p_Val2_s_reg_254;
reg   [4:0] c5_V_reg_263;
wire   [0:0] icmp_ln890_1041_fu_467_p2;
reg   [1:0] c6_V_reg_274;
wire   [63:0] idxprom_fu_353_p1;
wire   [63:0] zext_ln11206_fu_371_p1;
wire   [63:0] zext_ln878_fu_388_p1;
wire   [63:0] zext_ln11232_1_fu_462_p1;
wire   [31:0] trunc_ln674_fu_399_p1;
wire    ap_CS_fsm_state8;
wire   [5:0] ret_192_fu_309_p3;
wire   [5:0] ret_fu_317_p2;
wire   [1:0] empty_fu_341_p1;
wire   [5:0] tmp_s_fu_364_p3;
wire   [95:0] r_fu_404_p4;
wire   [4:0] zext_ln11232_fu_453_p1;
wire   [4:0] add_ln11232_fu_457_p2;
reg   [12:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 13'd1;
end

top_D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V #(
    .DataWidth( 128 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
local_D_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_D_V_address0),
    .ce0(local_D_V_ce0),
    .we0(local_D_V_we0),
    .d0(local_D_V_d0),
    .q0(local_D_V_q0)
);

top_D_drain_IO_L1_out_boundary_wrapper_0_x0_data_split_V #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
data_split_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_split_V_address0),
    .ce0(data_split_V_ce0),
    .we0(data_split_V_we0),
    .d0(data_split_V_d0),
    .q0(data_split_V_q0),
    .address1(data_split_V_address1),
    .ce1(data_split_V_ce1),
    .q1(data_split_V_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_291_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c0_V_reg_199 <= 3'd0;
    end else if (((icmp_ln890_1036_fu_303_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        c0_V_reg_199 <= add_ln691_reg_493;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & ((icmp_ln890_1037_reg_509 == 1'd0) | (icmp_ln890_1039_fu_441_p2 == 1'd1)))) begin
        c1_V_reg_210 <= add_ln691_984_reg_501;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_291_p2 == 1'd0))) begin
        c1_V_reg_210 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1038_fu_335_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        c5_V_reg_263 <= 5'd0;
    end else if (((icmp_ln890_1041_fu_467_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        c5_V_reg_263 <= add_ln691_985_reg_577;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1037_reg_509 == 1'd1) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln890_1039_fu_441_p2 == 1'd0))) begin
        c6_V_reg_274 <= 2'd0;
    end else if (((fifo_D_drain_D_drain_IO_L1_out_2_3_x0184_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        c6_V_reg_274 <= add_ln691_986_reg_590;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1036_fu_303_p2 == 1'd0) & (icmp_ln890_1037_fu_323_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        c7_V_reg_221 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln890_1040_fu_376_p2 == 1'd1))) begin
        c7_V_reg_221 <= add_ln691_983_reg_513;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1038_fu_335_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        c8_V_reg_232 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        c8_V_reg_232 <= add_ln691_987_reg_531;
    end
end

always @ (posedge ap_clk) begin
    if (((fifo_D_drain_PE_3_2_x0152_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        n_V_reg_243 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_393_p2 == 1'd0))) begin
        n_V_reg_243 <= add_ln691_988_fu_382_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((fifo_D_drain_PE_3_2_x0152_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        p_Val2_s_reg_254 <= local_D_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_393_p2 == 1'd0))) begin
        p_Val2_s_reg_254 <= zext_ln1497_fu_414_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln691_983_reg_513 <= add_ln691_983_fu_329_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln691_984_reg_501 <= add_ln691_984_fu_297_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1037_reg_509 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        add_ln691_985_reg_577 <= add_ln691_985_fu_429_p2;
        shl_ln890_reg_582[4 : 1] <= shl_ln890_fu_435_p2[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln691_986_reg_590 <= add_ln691_986_fu_447_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln691_987_reg_531 <= add_ln691_987_fu_358_p2;
        local_D_V_addr_reg_536 <= zext_ln11206_fu_371_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln691_reg_493 <= add_ln691_fu_285_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1038_fu_335_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        data_split_V_addr_299_reg_526 <= idxprom_fu_353_p1;
        tmp_reg_521 <= c7_V_reg_221[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1036_fu_303_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        icmp_ln890_1037_reg_509 <= icmp_ln890_1037_fu_323_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_370_reg_544 <= fifo_D_drain_PE_3_2_x0152_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        v2_V_1154_reg_572 <= data_split_V_q0;
        v2_V_reg_567 <= data_split_V_q1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_291_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_291_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        data_split_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        data_split_V_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_393_p2 == 1'd1))) begin
        data_split_V_address0 = data_split_V_addr_299_reg_526;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_393_p2 == 1'd0))) begin
        data_split_V_address0 = zext_ln878_fu_388_p1;
    end else begin
        data_split_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        data_split_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        data_split_V_address1 = 64'd0;
    end else begin
        data_split_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_393_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_393_p2 == 1'd0)))) begin
        data_split_V_ce0 = 1'b1;
    end else begin
        data_split_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9))) begin
        data_split_V_ce1 = 1'b1;
    end else begin
        data_split_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        if ((icmp_ln878_fu_393_p2 == 1'd1)) begin
            data_split_V_d0 = tmp_370_reg_544;
        end else if ((icmp_ln878_fu_393_p2 == 1'd0)) begin
            data_split_V_d0 = trunc_ln674_fu_399_p1;
        end else begin
            data_split_V_d0 = 'bx;
        end
    end else begin
        data_split_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_393_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_393_p2 == 1'd0)))) begin
        data_split_V_we0 = 1'b1;
    end else begin
        data_split_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        fifo_D_drain_D_drain_IO_L1_out_2_3_x0184_blk_n = fifo_D_drain_D_drain_IO_L1_out_2_3_x0184_full_n;
    end else begin
        fifo_D_drain_D_drain_IO_L1_out_2_3_x0184_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((fifo_D_drain_D_drain_IO_L1_out_2_3_x0184_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        fifo_D_drain_D_drain_IO_L1_out_2_3_x0184_write = 1'b1;
    end else begin
        fifo_D_drain_D_drain_IO_L1_out_2_3_x0184_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        fifo_D_drain_PE_3_2_x0152_blk_n = fifo_D_drain_PE_3_2_x0152_empty_n;
    end else begin
        fifo_D_drain_PE_3_2_x0152_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((fifo_D_drain_PE_3_2_x0152_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        fifo_D_drain_PE_3_2_x0152_read = 1'b1;
    end else begin
        fifo_D_drain_PE_3_2_x0152_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        local_D_V_address0 = zext_ln11232_1_fu_462_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        local_D_V_address0 = local_D_V_addr_reg_536;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        local_D_V_address0 = zext_ln11206_fu_371_p1;
    end else begin
        local_D_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state5))) begin
        local_D_V_ce0 = 1'b1;
    end else begin
        local_D_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        local_D_V_we0 = 1'b1;
    end else begin
        local_D_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_291_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln890_1036_fu_303_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((icmp_ln890_1036_fu_303_p2 == 1'd0) & (icmp_ln890_1037_fu_323_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln890_1038_fu_335_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln890_1040_fu_376_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((fifo_D_drain_PE_3_2_x0152_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_393_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & ((icmp_ln890_1037_reg_509 == 1'd0) | (icmp_ln890_1039_fu_441_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln890_1041_fu_467_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((fifo_D_drain_D_drain_IO_L1_out_2_3_x0184_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln11232_fu_457_p2 = (shl_ln890_reg_582 + zext_ln11232_fu_453_p1);

assign add_ln691_983_fu_329_p2 = (c7_V_reg_221 + 4'd1);

assign add_ln691_984_fu_297_p2 = (c1_V_reg_210 + 3'd1);

assign add_ln691_985_fu_429_p2 = (c5_V_reg_263 + 5'd1);

assign add_ln691_986_fu_447_p2 = (c6_V_reg_274 + 2'd1);

assign add_ln691_987_fu_358_p2 = (c8_V_reg_232 + 5'd1);

assign add_ln691_988_fu_382_p2 = (n_V_reg_243 + 3'd1);

assign add_ln691_fu_285_p2 = (c0_V_reg_199 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign empty_fu_341_p1 = c7_V_reg_221[1:0];

assign fifo_D_drain_D_drain_IO_L1_out_2_3_x0184_din = local_D_V_q0;

assign icmp_ln878_fu_393_p2 = ((n_V_reg_243 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln890_1036_fu_303_p2 = ((c1_V_reg_210 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln890_1037_fu_323_p2 = ((ret_fu_317_p2 < 6'd42) ? 1'b1 : 1'b0);

assign icmp_ln890_1038_fu_335_p2 = ((c7_V_reg_221 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1039_fu_441_p2 = ((c5_V_reg_263 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1040_fu_376_p2 = ((c8_V_reg_232 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1041_fu_467_p2 = ((c6_V_reg_274 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_291_p2 = ((c0_V_reg_199 == 3'd4) ? 1'b1 : 1'b0);

assign idxprom_fu_353_p1 = empty_fu_341_p1;

assign local_D_V_d0 = {{{{data_split_V_q1}, {data_split_V_q0}}, {v2_V_1154_reg_572}}, {v2_V_reg_567}};

assign r_fu_404_p4 = {{p_Val2_s_reg_254[127:32]}};

assign ret_192_fu_309_p3 = {{c1_V_reg_210}, {3'd0}};

assign ret_fu_317_p2 = (ret_192_fu_309_p3 | 6'd2);

assign shl_ln890_fu_435_p2 = c5_V_reg_263 << 5'd1;

assign tmp_s_fu_364_p3 = {{c8_V_reg_232}, {tmp_reg_521}};

assign trunc_ln674_fu_399_p1 = p_Val2_s_reg_254[31:0];

assign zext_ln11206_fu_371_p1 = tmp_s_fu_364_p3;

assign zext_ln11232_1_fu_462_p1 = add_ln11232_fu_457_p2;

assign zext_ln11232_fu_453_p1 = c6_V_reg_274;

assign zext_ln1497_fu_414_p1 = r_fu_404_p4;

assign zext_ln878_fu_388_p1 = n_V_reg_243;

always @ (posedge ap_clk) begin
    shl_ln890_reg_582[0] <= 1'b0;
end

endmodule //top_D_drain_IO_L1_out_boundary_wrapper_2_x0
