// Seed: 269765917
module module_0;
  supply1 id_2;
  supply0 id_3;
  id_4 :
  assert property (@(~1 or posedge id_1(
      1, 1, id_3, id_1 ? id_2 : 1
  ) or posedge id_4) 1 == id_3)
    id_3 = 1'd0 + (1);
  wire id_5;
endmodule
module module_1 (
    output wor  id_0,
    input  wire id_1,
    input  wand id_2
);
  reg id_4;
  always id_4 <= 1;
  module_0();
endmodule
module module_2 (
    output wor id_0
);
  wire id_2, id_3;
  supply0 id_4, id_5, id_6, id_7, id_8;
  wor id_9 = 1 & id_4;
  module_0();
endmodule
