Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Sat Jan  3 00:30:46 2026
| Host              : LAPTOP-FS6TVBVV running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file day12_top_timing_summary_routed.rpt -pb day12_top_timing_summary_routed.pb -rpx day12_top_timing_summary_routed.rpx -warn_on_violation
| Design            : day12_top
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  68          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (35)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.500        0.000                      0                  284        0.082        0.000                      0                  284        4.725        0.000                       0                   184  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.500        0.000                      0                  284        0.082        0.000                      0                  284        4.725        0.000                       0                   184  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk           


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 accel/shape_num_cells_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/regions_that_fit_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.160ns  (logic 3.271ns (40.086%)  route 4.889ns (59.914%))
  Logic Levels:           22  (CARRY8=13 LUT2=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 1.131ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.972ns (routing 1.039ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.535     0.535 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.535    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.535 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.995    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.039 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.325     3.364    accel/CLK
    SLICE_X27Y169        FDRE                                         r  accel/shape_num_cells_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y169        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.478 r  accel/shape_num_cells_reg[0][3]/Q
                         net (fo=18, routed)          0.188     3.666    accel/shape_num_cells_reg_n_0_[0][3]
    SLICE_X28Y168        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.193     3.859 r  accel/regions_that_fit8__0_carry_i_19/O
                         net (fo=1, routed)           0.158     4.017    accel/regions_that_fit8__0_carry_i_19_n_0
    SLICE_X27Y168        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.152     4.169 r  accel/regions_that_fit8__0_carry_i_11/O
                         net (fo=1, routed)           0.011     4.180    accel/regions_that_fit8__0_carry_i_11_n_0
    SLICE_X27Y168        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     4.412 r  accel/regions_that_fit8__0_carry/CO[7]
                         net (fo=1, routed)           0.030     4.442    accel/regions_that_fit8__0_carry_n_0
    SLICE_X27Y169        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.079     4.521 r  accel/regions_that_fit8__0_carry__0/CO[2]
                         net (fo=3, routed)           0.288     4.809    accel/regions_that_fit8__0_carry__0_n_5
    SLICE_X25Y169        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.229     5.038 r  accel/regions_that_fit8__60_carry_i_20/O
                         net (fo=3, routed)           0.270     5.309    accel/regions_that_fit8__60_carry_i_20_n_0
    SLICE_X26Y168        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     5.446 r  accel/regions_that_fit8__60_carry_i_6/O
                         net (fo=1, routed)           0.015     5.461    accel/regions_that_fit8__60_carry_i_6_n_0
    SLICE_X26Y168        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.633 r  accel/regions_that_fit8__60_carry/CO[7]
                         net (fo=1, routed)           0.030     5.663    accel/regions_that_fit8__60_carry_n_0
    SLICE_X26Y169        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.741 r  accel/regions_that_fit8__60_carry__0/O[0]
                         net (fo=1, routed)           0.294     6.035    accel/regions_that_fit8__60_carry__0_n_15
    SLICE_X25Y165        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     6.115 r  accel/regions_that_fit0_carry__0_i_93/O
                         net (fo=1, routed)           0.032     6.147    accel/regions_that_fit0_carry__0_i_93_n_0
    SLICE_X25Y165        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     6.409 r  accel/regions_that_fit0_carry__0_i_79/O[5]
                         net (fo=1, routed)           0.337     6.746    accel/regions_that_fit0_carry__0_i_79_n_10
    SLICE_X23Y161        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     6.827 r  accel/regions_that_fit0_carry__0_i_73/O
                         net (fo=1, routed)           0.015     6.842    accel/regions_that_fit0_carry__0_i_73_n_0
    SLICE_X23Y161        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     7.036 r  accel/regions_that_fit0_carry__0_i_60/O[7]
                         net (fo=1, routed)           0.325     7.361    accel/regions_that_fit0_carry__0_i_60_n_8
    SLICE_X25Y159        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.154     7.515 r  accel/regions_that_fit0_carry__0_i_52/O
                         net (fo=1, routed)           0.021     7.536    accel/regions_that_fit0_carry__0_i_52_n_0
    SLICE_X25Y159        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.711 r  accel/regions_that_fit0_carry__0_i_41/CO[7]
                         net (fo=1, routed)           0.030     7.741    accel/regions_that_fit0_carry__0_i_41_n_0
    SLICE_X25Y160        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.847 r  accel/regions_that_fit0_carry__0_i_31/O[1]
                         net (fo=1, routed)           0.394     8.241    accel/regions_that_fit0_carry__0_i_31_n_14
    SLICE_X26Y160        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.080     8.321 r  accel/regions_that_fit0_carry__0_i_21/O[1]
                         net (fo=1, routed)           0.399     8.720    accel/regions_that_fit0_carry__0_i_21_n_14
    SLICE_X26Y157        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.080     8.800 r  accel/regions_that_fit0_carry__0_i_19/O[1]
                         net (fo=1, routed)           0.362     9.162    accel/regions_that_fit0_carry__0_i_19_n_14
    SLICE_X26Y152        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.080     9.242 r  accel/regions_that_fit0_carry__0_i_18/O[1]
                         net (fo=1, routed)           0.347     9.589    accel/C[17]
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.179     9.768 r  accel/regions_that_fit0_carry__0_i_17/O[2]
                         net (fo=2, routed)           0.222     9.990    accel/regions_that_fit1__0[18]
    SLICE_X24Y152        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082    10.072 r  accel/regions_that_fit0_carry__0_i_15/O
                         net (fo=1, routed)           0.022    10.094    accel/regions_that_fit0_carry__0_i_15_n_0
    SLICE_X24Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.275    10.369 r  accel/regions_that_fit0_carry__0/CO[7]
                         net (fo=1, routed)           0.328    10.697    accel/regions_that_fit0_carry__0_n_0
    SLICE_X24Y162        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.057    10.754 r  accel/regions_that_fit[31]_i_1/O
                         net (fo=32, routed)          0.770    11.524    accel/regions_that_fit_0
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285    10.285 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.285    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.285 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360    10.645    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.684 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.972    12.656    accel/CLK
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[21]/C
                         clock pessimism              0.482    13.138    
                         clock uncertainty           -0.035    13.103    
    SLICE_X22Y152        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.079    13.024    accel/regions_that_fit_reg[21]
  -------------------------------------------------------------------
                         required time                         13.024    
                         arrival time                         -11.524    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 accel/shape_num_cells_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/regions_that_fit_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.160ns  (logic 3.271ns (40.086%)  route 4.889ns (59.914%))
  Logic Levels:           22  (CARRY8=13 LUT2=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 1.131ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.972ns (routing 1.039ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.535     0.535 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.535    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.535 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.995    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.039 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.325     3.364    accel/CLK
    SLICE_X27Y169        FDRE                                         r  accel/shape_num_cells_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y169        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.478 r  accel/shape_num_cells_reg[0][3]/Q
                         net (fo=18, routed)          0.188     3.666    accel/shape_num_cells_reg_n_0_[0][3]
    SLICE_X28Y168        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.193     3.859 r  accel/regions_that_fit8__0_carry_i_19/O
                         net (fo=1, routed)           0.158     4.017    accel/regions_that_fit8__0_carry_i_19_n_0
    SLICE_X27Y168        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.152     4.169 r  accel/regions_that_fit8__0_carry_i_11/O
                         net (fo=1, routed)           0.011     4.180    accel/regions_that_fit8__0_carry_i_11_n_0
    SLICE_X27Y168        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     4.412 r  accel/regions_that_fit8__0_carry/CO[7]
                         net (fo=1, routed)           0.030     4.442    accel/regions_that_fit8__0_carry_n_0
    SLICE_X27Y169        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.079     4.521 r  accel/regions_that_fit8__0_carry__0/CO[2]
                         net (fo=3, routed)           0.288     4.809    accel/regions_that_fit8__0_carry__0_n_5
    SLICE_X25Y169        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.229     5.038 r  accel/regions_that_fit8__60_carry_i_20/O
                         net (fo=3, routed)           0.270     5.309    accel/regions_that_fit8__60_carry_i_20_n_0
    SLICE_X26Y168        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     5.446 r  accel/regions_that_fit8__60_carry_i_6/O
                         net (fo=1, routed)           0.015     5.461    accel/regions_that_fit8__60_carry_i_6_n_0
    SLICE_X26Y168        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.633 r  accel/regions_that_fit8__60_carry/CO[7]
                         net (fo=1, routed)           0.030     5.663    accel/regions_that_fit8__60_carry_n_0
    SLICE_X26Y169        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.741 r  accel/regions_that_fit8__60_carry__0/O[0]
                         net (fo=1, routed)           0.294     6.035    accel/regions_that_fit8__60_carry__0_n_15
    SLICE_X25Y165        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     6.115 r  accel/regions_that_fit0_carry__0_i_93/O
                         net (fo=1, routed)           0.032     6.147    accel/regions_that_fit0_carry__0_i_93_n_0
    SLICE_X25Y165        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     6.409 r  accel/regions_that_fit0_carry__0_i_79/O[5]
                         net (fo=1, routed)           0.337     6.746    accel/regions_that_fit0_carry__0_i_79_n_10
    SLICE_X23Y161        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     6.827 r  accel/regions_that_fit0_carry__0_i_73/O
                         net (fo=1, routed)           0.015     6.842    accel/regions_that_fit0_carry__0_i_73_n_0
    SLICE_X23Y161        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     7.036 r  accel/regions_that_fit0_carry__0_i_60/O[7]
                         net (fo=1, routed)           0.325     7.361    accel/regions_that_fit0_carry__0_i_60_n_8
    SLICE_X25Y159        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.154     7.515 r  accel/regions_that_fit0_carry__0_i_52/O
                         net (fo=1, routed)           0.021     7.536    accel/regions_that_fit0_carry__0_i_52_n_0
    SLICE_X25Y159        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.711 r  accel/regions_that_fit0_carry__0_i_41/CO[7]
                         net (fo=1, routed)           0.030     7.741    accel/regions_that_fit0_carry__0_i_41_n_0
    SLICE_X25Y160        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.847 r  accel/regions_that_fit0_carry__0_i_31/O[1]
                         net (fo=1, routed)           0.394     8.241    accel/regions_that_fit0_carry__0_i_31_n_14
    SLICE_X26Y160        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.080     8.321 r  accel/regions_that_fit0_carry__0_i_21/O[1]
                         net (fo=1, routed)           0.399     8.720    accel/regions_that_fit0_carry__0_i_21_n_14
    SLICE_X26Y157        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.080     8.800 r  accel/regions_that_fit0_carry__0_i_19/O[1]
                         net (fo=1, routed)           0.362     9.162    accel/regions_that_fit0_carry__0_i_19_n_14
    SLICE_X26Y152        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.080     9.242 r  accel/regions_that_fit0_carry__0_i_18/O[1]
                         net (fo=1, routed)           0.347     9.589    accel/C[17]
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.179     9.768 r  accel/regions_that_fit0_carry__0_i_17/O[2]
                         net (fo=2, routed)           0.222     9.990    accel/regions_that_fit1__0[18]
    SLICE_X24Y152        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082    10.072 r  accel/regions_that_fit0_carry__0_i_15/O
                         net (fo=1, routed)           0.022    10.094    accel/regions_that_fit0_carry__0_i_15_n_0
    SLICE_X24Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.275    10.369 r  accel/regions_that_fit0_carry__0/CO[7]
                         net (fo=1, routed)           0.328    10.697    accel/regions_that_fit0_carry__0_n_0
    SLICE_X24Y162        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.057    10.754 r  accel/regions_that_fit[31]_i_1/O
                         net (fo=32, routed)          0.770    11.524    accel/regions_that_fit_0
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285    10.285 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.285    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.285 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360    10.645    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.684 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.972    12.656    accel/CLK
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[23]/C
                         clock pessimism              0.482    13.138    
                         clock uncertainty           -0.035    13.103    
    SLICE_X22Y152        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.079    13.024    accel/regions_that_fit_reg[23]
  -------------------------------------------------------------------
                         required time                         13.024    
                         arrival time                         -11.524    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 accel/shape_num_cells_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/regions_that_fit_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.156ns  (logic 3.271ns (40.105%)  route 4.885ns (59.895%))
  Logic Levels:           22  (CARRY8=13 LUT2=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 1.131ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.969ns (routing 1.039ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.535     0.535 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.535    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.535 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.995    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.039 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.325     3.364    accel/CLK
    SLICE_X27Y169        FDRE                                         r  accel/shape_num_cells_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y169        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.478 r  accel/shape_num_cells_reg[0][3]/Q
                         net (fo=18, routed)          0.188     3.666    accel/shape_num_cells_reg_n_0_[0][3]
    SLICE_X28Y168        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.193     3.859 r  accel/regions_that_fit8__0_carry_i_19/O
                         net (fo=1, routed)           0.158     4.017    accel/regions_that_fit8__0_carry_i_19_n_0
    SLICE_X27Y168        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.152     4.169 r  accel/regions_that_fit8__0_carry_i_11/O
                         net (fo=1, routed)           0.011     4.180    accel/regions_that_fit8__0_carry_i_11_n_0
    SLICE_X27Y168        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     4.412 r  accel/regions_that_fit8__0_carry/CO[7]
                         net (fo=1, routed)           0.030     4.442    accel/regions_that_fit8__0_carry_n_0
    SLICE_X27Y169        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.079     4.521 r  accel/regions_that_fit8__0_carry__0/CO[2]
                         net (fo=3, routed)           0.288     4.809    accel/regions_that_fit8__0_carry__0_n_5
    SLICE_X25Y169        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.229     5.038 r  accel/regions_that_fit8__60_carry_i_20/O
                         net (fo=3, routed)           0.270     5.309    accel/regions_that_fit8__60_carry_i_20_n_0
    SLICE_X26Y168        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     5.446 r  accel/regions_that_fit8__60_carry_i_6/O
                         net (fo=1, routed)           0.015     5.461    accel/regions_that_fit8__60_carry_i_6_n_0
    SLICE_X26Y168        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.633 r  accel/regions_that_fit8__60_carry/CO[7]
                         net (fo=1, routed)           0.030     5.663    accel/regions_that_fit8__60_carry_n_0
    SLICE_X26Y169        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.741 r  accel/regions_that_fit8__60_carry__0/O[0]
                         net (fo=1, routed)           0.294     6.035    accel/regions_that_fit8__60_carry__0_n_15
    SLICE_X25Y165        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     6.115 r  accel/regions_that_fit0_carry__0_i_93/O
                         net (fo=1, routed)           0.032     6.147    accel/regions_that_fit0_carry__0_i_93_n_0
    SLICE_X25Y165        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     6.409 r  accel/regions_that_fit0_carry__0_i_79/O[5]
                         net (fo=1, routed)           0.337     6.746    accel/regions_that_fit0_carry__0_i_79_n_10
    SLICE_X23Y161        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     6.827 r  accel/regions_that_fit0_carry__0_i_73/O
                         net (fo=1, routed)           0.015     6.842    accel/regions_that_fit0_carry__0_i_73_n_0
    SLICE_X23Y161        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     7.036 r  accel/regions_that_fit0_carry__0_i_60/O[7]
                         net (fo=1, routed)           0.325     7.361    accel/regions_that_fit0_carry__0_i_60_n_8
    SLICE_X25Y159        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.154     7.515 r  accel/regions_that_fit0_carry__0_i_52/O
                         net (fo=1, routed)           0.021     7.536    accel/regions_that_fit0_carry__0_i_52_n_0
    SLICE_X25Y159        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.711 r  accel/regions_that_fit0_carry__0_i_41/CO[7]
                         net (fo=1, routed)           0.030     7.741    accel/regions_that_fit0_carry__0_i_41_n_0
    SLICE_X25Y160        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.847 r  accel/regions_that_fit0_carry__0_i_31/O[1]
                         net (fo=1, routed)           0.394     8.241    accel/regions_that_fit0_carry__0_i_31_n_14
    SLICE_X26Y160        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.080     8.321 r  accel/regions_that_fit0_carry__0_i_21/O[1]
                         net (fo=1, routed)           0.399     8.720    accel/regions_that_fit0_carry__0_i_21_n_14
    SLICE_X26Y157        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.080     8.800 r  accel/regions_that_fit0_carry__0_i_19/O[1]
                         net (fo=1, routed)           0.362     9.162    accel/regions_that_fit0_carry__0_i_19_n_14
    SLICE_X26Y152        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.080     9.242 r  accel/regions_that_fit0_carry__0_i_18/O[1]
                         net (fo=1, routed)           0.347     9.589    accel/C[17]
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.179     9.768 r  accel/regions_that_fit0_carry__0_i_17/O[2]
                         net (fo=2, routed)           0.222     9.990    accel/regions_that_fit1__0[18]
    SLICE_X24Y152        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082    10.072 r  accel/regions_that_fit0_carry__0_i_15/O
                         net (fo=1, routed)           0.022    10.094    accel/regions_that_fit0_carry__0_i_15_n_0
    SLICE_X24Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.275    10.369 r  accel/regions_that_fit0_carry__0/CO[7]
                         net (fo=1, routed)           0.328    10.697    accel/regions_that_fit0_carry__0_n_0
    SLICE_X24Y162        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.057    10.754 r  accel/regions_that_fit[31]_i_1/O
                         net (fo=32, routed)          0.766    11.520    accel/regions_that_fit_0
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285    10.285 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.285    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.285 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360    10.645    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.684 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.969    12.653    accel/CLK
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[18]/C
                         clock pessimism              0.482    13.135    
                         clock uncertainty           -0.035    13.100    
    SLICE_X22Y152        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.079    13.021    accel/regions_that_fit_reg[18]
  -------------------------------------------------------------------
                         required time                         13.021    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 accel/shape_num_cells_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/regions_that_fit_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.156ns  (logic 3.271ns (40.105%)  route 4.885ns (59.895%))
  Logic Levels:           22  (CARRY8=13 LUT2=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 1.131ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.969ns (routing 1.039ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.535     0.535 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.535    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.535 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.995    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.039 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.325     3.364    accel/CLK
    SLICE_X27Y169        FDRE                                         r  accel/shape_num_cells_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y169        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.478 r  accel/shape_num_cells_reg[0][3]/Q
                         net (fo=18, routed)          0.188     3.666    accel/shape_num_cells_reg_n_0_[0][3]
    SLICE_X28Y168        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.193     3.859 r  accel/regions_that_fit8__0_carry_i_19/O
                         net (fo=1, routed)           0.158     4.017    accel/regions_that_fit8__0_carry_i_19_n_0
    SLICE_X27Y168        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.152     4.169 r  accel/regions_that_fit8__0_carry_i_11/O
                         net (fo=1, routed)           0.011     4.180    accel/regions_that_fit8__0_carry_i_11_n_0
    SLICE_X27Y168        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     4.412 r  accel/regions_that_fit8__0_carry/CO[7]
                         net (fo=1, routed)           0.030     4.442    accel/regions_that_fit8__0_carry_n_0
    SLICE_X27Y169        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.079     4.521 r  accel/regions_that_fit8__0_carry__0/CO[2]
                         net (fo=3, routed)           0.288     4.809    accel/regions_that_fit8__0_carry__0_n_5
    SLICE_X25Y169        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.229     5.038 r  accel/regions_that_fit8__60_carry_i_20/O
                         net (fo=3, routed)           0.270     5.309    accel/regions_that_fit8__60_carry_i_20_n_0
    SLICE_X26Y168        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     5.446 r  accel/regions_that_fit8__60_carry_i_6/O
                         net (fo=1, routed)           0.015     5.461    accel/regions_that_fit8__60_carry_i_6_n_0
    SLICE_X26Y168        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.633 r  accel/regions_that_fit8__60_carry/CO[7]
                         net (fo=1, routed)           0.030     5.663    accel/regions_that_fit8__60_carry_n_0
    SLICE_X26Y169        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.741 r  accel/regions_that_fit8__60_carry__0/O[0]
                         net (fo=1, routed)           0.294     6.035    accel/regions_that_fit8__60_carry__0_n_15
    SLICE_X25Y165        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     6.115 r  accel/regions_that_fit0_carry__0_i_93/O
                         net (fo=1, routed)           0.032     6.147    accel/regions_that_fit0_carry__0_i_93_n_0
    SLICE_X25Y165        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     6.409 r  accel/regions_that_fit0_carry__0_i_79/O[5]
                         net (fo=1, routed)           0.337     6.746    accel/regions_that_fit0_carry__0_i_79_n_10
    SLICE_X23Y161        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     6.827 r  accel/regions_that_fit0_carry__0_i_73/O
                         net (fo=1, routed)           0.015     6.842    accel/regions_that_fit0_carry__0_i_73_n_0
    SLICE_X23Y161        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     7.036 r  accel/regions_that_fit0_carry__0_i_60/O[7]
                         net (fo=1, routed)           0.325     7.361    accel/regions_that_fit0_carry__0_i_60_n_8
    SLICE_X25Y159        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.154     7.515 r  accel/regions_that_fit0_carry__0_i_52/O
                         net (fo=1, routed)           0.021     7.536    accel/regions_that_fit0_carry__0_i_52_n_0
    SLICE_X25Y159        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.711 r  accel/regions_that_fit0_carry__0_i_41/CO[7]
                         net (fo=1, routed)           0.030     7.741    accel/regions_that_fit0_carry__0_i_41_n_0
    SLICE_X25Y160        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.847 r  accel/regions_that_fit0_carry__0_i_31/O[1]
                         net (fo=1, routed)           0.394     8.241    accel/regions_that_fit0_carry__0_i_31_n_14
    SLICE_X26Y160        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.080     8.321 r  accel/regions_that_fit0_carry__0_i_21/O[1]
                         net (fo=1, routed)           0.399     8.720    accel/regions_that_fit0_carry__0_i_21_n_14
    SLICE_X26Y157        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.080     8.800 r  accel/regions_that_fit0_carry__0_i_19/O[1]
                         net (fo=1, routed)           0.362     9.162    accel/regions_that_fit0_carry__0_i_19_n_14
    SLICE_X26Y152        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.080     9.242 r  accel/regions_that_fit0_carry__0_i_18/O[1]
                         net (fo=1, routed)           0.347     9.589    accel/C[17]
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.179     9.768 r  accel/regions_that_fit0_carry__0_i_17/O[2]
                         net (fo=2, routed)           0.222     9.990    accel/regions_that_fit1__0[18]
    SLICE_X24Y152        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082    10.072 r  accel/regions_that_fit0_carry__0_i_15/O
                         net (fo=1, routed)           0.022    10.094    accel/regions_that_fit0_carry__0_i_15_n_0
    SLICE_X24Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.275    10.369 r  accel/regions_that_fit0_carry__0/CO[7]
                         net (fo=1, routed)           0.328    10.697    accel/regions_that_fit0_carry__0_n_0
    SLICE_X24Y162        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.057    10.754 r  accel/regions_that_fit[31]_i_1/O
                         net (fo=32, routed)          0.766    11.520    accel/regions_that_fit_0
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285    10.285 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.285    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.285 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360    10.645    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.684 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.969    12.653    accel/CLK
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[24]/C
                         clock pessimism              0.482    13.135    
                         clock uncertainty           -0.035    13.100    
    SLICE_X22Y152        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.079    13.021    accel/regions_that_fit_reg[24]
  -------------------------------------------------------------------
                         required time                         13.021    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.502ns  (required time - arrival time)
  Source:                 accel/shape_num_cells_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/regions_that_fit_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 3.271ns (40.095%)  route 4.887ns (59.905%))
  Logic Levels:           22  (CARRY8=13 LUT2=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 1.131ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.972ns (routing 1.039ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.535     0.535 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.535    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.535 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.995    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.039 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.325     3.364    accel/CLK
    SLICE_X27Y169        FDRE                                         r  accel/shape_num_cells_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y169        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.478 r  accel/shape_num_cells_reg[0][3]/Q
                         net (fo=18, routed)          0.188     3.666    accel/shape_num_cells_reg_n_0_[0][3]
    SLICE_X28Y168        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.193     3.859 r  accel/regions_that_fit8__0_carry_i_19/O
                         net (fo=1, routed)           0.158     4.017    accel/regions_that_fit8__0_carry_i_19_n_0
    SLICE_X27Y168        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.152     4.169 r  accel/regions_that_fit8__0_carry_i_11/O
                         net (fo=1, routed)           0.011     4.180    accel/regions_that_fit8__0_carry_i_11_n_0
    SLICE_X27Y168        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     4.412 r  accel/regions_that_fit8__0_carry/CO[7]
                         net (fo=1, routed)           0.030     4.442    accel/regions_that_fit8__0_carry_n_0
    SLICE_X27Y169        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.079     4.521 r  accel/regions_that_fit8__0_carry__0/CO[2]
                         net (fo=3, routed)           0.288     4.809    accel/regions_that_fit8__0_carry__0_n_5
    SLICE_X25Y169        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.229     5.038 r  accel/regions_that_fit8__60_carry_i_20/O
                         net (fo=3, routed)           0.270     5.309    accel/regions_that_fit8__60_carry_i_20_n_0
    SLICE_X26Y168        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     5.446 r  accel/regions_that_fit8__60_carry_i_6/O
                         net (fo=1, routed)           0.015     5.461    accel/regions_that_fit8__60_carry_i_6_n_0
    SLICE_X26Y168        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.633 r  accel/regions_that_fit8__60_carry/CO[7]
                         net (fo=1, routed)           0.030     5.663    accel/regions_that_fit8__60_carry_n_0
    SLICE_X26Y169        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.741 r  accel/regions_that_fit8__60_carry__0/O[0]
                         net (fo=1, routed)           0.294     6.035    accel/regions_that_fit8__60_carry__0_n_15
    SLICE_X25Y165        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     6.115 r  accel/regions_that_fit0_carry__0_i_93/O
                         net (fo=1, routed)           0.032     6.147    accel/regions_that_fit0_carry__0_i_93_n_0
    SLICE_X25Y165        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     6.409 r  accel/regions_that_fit0_carry__0_i_79/O[5]
                         net (fo=1, routed)           0.337     6.746    accel/regions_that_fit0_carry__0_i_79_n_10
    SLICE_X23Y161        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     6.827 r  accel/regions_that_fit0_carry__0_i_73/O
                         net (fo=1, routed)           0.015     6.842    accel/regions_that_fit0_carry__0_i_73_n_0
    SLICE_X23Y161        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     7.036 r  accel/regions_that_fit0_carry__0_i_60/O[7]
                         net (fo=1, routed)           0.325     7.361    accel/regions_that_fit0_carry__0_i_60_n_8
    SLICE_X25Y159        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.154     7.515 r  accel/regions_that_fit0_carry__0_i_52/O
                         net (fo=1, routed)           0.021     7.536    accel/regions_that_fit0_carry__0_i_52_n_0
    SLICE_X25Y159        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.711 r  accel/regions_that_fit0_carry__0_i_41/CO[7]
                         net (fo=1, routed)           0.030     7.741    accel/regions_that_fit0_carry__0_i_41_n_0
    SLICE_X25Y160        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.847 r  accel/regions_that_fit0_carry__0_i_31/O[1]
                         net (fo=1, routed)           0.394     8.241    accel/regions_that_fit0_carry__0_i_31_n_14
    SLICE_X26Y160        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.080     8.321 r  accel/regions_that_fit0_carry__0_i_21/O[1]
                         net (fo=1, routed)           0.399     8.720    accel/regions_that_fit0_carry__0_i_21_n_14
    SLICE_X26Y157        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.080     8.800 r  accel/regions_that_fit0_carry__0_i_19/O[1]
                         net (fo=1, routed)           0.362     9.162    accel/regions_that_fit0_carry__0_i_19_n_14
    SLICE_X26Y152        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.080     9.242 r  accel/regions_that_fit0_carry__0_i_18/O[1]
                         net (fo=1, routed)           0.347     9.589    accel/C[17]
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.179     9.768 r  accel/regions_that_fit0_carry__0_i_17/O[2]
                         net (fo=2, routed)           0.222     9.990    accel/regions_that_fit1__0[18]
    SLICE_X24Y152        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082    10.072 r  accel/regions_that_fit0_carry__0_i_15/O
                         net (fo=1, routed)           0.022    10.094    accel/regions_that_fit0_carry__0_i_15_n_0
    SLICE_X24Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.275    10.369 r  accel/regions_that_fit0_carry__0/CO[7]
                         net (fo=1, routed)           0.328    10.697    accel/regions_that_fit0_carry__0_n_0
    SLICE_X24Y162        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.057    10.754 r  accel/regions_that_fit[31]_i_1/O
                         net (fo=32, routed)          0.768    11.522    accel/regions_that_fit_0
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285    10.285 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.285    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.285 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360    10.645    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.684 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.972    12.656    accel/CLK
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[20]/C
                         clock pessimism              0.482    13.138    
                         clock uncertainty           -0.035    13.103    
    SLICE_X22Y152        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.079    13.024    accel/regions_that_fit_reg[20]
  -------------------------------------------------------------------
                         required time                         13.024    
                         arrival time                         -11.522    
  -------------------------------------------------------------------
                         slack                                  1.502    

Slack (MET) :             1.502ns  (required time - arrival time)
  Source:                 accel/shape_num_cells_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/regions_that_fit_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 3.271ns (40.095%)  route 4.887ns (59.905%))
  Logic Levels:           22  (CARRY8=13 LUT2=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 1.131ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.972ns (routing 1.039ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.535     0.535 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.535    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.535 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.995    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.039 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.325     3.364    accel/CLK
    SLICE_X27Y169        FDRE                                         r  accel/shape_num_cells_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y169        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.478 r  accel/shape_num_cells_reg[0][3]/Q
                         net (fo=18, routed)          0.188     3.666    accel/shape_num_cells_reg_n_0_[0][3]
    SLICE_X28Y168        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.193     3.859 r  accel/regions_that_fit8__0_carry_i_19/O
                         net (fo=1, routed)           0.158     4.017    accel/regions_that_fit8__0_carry_i_19_n_0
    SLICE_X27Y168        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.152     4.169 r  accel/regions_that_fit8__0_carry_i_11/O
                         net (fo=1, routed)           0.011     4.180    accel/regions_that_fit8__0_carry_i_11_n_0
    SLICE_X27Y168        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     4.412 r  accel/regions_that_fit8__0_carry/CO[7]
                         net (fo=1, routed)           0.030     4.442    accel/regions_that_fit8__0_carry_n_0
    SLICE_X27Y169        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.079     4.521 r  accel/regions_that_fit8__0_carry__0/CO[2]
                         net (fo=3, routed)           0.288     4.809    accel/regions_that_fit8__0_carry__0_n_5
    SLICE_X25Y169        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.229     5.038 r  accel/regions_that_fit8__60_carry_i_20/O
                         net (fo=3, routed)           0.270     5.309    accel/regions_that_fit8__60_carry_i_20_n_0
    SLICE_X26Y168        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     5.446 r  accel/regions_that_fit8__60_carry_i_6/O
                         net (fo=1, routed)           0.015     5.461    accel/regions_that_fit8__60_carry_i_6_n_0
    SLICE_X26Y168        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.633 r  accel/regions_that_fit8__60_carry/CO[7]
                         net (fo=1, routed)           0.030     5.663    accel/regions_that_fit8__60_carry_n_0
    SLICE_X26Y169        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.741 r  accel/regions_that_fit8__60_carry__0/O[0]
                         net (fo=1, routed)           0.294     6.035    accel/regions_that_fit8__60_carry__0_n_15
    SLICE_X25Y165        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     6.115 r  accel/regions_that_fit0_carry__0_i_93/O
                         net (fo=1, routed)           0.032     6.147    accel/regions_that_fit0_carry__0_i_93_n_0
    SLICE_X25Y165        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     6.409 r  accel/regions_that_fit0_carry__0_i_79/O[5]
                         net (fo=1, routed)           0.337     6.746    accel/regions_that_fit0_carry__0_i_79_n_10
    SLICE_X23Y161        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     6.827 r  accel/regions_that_fit0_carry__0_i_73/O
                         net (fo=1, routed)           0.015     6.842    accel/regions_that_fit0_carry__0_i_73_n_0
    SLICE_X23Y161        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     7.036 r  accel/regions_that_fit0_carry__0_i_60/O[7]
                         net (fo=1, routed)           0.325     7.361    accel/regions_that_fit0_carry__0_i_60_n_8
    SLICE_X25Y159        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.154     7.515 r  accel/regions_that_fit0_carry__0_i_52/O
                         net (fo=1, routed)           0.021     7.536    accel/regions_that_fit0_carry__0_i_52_n_0
    SLICE_X25Y159        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.711 r  accel/regions_that_fit0_carry__0_i_41/CO[7]
                         net (fo=1, routed)           0.030     7.741    accel/regions_that_fit0_carry__0_i_41_n_0
    SLICE_X25Y160        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.847 r  accel/regions_that_fit0_carry__0_i_31/O[1]
                         net (fo=1, routed)           0.394     8.241    accel/regions_that_fit0_carry__0_i_31_n_14
    SLICE_X26Y160        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.080     8.321 r  accel/regions_that_fit0_carry__0_i_21/O[1]
                         net (fo=1, routed)           0.399     8.720    accel/regions_that_fit0_carry__0_i_21_n_14
    SLICE_X26Y157        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.080     8.800 r  accel/regions_that_fit0_carry__0_i_19/O[1]
                         net (fo=1, routed)           0.362     9.162    accel/regions_that_fit0_carry__0_i_19_n_14
    SLICE_X26Y152        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.080     9.242 r  accel/regions_that_fit0_carry__0_i_18/O[1]
                         net (fo=1, routed)           0.347     9.589    accel/C[17]
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.179     9.768 r  accel/regions_that_fit0_carry__0_i_17/O[2]
                         net (fo=2, routed)           0.222     9.990    accel/regions_that_fit1__0[18]
    SLICE_X24Y152        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082    10.072 r  accel/regions_that_fit0_carry__0_i_15/O
                         net (fo=1, routed)           0.022    10.094    accel/regions_that_fit0_carry__0_i_15_n_0
    SLICE_X24Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.275    10.369 r  accel/regions_that_fit0_carry__0/CO[7]
                         net (fo=1, routed)           0.328    10.697    accel/regions_that_fit0_carry__0_n_0
    SLICE_X24Y162        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.057    10.754 r  accel/regions_that_fit[31]_i_1/O
                         net (fo=32, routed)          0.768    11.522    accel/regions_that_fit_0
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285    10.285 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.285    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.285 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360    10.645    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.684 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.972    12.656    accel/CLK
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[22]/C
                         clock pessimism              0.482    13.138    
                         clock uncertainty           -0.035    13.103    
    SLICE_X22Y152        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.079    13.024    accel/regions_that_fit_reg[22]
  -------------------------------------------------------------------
                         required time                         13.024    
                         arrival time                         -11.522    
  -------------------------------------------------------------------
                         slack                                  1.502    

Slack (MET) :             1.502ns  (required time - arrival time)
  Source:                 accel/shape_num_cells_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/regions_that_fit_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.156ns  (logic 3.271ns (40.105%)  route 4.885ns (59.895%))
  Logic Levels:           22  (CARRY8=13 LUT2=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 1.131ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.969ns (routing 1.039ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.535     0.535 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.535    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.535 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.995    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.039 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.325     3.364    accel/CLK
    SLICE_X27Y169        FDRE                                         r  accel/shape_num_cells_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y169        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.478 r  accel/shape_num_cells_reg[0][3]/Q
                         net (fo=18, routed)          0.188     3.666    accel/shape_num_cells_reg_n_0_[0][3]
    SLICE_X28Y168        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.193     3.859 r  accel/regions_that_fit8__0_carry_i_19/O
                         net (fo=1, routed)           0.158     4.017    accel/regions_that_fit8__0_carry_i_19_n_0
    SLICE_X27Y168        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.152     4.169 r  accel/regions_that_fit8__0_carry_i_11/O
                         net (fo=1, routed)           0.011     4.180    accel/regions_that_fit8__0_carry_i_11_n_0
    SLICE_X27Y168        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     4.412 r  accel/regions_that_fit8__0_carry/CO[7]
                         net (fo=1, routed)           0.030     4.442    accel/regions_that_fit8__0_carry_n_0
    SLICE_X27Y169        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.079     4.521 r  accel/regions_that_fit8__0_carry__0/CO[2]
                         net (fo=3, routed)           0.288     4.809    accel/regions_that_fit8__0_carry__0_n_5
    SLICE_X25Y169        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.229     5.038 r  accel/regions_that_fit8__60_carry_i_20/O
                         net (fo=3, routed)           0.270     5.309    accel/regions_that_fit8__60_carry_i_20_n_0
    SLICE_X26Y168        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     5.446 r  accel/regions_that_fit8__60_carry_i_6/O
                         net (fo=1, routed)           0.015     5.461    accel/regions_that_fit8__60_carry_i_6_n_0
    SLICE_X26Y168        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.633 r  accel/regions_that_fit8__60_carry/CO[7]
                         net (fo=1, routed)           0.030     5.663    accel/regions_that_fit8__60_carry_n_0
    SLICE_X26Y169        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.741 r  accel/regions_that_fit8__60_carry__0/O[0]
                         net (fo=1, routed)           0.294     6.035    accel/regions_that_fit8__60_carry__0_n_15
    SLICE_X25Y165        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     6.115 r  accel/regions_that_fit0_carry__0_i_93/O
                         net (fo=1, routed)           0.032     6.147    accel/regions_that_fit0_carry__0_i_93_n_0
    SLICE_X25Y165        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     6.409 r  accel/regions_that_fit0_carry__0_i_79/O[5]
                         net (fo=1, routed)           0.337     6.746    accel/regions_that_fit0_carry__0_i_79_n_10
    SLICE_X23Y161        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     6.827 r  accel/regions_that_fit0_carry__0_i_73/O
                         net (fo=1, routed)           0.015     6.842    accel/regions_that_fit0_carry__0_i_73_n_0
    SLICE_X23Y161        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     7.036 r  accel/regions_that_fit0_carry__0_i_60/O[7]
                         net (fo=1, routed)           0.325     7.361    accel/regions_that_fit0_carry__0_i_60_n_8
    SLICE_X25Y159        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.154     7.515 r  accel/regions_that_fit0_carry__0_i_52/O
                         net (fo=1, routed)           0.021     7.536    accel/regions_that_fit0_carry__0_i_52_n_0
    SLICE_X25Y159        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.711 r  accel/regions_that_fit0_carry__0_i_41/CO[7]
                         net (fo=1, routed)           0.030     7.741    accel/regions_that_fit0_carry__0_i_41_n_0
    SLICE_X25Y160        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.847 r  accel/regions_that_fit0_carry__0_i_31/O[1]
                         net (fo=1, routed)           0.394     8.241    accel/regions_that_fit0_carry__0_i_31_n_14
    SLICE_X26Y160        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.080     8.321 r  accel/regions_that_fit0_carry__0_i_21/O[1]
                         net (fo=1, routed)           0.399     8.720    accel/regions_that_fit0_carry__0_i_21_n_14
    SLICE_X26Y157        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.080     8.800 r  accel/regions_that_fit0_carry__0_i_19/O[1]
                         net (fo=1, routed)           0.362     9.162    accel/regions_that_fit0_carry__0_i_19_n_14
    SLICE_X26Y152        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.080     9.242 r  accel/regions_that_fit0_carry__0_i_18/O[1]
                         net (fo=1, routed)           0.347     9.589    accel/C[17]
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.179     9.768 r  accel/regions_that_fit0_carry__0_i_17/O[2]
                         net (fo=2, routed)           0.222     9.990    accel/regions_that_fit1__0[18]
    SLICE_X24Y152        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082    10.072 r  accel/regions_that_fit0_carry__0_i_15/O
                         net (fo=1, routed)           0.022    10.094    accel/regions_that_fit0_carry__0_i_15_n_0
    SLICE_X24Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.275    10.369 r  accel/regions_that_fit0_carry__0/CO[7]
                         net (fo=1, routed)           0.328    10.697    accel/regions_that_fit0_carry__0_n_0
    SLICE_X24Y162        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.057    10.754 r  accel/regions_that_fit[31]_i_1/O
                         net (fo=32, routed)          0.766    11.520    accel/regions_that_fit_0
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285    10.285 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.285    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.285 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360    10.645    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.684 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.969    12.653    accel/CLK
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[19]/C
                         clock pessimism              0.482    13.135    
                         clock uncertainty           -0.035    13.100    
    SLICE_X22Y152        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.078    13.022    accel/regions_that_fit_reg[19]
  -------------------------------------------------------------------
                         required time                         13.022    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                  1.502    

Slack (MET) :             1.502ns  (required time - arrival time)
  Source:                 accel/shape_num_cells_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/regions_that_fit_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.156ns  (logic 3.271ns (40.105%)  route 4.885ns (59.895%))
  Logic Levels:           22  (CARRY8=13 LUT2=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 1.131ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.969ns (routing 1.039ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.535     0.535 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.535    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.535 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.995    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.039 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.325     3.364    accel/CLK
    SLICE_X27Y169        FDRE                                         r  accel/shape_num_cells_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y169        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.478 r  accel/shape_num_cells_reg[0][3]/Q
                         net (fo=18, routed)          0.188     3.666    accel/shape_num_cells_reg_n_0_[0][3]
    SLICE_X28Y168        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.193     3.859 r  accel/regions_that_fit8__0_carry_i_19/O
                         net (fo=1, routed)           0.158     4.017    accel/regions_that_fit8__0_carry_i_19_n_0
    SLICE_X27Y168        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.152     4.169 r  accel/regions_that_fit8__0_carry_i_11/O
                         net (fo=1, routed)           0.011     4.180    accel/regions_that_fit8__0_carry_i_11_n_0
    SLICE_X27Y168        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     4.412 r  accel/regions_that_fit8__0_carry/CO[7]
                         net (fo=1, routed)           0.030     4.442    accel/regions_that_fit8__0_carry_n_0
    SLICE_X27Y169        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.079     4.521 r  accel/regions_that_fit8__0_carry__0/CO[2]
                         net (fo=3, routed)           0.288     4.809    accel/regions_that_fit8__0_carry__0_n_5
    SLICE_X25Y169        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.229     5.038 r  accel/regions_that_fit8__60_carry_i_20/O
                         net (fo=3, routed)           0.270     5.309    accel/regions_that_fit8__60_carry_i_20_n_0
    SLICE_X26Y168        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     5.446 r  accel/regions_that_fit8__60_carry_i_6/O
                         net (fo=1, routed)           0.015     5.461    accel/regions_that_fit8__60_carry_i_6_n_0
    SLICE_X26Y168        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.633 r  accel/regions_that_fit8__60_carry/CO[7]
                         net (fo=1, routed)           0.030     5.663    accel/regions_that_fit8__60_carry_n_0
    SLICE_X26Y169        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.741 r  accel/regions_that_fit8__60_carry__0/O[0]
                         net (fo=1, routed)           0.294     6.035    accel/regions_that_fit8__60_carry__0_n_15
    SLICE_X25Y165        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     6.115 r  accel/regions_that_fit0_carry__0_i_93/O
                         net (fo=1, routed)           0.032     6.147    accel/regions_that_fit0_carry__0_i_93_n_0
    SLICE_X25Y165        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     6.409 r  accel/regions_that_fit0_carry__0_i_79/O[5]
                         net (fo=1, routed)           0.337     6.746    accel/regions_that_fit0_carry__0_i_79_n_10
    SLICE_X23Y161        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     6.827 r  accel/regions_that_fit0_carry__0_i_73/O
                         net (fo=1, routed)           0.015     6.842    accel/regions_that_fit0_carry__0_i_73_n_0
    SLICE_X23Y161        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     7.036 r  accel/regions_that_fit0_carry__0_i_60/O[7]
                         net (fo=1, routed)           0.325     7.361    accel/regions_that_fit0_carry__0_i_60_n_8
    SLICE_X25Y159        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.154     7.515 r  accel/regions_that_fit0_carry__0_i_52/O
                         net (fo=1, routed)           0.021     7.536    accel/regions_that_fit0_carry__0_i_52_n_0
    SLICE_X25Y159        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.711 r  accel/regions_that_fit0_carry__0_i_41/CO[7]
                         net (fo=1, routed)           0.030     7.741    accel/regions_that_fit0_carry__0_i_41_n_0
    SLICE_X25Y160        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.847 r  accel/regions_that_fit0_carry__0_i_31/O[1]
                         net (fo=1, routed)           0.394     8.241    accel/regions_that_fit0_carry__0_i_31_n_14
    SLICE_X26Y160        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.080     8.321 r  accel/regions_that_fit0_carry__0_i_21/O[1]
                         net (fo=1, routed)           0.399     8.720    accel/regions_that_fit0_carry__0_i_21_n_14
    SLICE_X26Y157        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.080     8.800 r  accel/regions_that_fit0_carry__0_i_19/O[1]
                         net (fo=1, routed)           0.362     9.162    accel/regions_that_fit0_carry__0_i_19_n_14
    SLICE_X26Y152        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.080     9.242 r  accel/regions_that_fit0_carry__0_i_18/O[1]
                         net (fo=1, routed)           0.347     9.589    accel/C[17]
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.179     9.768 r  accel/regions_that_fit0_carry__0_i_17/O[2]
                         net (fo=2, routed)           0.222     9.990    accel/regions_that_fit1__0[18]
    SLICE_X24Y152        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082    10.072 r  accel/regions_that_fit0_carry__0_i_15/O
                         net (fo=1, routed)           0.022    10.094    accel/regions_that_fit0_carry__0_i_15_n_0
    SLICE_X24Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.275    10.369 r  accel/regions_that_fit0_carry__0/CO[7]
                         net (fo=1, routed)           0.328    10.697    accel/regions_that_fit0_carry__0_n_0
    SLICE_X24Y162        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.057    10.754 r  accel/regions_that_fit[31]_i_1/O
                         net (fo=32, routed)          0.766    11.520    accel/regions_that_fit_0
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285    10.285 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.285    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.285 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360    10.645    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.684 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.969    12.653    accel/CLK
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[25]/C
                         clock pessimism              0.482    13.135    
                         clock uncertainty           -0.035    13.100    
    SLICE_X22Y152        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.078    13.022    accel/regions_that_fit_reg[25]
  -------------------------------------------------------------------
                         required time                         13.022    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                  1.502    

Slack (MET) :             1.563ns  (required time - arrival time)
  Source:                 accel/shape_num_cells_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/regions_that_fit_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.087ns  (logic 3.271ns (40.448%)  route 4.816ns (59.552%))
  Logic Levels:           22  (CARRY8=13 LUT2=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 1.131ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.962ns (routing 1.039ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.535     0.535 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.535    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.535 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.995    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.039 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.325     3.364    accel/CLK
    SLICE_X27Y169        FDRE                                         r  accel/shape_num_cells_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y169        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.478 r  accel/shape_num_cells_reg[0][3]/Q
                         net (fo=18, routed)          0.188     3.666    accel/shape_num_cells_reg_n_0_[0][3]
    SLICE_X28Y168        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.193     3.859 r  accel/regions_that_fit8__0_carry_i_19/O
                         net (fo=1, routed)           0.158     4.017    accel/regions_that_fit8__0_carry_i_19_n_0
    SLICE_X27Y168        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.152     4.169 r  accel/regions_that_fit8__0_carry_i_11/O
                         net (fo=1, routed)           0.011     4.180    accel/regions_that_fit8__0_carry_i_11_n_0
    SLICE_X27Y168        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     4.412 r  accel/regions_that_fit8__0_carry/CO[7]
                         net (fo=1, routed)           0.030     4.442    accel/regions_that_fit8__0_carry_n_0
    SLICE_X27Y169        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.079     4.521 r  accel/regions_that_fit8__0_carry__0/CO[2]
                         net (fo=3, routed)           0.288     4.809    accel/regions_that_fit8__0_carry__0_n_5
    SLICE_X25Y169        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.229     5.038 r  accel/regions_that_fit8__60_carry_i_20/O
                         net (fo=3, routed)           0.270     5.309    accel/regions_that_fit8__60_carry_i_20_n_0
    SLICE_X26Y168        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     5.446 r  accel/regions_that_fit8__60_carry_i_6/O
                         net (fo=1, routed)           0.015     5.461    accel/regions_that_fit8__60_carry_i_6_n_0
    SLICE_X26Y168        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.633 r  accel/regions_that_fit8__60_carry/CO[7]
                         net (fo=1, routed)           0.030     5.663    accel/regions_that_fit8__60_carry_n_0
    SLICE_X26Y169        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.741 r  accel/regions_that_fit8__60_carry__0/O[0]
                         net (fo=1, routed)           0.294     6.035    accel/regions_that_fit8__60_carry__0_n_15
    SLICE_X25Y165        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     6.115 r  accel/regions_that_fit0_carry__0_i_93/O
                         net (fo=1, routed)           0.032     6.147    accel/regions_that_fit0_carry__0_i_93_n_0
    SLICE_X25Y165        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     6.409 r  accel/regions_that_fit0_carry__0_i_79/O[5]
                         net (fo=1, routed)           0.337     6.746    accel/regions_that_fit0_carry__0_i_79_n_10
    SLICE_X23Y161        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     6.827 r  accel/regions_that_fit0_carry__0_i_73/O
                         net (fo=1, routed)           0.015     6.842    accel/regions_that_fit0_carry__0_i_73_n_0
    SLICE_X23Y161        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     7.036 r  accel/regions_that_fit0_carry__0_i_60/O[7]
                         net (fo=1, routed)           0.325     7.361    accel/regions_that_fit0_carry__0_i_60_n_8
    SLICE_X25Y159        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.154     7.515 r  accel/regions_that_fit0_carry__0_i_52/O
                         net (fo=1, routed)           0.021     7.536    accel/regions_that_fit0_carry__0_i_52_n_0
    SLICE_X25Y159        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.711 r  accel/regions_that_fit0_carry__0_i_41/CO[7]
                         net (fo=1, routed)           0.030     7.741    accel/regions_that_fit0_carry__0_i_41_n_0
    SLICE_X25Y160        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.847 r  accel/regions_that_fit0_carry__0_i_31/O[1]
                         net (fo=1, routed)           0.394     8.241    accel/regions_that_fit0_carry__0_i_31_n_14
    SLICE_X26Y160        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.080     8.321 r  accel/regions_that_fit0_carry__0_i_21/O[1]
                         net (fo=1, routed)           0.399     8.720    accel/regions_that_fit0_carry__0_i_21_n_14
    SLICE_X26Y157        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.080     8.800 r  accel/regions_that_fit0_carry__0_i_19/O[1]
                         net (fo=1, routed)           0.362     9.162    accel/regions_that_fit0_carry__0_i_19_n_14
    SLICE_X26Y152        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.080     9.242 r  accel/regions_that_fit0_carry__0_i_18/O[1]
                         net (fo=1, routed)           0.347     9.589    accel/C[17]
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.179     9.768 r  accel/regions_that_fit0_carry__0_i_17/O[2]
                         net (fo=2, routed)           0.222     9.990    accel/regions_that_fit1__0[18]
    SLICE_X24Y152        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082    10.072 r  accel/regions_that_fit0_carry__0_i_15/O
                         net (fo=1, routed)           0.022    10.094    accel/regions_that_fit0_carry__0_i_15_n_0
    SLICE_X24Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.275    10.369 r  accel/regions_that_fit0_carry__0/CO[7]
                         net (fo=1, routed)           0.328    10.697    accel/regions_that_fit0_carry__0_n_0
    SLICE_X24Y162        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.057    10.754 r  accel/regions_that_fit[31]_i_1/O
                         net (fo=32, routed)          0.697    11.451    accel/regions_that_fit_0
    SLICE_X22Y151        FDRE                                         r  accel/regions_that_fit_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285    10.285 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.285    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.285 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360    10.645    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.684 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.962    12.646    accel/CLK
    SLICE_X22Y151        FDRE                                         r  accel/regions_that_fit_reg[10]/C
                         clock pessimism              0.482    13.128    
                         clock uncertainty           -0.035    13.093    
    SLICE_X22Y151        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.079    13.014    accel/regions_that_fit_reg[10]
  -------------------------------------------------------------------
                         required time                         13.014    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                  1.563    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 accel/shape_num_cells_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/regions_that_fit_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.087ns  (logic 3.271ns (40.448%)  route 4.816ns (59.552%))
  Logic Levels:           22  (CARRY8=13 LUT2=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 1.131ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.962ns (routing 1.039ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.535     0.535 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.535    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.535 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.995    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.039 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.325     3.364    accel/CLK
    SLICE_X27Y169        FDRE                                         r  accel/shape_num_cells_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y169        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.478 r  accel/shape_num_cells_reg[0][3]/Q
                         net (fo=18, routed)          0.188     3.666    accel/shape_num_cells_reg_n_0_[0][3]
    SLICE_X28Y168        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.193     3.859 r  accel/regions_that_fit8__0_carry_i_19/O
                         net (fo=1, routed)           0.158     4.017    accel/regions_that_fit8__0_carry_i_19_n_0
    SLICE_X27Y168        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.152     4.169 r  accel/regions_that_fit8__0_carry_i_11/O
                         net (fo=1, routed)           0.011     4.180    accel/regions_that_fit8__0_carry_i_11_n_0
    SLICE_X27Y168        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     4.412 r  accel/regions_that_fit8__0_carry/CO[7]
                         net (fo=1, routed)           0.030     4.442    accel/regions_that_fit8__0_carry_n_0
    SLICE_X27Y169        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.079     4.521 r  accel/regions_that_fit8__0_carry__0/CO[2]
                         net (fo=3, routed)           0.288     4.809    accel/regions_that_fit8__0_carry__0_n_5
    SLICE_X25Y169        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.229     5.038 r  accel/regions_that_fit8__60_carry_i_20/O
                         net (fo=3, routed)           0.270     5.309    accel/regions_that_fit8__60_carry_i_20_n_0
    SLICE_X26Y168        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     5.446 r  accel/regions_that_fit8__60_carry_i_6/O
                         net (fo=1, routed)           0.015     5.461    accel/regions_that_fit8__60_carry_i_6_n_0
    SLICE_X26Y168        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.633 r  accel/regions_that_fit8__60_carry/CO[7]
                         net (fo=1, routed)           0.030     5.663    accel/regions_that_fit8__60_carry_n_0
    SLICE_X26Y169        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.741 r  accel/regions_that_fit8__60_carry__0/O[0]
                         net (fo=1, routed)           0.294     6.035    accel/regions_that_fit8__60_carry__0_n_15
    SLICE_X25Y165        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     6.115 r  accel/regions_that_fit0_carry__0_i_93/O
                         net (fo=1, routed)           0.032     6.147    accel/regions_that_fit0_carry__0_i_93_n_0
    SLICE_X25Y165        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     6.409 r  accel/regions_that_fit0_carry__0_i_79/O[5]
                         net (fo=1, routed)           0.337     6.746    accel/regions_that_fit0_carry__0_i_79_n_10
    SLICE_X23Y161        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     6.827 r  accel/regions_that_fit0_carry__0_i_73/O
                         net (fo=1, routed)           0.015     6.842    accel/regions_that_fit0_carry__0_i_73_n_0
    SLICE_X23Y161        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     7.036 r  accel/regions_that_fit0_carry__0_i_60/O[7]
                         net (fo=1, routed)           0.325     7.361    accel/regions_that_fit0_carry__0_i_60_n_8
    SLICE_X25Y159        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.154     7.515 r  accel/regions_that_fit0_carry__0_i_52/O
                         net (fo=1, routed)           0.021     7.536    accel/regions_that_fit0_carry__0_i_52_n_0
    SLICE_X25Y159        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.711 r  accel/regions_that_fit0_carry__0_i_41/CO[7]
                         net (fo=1, routed)           0.030     7.741    accel/regions_that_fit0_carry__0_i_41_n_0
    SLICE_X25Y160        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.847 r  accel/regions_that_fit0_carry__0_i_31/O[1]
                         net (fo=1, routed)           0.394     8.241    accel/regions_that_fit0_carry__0_i_31_n_14
    SLICE_X26Y160        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.080     8.321 r  accel/regions_that_fit0_carry__0_i_21/O[1]
                         net (fo=1, routed)           0.399     8.720    accel/regions_that_fit0_carry__0_i_21_n_14
    SLICE_X26Y157        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.080     8.800 r  accel/regions_that_fit0_carry__0_i_19/O[1]
                         net (fo=1, routed)           0.362     9.162    accel/regions_that_fit0_carry__0_i_19_n_14
    SLICE_X26Y152        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.080     9.242 r  accel/regions_that_fit0_carry__0_i_18/O[1]
                         net (fo=1, routed)           0.347     9.589    accel/C[17]
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.179     9.768 r  accel/regions_that_fit0_carry__0_i_17/O[2]
                         net (fo=2, routed)           0.222     9.990    accel/regions_that_fit1__0[18]
    SLICE_X24Y152        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082    10.072 r  accel/regions_that_fit0_carry__0_i_15/O
                         net (fo=1, routed)           0.022    10.094    accel/regions_that_fit0_carry__0_i_15_n_0
    SLICE_X24Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.275    10.369 r  accel/regions_that_fit0_carry__0/CO[7]
                         net (fo=1, routed)           0.328    10.697    accel/regions_that_fit0_carry__0_n_0
    SLICE_X24Y162        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.057    10.754 r  accel/regions_that_fit[31]_i_1/O
                         net (fo=32, routed)          0.697    11.451    accel/regions_that_fit_0
    SLICE_X22Y151        FDRE                                         r  accel/regions_that_fit_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285    10.285 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.285    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.285 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360    10.645    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.684 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.962    12.646    accel/CLK
    SLICE_X22Y151        FDRE                                         r  accel/regions_that_fit_reg[11]/C
                         clock pessimism              0.482    13.128    
                         clock uncertainty           -0.035    13.093    
    SLICE_X22Y151        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.078    13.015    accel/regions_that_fit_reg[11]
  -------------------------------------------------------------------
                         required time                         13.015    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                  1.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 accel/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/region_substate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.167ns (61.497%)  route 0.105ns (38.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Net Delay (Source):      2.089ns (routing 1.039ns, distribution 1.050ns)
  Clock Net Delay (Destination): 2.307ns (routing 1.131ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.645    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.684 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.089     2.773    accel/CLK
    SLICE_X23Y164        FDRE                                         r  accel/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y164        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.112     2.885 r  accel/FSM_sequential_state_reg[1]/Q
                         net (fo=61, routed)          0.088     2.972    accel/state__0[1]
    SLICE_X24Y164        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.055     3.027 r  accel/region_substate[1]_i_2/O
                         net (fo=1, routed)           0.017     3.044    accel/region_substate[1]_i_2_n_0
    SLICE_X24Y164        FDRE                                         r  accel/region_substate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.535     0.535 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.535    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.535 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.995    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.039 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.307     3.346    accel/CLK
    SLICE_X24Y164        FDRE                                         r  accel/region_substate_reg[1]/C
                         clock pessimism             -0.485     2.861    
    SLICE_X24Y164        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.102     2.963    accel/region_substate_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.963    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 accel/regions_seen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/regions_seen_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.107ns (72.729%)  route 0.040ns (27.271%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Net Delay (Source):      1.265ns (routing 0.623ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.381ns (routing 0.679ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.170     0.170 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.170    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.170 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.176     0.346    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.369 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.265     1.633    accel/CLK
    SLICE_X24Y166        FDRE                                         r  accel/regions_seen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y166        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.716 r  accel/regions_seen_reg[2]/Q
                         net (fo=7, routed)           0.033     1.749    accel/regions_seen_reg_n_0_[2]
    SLICE_X24Y166        LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.024     1.773 r  accel/regions_seen[3]_i_1/O
                         net (fo=1, routed)           0.007     1.780    accel/regions_seen[3]
    SLICE_X24Y166        FDRE                                         r  accel/regions_seen_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.355     0.355 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.355    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.661    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.687 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.381     2.068    accel/CLK
    SLICE_X24Y166        FDRE                                         r  accel/regions_seen_reg[3]/C
                         clock pessimism             -0.428     1.640    
    SLICE_X24Y166        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.045     1.685    accel/regions_seen_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 accel/shape_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/shape_idx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.107ns (72.165%)  route 0.041ns (27.835%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Net Delay (Source):      1.258ns (routing 0.623ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.679ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.170     0.170 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.170    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.170 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.176     0.346    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.369 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.258     1.627    accel/CLK
    SLICE_X24Y163        FDRE                                         r  accel/shape_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y163        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.710 r  accel/shape_idx_reg[2]/Q
                         net (fo=12, routed)          0.034     1.744    accel/shape_idx_reg_n_0_[2]
    SLICE_X24Y163        LUT5 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.024     1.768 r  accel/shape_idx[3]_i_2/O
                         net (fo=1, routed)           0.007     1.775    accel/shape_idx[3]_i_2_n_0
    SLICE_X24Y163        FDRE                                         r  accel/shape_idx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.355     0.355 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.355    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.661    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.687 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.375     2.062    accel/CLK
    SLICE_X24Y163        FDRE                                         r  accel/shape_idx_reg[3]/C
                         clock pessimism             -0.428     1.634    
    SLICE_X24Y163        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.045     1.679    accel/shape_idx_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 accel/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/regions_that_fit_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.159ns (70.512%)  route 0.066ns (29.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.348ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Net Delay (Source):      2.089ns (routing 1.039ns, distribution 1.050ns)
  Clock Net Delay (Destination): 2.309ns (routing 1.131ns, distribution 1.178ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.645    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.684 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.089     2.773    accel/CLK
    SLICE_X23Y164        FDRE                                         r  accel/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y164        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.112     2.885 r  accel/FSM_sequential_state_reg[1]/Q
                         net (fo=61, routed)          0.055     2.940    accel/state__0[1]
    SLICE_X23Y164        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.047     2.987 r  accel/regions_that_fit[29]_i_1/O
                         net (fo=1, routed)           0.011     2.998    accel/regions_that_fit[29]
    SLICE_X23Y164        FDRE                                         r  accel/regions_that_fit_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.535     0.535 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.535    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.535 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.995    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.039 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.309     3.348    accel/CLK
    SLICE_X23Y164        FDRE                                         r  accel/regions_that_fit_reg[29]/C
                         clock pessimism             -0.549     2.799    
    SLICE_X23Y164        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     2.901    accel/regions_that_fit_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.901    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 accel/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/cells_remaining_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.106ns (71.189%)  route 0.043ns (28.811%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Net Delay (Source):      1.262ns (routing 0.623ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.679ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.170     0.170 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.170    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.170 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.176     0.346    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.369 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.262     1.630    accel/CLK
    SLICE_X23Y164        FDRE                                         r  accel/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y164        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.714 r  accel/FSM_sequential_state_reg[0]/Q
                         net (fo=25, routed)          0.036     1.750    accel/state__0[0]
    SLICE_X23Y164        LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.022     1.772 r  accel/cells_remaining[7]_i_2/O
                         net (fo=1, routed)           0.007     1.779    accel/cells_remaining[7]
    SLICE_X23Y164        FDRE                                         r  accel/cells_remaining_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.355     0.355 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.355    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.661    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.687 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.377     2.064    accel/CLK
    SLICE_X23Y164        FDRE                                         r  accel/cells_remaining_reg[7]/C
                         clock pessimism             -0.428     1.636    
    SLICE_X23Y164        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.045     1.681    accel/cells_remaining_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 accel/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/shape_substate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.106ns (71.189%)  route 0.043ns (28.811%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Net Delay (Source):      1.262ns (routing 0.623ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.679ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.170     0.170 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.170    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.170 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.176     0.346    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.369 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.262     1.630    accel/CLK
    SLICE_X23Y164        FDRE                                         r  accel/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y164        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.714 r  accel/FSM_sequential_state_reg[0]/Q
                         net (fo=25, routed)          0.036     1.750    accel/state__0[0]
    SLICE_X23Y164        LUT4 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.022     1.772 r  accel/shape_substate[0]_i_1/O
                         net (fo=1, routed)           0.007     1.779    accel/shape_substate[0]_i_1_n_0
    SLICE_X23Y164        FDRE                                         r  accel/shape_substate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.355     0.355 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.355    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.661    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.687 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.377     2.064    accel/CLK
    SLICE_X23Y164        FDRE                                         r  accel/shape_substate_reg[0]/C
                         clock pessimism             -0.428     1.636    
    SLICE_X23Y164        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.045     1.681    accel/shape_substate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 accel/cells_remaining_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/cells_remaining_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.105ns (69.249%)  route 0.047ns (30.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Net Delay (Source):      1.261ns (routing 0.623ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.374ns (routing 0.679ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.170     0.170 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.170    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.170 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.176     0.346    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.369 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.261     1.629    accel/CLK
    SLICE_X23Y167        FDRE                                         r  accel/cells_remaining_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.713 r  accel/cells_remaining_reg[5]/Q
                         net (fo=4, routed)           0.029     1.742    accel/cells_remaining_reg_n_0_[5]
    SLICE_X23Y167        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.021     1.763 r  accel/cells_remaining[5]_i_1/O
                         net (fo=1, routed)           0.018     1.781    accel/cells_remaining[5]_i_1_n_0
    SLICE_X23Y167        FDRE                                         r  accel/cells_remaining_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.355     0.355 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.355    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.661    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.687 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.374     2.061    accel/CLK
    SLICE_X23Y167        FDRE                                         r  accel/cells_remaining_reg[5]/C
                         clock pessimism             -0.427     1.634    
    SLICE_X23Y167        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.044     1.678    accel/cells_remaining_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 accel/cells_remaining_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/cells_remaining_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.105ns (69.245%)  route 0.047ns (30.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Net Delay (Source):      1.261ns (routing 0.623ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.374ns (routing 0.679ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.170     0.170 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.170    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.170 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.176     0.346    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.369 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.261     1.629    accel/CLK
    SLICE_X23Y167        FDRE                                         r  accel/cells_remaining_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     1.713 r  accel/cells_remaining_reg[6]/Q
                         net (fo=3, routed)           0.028     1.741    accel/cells_remaining_reg_n_0_[6]
    SLICE_X23Y167        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.021     1.762 r  accel/cells_remaining[6]_i_1/O
                         net (fo=1, routed)           0.019     1.781    accel/cells_remaining[6]_i_1_n_0
    SLICE_X23Y167        FDRE                                         r  accel/cells_remaining_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.355     0.355 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.355    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.661    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.687 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.374     2.061    accel/CLK
    SLICE_X23Y167        FDRE                                         r  accel/cells_remaining_reg[6]/C
                         clock pessimism             -0.427     1.634    
    SLICE_X23Y167        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.044     1.678    accel/cells_remaining_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 accel/regions_seen_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/regions_seen_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.105ns (68.282%)  route 0.049ns (31.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Net Delay (Source):      1.260ns (routing 0.623ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.374ns (routing 0.679ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.170     0.170 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.170    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.170 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.176     0.346    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.369 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.260     1.628    accel/CLK
    SLICE_X23Y165        FDRE                                         r  accel/regions_seen_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y165        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     1.712 r  accel/regions_seen_reg[9]/Q
                         net (fo=5, routed)           0.030     1.742    accel/regions_seen_reg_n_0_[9]
    SLICE_X23Y165        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.021     1.763 r  accel/regions_seen[9]_i_1/O
                         net (fo=1, routed)           0.019     1.782    accel/regions_seen[9]
    SLICE_X23Y165        FDRE                                         r  accel/regions_seen_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.355     0.355 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.355    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.661    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.687 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.374     2.061    accel/CLK
    SLICE_X23Y165        FDRE                                         r  accel/regions_seen_reg[9]/C
                         clock pessimism             -0.428     1.633    
    SLICE_X23Y165        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.044     1.677    accel/regions_seen_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 accel/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/shape_idx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.840%)  route 0.130ns (44.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.343ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Net Delay (Source):      2.089ns (routing 1.039ns, distribution 1.050ns)
  Clock Net Delay (Destination): 2.304ns (routing 1.131ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.645    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.684 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.089     2.773    accel/CLK
    SLICE_X23Y164        FDRE                                         r  accel/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y164        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     2.885 r  accel/FSM_sequential_state_reg[0]/Q
                         net (fo=25, routed)          0.116     3.000    accel/state__0[0]
    SLICE_X24Y163        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.052     3.052 r  accel/shape_idx[1]_i_1/O
                         net (fo=1, routed)           0.014     3.066    accel/shape_idx[1]_i_1_n_0
    SLICE_X24Y163        FDRE                                         r  accel/shape_idx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.535     0.535 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.535    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.535 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.995    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.039 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.304     3.343    accel/CLK
    SLICE_X24Y163        FDRE                                         r  accel/shape_idx_reg[1]/C
                         clock pessimism             -0.485     2.858    
    SLICE_X24Y163        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     2.960    accel/shape_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.960    
                         arrival time                           3.066    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.379         10.000      8.621      BUFGCE_X0Y93   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X23Y164  accel/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X23Y164  accel/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X23Y166  accel/cells_remaining_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X23Y166  accel/cells_remaining_reg[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X23Y166  accel/cells_remaining_reg[2]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X23Y167  accel/cells_remaining_reg[3]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X23Y166  accel/cells_remaining_reg[4]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X23Y167  accel/cells_remaining_reg[5]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X23Y167  accel/cells_remaining_reg[6]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X23Y164  accel/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X23Y164  accel/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X23Y164  accel/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X23Y164  accel/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X23Y166  accel/cells_remaining_reg[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X23Y166  accel/cells_remaining_reg[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X23Y166  accel/cells_remaining_reg[1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X23Y166  accel/cells_remaining_reg[1]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X23Y166  accel/cells_remaining_reg[2]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X23Y166  accel/cells_remaining_reg[2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X23Y164  accel/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X23Y164  accel/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X23Y164  accel/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X23Y164  accel/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X23Y166  accel/cells_remaining_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X23Y166  accel/cells_remaining_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X23Y166  accel/cells_remaining_reg[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X23Y166  accel/cells_remaining_reg[1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X23Y166  accel/cells_remaining_reg[2]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X23Y166  accel/cells_remaining_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           185 Endpoints
Min Delay           185 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            accel/region_q_reg[3][1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.591ns  (logic 0.491ns (13.660%)  route 3.101ns (86.340%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.108ns (routing 1.039ns, distribution 1.069ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K9                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    rst_n_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=185, routed)         3.101     3.591    accel/rst_n_IBUF
    SLICE_X29Y161        FDRE                                         r  accel/region_q_reg[3][1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.645    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.684 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.108     2.792    accel/CLK
    SLICE_X29Y161        FDRE                                         r  accel/region_q_reg[3][1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            accel/region_q_reg[3][6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.537ns  (logic 0.491ns (13.868%)  route 3.047ns (86.132%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.111ns (routing 1.039ns, distribution 1.072ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K9                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    rst_n_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=185, routed)         3.047     3.537    accel/rst_n_IBUF
    SLICE_X29Y164        FDRE                                         r  accel/region_q_reg[3][6]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.645    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.684 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.111     2.795    accel/CLK
    SLICE_X29Y164        FDRE                                         r  accel/region_q_reg[3][6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            accel/num_shapes_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.476ns  (logic 0.491ns (14.112%)  route 2.986ns (85.888%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.110ns (routing 1.039ns, distribution 1.071ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K9                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    rst_n_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=185, routed)         2.986     3.476    accel/rst_n_IBUF
    SLICE_X29Y163        FDRE                                         r  accel/num_shapes_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.645    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.684 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.110     2.794    accel/CLK
    SLICE_X29Y163        FDRE                                         r  accel/num_shapes_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            accel/num_shapes_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.476ns  (logic 0.491ns (14.112%)  route 2.986ns (85.888%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.110ns (routing 1.039ns, distribution 1.071ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K9                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    rst_n_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=185, routed)         2.986     3.476    accel/rst_n_IBUF
    SLICE_X29Y163        FDRE                                         r  accel/num_shapes_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.645    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.684 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.110     2.794    accel/CLK
    SLICE_X29Y163        FDRE                                         r  accel/num_shapes_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            accel/shape_num_cells_reg[7][3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.707ns  (logic 0.491ns (18.122%)  route 2.217ns (81.878%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.113ns (routing 1.039ns, distribution 1.074ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K9                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    rst_n_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=185, routed)         2.217     2.707    accel/rst_n_IBUF
    SLICE_X28Y163        FDRE                                         r  accel/shape_num_cells_reg[7][3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.645    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.684 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.113     2.797    accel/CLK
    SLICE_X28Y163        FDRE                                         r  accel/shape_num_cells_reg[7][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            accel/shape_num_cells_reg[7][7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.707ns  (logic 0.491ns (18.122%)  route 2.217ns (81.878%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.113ns (routing 1.039ns, distribution 1.074ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K9                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    rst_n_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=185, routed)         2.217     2.707    accel/rst_n_IBUF
    SLICE_X28Y163        FDRE                                         r  accel/shape_num_cells_reg[7][7]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.645    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.684 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.113     2.797    accel/CLK
    SLICE_X28Y163        FDRE                                         r  accel/shape_num_cells_reg[7][7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            accel/region_q_reg[3][5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.704ns  (logic 0.491ns (18.142%)  route 2.214ns (81.858%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.113ns (routing 1.039ns, distribution 1.074ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K9                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    rst_n_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=185, routed)         2.214     2.704    accel/rst_n_IBUF
    SLICE_X28Y163        FDRE                                         r  accel/region_q_reg[3][5]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.645    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.684 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.113     2.797    accel/CLK
    SLICE_X28Y163        FDRE                                         r  accel/region_q_reg[3][5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            accel/shape_num_cells_reg[7][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.704ns  (logic 0.491ns (18.142%)  route 2.214ns (81.858%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.113ns (routing 1.039ns, distribution 1.074ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K9                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    rst_n_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=185, routed)         2.214     2.704    accel/rst_n_IBUF
    SLICE_X28Y163        FDRE                                         r  accel/shape_num_cells_reg[7][0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.645    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.684 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.113     2.797    accel/CLK
    SLICE_X28Y163        FDRE                                         r  accel/shape_num_cells_reg[7][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            accel/shape_num_cells_reg[7][1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.704ns  (logic 0.491ns (18.142%)  route 2.214ns (81.858%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.113ns (routing 1.039ns, distribution 1.074ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K9                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    rst_n_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=185, routed)         2.214     2.704    accel/rst_n_IBUF
    SLICE_X28Y163        FDRE                                         r  accel/shape_num_cells_reg[7][1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.645    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.684 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.113     2.797    accel/CLK
    SLICE_X28Y163        FDRE                                         r  accel/shape_num_cells_reg[7][1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            accel/shape_num_cells_reg[7][4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.704ns  (logic 0.491ns (18.142%)  route 2.214ns (81.858%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.113ns (routing 1.039ns, distribution 1.074ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K9                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    rst_n_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=185, routed)         2.214     2.704    accel/rst_n_IBUF
    SLICE_X28Y163        FDRE                                         r  accel/shape_num_cells_reg[7][4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.645    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.684 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.113     2.797    accel/CLK
    SLICE_X28Y163        FDRE                                         r  accel/shape_num_cells_reg[7][4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            accel/shape_num_cells_reg[2][1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.126ns (16.145%)  route 0.654ns (83.855%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.371ns (routing 0.679ns, distribution 0.692ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K9                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.126     0.126 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.126    rst_n_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.126 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=185, routed)         0.654     0.780    accel/rst_n_IBUF
    SLICE_X24Y149        FDRE                                         r  accel/shape_num_cells_reg[2][1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.355     0.355 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.355    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.661    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.687 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.371     2.058    accel/CLK
    SLICE_X24Y149        FDRE                                         r  accel/shape_num_cells_reg[2][1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            accel/shape_num_cells_reg[2][2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.126ns (16.145%)  route 0.654ns (83.855%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.371ns (routing 0.679ns, distribution 0.692ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K9                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.126     0.126 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.126    rst_n_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.126 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=185, routed)         0.654     0.780    accel/rst_n_IBUF
    SLICE_X24Y149        FDRE                                         r  accel/shape_num_cells_reg[2][2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.355     0.355 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.355    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.661    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.687 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.371     2.058    accel/CLK
    SLICE_X24Y149        FDRE                                         r  accel/shape_num_cells_reg[2][2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            accel/shape_num_cells_reg[2][3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.126ns (16.145%)  route 0.654ns (83.855%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.371ns (routing 0.679ns, distribution 0.692ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K9                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.126     0.126 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.126    rst_n_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.126 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=185, routed)         0.654     0.780    accel/rst_n_IBUF
    SLICE_X24Y149        FDRE                                         r  accel/shape_num_cells_reg[2][3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.355     0.355 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.355    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.661    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.687 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.371     2.058    accel/CLK
    SLICE_X24Y149        FDRE                                         r  accel/shape_num_cells_reg[2][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            accel/shape_num_cells_reg[2][4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.126ns (16.145%)  route 0.654ns (83.855%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.371ns (routing 0.679ns, distribution 0.692ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K9                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.126     0.126 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.126    rst_n_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.126 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=185, routed)         0.654     0.780    accel/rst_n_IBUF
    SLICE_X24Y149        FDRE                                         r  accel/shape_num_cells_reg[2][4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.355     0.355 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.355    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.661    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.687 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.371     2.058    accel/CLK
    SLICE_X24Y149        FDRE                                         r  accel/shape_num_cells_reg[2][4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            accel/shape_num_cells_reg[2][7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.126ns (16.145%)  route 0.654ns (83.855%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.371ns (routing 0.679ns, distribution 0.692ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K9                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.126     0.126 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.126    rst_n_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.126 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=185, routed)         0.654     0.780    accel/rst_n_IBUF
    SLICE_X24Y149        FDRE                                         r  accel/shape_num_cells_reg[2][7]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.355     0.355 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.355    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.661    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.687 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.371     2.058    accel/CLK
    SLICE_X24Y149        FDRE                                         r  accel/shape_num_cells_reg[2][7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            accel/shape_num_cells_reg[1][1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.126ns (14.739%)  route 0.728ns (85.261%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.384ns (routing 0.679ns, distribution 0.705ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K9                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.126     0.126 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.126    rst_n_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.126 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=185, routed)         0.728     0.854    accel/rst_n_IBUF
    SLICE_X28Y149        FDRE                                         r  accel/shape_num_cells_reg[1][1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.355     0.355 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.355    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.661    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.687 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.384     2.071    accel/CLK
    SLICE_X28Y149        FDRE                                         r  accel/shape_num_cells_reg[1][1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            accel/shape_num_cells_reg[1][2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.126ns (14.739%)  route 0.728ns (85.261%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.384ns (routing 0.679ns, distribution 0.705ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K9                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.126     0.126 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.126    rst_n_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.126 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=185, routed)         0.728     0.854    accel/rst_n_IBUF
    SLICE_X28Y149        FDRE                                         r  accel/shape_num_cells_reg[1][2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.355     0.355 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.355    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.661    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.687 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.384     2.071    accel/CLK
    SLICE_X28Y149        FDRE                                         r  accel/shape_num_cells_reg[1][2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            accel/shape_num_cells_reg[1][3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.126ns (14.739%)  route 0.728ns (85.261%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.384ns (routing 0.679ns, distribution 0.705ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K9                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.126     0.126 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.126    rst_n_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.126 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=185, routed)         0.728     0.854    accel/rst_n_IBUF
    SLICE_X28Y149        FDRE                                         r  accel/shape_num_cells_reg[1][3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.355     0.355 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.355    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.661    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.687 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.384     2.071    accel/CLK
    SLICE_X28Y149        FDRE                                         r  accel/shape_num_cells_reg[1][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            accel/shape_num_cells_reg[1][4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.126ns (14.739%)  route 0.728ns (85.261%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.384ns (routing 0.679ns, distribution 0.705ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K9                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.126     0.126 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.126    rst_n_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.126 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=185, routed)         0.728     0.854    accel/rst_n_IBUF
    SLICE_X28Y149        FDRE                                         r  accel/shape_num_cells_reg[1][4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.355     0.355 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.355    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.661    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.687 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.384     2.071    accel/CLK
    SLICE_X28Y149        FDRE                                         r  accel/shape_num_cells_reg[1][4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            accel/shape_num_cells_reg[4][5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.126ns (14.611%)  route 0.736ns (85.389%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.375ns (routing 0.679ns, distribution 0.696ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K9                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    K9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.126     0.126 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.126    rst_n_IBUF_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.126 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=185, routed)         0.736     0.861    accel/rst_n_IBUF
    SLICE_X26Y157        FDRE                                         r  accel/shape_num_cells_reg[4][5]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.355     0.355 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.355    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.661    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.687 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.375     2.062    accel/CLK
    SLICE_X26Y157        FDRE                                         r  accel/shape_num_cells_reg[4][5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 accel/regions_seen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.626ns  (logic 1.584ns (43.685%)  route 2.042ns (56.315%))
  Logic Levels:           4  (CARRY8=1 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.315ns (routing 1.131ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.535     0.535 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.535    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.535 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.995    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.039 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.315     3.354    accel/CLK
    SLICE_X23Y165        FDRE                                         r  accel/regions_seen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y165        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     3.469 r  accel/regions_seen_reg[8]/Q
                         net (fo=6, routed)           0.302     3.771    accel/regions_seen_reg_n_0_[8]
    SLICE_X24Y167        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.223     3.994 r  accel/region_loading_done_carry_i_12/O
                         net (fo=1, routed)           0.018     4.012    accel/region_loading_done_carry_i_12_n_0
    SLICE_X24Y167        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.244     4.256 f  accel/region_loading_done_carry/CO[7]
                         net (fo=6, routed)           0.302     4.558    accel/region_loading_done
    SLICE_X23Y163        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     4.691 r  accel/in_ready_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.419     6.110    in_ready_OBUF
    T8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.869     6.979 r  in_ready_OBUF_inst/O
                         net (fo=0)                   0.000     6.979    in_ready
    T8                                                                r  in_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel/regions_that_fit_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.468ns  (logic 1.011ns (29.163%)  route 2.457ns (70.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.305ns (routing 1.131ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.535     0.535 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.535    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.535 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.995    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.039 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.305     3.344    accel/CLK
    SLICE_X24Y150        FDRE                                         r  accel/regions_that_fit_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y150        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     3.459 r  accel/regions_that_fit_reg[9]/Q
                         net (fo=2, routed)           2.457     5.915    out_data_OBUF[9]
    P7                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.896     6.811 r  out_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.811    out_data[9]
    P7                                                                r  out_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel/regions_that_fit_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.145ns  (logic 1.025ns (32.595%)  route 2.120ns (67.405%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.322ns (routing 1.131ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.535     0.535 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.535    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.535 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.995    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.039 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.322     3.361    accel/CLK
    SLICE_X24Y165        FDRE                                         r  accel/regions_that_fit_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y165        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.476 r  accel/regions_that_fit_reg[28]/Q
                         net (fo=2, routed)           2.120     5.595    out_data_OBUF[28]
    K1                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.910     6.506 r  out_data_OBUF[28]_inst/O
                         net (fo=0)                   0.000     6.506    out_data[28]
    K1                                                                r  out_data[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel/regions_that_fit_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.971ns  (logic 1.025ns (34.519%)  route 1.945ns (65.481%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.186ns (routing 1.131ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.535     0.535 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.535    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.535 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.995    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.039 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.186     3.225    accel/CLK
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y152        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.339 r  accel/regions_that_fit_reg[24]/Q
                         net (fo=2, routed)           1.945     5.284    out_data_OBUF[24]
    J2                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.911     6.195 r  out_data_OBUF[24]_inst/O
                         net (fo=0)                   0.000     6.195    out_data[24]
    J2                                                                r  out_data[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel/regions_that_fit_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.921ns  (logic 1.028ns (35.198%)  route 1.893ns (64.802%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.186ns (routing 1.131ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.535     0.535 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.535    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.535 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.995    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.039 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.186     3.225    accel/CLK
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y152        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     3.340 r  accel/regions_that_fit_reg[25]/Q
                         net (fo=2, routed)           1.893     5.233    out_data_OBUF[25]
    J1                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.913     6.146 r  out_data_OBUF[25]_inst/O
                         net (fo=0)                   0.000     6.146    out_data[25]
    J1                                                                r  out_data[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.724ns  (logic 1.168ns (42.894%)  route 1.555ns (57.106%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.299ns (routing 1.131ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.535     0.535 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.535    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.535 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.995    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.039 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.299     3.338    accel/CLK
    SLICE_X23Y163        FDRE                                         r  accel/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y163        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.451 r  accel/state_reg[0]/Q
                         net (fo=4, routed)           0.062     3.513    accel/state_reg_n_0_[0]
    SLICE_X23Y163        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     3.701 r  accel/out_valid_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.493     5.194    out_valid_OBUF
    U8                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.867     6.062 r  out_valid_OBUF_inst/O
                         net (fo=0)                   0.000     6.062    out_valid
    U8                                                                r  out_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel/regions_that_fit_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.680ns  (logic 0.983ns (36.661%)  route 1.698ns (63.339%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.320ns (routing 1.131ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.535     0.535 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.535    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.535 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.995    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.039 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.320     3.359    accel/CLK
    SLICE_X24Y165        FDRE                                         r  accel/regions_that_fit_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y165        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     3.473 r  accel/regions_that_fit_reg[30]/Q
                         net (fo=2, routed)           1.698     5.170    out_data_OBUF[30]
    T7                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.869     6.039 r  out_data_OBUF[30]_inst/O
                         net (fo=0)                   0.000     6.039    out_data[30]
    T7                                                                r  out_data[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel/regions_that_fit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.645ns  (logic 0.981ns (37.078%)  route 1.664ns (62.922%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.303ns (routing 1.131ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.535     0.535 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.535    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.535 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.995    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.039 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.303     3.342    accel/CLK
    SLICE_X24Y150        FDRE                                         r  accel/regions_that_fit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y150        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.455 r  accel/regions_that_fit_reg[2]/Q
                         net (fo=2, routed)           1.664     5.119    out_data_OBUF[2]
    K7                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.868     5.986 r  out_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.986    out_data[2]
    K7                                                                r  out_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel/regions_that_fit_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.693ns  (logic 1.027ns (38.132%)  route 1.666ns (61.868%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.192ns (routing 1.131ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.535     0.535 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.535    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.535 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.995    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.039 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.192     3.231    accel/CLK
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y152        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.345 r  accel/regions_that_fit_reg[22]/Q
                         net (fo=2, routed)           1.666     5.011    out_data_OBUF[22]
    H3                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.913     5.923 r  out_data_OBUF[22]_inst/O
                         net (fo=0)                   0.000     5.923    out_data[22]
    H3                                                                r  out_data[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel/regions_that_fit_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.662ns  (logic 1.012ns (38.015%)  route 1.650ns (61.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.192ns (routing 1.131ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.535     0.535 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.535    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.535 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.995    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.039 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         2.192     3.231    accel/CLK
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y152        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.344 r  accel/regions_that_fit_reg[20]/Q
                         net (fo=2, routed)           1.650     4.994    out_data_OBUF[20]
    K3                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.899     5.892 r  out_data_OBUF[20]_inst/O
                         net (fo=0)                   0.000     5.892    out_data[20]
    K3                                                                r  out_data[20] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 accel/regions_that_fit_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.904ns  (logic 0.450ns (49.823%)  route 0.454ns (50.177%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.254ns (routing 0.623ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.170     0.170 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.170    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.170 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.176     0.346    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.369 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.254     1.622    accel/CLK
    SLICE_X24Y150        FDRE                                         r  accel/regions_that_fit_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y150        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     1.706 r  accel/regions_that_fit_reg[15]/Q
                         net (fo=2, routed)           0.454     2.160    out_data_OBUF[15]
    L7                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.366     2.526 r  out_data_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.526    out_data[15]
    L7                                                                r  out_data[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel/regions_that_fit_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.930ns  (logic 0.462ns (49.618%)  route 0.469ns (50.382%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.254ns (routing 0.623ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.170     0.170 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.170    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.170 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.176     0.346    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.369 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.254     1.622    accel/CLK
    SLICE_X24Y150        FDRE                                         r  accel/regions_that_fit_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y150        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     1.705 r  accel/regions_that_fit_reg[14]/Q
                         net (fo=2, routed)           0.469     2.174    out_data_OBUF[14]
    L5                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.379     2.552 r  out_data_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.552    out_data[14]
    L5                                                                r  out_data[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel/regions_that_fit_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.932ns  (logic 0.462ns (49.629%)  route 0.469ns (50.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.254ns (routing 0.623ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.170     0.170 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.170    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.170 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.176     0.346    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.369 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.254     1.622    accel/CLK
    SLICE_X24Y150        FDRE                                         r  accel/regions_that_fit_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y150        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     1.705 r  accel/regions_that_fit_reg[13]/Q
                         net (fo=2, routed)           0.469     2.174    out_data_OBUF[13]
    M6                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.379     2.554 r  out_data_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.554    out_data[13]
    M6                                                                r  out_data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel/regions_that_fit_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.942ns  (logic 0.449ns (47.641%)  route 0.493ns (52.359%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.254ns (routing 0.623ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.170     0.170 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.170    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.170 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.176     0.346    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.369 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.254     1.622    accel/CLK
    SLICE_X24Y150        FDRE                                         r  accel/regions_that_fit_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y150        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     1.704 r  accel/regions_that_fit_reg[16]/Q
                         net (fo=2, routed)           0.493     2.197    out_data_OBUF[16]
    L6                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.367     2.564 r  out_data_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.564    out_data[16]
    L6                                                                r  out_data[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel/regions_that_fit_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.968ns  (logic 0.458ns (47.257%)  route 0.511ns (52.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.254ns (routing 0.623ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.170     0.170 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.170    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.170 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.176     0.346    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.369 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.254     1.622    accel/CLK
    SLICE_X24Y150        FDRE                                         r  accel/regions_that_fit_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y150        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.705 r  accel/regions_that_fit_reg[12]/Q
                         net (fo=2, routed)           0.511     2.216    out_data_OBUF[12]
    N6                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.375     2.590 r  out_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.590    out_data[12]
    N6                                                                r  out_data[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel/regions_that_fit_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.970ns  (logic 0.444ns (45.816%)  route 0.526ns (54.184%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.255ns (routing 0.623ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.170     0.170 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.170    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.170 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.176     0.346    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.369 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.255     1.623    accel/CLK
    SLICE_X24Y150        FDRE                                         r  accel/regions_that_fit_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y150        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     1.705 r  accel/regions_that_fit_reg[8]/Q
                         net (fo=2, routed)           0.526     2.231    out_data_OBUF[8]
    N8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.362     2.593 r  out_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.593    out_data[8]
    N8                                                                r  out_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel/regions_that_fit_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.975ns  (logic 0.445ns (45.664%)  route 0.530ns (54.336%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.255ns (routing 0.623ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.170     0.170 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.170    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.170 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.176     0.346    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.369 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.255     1.623    accel/CLK
    SLICE_X24Y150        FDRE                                         r  accel/regions_that_fit_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y150        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     1.706 r  accel/regions_that_fit_reg[7]/Q
                         net (fo=2, routed)           0.530     2.236    out_data_OBUF[7]
    N9                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.362     2.598 r  out_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.598    out_data[7]
    N9                                                                r  out_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel/regions_that_fit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.982ns  (logic 0.445ns (45.275%)  route 0.538ns (54.725%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.249ns (routing 0.623ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.170     0.170 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.170    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.170 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.176     0.346    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.369 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.249     1.618    accel/CLK
    SLICE_X23Y155        FDRE                                         r  accel/regions_that_fit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y155        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     1.703 r  accel/regions_that_fit_reg[1]/Q
                         net (fo=2, routed)           0.538     2.240    out_data_OBUF[1]
    K8                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.360     2.600 r  out_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.600    out_data[1]
    K8                                                                r  out_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel/regions_that_fit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.444ns (45.072%)  route 0.541ns (54.928%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.249ns (routing 0.623ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.170     0.170 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.170    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.170 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.176     0.346    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.369 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.249     1.618    accel/CLK
    SLICE_X23Y155        FDRE                                         r  accel/regions_that_fit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y155        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     1.702 r  accel/regions_that_fit_reg[0]/Q
                         net (fo=3, routed)           0.541     2.242    out_data_OBUF[0]
    J9                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.360     2.602 r  out_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.602    out_data[0]
    J9                                                                r  out_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel/regions_that_fit_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.987ns  (logic 0.475ns (48.121%)  route 0.512ns (51.879%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.254ns (routing 0.623ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.170     0.170 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.170    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.170 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.176     0.346    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.369 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.254     1.622    accel/CLK
    SLICE_X24Y150        FDRE                                         r  accel/regions_that_fit_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y150        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.084     1.706 r  accel/regions_that_fit_reg[17]/Q
                         net (fo=2, routed)           0.512     2.218    out_data_OBUF[17]
    L3                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.391     2.610 r  out_data_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.610    out_data[17]
    L3                                                                r  out_data[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           308 Endpoints
Min Delay           308 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_data[18]
                            (input port)
  Destination:            accel/regions_that_fit_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.643ns  (logic 3.518ns (33.057%)  route 7.125ns (66.943%))
  Logic Levels:           23  (CARRY8=12 IBUFCTRL=1 INBUF=1 LUT2=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.972ns (routing 1.039ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A1                                                0.000     0.000 r  in_data[18] (IN)
                         net (fo=0)                   0.000     0.000    in_data_IBUF[18]_inst/I
    A1                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.551     0.551 r  in_data_IBUF[18]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    in_data_IBUF[18]_inst/OUT
    A1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.551 r  in_data_IBUF[18]_inst/IBUFCTRL_INST/O
                         net (fo=30, routed)          3.165     3.716    accel/in_data_IBUF[18]
    SLICE_X24Y157        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     3.865 r  accel/regions_that_fit3__0_carry_i_20/O
                         net (fo=1, routed)           0.153     4.018    accel/regions_that_fit3__0_carry_i_20_n_0
    SLICE_X24Y158        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.056     4.074 r  accel/regions_that_fit3__0_carry_i_12/O
                         net (fo=1, routed)           0.032     4.106    accel/regions_that_fit3__0_carry_i_12_n_0
    SLICE_X24Y158        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     4.338 r  accel/regions_that_fit3__0_carry/CO[7]
                         net (fo=1, routed)           0.030     4.368    accel/regions_that_fit3__0_carry_n_0
    SLICE_X24Y159        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     4.447 r  accel/regions_that_fit3__0_carry__0/CO[2]
                         net (fo=3, routed)           0.214     4.661    accel/regions_that_fit3__0_carry__0_n_5
    SLICE_X24Y162        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.141     4.802 r  accel/regions_that_fit3__60_carry_i_20/O
                         net (fo=3, routed)           0.236     5.038    accel/regions_that_fit3__60_carry_i_20_n_0
    SLICE_X23Y158        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     5.175 r  accel/regions_that_fit3__60_carry_i_6/O
                         net (fo=1, routed)           0.015     5.190    accel/regions_that_fit3__60_carry_i_6_n_0
    SLICE_X23Y158        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.362 r  accel/regions_that_fit3__60_carry/CO[7]
                         net (fo=1, routed)           0.030     5.392    accel/regions_that_fit3__60_carry_n_0
    SLICE_X23Y159        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.470 r  accel/regions_that_fit3__60_carry__0/O[0]
                         net (fo=2, routed)           0.160     5.630    accel/regions_that_fit3[11]
    SLICE_X23Y161        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     5.815 r  accel/regions_that_fit0_carry__0_i_75/O
                         net (fo=1, routed)           0.013     5.828    accel/regions_that_fit0_carry__0_i_75_n_0
    SLICE_X23Y161        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.258     6.086 r  accel/regions_that_fit0_carry__0_i_60/O[5]
                         net (fo=1, routed)           0.289     6.375    accel/regions_that_fit0_carry__0_i_60_n_10
    SLICE_X25Y159        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.186     6.561 r  accel/regions_that_fit0_carry__0_i_54/O
                         net (fo=1, routed)           0.029     6.590    accel/regions_that_fit0_carry__0_i_54_n_0
    SLICE_X25Y159        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.186     6.776 r  accel/regions_that_fit0_carry__0_i_41/O[6]
                         net (fo=1, routed)           0.252     7.028    accel/regions_that_fit0_carry__0_i_41_n_9
    SLICE_X26Y159        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057     7.085 r  accel/regions_that_fit0_carry__0_i_34/O
                         net (fo=1, routed)           0.012     7.097    accel/regions_that_fit0_carry__0_i_34_n_0
    SLICE_X26Y159        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     7.268 r  accel/regions_that_fit0_carry__0_i_30/CO[7]
                         net (fo=1, routed)           0.030     7.298    accel/regions_that_fit0_carry__0_i_30_n_0
    SLICE_X26Y160        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.376 r  accel/regions_that_fit0_carry__0_i_21/O[0]
                         net (fo=1, routed)           0.361     7.737    accel/regions_that_fit0_carry__0_i_21_n_15
    SLICE_X26Y157        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.077     7.814 r  accel/regions_that_fit0_carry__0_i_19/O[0]
                         net (fo=1, routed)           0.415     8.229    accel/regions_that_fit0_carry__0_i_19_n_15
    SLICE_X26Y152        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.132     8.361 r  accel/regions_that_fit0_carry__0_i_18/O[1]
                         net (fo=1, routed)           0.347     8.708    accel/C[17]
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.179     8.887 r  accel/regions_that_fit0_carry__0_i_17/O[2]
                         net (fo=2, routed)           0.222     9.109    accel/regions_that_fit1__0[18]
    SLICE_X24Y152        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082     9.191 r  accel/regions_that_fit0_carry__0_i_15/O
                         net (fo=1, routed)           0.022     9.213    accel/regions_that_fit0_carry__0_i_15_n_0
    SLICE_X24Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.275     9.488 r  accel/regions_that_fit0_carry__0/CO[7]
                         net (fo=1, routed)           0.328     9.816    accel/regions_that_fit0_carry__0_n_0
    SLICE_X24Y162        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.057     9.873 r  accel/regions_that_fit[31]_i_1/O
                         net (fo=32, routed)          0.770    10.643    accel/regions_that_fit_0
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.645    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.684 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.972     2.656    accel/CLK
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[21]/C

Slack:                    inf
  Source:                 in_data[18]
                            (input port)
  Destination:            accel/regions_that_fit_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.643ns  (logic 3.518ns (33.057%)  route 7.125ns (66.943%))
  Logic Levels:           23  (CARRY8=12 IBUFCTRL=1 INBUF=1 LUT2=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.972ns (routing 1.039ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A1                                                0.000     0.000 r  in_data[18] (IN)
                         net (fo=0)                   0.000     0.000    in_data_IBUF[18]_inst/I
    A1                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.551     0.551 r  in_data_IBUF[18]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    in_data_IBUF[18]_inst/OUT
    A1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.551 r  in_data_IBUF[18]_inst/IBUFCTRL_INST/O
                         net (fo=30, routed)          3.165     3.716    accel/in_data_IBUF[18]
    SLICE_X24Y157        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     3.865 r  accel/regions_that_fit3__0_carry_i_20/O
                         net (fo=1, routed)           0.153     4.018    accel/regions_that_fit3__0_carry_i_20_n_0
    SLICE_X24Y158        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.056     4.074 r  accel/regions_that_fit3__0_carry_i_12/O
                         net (fo=1, routed)           0.032     4.106    accel/regions_that_fit3__0_carry_i_12_n_0
    SLICE_X24Y158        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     4.338 r  accel/regions_that_fit3__0_carry/CO[7]
                         net (fo=1, routed)           0.030     4.368    accel/regions_that_fit3__0_carry_n_0
    SLICE_X24Y159        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     4.447 r  accel/regions_that_fit3__0_carry__0/CO[2]
                         net (fo=3, routed)           0.214     4.661    accel/regions_that_fit3__0_carry__0_n_5
    SLICE_X24Y162        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.141     4.802 r  accel/regions_that_fit3__60_carry_i_20/O
                         net (fo=3, routed)           0.236     5.038    accel/regions_that_fit3__60_carry_i_20_n_0
    SLICE_X23Y158        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     5.175 r  accel/regions_that_fit3__60_carry_i_6/O
                         net (fo=1, routed)           0.015     5.190    accel/regions_that_fit3__60_carry_i_6_n_0
    SLICE_X23Y158        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.362 r  accel/regions_that_fit3__60_carry/CO[7]
                         net (fo=1, routed)           0.030     5.392    accel/regions_that_fit3__60_carry_n_0
    SLICE_X23Y159        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.470 r  accel/regions_that_fit3__60_carry__0/O[0]
                         net (fo=2, routed)           0.160     5.630    accel/regions_that_fit3[11]
    SLICE_X23Y161        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     5.815 r  accel/regions_that_fit0_carry__0_i_75/O
                         net (fo=1, routed)           0.013     5.828    accel/regions_that_fit0_carry__0_i_75_n_0
    SLICE_X23Y161        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.258     6.086 r  accel/regions_that_fit0_carry__0_i_60/O[5]
                         net (fo=1, routed)           0.289     6.375    accel/regions_that_fit0_carry__0_i_60_n_10
    SLICE_X25Y159        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.186     6.561 r  accel/regions_that_fit0_carry__0_i_54/O
                         net (fo=1, routed)           0.029     6.590    accel/regions_that_fit0_carry__0_i_54_n_0
    SLICE_X25Y159        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.186     6.776 r  accel/regions_that_fit0_carry__0_i_41/O[6]
                         net (fo=1, routed)           0.252     7.028    accel/regions_that_fit0_carry__0_i_41_n_9
    SLICE_X26Y159        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057     7.085 r  accel/regions_that_fit0_carry__0_i_34/O
                         net (fo=1, routed)           0.012     7.097    accel/regions_that_fit0_carry__0_i_34_n_0
    SLICE_X26Y159        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     7.268 r  accel/regions_that_fit0_carry__0_i_30/CO[7]
                         net (fo=1, routed)           0.030     7.298    accel/regions_that_fit0_carry__0_i_30_n_0
    SLICE_X26Y160        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.376 r  accel/regions_that_fit0_carry__0_i_21/O[0]
                         net (fo=1, routed)           0.361     7.737    accel/regions_that_fit0_carry__0_i_21_n_15
    SLICE_X26Y157        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.077     7.814 r  accel/regions_that_fit0_carry__0_i_19/O[0]
                         net (fo=1, routed)           0.415     8.229    accel/regions_that_fit0_carry__0_i_19_n_15
    SLICE_X26Y152        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.132     8.361 r  accel/regions_that_fit0_carry__0_i_18/O[1]
                         net (fo=1, routed)           0.347     8.708    accel/C[17]
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.179     8.887 r  accel/regions_that_fit0_carry__0_i_17/O[2]
                         net (fo=2, routed)           0.222     9.109    accel/regions_that_fit1__0[18]
    SLICE_X24Y152        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082     9.191 r  accel/regions_that_fit0_carry__0_i_15/O
                         net (fo=1, routed)           0.022     9.213    accel/regions_that_fit0_carry__0_i_15_n_0
    SLICE_X24Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.275     9.488 r  accel/regions_that_fit0_carry__0/CO[7]
                         net (fo=1, routed)           0.328     9.816    accel/regions_that_fit0_carry__0_n_0
    SLICE_X24Y162        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.057     9.873 r  accel/regions_that_fit[31]_i_1/O
                         net (fo=32, routed)          0.770    10.643    accel/regions_that_fit_0
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.645    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.684 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.972     2.656    accel/CLK
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[23]/C

Slack:                    inf
  Source:                 in_data[18]
                            (input port)
  Destination:            accel/regions_that_fit_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.641ns  (logic 3.518ns (33.064%)  route 7.123ns (66.936%))
  Logic Levels:           23  (CARRY8=12 IBUFCTRL=1 INBUF=1 LUT2=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.972ns (routing 1.039ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A1                                                0.000     0.000 r  in_data[18] (IN)
                         net (fo=0)                   0.000     0.000    in_data_IBUF[18]_inst/I
    A1                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.551     0.551 r  in_data_IBUF[18]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    in_data_IBUF[18]_inst/OUT
    A1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.551 r  in_data_IBUF[18]_inst/IBUFCTRL_INST/O
                         net (fo=30, routed)          3.165     3.716    accel/in_data_IBUF[18]
    SLICE_X24Y157        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     3.865 r  accel/regions_that_fit3__0_carry_i_20/O
                         net (fo=1, routed)           0.153     4.018    accel/regions_that_fit3__0_carry_i_20_n_0
    SLICE_X24Y158        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.056     4.074 r  accel/regions_that_fit3__0_carry_i_12/O
                         net (fo=1, routed)           0.032     4.106    accel/regions_that_fit3__0_carry_i_12_n_0
    SLICE_X24Y158        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     4.338 r  accel/regions_that_fit3__0_carry/CO[7]
                         net (fo=1, routed)           0.030     4.368    accel/regions_that_fit3__0_carry_n_0
    SLICE_X24Y159        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     4.447 r  accel/regions_that_fit3__0_carry__0/CO[2]
                         net (fo=3, routed)           0.214     4.661    accel/regions_that_fit3__0_carry__0_n_5
    SLICE_X24Y162        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.141     4.802 r  accel/regions_that_fit3__60_carry_i_20/O
                         net (fo=3, routed)           0.236     5.038    accel/regions_that_fit3__60_carry_i_20_n_0
    SLICE_X23Y158        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     5.175 r  accel/regions_that_fit3__60_carry_i_6/O
                         net (fo=1, routed)           0.015     5.190    accel/regions_that_fit3__60_carry_i_6_n_0
    SLICE_X23Y158        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.362 r  accel/regions_that_fit3__60_carry/CO[7]
                         net (fo=1, routed)           0.030     5.392    accel/regions_that_fit3__60_carry_n_0
    SLICE_X23Y159        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.470 r  accel/regions_that_fit3__60_carry__0/O[0]
                         net (fo=2, routed)           0.160     5.630    accel/regions_that_fit3[11]
    SLICE_X23Y161        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     5.815 r  accel/regions_that_fit0_carry__0_i_75/O
                         net (fo=1, routed)           0.013     5.828    accel/regions_that_fit0_carry__0_i_75_n_0
    SLICE_X23Y161        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.258     6.086 r  accel/regions_that_fit0_carry__0_i_60/O[5]
                         net (fo=1, routed)           0.289     6.375    accel/regions_that_fit0_carry__0_i_60_n_10
    SLICE_X25Y159        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.186     6.561 r  accel/regions_that_fit0_carry__0_i_54/O
                         net (fo=1, routed)           0.029     6.590    accel/regions_that_fit0_carry__0_i_54_n_0
    SLICE_X25Y159        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.186     6.776 r  accel/regions_that_fit0_carry__0_i_41/O[6]
                         net (fo=1, routed)           0.252     7.028    accel/regions_that_fit0_carry__0_i_41_n_9
    SLICE_X26Y159        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057     7.085 r  accel/regions_that_fit0_carry__0_i_34/O
                         net (fo=1, routed)           0.012     7.097    accel/regions_that_fit0_carry__0_i_34_n_0
    SLICE_X26Y159        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     7.268 r  accel/regions_that_fit0_carry__0_i_30/CO[7]
                         net (fo=1, routed)           0.030     7.298    accel/regions_that_fit0_carry__0_i_30_n_0
    SLICE_X26Y160        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.376 r  accel/regions_that_fit0_carry__0_i_21/O[0]
                         net (fo=1, routed)           0.361     7.737    accel/regions_that_fit0_carry__0_i_21_n_15
    SLICE_X26Y157        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.077     7.814 r  accel/regions_that_fit0_carry__0_i_19/O[0]
                         net (fo=1, routed)           0.415     8.229    accel/regions_that_fit0_carry__0_i_19_n_15
    SLICE_X26Y152        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.132     8.361 r  accel/regions_that_fit0_carry__0_i_18/O[1]
                         net (fo=1, routed)           0.347     8.708    accel/C[17]
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.179     8.887 r  accel/regions_that_fit0_carry__0_i_17/O[2]
                         net (fo=2, routed)           0.222     9.109    accel/regions_that_fit1__0[18]
    SLICE_X24Y152        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082     9.191 r  accel/regions_that_fit0_carry__0_i_15/O
                         net (fo=1, routed)           0.022     9.213    accel/regions_that_fit0_carry__0_i_15_n_0
    SLICE_X24Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.275     9.488 r  accel/regions_that_fit0_carry__0/CO[7]
                         net (fo=1, routed)           0.328     9.816    accel/regions_that_fit0_carry__0_n_0
    SLICE_X24Y162        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.057     9.873 r  accel/regions_that_fit[31]_i_1/O
                         net (fo=32, routed)          0.768    10.641    accel/regions_that_fit_0
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.645    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.684 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.972     2.656    accel/CLK
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[20]/C

Slack:                    inf
  Source:                 in_data[18]
                            (input port)
  Destination:            accel/regions_that_fit_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.641ns  (logic 3.518ns (33.064%)  route 7.123ns (66.936%))
  Logic Levels:           23  (CARRY8=12 IBUFCTRL=1 INBUF=1 LUT2=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.972ns (routing 1.039ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A1                                                0.000     0.000 r  in_data[18] (IN)
                         net (fo=0)                   0.000     0.000    in_data_IBUF[18]_inst/I
    A1                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.551     0.551 r  in_data_IBUF[18]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    in_data_IBUF[18]_inst/OUT
    A1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.551 r  in_data_IBUF[18]_inst/IBUFCTRL_INST/O
                         net (fo=30, routed)          3.165     3.716    accel/in_data_IBUF[18]
    SLICE_X24Y157        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     3.865 r  accel/regions_that_fit3__0_carry_i_20/O
                         net (fo=1, routed)           0.153     4.018    accel/regions_that_fit3__0_carry_i_20_n_0
    SLICE_X24Y158        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.056     4.074 r  accel/regions_that_fit3__0_carry_i_12/O
                         net (fo=1, routed)           0.032     4.106    accel/regions_that_fit3__0_carry_i_12_n_0
    SLICE_X24Y158        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     4.338 r  accel/regions_that_fit3__0_carry/CO[7]
                         net (fo=1, routed)           0.030     4.368    accel/regions_that_fit3__0_carry_n_0
    SLICE_X24Y159        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     4.447 r  accel/regions_that_fit3__0_carry__0/CO[2]
                         net (fo=3, routed)           0.214     4.661    accel/regions_that_fit3__0_carry__0_n_5
    SLICE_X24Y162        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.141     4.802 r  accel/regions_that_fit3__60_carry_i_20/O
                         net (fo=3, routed)           0.236     5.038    accel/regions_that_fit3__60_carry_i_20_n_0
    SLICE_X23Y158        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     5.175 r  accel/regions_that_fit3__60_carry_i_6/O
                         net (fo=1, routed)           0.015     5.190    accel/regions_that_fit3__60_carry_i_6_n_0
    SLICE_X23Y158        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.362 r  accel/regions_that_fit3__60_carry/CO[7]
                         net (fo=1, routed)           0.030     5.392    accel/regions_that_fit3__60_carry_n_0
    SLICE_X23Y159        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.470 r  accel/regions_that_fit3__60_carry__0/O[0]
                         net (fo=2, routed)           0.160     5.630    accel/regions_that_fit3[11]
    SLICE_X23Y161        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     5.815 r  accel/regions_that_fit0_carry__0_i_75/O
                         net (fo=1, routed)           0.013     5.828    accel/regions_that_fit0_carry__0_i_75_n_0
    SLICE_X23Y161        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.258     6.086 r  accel/regions_that_fit0_carry__0_i_60/O[5]
                         net (fo=1, routed)           0.289     6.375    accel/regions_that_fit0_carry__0_i_60_n_10
    SLICE_X25Y159        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.186     6.561 r  accel/regions_that_fit0_carry__0_i_54/O
                         net (fo=1, routed)           0.029     6.590    accel/regions_that_fit0_carry__0_i_54_n_0
    SLICE_X25Y159        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.186     6.776 r  accel/regions_that_fit0_carry__0_i_41/O[6]
                         net (fo=1, routed)           0.252     7.028    accel/regions_that_fit0_carry__0_i_41_n_9
    SLICE_X26Y159        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057     7.085 r  accel/regions_that_fit0_carry__0_i_34/O
                         net (fo=1, routed)           0.012     7.097    accel/regions_that_fit0_carry__0_i_34_n_0
    SLICE_X26Y159        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     7.268 r  accel/regions_that_fit0_carry__0_i_30/CO[7]
                         net (fo=1, routed)           0.030     7.298    accel/regions_that_fit0_carry__0_i_30_n_0
    SLICE_X26Y160        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.376 r  accel/regions_that_fit0_carry__0_i_21/O[0]
                         net (fo=1, routed)           0.361     7.737    accel/regions_that_fit0_carry__0_i_21_n_15
    SLICE_X26Y157        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.077     7.814 r  accel/regions_that_fit0_carry__0_i_19/O[0]
                         net (fo=1, routed)           0.415     8.229    accel/regions_that_fit0_carry__0_i_19_n_15
    SLICE_X26Y152        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.132     8.361 r  accel/regions_that_fit0_carry__0_i_18/O[1]
                         net (fo=1, routed)           0.347     8.708    accel/C[17]
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.179     8.887 r  accel/regions_that_fit0_carry__0_i_17/O[2]
                         net (fo=2, routed)           0.222     9.109    accel/regions_that_fit1__0[18]
    SLICE_X24Y152        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082     9.191 r  accel/regions_that_fit0_carry__0_i_15/O
                         net (fo=1, routed)           0.022     9.213    accel/regions_that_fit0_carry__0_i_15_n_0
    SLICE_X24Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.275     9.488 r  accel/regions_that_fit0_carry__0/CO[7]
                         net (fo=1, routed)           0.328     9.816    accel/regions_that_fit0_carry__0_n_0
    SLICE_X24Y162        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.057     9.873 r  accel/regions_that_fit[31]_i_1/O
                         net (fo=32, routed)          0.768    10.641    accel/regions_that_fit_0
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.645    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.684 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.972     2.656    accel/CLK
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[22]/C

Slack:                    inf
  Source:                 in_data[18]
                            (input port)
  Destination:            accel/regions_that_fit_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.639ns  (logic 3.518ns (33.070%)  route 7.121ns (66.930%))
  Logic Levels:           23  (CARRY8=12 IBUFCTRL=1 INBUF=1 LUT2=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.969ns (routing 1.039ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A1                                                0.000     0.000 r  in_data[18] (IN)
                         net (fo=0)                   0.000     0.000    in_data_IBUF[18]_inst/I
    A1                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.551     0.551 r  in_data_IBUF[18]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    in_data_IBUF[18]_inst/OUT
    A1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.551 r  in_data_IBUF[18]_inst/IBUFCTRL_INST/O
                         net (fo=30, routed)          3.165     3.716    accel/in_data_IBUF[18]
    SLICE_X24Y157        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     3.865 r  accel/regions_that_fit3__0_carry_i_20/O
                         net (fo=1, routed)           0.153     4.018    accel/regions_that_fit3__0_carry_i_20_n_0
    SLICE_X24Y158        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.056     4.074 r  accel/regions_that_fit3__0_carry_i_12/O
                         net (fo=1, routed)           0.032     4.106    accel/regions_that_fit3__0_carry_i_12_n_0
    SLICE_X24Y158        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     4.338 r  accel/regions_that_fit3__0_carry/CO[7]
                         net (fo=1, routed)           0.030     4.368    accel/regions_that_fit3__0_carry_n_0
    SLICE_X24Y159        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     4.447 r  accel/regions_that_fit3__0_carry__0/CO[2]
                         net (fo=3, routed)           0.214     4.661    accel/regions_that_fit3__0_carry__0_n_5
    SLICE_X24Y162        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.141     4.802 r  accel/regions_that_fit3__60_carry_i_20/O
                         net (fo=3, routed)           0.236     5.038    accel/regions_that_fit3__60_carry_i_20_n_0
    SLICE_X23Y158        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     5.175 r  accel/regions_that_fit3__60_carry_i_6/O
                         net (fo=1, routed)           0.015     5.190    accel/regions_that_fit3__60_carry_i_6_n_0
    SLICE_X23Y158        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.362 r  accel/regions_that_fit3__60_carry/CO[7]
                         net (fo=1, routed)           0.030     5.392    accel/regions_that_fit3__60_carry_n_0
    SLICE_X23Y159        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.470 r  accel/regions_that_fit3__60_carry__0/O[0]
                         net (fo=2, routed)           0.160     5.630    accel/regions_that_fit3[11]
    SLICE_X23Y161        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     5.815 r  accel/regions_that_fit0_carry__0_i_75/O
                         net (fo=1, routed)           0.013     5.828    accel/regions_that_fit0_carry__0_i_75_n_0
    SLICE_X23Y161        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.258     6.086 r  accel/regions_that_fit0_carry__0_i_60/O[5]
                         net (fo=1, routed)           0.289     6.375    accel/regions_that_fit0_carry__0_i_60_n_10
    SLICE_X25Y159        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.186     6.561 r  accel/regions_that_fit0_carry__0_i_54/O
                         net (fo=1, routed)           0.029     6.590    accel/regions_that_fit0_carry__0_i_54_n_0
    SLICE_X25Y159        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.186     6.776 r  accel/regions_that_fit0_carry__0_i_41/O[6]
                         net (fo=1, routed)           0.252     7.028    accel/regions_that_fit0_carry__0_i_41_n_9
    SLICE_X26Y159        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057     7.085 r  accel/regions_that_fit0_carry__0_i_34/O
                         net (fo=1, routed)           0.012     7.097    accel/regions_that_fit0_carry__0_i_34_n_0
    SLICE_X26Y159        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     7.268 r  accel/regions_that_fit0_carry__0_i_30/CO[7]
                         net (fo=1, routed)           0.030     7.298    accel/regions_that_fit0_carry__0_i_30_n_0
    SLICE_X26Y160        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.376 r  accel/regions_that_fit0_carry__0_i_21/O[0]
                         net (fo=1, routed)           0.361     7.737    accel/regions_that_fit0_carry__0_i_21_n_15
    SLICE_X26Y157        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.077     7.814 r  accel/regions_that_fit0_carry__0_i_19/O[0]
                         net (fo=1, routed)           0.415     8.229    accel/regions_that_fit0_carry__0_i_19_n_15
    SLICE_X26Y152        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.132     8.361 r  accel/regions_that_fit0_carry__0_i_18/O[1]
                         net (fo=1, routed)           0.347     8.708    accel/C[17]
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.179     8.887 r  accel/regions_that_fit0_carry__0_i_17/O[2]
                         net (fo=2, routed)           0.222     9.109    accel/regions_that_fit1__0[18]
    SLICE_X24Y152        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082     9.191 r  accel/regions_that_fit0_carry__0_i_15/O
                         net (fo=1, routed)           0.022     9.213    accel/regions_that_fit0_carry__0_i_15_n_0
    SLICE_X24Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.275     9.488 r  accel/regions_that_fit0_carry__0/CO[7]
                         net (fo=1, routed)           0.328     9.816    accel/regions_that_fit0_carry__0_n_0
    SLICE_X24Y162        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.057     9.873 r  accel/regions_that_fit[31]_i_1/O
                         net (fo=32, routed)          0.766    10.639    accel/regions_that_fit_0
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.645    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.684 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.969     2.653    accel/CLK
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[18]/C

Slack:                    inf
  Source:                 in_data[18]
                            (input port)
  Destination:            accel/regions_that_fit_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.639ns  (logic 3.518ns (33.070%)  route 7.121ns (66.930%))
  Logic Levels:           23  (CARRY8=12 IBUFCTRL=1 INBUF=1 LUT2=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.969ns (routing 1.039ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A1                                                0.000     0.000 r  in_data[18] (IN)
                         net (fo=0)                   0.000     0.000    in_data_IBUF[18]_inst/I
    A1                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.551     0.551 r  in_data_IBUF[18]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    in_data_IBUF[18]_inst/OUT
    A1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.551 r  in_data_IBUF[18]_inst/IBUFCTRL_INST/O
                         net (fo=30, routed)          3.165     3.716    accel/in_data_IBUF[18]
    SLICE_X24Y157        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     3.865 r  accel/regions_that_fit3__0_carry_i_20/O
                         net (fo=1, routed)           0.153     4.018    accel/regions_that_fit3__0_carry_i_20_n_0
    SLICE_X24Y158        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.056     4.074 r  accel/regions_that_fit3__0_carry_i_12/O
                         net (fo=1, routed)           0.032     4.106    accel/regions_that_fit3__0_carry_i_12_n_0
    SLICE_X24Y158        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     4.338 r  accel/regions_that_fit3__0_carry/CO[7]
                         net (fo=1, routed)           0.030     4.368    accel/regions_that_fit3__0_carry_n_0
    SLICE_X24Y159        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     4.447 r  accel/regions_that_fit3__0_carry__0/CO[2]
                         net (fo=3, routed)           0.214     4.661    accel/regions_that_fit3__0_carry__0_n_5
    SLICE_X24Y162        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.141     4.802 r  accel/regions_that_fit3__60_carry_i_20/O
                         net (fo=3, routed)           0.236     5.038    accel/regions_that_fit3__60_carry_i_20_n_0
    SLICE_X23Y158        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     5.175 r  accel/regions_that_fit3__60_carry_i_6/O
                         net (fo=1, routed)           0.015     5.190    accel/regions_that_fit3__60_carry_i_6_n_0
    SLICE_X23Y158        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.362 r  accel/regions_that_fit3__60_carry/CO[7]
                         net (fo=1, routed)           0.030     5.392    accel/regions_that_fit3__60_carry_n_0
    SLICE_X23Y159        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.470 r  accel/regions_that_fit3__60_carry__0/O[0]
                         net (fo=2, routed)           0.160     5.630    accel/regions_that_fit3[11]
    SLICE_X23Y161        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     5.815 r  accel/regions_that_fit0_carry__0_i_75/O
                         net (fo=1, routed)           0.013     5.828    accel/regions_that_fit0_carry__0_i_75_n_0
    SLICE_X23Y161        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.258     6.086 r  accel/regions_that_fit0_carry__0_i_60/O[5]
                         net (fo=1, routed)           0.289     6.375    accel/regions_that_fit0_carry__0_i_60_n_10
    SLICE_X25Y159        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.186     6.561 r  accel/regions_that_fit0_carry__0_i_54/O
                         net (fo=1, routed)           0.029     6.590    accel/regions_that_fit0_carry__0_i_54_n_0
    SLICE_X25Y159        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.186     6.776 r  accel/regions_that_fit0_carry__0_i_41/O[6]
                         net (fo=1, routed)           0.252     7.028    accel/regions_that_fit0_carry__0_i_41_n_9
    SLICE_X26Y159        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057     7.085 r  accel/regions_that_fit0_carry__0_i_34/O
                         net (fo=1, routed)           0.012     7.097    accel/regions_that_fit0_carry__0_i_34_n_0
    SLICE_X26Y159        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     7.268 r  accel/regions_that_fit0_carry__0_i_30/CO[7]
                         net (fo=1, routed)           0.030     7.298    accel/regions_that_fit0_carry__0_i_30_n_0
    SLICE_X26Y160        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.376 r  accel/regions_that_fit0_carry__0_i_21/O[0]
                         net (fo=1, routed)           0.361     7.737    accel/regions_that_fit0_carry__0_i_21_n_15
    SLICE_X26Y157        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.077     7.814 r  accel/regions_that_fit0_carry__0_i_19/O[0]
                         net (fo=1, routed)           0.415     8.229    accel/regions_that_fit0_carry__0_i_19_n_15
    SLICE_X26Y152        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.132     8.361 r  accel/regions_that_fit0_carry__0_i_18/O[1]
                         net (fo=1, routed)           0.347     8.708    accel/C[17]
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.179     8.887 r  accel/regions_that_fit0_carry__0_i_17/O[2]
                         net (fo=2, routed)           0.222     9.109    accel/regions_that_fit1__0[18]
    SLICE_X24Y152        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082     9.191 r  accel/regions_that_fit0_carry__0_i_15/O
                         net (fo=1, routed)           0.022     9.213    accel/regions_that_fit0_carry__0_i_15_n_0
    SLICE_X24Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.275     9.488 r  accel/regions_that_fit0_carry__0/CO[7]
                         net (fo=1, routed)           0.328     9.816    accel/regions_that_fit0_carry__0_n_0
    SLICE_X24Y162        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.057     9.873 r  accel/regions_that_fit[31]_i_1/O
                         net (fo=32, routed)          0.766    10.639    accel/regions_that_fit_0
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.645    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.684 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.969     2.653    accel/CLK
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[19]/C

Slack:                    inf
  Source:                 in_data[18]
                            (input port)
  Destination:            accel/regions_that_fit_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.639ns  (logic 3.518ns (33.070%)  route 7.121ns (66.930%))
  Logic Levels:           23  (CARRY8=12 IBUFCTRL=1 INBUF=1 LUT2=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.969ns (routing 1.039ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A1                                                0.000     0.000 r  in_data[18] (IN)
                         net (fo=0)                   0.000     0.000    in_data_IBUF[18]_inst/I
    A1                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.551     0.551 r  in_data_IBUF[18]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    in_data_IBUF[18]_inst/OUT
    A1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.551 r  in_data_IBUF[18]_inst/IBUFCTRL_INST/O
                         net (fo=30, routed)          3.165     3.716    accel/in_data_IBUF[18]
    SLICE_X24Y157        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     3.865 r  accel/regions_that_fit3__0_carry_i_20/O
                         net (fo=1, routed)           0.153     4.018    accel/regions_that_fit3__0_carry_i_20_n_0
    SLICE_X24Y158        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.056     4.074 r  accel/regions_that_fit3__0_carry_i_12/O
                         net (fo=1, routed)           0.032     4.106    accel/regions_that_fit3__0_carry_i_12_n_0
    SLICE_X24Y158        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     4.338 r  accel/regions_that_fit3__0_carry/CO[7]
                         net (fo=1, routed)           0.030     4.368    accel/regions_that_fit3__0_carry_n_0
    SLICE_X24Y159        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     4.447 r  accel/regions_that_fit3__0_carry__0/CO[2]
                         net (fo=3, routed)           0.214     4.661    accel/regions_that_fit3__0_carry__0_n_5
    SLICE_X24Y162        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.141     4.802 r  accel/regions_that_fit3__60_carry_i_20/O
                         net (fo=3, routed)           0.236     5.038    accel/regions_that_fit3__60_carry_i_20_n_0
    SLICE_X23Y158        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     5.175 r  accel/regions_that_fit3__60_carry_i_6/O
                         net (fo=1, routed)           0.015     5.190    accel/regions_that_fit3__60_carry_i_6_n_0
    SLICE_X23Y158        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.362 r  accel/regions_that_fit3__60_carry/CO[7]
                         net (fo=1, routed)           0.030     5.392    accel/regions_that_fit3__60_carry_n_0
    SLICE_X23Y159        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.470 r  accel/regions_that_fit3__60_carry__0/O[0]
                         net (fo=2, routed)           0.160     5.630    accel/regions_that_fit3[11]
    SLICE_X23Y161        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     5.815 r  accel/regions_that_fit0_carry__0_i_75/O
                         net (fo=1, routed)           0.013     5.828    accel/regions_that_fit0_carry__0_i_75_n_0
    SLICE_X23Y161        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.258     6.086 r  accel/regions_that_fit0_carry__0_i_60/O[5]
                         net (fo=1, routed)           0.289     6.375    accel/regions_that_fit0_carry__0_i_60_n_10
    SLICE_X25Y159        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.186     6.561 r  accel/regions_that_fit0_carry__0_i_54/O
                         net (fo=1, routed)           0.029     6.590    accel/regions_that_fit0_carry__0_i_54_n_0
    SLICE_X25Y159        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.186     6.776 r  accel/regions_that_fit0_carry__0_i_41/O[6]
                         net (fo=1, routed)           0.252     7.028    accel/regions_that_fit0_carry__0_i_41_n_9
    SLICE_X26Y159        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057     7.085 r  accel/regions_that_fit0_carry__0_i_34/O
                         net (fo=1, routed)           0.012     7.097    accel/regions_that_fit0_carry__0_i_34_n_0
    SLICE_X26Y159        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     7.268 r  accel/regions_that_fit0_carry__0_i_30/CO[7]
                         net (fo=1, routed)           0.030     7.298    accel/regions_that_fit0_carry__0_i_30_n_0
    SLICE_X26Y160        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.376 r  accel/regions_that_fit0_carry__0_i_21/O[0]
                         net (fo=1, routed)           0.361     7.737    accel/regions_that_fit0_carry__0_i_21_n_15
    SLICE_X26Y157        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.077     7.814 r  accel/regions_that_fit0_carry__0_i_19/O[0]
                         net (fo=1, routed)           0.415     8.229    accel/regions_that_fit0_carry__0_i_19_n_15
    SLICE_X26Y152        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.132     8.361 r  accel/regions_that_fit0_carry__0_i_18/O[1]
                         net (fo=1, routed)           0.347     8.708    accel/C[17]
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.179     8.887 r  accel/regions_that_fit0_carry__0_i_17/O[2]
                         net (fo=2, routed)           0.222     9.109    accel/regions_that_fit1__0[18]
    SLICE_X24Y152        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082     9.191 r  accel/regions_that_fit0_carry__0_i_15/O
                         net (fo=1, routed)           0.022     9.213    accel/regions_that_fit0_carry__0_i_15_n_0
    SLICE_X24Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.275     9.488 r  accel/regions_that_fit0_carry__0/CO[7]
                         net (fo=1, routed)           0.328     9.816    accel/regions_that_fit0_carry__0_n_0
    SLICE_X24Y162        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.057     9.873 r  accel/regions_that_fit[31]_i_1/O
                         net (fo=32, routed)          0.766    10.639    accel/regions_that_fit_0
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.645    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.684 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.969     2.653    accel/CLK
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[24]/C

Slack:                    inf
  Source:                 in_data[18]
                            (input port)
  Destination:            accel/regions_that_fit_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.639ns  (logic 3.518ns (33.070%)  route 7.121ns (66.930%))
  Logic Levels:           23  (CARRY8=12 IBUFCTRL=1 INBUF=1 LUT2=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.969ns (routing 1.039ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A1                                                0.000     0.000 r  in_data[18] (IN)
                         net (fo=0)                   0.000     0.000    in_data_IBUF[18]_inst/I
    A1                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.551     0.551 r  in_data_IBUF[18]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    in_data_IBUF[18]_inst/OUT
    A1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.551 r  in_data_IBUF[18]_inst/IBUFCTRL_INST/O
                         net (fo=30, routed)          3.165     3.716    accel/in_data_IBUF[18]
    SLICE_X24Y157        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     3.865 r  accel/regions_that_fit3__0_carry_i_20/O
                         net (fo=1, routed)           0.153     4.018    accel/regions_that_fit3__0_carry_i_20_n_0
    SLICE_X24Y158        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.056     4.074 r  accel/regions_that_fit3__0_carry_i_12/O
                         net (fo=1, routed)           0.032     4.106    accel/regions_that_fit3__0_carry_i_12_n_0
    SLICE_X24Y158        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     4.338 r  accel/regions_that_fit3__0_carry/CO[7]
                         net (fo=1, routed)           0.030     4.368    accel/regions_that_fit3__0_carry_n_0
    SLICE_X24Y159        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     4.447 r  accel/regions_that_fit3__0_carry__0/CO[2]
                         net (fo=3, routed)           0.214     4.661    accel/regions_that_fit3__0_carry__0_n_5
    SLICE_X24Y162        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.141     4.802 r  accel/regions_that_fit3__60_carry_i_20/O
                         net (fo=3, routed)           0.236     5.038    accel/regions_that_fit3__60_carry_i_20_n_0
    SLICE_X23Y158        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     5.175 r  accel/regions_that_fit3__60_carry_i_6/O
                         net (fo=1, routed)           0.015     5.190    accel/regions_that_fit3__60_carry_i_6_n_0
    SLICE_X23Y158        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.362 r  accel/regions_that_fit3__60_carry/CO[7]
                         net (fo=1, routed)           0.030     5.392    accel/regions_that_fit3__60_carry_n_0
    SLICE_X23Y159        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.470 r  accel/regions_that_fit3__60_carry__0/O[0]
                         net (fo=2, routed)           0.160     5.630    accel/regions_that_fit3[11]
    SLICE_X23Y161        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     5.815 r  accel/regions_that_fit0_carry__0_i_75/O
                         net (fo=1, routed)           0.013     5.828    accel/regions_that_fit0_carry__0_i_75_n_0
    SLICE_X23Y161        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.258     6.086 r  accel/regions_that_fit0_carry__0_i_60/O[5]
                         net (fo=1, routed)           0.289     6.375    accel/regions_that_fit0_carry__0_i_60_n_10
    SLICE_X25Y159        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.186     6.561 r  accel/regions_that_fit0_carry__0_i_54/O
                         net (fo=1, routed)           0.029     6.590    accel/regions_that_fit0_carry__0_i_54_n_0
    SLICE_X25Y159        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.186     6.776 r  accel/regions_that_fit0_carry__0_i_41/O[6]
                         net (fo=1, routed)           0.252     7.028    accel/regions_that_fit0_carry__0_i_41_n_9
    SLICE_X26Y159        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057     7.085 r  accel/regions_that_fit0_carry__0_i_34/O
                         net (fo=1, routed)           0.012     7.097    accel/regions_that_fit0_carry__0_i_34_n_0
    SLICE_X26Y159        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     7.268 r  accel/regions_that_fit0_carry__0_i_30/CO[7]
                         net (fo=1, routed)           0.030     7.298    accel/regions_that_fit0_carry__0_i_30_n_0
    SLICE_X26Y160        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.376 r  accel/regions_that_fit0_carry__0_i_21/O[0]
                         net (fo=1, routed)           0.361     7.737    accel/regions_that_fit0_carry__0_i_21_n_15
    SLICE_X26Y157        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.077     7.814 r  accel/regions_that_fit0_carry__0_i_19/O[0]
                         net (fo=1, routed)           0.415     8.229    accel/regions_that_fit0_carry__0_i_19_n_15
    SLICE_X26Y152        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.132     8.361 r  accel/regions_that_fit0_carry__0_i_18/O[1]
                         net (fo=1, routed)           0.347     8.708    accel/C[17]
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.179     8.887 r  accel/regions_that_fit0_carry__0_i_17/O[2]
                         net (fo=2, routed)           0.222     9.109    accel/regions_that_fit1__0[18]
    SLICE_X24Y152        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082     9.191 r  accel/regions_that_fit0_carry__0_i_15/O
                         net (fo=1, routed)           0.022     9.213    accel/regions_that_fit0_carry__0_i_15_n_0
    SLICE_X24Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.275     9.488 r  accel/regions_that_fit0_carry__0/CO[7]
                         net (fo=1, routed)           0.328     9.816    accel/regions_that_fit0_carry__0_n_0
    SLICE_X24Y162        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.057     9.873 r  accel/regions_that_fit[31]_i_1/O
                         net (fo=32, routed)          0.766    10.639    accel/regions_that_fit_0
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.645    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.684 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.969     2.653    accel/CLK
    SLICE_X22Y152        FDRE                                         r  accel/regions_that_fit_reg[25]/C

Slack:                    inf
  Source:                 in_data[18]
                            (input port)
  Destination:            accel/regions_that_fit_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.570ns  (logic 3.518ns (33.286%)  route 7.051ns (66.714%))
  Logic Levels:           23  (CARRY8=12 IBUFCTRL=1 INBUF=1 LUT2=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.962ns (routing 1.039ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A1                                                0.000     0.000 r  in_data[18] (IN)
                         net (fo=0)                   0.000     0.000    in_data_IBUF[18]_inst/I
    A1                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.551     0.551 r  in_data_IBUF[18]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    in_data_IBUF[18]_inst/OUT
    A1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.551 r  in_data_IBUF[18]_inst/IBUFCTRL_INST/O
                         net (fo=30, routed)          3.165     3.716    accel/in_data_IBUF[18]
    SLICE_X24Y157        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     3.865 r  accel/regions_that_fit3__0_carry_i_20/O
                         net (fo=1, routed)           0.153     4.018    accel/regions_that_fit3__0_carry_i_20_n_0
    SLICE_X24Y158        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.056     4.074 r  accel/regions_that_fit3__0_carry_i_12/O
                         net (fo=1, routed)           0.032     4.106    accel/regions_that_fit3__0_carry_i_12_n_0
    SLICE_X24Y158        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     4.338 r  accel/regions_that_fit3__0_carry/CO[7]
                         net (fo=1, routed)           0.030     4.368    accel/regions_that_fit3__0_carry_n_0
    SLICE_X24Y159        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     4.447 r  accel/regions_that_fit3__0_carry__0/CO[2]
                         net (fo=3, routed)           0.214     4.661    accel/regions_that_fit3__0_carry__0_n_5
    SLICE_X24Y162        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.141     4.802 r  accel/regions_that_fit3__60_carry_i_20/O
                         net (fo=3, routed)           0.236     5.038    accel/regions_that_fit3__60_carry_i_20_n_0
    SLICE_X23Y158        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     5.175 r  accel/regions_that_fit3__60_carry_i_6/O
                         net (fo=1, routed)           0.015     5.190    accel/regions_that_fit3__60_carry_i_6_n_0
    SLICE_X23Y158        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.362 r  accel/regions_that_fit3__60_carry/CO[7]
                         net (fo=1, routed)           0.030     5.392    accel/regions_that_fit3__60_carry_n_0
    SLICE_X23Y159        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.470 r  accel/regions_that_fit3__60_carry__0/O[0]
                         net (fo=2, routed)           0.160     5.630    accel/regions_that_fit3[11]
    SLICE_X23Y161        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     5.815 r  accel/regions_that_fit0_carry__0_i_75/O
                         net (fo=1, routed)           0.013     5.828    accel/regions_that_fit0_carry__0_i_75_n_0
    SLICE_X23Y161        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.258     6.086 r  accel/regions_that_fit0_carry__0_i_60/O[5]
                         net (fo=1, routed)           0.289     6.375    accel/regions_that_fit0_carry__0_i_60_n_10
    SLICE_X25Y159        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.186     6.561 r  accel/regions_that_fit0_carry__0_i_54/O
                         net (fo=1, routed)           0.029     6.590    accel/regions_that_fit0_carry__0_i_54_n_0
    SLICE_X25Y159        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.186     6.776 r  accel/regions_that_fit0_carry__0_i_41/O[6]
                         net (fo=1, routed)           0.252     7.028    accel/regions_that_fit0_carry__0_i_41_n_9
    SLICE_X26Y159        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057     7.085 r  accel/regions_that_fit0_carry__0_i_34/O
                         net (fo=1, routed)           0.012     7.097    accel/regions_that_fit0_carry__0_i_34_n_0
    SLICE_X26Y159        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     7.268 r  accel/regions_that_fit0_carry__0_i_30/CO[7]
                         net (fo=1, routed)           0.030     7.298    accel/regions_that_fit0_carry__0_i_30_n_0
    SLICE_X26Y160        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.376 r  accel/regions_that_fit0_carry__0_i_21/O[0]
                         net (fo=1, routed)           0.361     7.737    accel/regions_that_fit0_carry__0_i_21_n_15
    SLICE_X26Y157        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.077     7.814 r  accel/regions_that_fit0_carry__0_i_19/O[0]
                         net (fo=1, routed)           0.415     8.229    accel/regions_that_fit0_carry__0_i_19_n_15
    SLICE_X26Y152        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.132     8.361 r  accel/regions_that_fit0_carry__0_i_18/O[1]
                         net (fo=1, routed)           0.347     8.708    accel/C[17]
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.179     8.887 r  accel/regions_that_fit0_carry__0_i_17/O[2]
                         net (fo=2, routed)           0.222     9.109    accel/regions_that_fit1__0[18]
    SLICE_X24Y152        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082     9.191 r  accel/regions_that_fit0_carry__0_i_15/O
                         net (fo=1, routed)           0.022     9.213    accel/regions_that_fit0_carry__0_i_15_n_0
    SLICE_X24Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.275     9.488 r  accel/regions_that_fit0_carry__0/CO[7]
                         net (fo=1, routed)           0.328     9.816    accel/regions_that_fit0_carry__0_n_0
    SLICE_X24Y162        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.057     9.873 r  accel/regions_that_fit[31]_i_1/O
                         net (fo=32, routed)          0.697    10.570    accel/regions_that_fit_0
    SLICE_X22Y151        FDRE                                         r  accel/regions_that_fit_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.645    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.684 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.962     2.646    accel/CLK
    SLICE_X22Y151        FDRE                                         r  accel/regions_that_fit_reg[10]/C

Slack:                    inf
  Source:                 in_data[18]
                            (input port)
  Destination:            accel/regions_that_fit_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.570ns  (logic 3.518ns (33.286%)  route 7.051ns (66.714%))
  Logic Levels:           23  (CARRY8=12 IBUFCTRL=1 INBUF=1 LUT2=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.962ns (routing 1.039ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A1                                                0.000     0.000 r  in_data[18] (IN)
                         net (fo=0)                   0.000     0.000    in_data_IBUF[18]_inst/I
    A1                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.551     0.551 r  in_data_IBUF[18]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.551    in_data_IBUF[18]_inst/OUT
    A1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.551 r  in_data_IBUF[18]_inst/IBUFCTRL_INST/O
                         net (fo=30, routed)          3.165     3.716    accel/in_data_IBUF[18]
    SLICE_X24Y157        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     3.865 r  accel/regions_that_fit3__0_carry_i_20/O
                         net (fo=1, routed)           0.153     4.018    accel/regions_that_fit3__0_carry_i_20_n_0
    SLICE_X24Y158        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.056     4.074 r  accel/regions_that_fit3__0_carry_i_12/O
                         net (fo=1, routed)           0.032     4.106    accel/regions_that_fit3__0_carry_i_12_n_0
    SLICE_X24Y158        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     4.338 r  accel/regions_that_fit3__0_carry/CO[7]
                         net (fo=1, routed)           0.030     4.368    accel/regions_that_fit3__0_carry_n_0
    SLICE_X24Y159        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     4.447 r  accel/regions_that_fit3__0_carry__0/CO[2]
                         net (fo=3, routed)           0.214     4.661    accel/regions_that_fit3__0_carry__0_n_5
    SLICE_X24Y162        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.141     4.802 r  accel/regions_that_fit3__60_carry_i_20/O
                         net (fo=3, routed)           0.236     5.038    accel/regions_that_fit3__60_carry_i_20_n_0
    SLICE_X23Y158        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     5.175 r  accel/regions_that_fit3__60_carry_i_6/O
                         net (fo=1, routed)           0.015     5.190    accel/regions_that_fit3__60_carry_i_6_n_0
    SLICE_X23Y158        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.362 r  accel/regions_that_fit3__60_carry/CO[7]
                         net (fo=1, routed)           0.030     5.392    accel/regions_that_fit3__60_carry_n_0
    SLICE_X23Y159        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.470 r  accel/regions_that_fit3__60_carry__0/O[0]
                         net (fo=2, routed)           0.160     5.630    accel/regions_that_fit3[11]
    SLICE_X23Y161        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     5.815 r  accel/regions_that_fit0_carry__0_i_75/O
                         net (fo=1, routed)           0.013     5.828    accel/regions_that_fit0_carry__0_i_75_n_0
    SLICE_X23Y161        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.258     6.086 r  accel/regions_that_fit0_carry__0_i_60/O[5]
                         net (fo=1, routed)           0.289     6.375    accel/regions_that_fit0_carry__0_i_60_n_10
    SLICE_X25Y159        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.186     6.561 r  accel/regions_that_fit0_carry__0_i_54/O
                         net (fo=1, routed)           0.029     6.590    accel/regions_that_fit0_carry__0_i_54_n_0
    SLICE_X25Y159        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.186     6.776 r  accel/regions_that_fit0_carry__0_i_41/O[6]
                         net (fo=1, routed)           0.252     7.028    accel/regions_that_fit0_carry__0_i_41_n_9
    SLICE_X26Y159        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057     7.085 r  accel/regions_that_fit0_carry__0_i_34/O
                         net (fo=1, routed)           0.012     7.097    accel/regions_that_fit0_carry__0_i_34_n_0
    SLICE_X26Y159        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     7.268 r  accel/regions_that_fit0_carry__0_i_30/CO[7]
                         net (fo=1, routed)           0.030     7.298    accel/regions_that_fit0_carry__0_i_30_n_0
    SLICE_X26Y160        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.376 r  accel/regions_that_fit0_carry__0_i_21/O[0]
                         net (fo=1, routed)           0.361     7.737    accel/regions_that_fit0_carry__0_i_21_n_15
    SLICE_X26Y157        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.077     7.814 r  accel/regions_that_fit0_carry__0_i_19/O[0]
                         net (fo=1, routed)           0.415     8.229    accel/regions_that_fit0_carry__0_i_19_n_15
    SLICE_X26Y152        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.132     8.361 r  accel/regions_that_fit0_carry__0_i_18/O[1]
                         net (fo=1, routed)           0.347     8.708    accel/C[17]
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.179     8.887 r  accel/regions_that_fit0_carry__0_i_17/O[2]
                         net (fo=2, routed)           0.222     9.109    accel/regions_that_fit1__0[18]
    SLICE_X24Y152        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082     9.191 r  accel/regions_that_fit0_carry__0_i_15/O
                         net (fo=1, routed)           0.022     9.213    accel/regions_that_fit0_carry__0_i_15_n_0
    SLICE_X24Y152        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.275     9.488 r  accel/regions_that_fit0_carry__0/CO[7]
                         net (fo=1, routed)           0.328     9.816    accel/regions_that_fit0_carry__0_n_0
    SLICE_X24Y162        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.057     9.873 r  accel/regions_that_fit[31]_i_1/O
                         net (fo=32, routed)          0.697    10.570    accel/regions_that_fit_0
    SLICE_X22Y151        FDRE                                         r  accel/regions_that_fit_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.645    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.684 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.962     2.646    accel/CLK
    SLICE_X22Y151        FDRE                                         r  accel/regions_that_fit_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_data[31]
                            (input port)
  Destination:            accel/num_regions_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.577ns  (logic 0.156ns (27.007%)  route 0.421ns (72.993%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.378ns (routing 0.679ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  in_data[31] (IN)
                         net (fo=0)                   0.000     0.000    in_data_IBUF[31]_inst/I
    G4                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.156     0.156 r  in_data_IBUF[31]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    in_data_IBUF[31]_inst/OUT
    G4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.156 r  in_data_IBUF[31]_inst/IBUFCTRL_INST/O
                         net (fo=26, routed)          0.421     0.577    accel/in_data_IBUF[31]
    SLICE_X23Y167        FDRE                                         r  accel/num_regions_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.355     0.355 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.355    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.661    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.687 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.378     2.065    accel/CLK
    SLICE_X23Y167        FDRE                                         r  accel/num_regions_reg[15]/C

Slack:                    inf
  Source:                 in_data[26]
                            (input port)
  Destination:            accel/num_regions_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.593ns  (logic 0.169ns (28.568%)  route 0.423ns (71.432%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.378ns (routing 0.679ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  in_data[26] (IN)
                         net (fo=0)                   0.000     0.000    in_data_IBUF[26]_inst/I
    E2                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.169     0.169 r  in_data_IBUF[26]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    in_data_IBUF[26]_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.169 r  in_data_IBUF[26]_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          0.423     0.593    accel/in_data_IBUF[26]
    SLICE_X23Y167        FDRE                                         r  accel/num_regions_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.355     0.355 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.355    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.661    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.687 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.378     2.065    accel/CLK
    SLICE_X23Y167        FDRE                                         r  accel/num_regions_reg[10]/C

Slack:                    inf
  Source:                 in_data[27]
                            (input port)
  Destination:            accel/num_regions_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.180ns (30.101%)  route 0.417ns (69.899%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.378ns (routing 0.679ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  in_data[27] (IN)
                         net (fo=0)                   0.000     0.000    in_data_IBUF[27]_inst/I
    E1                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  in_data_IBUF[27]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    in_data_IBUF[27]_inst/OUT
    E1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  in_data_IBUF[27]_inst/IBUFCTRL_INST/O
                         net (fo=18, routed)          0.417     0.596    accel/in_data_IBUF[27]
    SLICE_X23Y167        FDRE                                         r  accel/num_regions_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.355     0.355 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.355    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.661    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.687 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.378     2.065    accel/CLK
    SLICE_X23Y167        FDRE                                         r  accel/num_regions_reg[11]/C

Slack:                    inf
  Source:                 in_data[25]
                            (input port)
  Destination:            accel/num_regions_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.165ns (27.008%)  route 0.447ns (72.992%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.382ns (routing 0.679ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  in_data[25] (IN)
                         net (fo=0)                   0.000     0.000    in_data_IBUF[25]_inst/I
    F2                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.165     0.165 r  in_data_IBUF[25]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.165    in_data_IBUF[25]_inst/OUT
    F2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.165 r  in_data_IBUF[25]_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          0.447     0.612    accel/in_data_IBUF[25]
    SLICE_X24Y168        FDRE                                         r  accel/num_regions_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.355     0.355 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.355    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.661    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.687 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.382     2.069    accel/CLK
    SLICE_X24Y168        FDRE                                         r  accel/num_regions_reg[9]/C

Slack:                    inf
  Source:                 in_data[23]
                            (input port)
  Destination:            accel/num_regions_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.160ns (25.613%)  route 0.464ns (74.387%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.382ns (routing 0.679ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G3                                                0.000     0.000 r  in_data[23] (IN)
                         net (fo=0)                   0.000     0.000    in_data_IBUF[23]_inst/I
    G3                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.160     0.160 r  in_data_IBUF[23]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.160    in_data_IBUF[23]_inst/OUT
    G3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.160 r  in_data_IBUF[23]_inst/IBUFCTRL_INST/O
                         net (fo=36, routed)          0.464     0.623    accel/in_data_IBUF[23]
    SLICE_X24Y168        FDRE                                         r  accel/num_regions_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.355     0.355 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.355    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.661    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.687 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.382     2.069    accel/CLK
    SLICE_X24Y168        FDRE                                         r  accel/num_regions_reg[7]/C

Slack:                    inf
  Source:                 in_data[29]
                            (input port)
  Destination:            accel/num_regions_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.169ns (26.478%)  route 0.469ns (73.522%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.382ns (routing 0.679ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  in_data[29] (IN)
                         net (fo=0)                   0.000     0.000    in_data_IBUF[29]_inst/I
    G1                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  in_data_IBUF[29]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    in_data_IBUF[29]_inst/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  in_data_IBUF[29]_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          0.469     0.637    accel/in_data_IBUF[29]
    SLICE_X24Y168        FDRE                                         r  accel/num_regions_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.355     0.355 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.355    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.661    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.687 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.382     2.069    accel/CLK
    SLICE_X24Y168        FDRE                                         r  accel/num_regions_reg[13]/C

Slack:                    inf
  Source:                 in_data[28]
                            (input port)
  Destination:            accel/num_regions_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.183ns (28.463%)  route 0.461ns (71.537%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.374ns (routing 0.679ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  in_data[28] (IN)
                         net (fo=0)                   0.000     0.000    in_data_IBUF[28]_inst/I
    D1                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.183     0.183 r  in_data_IBUF[28]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    in_data_IBUF[28]_inst/OUT
    D1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.183 r  in_data_IBUF[28]_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          0.461     0.644    accel/in_data_IBUF[28]
    SLICE_X23Y167        FDRE                                         r  accel/num_regions_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.355     0.355 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.355    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.661    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.687 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.374     2.061    accel/CLK
    SLICE_X23Y167        FDRE                                         r  accel/num_regions_reg[12]/C

Slack:                    inf
  Source:                 in_data[16]
                            (input port)
  Destination:            accel/num_regions_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.177ns (26.741%)  route 0.486ns (73.259%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.378ns (routing 0.679ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  in_data[16] (IN)
                         net (fo=0)                   0.000     0.000    in_data_IBUF[16]_inst/I
    A3                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.177     0.177 r  in_data_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.177    in_data_IBUF[16]_inst/OUT
    A3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.177 r  in_data_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=28, routed)          0.486     0.663    accel/in_data_IBUF[16]
    SLICE_X23Y167        FDRE                                         r  accel/num_regions_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.355     0.355 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.355    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.661    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.687 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.378     2.065    accel/CLK
    SLICE_X23Y167        FDRE                                         r  accel/num_regions_reg[0]/C

Slack:                    inf
  Source:                 in_data[30]
                            (input port)
  Destination:            accel/num_regions_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.169ns (24.972%)  route 0.507ns (75.028%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.382ns (routing 0.679ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  in_data[30] (IN)
                         net (fo=0)                   0.000     0.000    in_data_IBUF[30]_inst/I
    F1                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.169     0.169 r  in_data_IBUF[30]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    in_data_IBUF[30]_inst/OUT
    F1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.169 r  in_data_IBUF[30]_inst/IBUFCTRL_INST/O
                         net (fo=16, routed)          0.507     0.676    accel/in_data_IBUF[30]
    SLICE_X24Y168        FDRE                                         r  accel/num_regions_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.355     0.355 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.355    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.661    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.687 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.382     2.069    accel/CLK
    SLICE_X24Y168        FDRE                                         r  accel/num_regions_reg[14]/C

Slack:                    inf
  Source:                 in_data[17]
                            (input port)
  Destination:            accel/num_regions_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.190ns (27.362%)  route 0.504ns (72.638%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.382ns (routing 0.679ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  in_data[17] (IN)
                         net (fo=0)                   0.000     0.000    in_data_IBUF[17]_inst/I
    A2                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.190     0.190 r  in_data_IBUF[17]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.190    in_data_IBUF[17]_inst/OUT
    A2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.190 r  in_data_IBUF[17]_inst/IBUFCTRL_INST/O
                         net (fo=31, routed)          0.504     0.694    accel/in_data_IBUF[17]
    SLICE_X24Y168        FDRE                                         r  accel/num_regions_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.355     0.355 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.355    clk_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.355 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.661    clk_IBUF
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.687 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=189, routed)         1.382     2.069    accel/CLK
    SLICE_X24Y168        FDRE                                         r  accel/num_regions_reg[1]/C





