#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Jun 11 14:40:00 2025
# Process ID: 11675
# Current directory: /home/hieu/workspace/vhdl_pj_end
# Command line: vivado
# Log file: /home/hieu/workspace/vhdl_pj_end/vivado.log
# Journal file: /home/hieu/workspace/vhdl_pj_end/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/hieu/workspace/vhdl_pj_end/project_1/project_1.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/hieu/workspace/vhdl_pj_end/Contronller.vhd] -no_script -reset -force -quiet
remove_files  /home/hieu/workspace/vhdl_pj_end/Contronller.vhd
launch_simulation
source tb_IntegralImage.tcl
current_wave_config {Untitled 1}
add_wave {{/tb_IntegralImage/uut/CONTROLLER_INST/RST}} {{/tb_IntegralImage/uut/CONTROLLER_INST/CLK}} {{/tb_IntegralImage/uut/CONTROLLER_INST/Start}} {{/tb_IntegralImage/uut/CONTROLLER_INST/size_err}} {{/tb_IntegralImage/uut/CONTROLLER_INST/iMax}} {{/tb_IntegralImage/uut/CONTROLLER_INST/jMax}} {{/tb_IntegralImage/uut/CONTROLLER_INST/mem_d_sel}} {{/tb_IntegralImage/uut/CONTROLLER_INST/Int_RE}} {{/tb_IntegralImage/uut/CONTROLLER_INST/Int_WE}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_A}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_B}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_C}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_D}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_i}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_j}} {{/tb_IntegralImage/uut/CONTROLLER_INST/LDI_i}} {{/tb_IntegralImage/uut/CONTROLLER_INST/LDI_j}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_Compute}} {{/tb_IntegralImage/uut/CONTROLLER_INST/compute_sel}} {{/tb_IntegralImage/uut/CONTROLLER_INST/addr_store_sel}} {{/tb_IntegralImage/uut/CONTROLLER_INST/init_sel}} {{/tb_IntegralImage/uut/CONTROLLER_INST/addr_sel}} {{/tb_IntegralImage/uut/CONTROLLER_INST/DONE}} {{/tb_IntegralImage/uut/CONTROLLER_INST/STATE}} 
restart
run all
close_sim
launch_simulation
source tb_IntegralImage.tcl
current_wave_config {Untitled 2}
add_wave {{/tb_IntegralImage/uut/CONTROLLER_INST/RST}} {{/tb_IntegralImage/uut/CONTROLLER_INST/CLK}} {{/tb_IntegralImage/uut/CONTROLLER_INST/Start}} {{/tb_IntegralImage/uut/CONTROLLER_INST/size_err}} {{/tb_IntegralImage/uut/CONTROLLER_INST/iMax}} {{/tb_IntegralImage/uut/CONTROLLER_INST/jMax}} {{/tb_IntegralImage/uut/CONTROLLER_INST/mem_d_sel}} {{/tb_IntegralImage/uut/CONTROLLER_INST/Int_RE}} {{/tb_IntegralImage/uut/CONTROLLER_INST/Int_WE}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_A}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_B}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_C}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_D}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_i}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_j}} {{/tb_IntegralImage/uut/CONTROLLER_INST/LDI_i}} {{/tb_IntegralImage/uut/CONTROLLER_INST/LDI_j}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_Compute}} {{/tb_IntegralImage/uut/CONTROLLER_INST/compute_sel}} {{/tb_IntegralImage/uut/CONTROLLER_INST/addr_store_sel}} {{/tb_IntegralImage/uut/CONTROLLER_INST/init_sel}} {{/tb_IntegralImage/uut/CONTROLLER_INST/DONE}} {{/tb_IntegralImage/uut/CONTROLLER_INST/addr_sel}} {{/tb_IntegralImage/uut/CONTROLLER_INST/STATE}} 
restart
run all
restart
run all
current_wave_config {Untitled 2}
add_wave {{/tb_IntegralImage/uut/CONTROLLER_INST/DONE}} 
