
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035783                       # Number of seconds simulated
sim_ticks                                 35782941387                       # Number of ticks simulated
final_tick                               562749304572                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 148378                       # Simulator instruction rate (inst/s)
host_op_rate                                   187186                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2413897                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892364                       # Number of bytes of host memory used
host_seconds                                 14823.72                       # Real time elapsed on the host
sim_insts                                  2199513072                       # Number of instructions simulated
sim_ops                                    2774793819                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1827328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       874240                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2705024                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1143936                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1143936                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14276                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6830                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 21133                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8937                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8937                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50080                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     51067015                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46503                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     24431753                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                75595351                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50080                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46503                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              96582                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          31968753                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               31968753                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          31968753                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50080                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     51067015                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46503                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     24431753                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              107564103                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85810412                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31091828                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25272576                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2122161                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13078726                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12138858                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3283325                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89781                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31214883                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172413543                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31091828                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15422183                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37929928                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11387650                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6233100                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15289862                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       914430                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84596671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.518116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.306617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46666743     55.16%     55.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3335232      3.94%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2689848      3.18%     62.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6552688      7.75%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1768662      2.09%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2288490      2.71%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1652070      1.95%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          921782      1.09%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18721156     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84596671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362332                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.009238                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32656974                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6041756                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36475342                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       244968                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9177629                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5308886                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41458                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206152895                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        76018                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9177629                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35047046                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1349467                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1172415                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34273930                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3576182                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198856177                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        29402                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1482228                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1112401                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          810                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278444625                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928330851                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928330851                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107749076                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40328                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22504                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9797573                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18541498                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9428054                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       147209                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3151831                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188059829                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38757                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149382744                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       289633                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64955892                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198490500                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5689                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84596671                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.765823                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.886729                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29233552     34.56%     34.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18242960     21.56%     56.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11988586     14.17%     70.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8848143     10.46%     80.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7604355      8.99%     89.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3948129      4.67%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3376908      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633634      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       720404      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84596671                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         876058     71.17%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177690     14.43%     85.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177238     14.40%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124468595     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2125563      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14836424      9.93%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7935628      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149382744                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.740846                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1230991                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008241                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384882781                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253055123                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145580188                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150613735                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       557825                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7307530                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2859                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          648                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2402278                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9177629                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         562070                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        81479                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188098586                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       413135                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18541498                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9428054                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22223                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73018                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          648                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1272652                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1190299                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2462951                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147009198                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13915855                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2373544                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21645370                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20736527                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7729515                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.713186                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145677061                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145580188                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94864857                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267875145                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.696533                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354138                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65289963                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2127355                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75419042                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.628361                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.140220                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29179867     38.69%     38.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20964411     27.80%     66.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8532417     11.31%     77.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4789902      6.35%     84.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3921725      5.20%     89.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1593903      2.11%     91.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1895278      2.51%     93.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       949911      1.26%     95.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3591628      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75419042                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3591628                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259926812                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385382235                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41662                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1213741                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.858104                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.858104                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.165360                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.165360                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661353726                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201234769                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190201825                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85810412                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31492100                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25614294                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2101452                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13286316                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12420062                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3229184                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92310                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34814817                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             171959589                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31492100                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15649246                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36123875                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10799103                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5220104                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           35                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17010641                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       831533                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84820651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.498037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.301438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48696776     57.41%     57.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1924589      2.27%     59.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2531524      2.98%     62.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3828470      4.51%     67.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3730289      4.40%     71.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2831929      3.34%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1678168      1.98%     76.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2529021      2.98%     79.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17069885     20.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84820651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.366996                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.003948                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35973659                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5104405                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34808356                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       272651                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8661578                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5342754                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          270                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     205712954                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1353                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8661578                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37867795                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1027517                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1299353                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33142275                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2822126                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     199737260                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          777                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1219216                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       886203                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           23                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    278189705                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    930247110                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    930247110                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173082225                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       105107370                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42601                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        24081                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7976984                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18526637                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9823567                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       190145                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3139753                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         185711808                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40402                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149600538                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       270629                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60420932                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    183666976                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6610                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84820651                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.763728                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898478                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29290176     34.53%     34.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18699913     22.05%     56.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12052532     14.21%     70.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8241668      9.72%     80.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7723385      9.11%     89.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4120520      4.86%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3027914      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       909411      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       755132      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84820651                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         729929     68.83%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             9      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        153546     14.48%     83.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       177073     16.70%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124485060     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2112969      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16896      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14756754      9.86%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8228859      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149600538                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.743384                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1060557                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007089                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    385352913                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    246173961                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145388038                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150661095                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       507056                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7104681                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2220                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          861                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2502435                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          131                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8661578                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         597066                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        99258                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    185752214                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1195833                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18526637                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9823567                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23506                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         75188                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          861                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1284590                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1188530                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2473120                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146717510                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13895150                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2883028                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21933819                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20550179                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8038669                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.709787                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145426701                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145388038                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93410410                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        262350090                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.694294                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356053                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101366410                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124583970                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     61168410                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33792                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2136308                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76159073                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.635839                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.155082                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29177280     38.31%     38.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21968984     28.85%     67.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8093841     10.63%     77.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4632464      6.08%     83.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3867771      5.08%     88.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1892582      2.49%     91.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1900593      2.50%     93.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       812104      1.07%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3813454      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76159073                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101366410                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124583970                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18743067                       # Number of memory references committed
system.switch_cpus1.commit.loads             11421944                       # Number of loads committed
system.switch_cpus1.commit.membars              16896                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17868221                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112295679                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2542085                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3813454                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           258097999                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          380170970                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32457                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 989761                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101366410                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124583970                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101366410                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.846537                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.846537                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.181283                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.181283                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       660232443                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      200766208                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      190021799                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33792                       # number of misc regfile writes
system.l2.replacements                          21133                       # number of replacements
system.l2.tagsinuse                      32767.976613                       # Cycle average of tags in use
system.l2.total_refs                          1460308                       # Total number of references to valid blocks.
system.l2.sampled_refs                          53901                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.092410                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          3803.516670                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.119366                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5436.961581                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.043241                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3059.623263                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           9688.032405                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          10754.680087                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.116074                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000370                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.165923                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000368                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.093372                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.295655                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.328207                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        58458                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        46134                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  104592                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            49110                       # number of Writeback hits
system.l2.Writeback_hits::total                 49110                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        58458                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        46134                       # number of demand (read+write) hits
system.l2.demand_hits::total                   104592                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        58458                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        46134                       # number of overall hits
system.l2.overall_hits::total                  104592                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        14276                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         6825                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 21128                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        14276                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         6830                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21133                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        14276                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         6830                       # number of overall misses
system.l2.overall_misses::total                 21133                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       638301                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    729717526                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       641459                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    354773734                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1085771020                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       273337                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        273337                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       638301                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    729717526                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       641459                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    355047071                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1086044357                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       638301                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    729717526                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       641459                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    355047071                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1086044357                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72734                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        52959                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              125720                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        49110                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             49110                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72734                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        52964                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               125725                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72734                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        52964                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              125725                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.196277                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.128873                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.168056                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.196277                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.128956                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.168089                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.196277                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.128956                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.168089                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45592.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 51114.985010                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst        49343                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 51981.499487                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 51390.146725                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 54667.400000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 54667.400000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45592.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 51114.985010                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        49343                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 51983.465739                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 51390.922112                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45592.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 51114.985010                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        49343                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 51983.465739                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 51390.922112                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8937                       # number of writebacks
system.l2.writebacks::total                      8937                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        14276                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         6825                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            21128                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        14276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         6830                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             21133                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        14276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         6830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            21133                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       559144                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    647059305                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       565261                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    315055464                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    963239174                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       245622                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       245622                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       559144                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    647059305                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       565261                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    315301086                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    963484796                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       559144                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    647059305                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       565261                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    315301086                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    963484796                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.196277                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.128873                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.168056                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.196277                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.128956                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.168089                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.196277                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.128956                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.168089                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39938.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45324.972331                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43481.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46161.972747                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 45590.646251                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 49124.400000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 49124.400000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39938.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 45324.972331                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 43481.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 46164.141435                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 45591.482326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39938.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 45324.972331                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 43481.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 46164.141435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 45591.482326                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995738                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015297463                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042852.038229                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995738                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15289846                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15289846                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15289846                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15289846                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15289846                       # number of overall hits
system.cpu0.icache.overall_hits::total       15289846                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       851551                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       851551                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       851551                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       851551                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       851551                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       851551                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15289862                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15289862                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15289862                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15289862                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15289862                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15289862                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 53221.937500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53221.937500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 53221.937500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53221.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 53221.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53221.937500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       668980                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       668980                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       668980                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       668980                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       668980                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       668980                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47784.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 47784.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 47784.285714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 47784.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 47784.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 47784.285714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72734                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180565954                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72990                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2473.845102                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.511774                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.488226                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900437                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099563                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10574348                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10574348                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21883                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21883                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17567053                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17567053                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17567053                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17567053                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       154689                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       154689                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154689                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154689                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154689                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154689                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4671669223                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4671669223                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4671669223                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4671669223                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4671669223                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4671669223                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10729037                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10729037                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17721742                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17721742                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17721742                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17721742                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014418                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014418                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008729                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008729                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008729                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008729                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30200.397074                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30200.397074                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30200.397074                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30200.397074                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30200.397074                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30200.397074                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22612                       # number of writebacks
system.cpu0.dcache.writebacks::total            22612                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        81955                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        81955                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        81955                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        81955                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        81955                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        81955                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72734                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72734                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72734                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72734                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72734                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72734                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1232045691                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1232045691                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1232045691                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1232045691                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1232045691                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1232045691                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004104                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004104                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004104                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004104                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16939.061388                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16939.061388                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16939.061388                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16939.061388                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16939.061388                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16939.061388                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996736                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015164902                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2046703.431452                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996736                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17010626                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17010626                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17010626                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17010626                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17010626                       # number of overall hits
system.cpu1.icache.overall_hits::total       17010626                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       810266                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       810266                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       810266                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       810266                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       810266                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       810266                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17010641                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17010641                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17010641                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17010641                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17010641                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17010641                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 54017.733333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54017.733333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 54017.733333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54017.733333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 54017.733333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54017.733333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       655395                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       655395                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       655395                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       655395                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       655395                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       655395                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        50415                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        50415                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst        50415                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        50415                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst        50415                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        50415                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 52964                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               173575091                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53220                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3261.463566                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.190644                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.809356                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910901                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089099                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10570436                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10570436                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7283268                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7283268                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17889                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17889                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16896                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16896                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17853704                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17853704                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17853704                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17853704                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       134905                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       134905                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3031                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3031                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       137936                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        137936                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       137936                       # number of overall misses
system.cpu1.dcache.overall_misses::total       137936                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4045173971                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4045173971                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    168238500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    168238500                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4213412471                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4213412471                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4213412471                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4213412471                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10705341                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10705341                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7286299                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7286299                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17889                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17889                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16896                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16896                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17991640                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17991640                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17991640                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17991640                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012602                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012602                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000416                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000416                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007667                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007667                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007667                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007667                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 29985.352441                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29985.352441                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 55505.938634                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 55505.938634                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30546.140754                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30546.140754                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30546.140754                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30546.140754                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       525975                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 43831.250000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        26498                       # number of writebacks
system.cpu1.dcache.writebacks::total            26498                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81946                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81946                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3026                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3026                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        84972                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        84972                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        84972                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        84972                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        52959                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        52959                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        52964                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52964                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        52964                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52964                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    763442508                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    763442508                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       278337                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       278337                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    763720845                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    763720845                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    763720845                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    763720845                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004947                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004947                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002944                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002944                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002944                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002944                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14415.727412                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14415.727412                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 55667.400000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 55667.400000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14419.621724                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14419.621724                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14419.621724                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14419.621724                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
