-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Sun Mar  7 19:35:17 2021
-- Host        : DESKTOP-P4UPRAE running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ FIFO4ADD_64CHN_sim_netlist.vhdl
-- Design      : FIFO4ADD_64CHN
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcku115-flvd1517-1-i
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim is
  port (
    p_3_out : out STD_LOGIC;
    p_73_out : out STD_LOGIC;
    p_76_out : out STD_LOGIC;
    p_72_out : out STD_LOGIC;
    p_77_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_0 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_74_out : STD_LOGIC;
  signal p_75_out : STD_LOGIC;
  signal p_80_out : STD_LOGIC;
  signal p_81_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_81_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_77_out(63 downto 0),
      DOUTP(7 downto 0) => p_77_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_3_out,
      FULL => p_73_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_74_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_0,
      RDERR => p_2_out,
      RDRSTBUSY => p_76_out,
      REGCE => re_0,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_80_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_0,
      WRERR => p_75_out,
      WRRSTBUSY => p_72_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_100 is
  port (
    p_6_out : out STD_LOGIC;
    clk_0 : out STD_LOGIC;
    clk_1 : out STD_LOGIC;
    clk_2 : out STD_LOGIC;
    p_5_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_7 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_7 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_100 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_100;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_100 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_10\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_6\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_9_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_5_out(63 downto 0),
      DOUTP(7 downto 0) => p_5_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_6_out,
      FULL => clk_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => \gf36e2_inst.sngfifo36e2_n_6\,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_7,
      RDERR => p_7_out,
      RDRSTBUSY => clk_1,
      REGCE => re_7,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_8_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_7,
      WRERR => \gf36e2_inst.sngfifo36e2_n_10\,
      WRRSTBUSY => clk_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_101 is
  port (
    p_3_out : out STD_LOGIC;
    p_73_out : out STD_LOGIC;
    p_76_out : out STD_LOGIC;
    p_72_out : out STD_LOGIC;
    p_77_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_0 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_101 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_101;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_101 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_74_out : STD_LOGIC;
  signal p_75_out : STD_LOGIC;
  signal p_80_out : STD_LOGIC;
  signal p_81_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_81_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_77_out(63 downto 0),
      DOUTP(7 downto 0) => p_77_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_3_out,
      FULL => p_73_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_74_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_0,
      RDERR => p_2_out,
      RDRSTBUSY => p_76_out,
      REGCE => re_0,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_80_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_0,
      WRERR => p_75_out,
      WRRSTBUSY => p_72_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_102 is
  port (
    p_68_out : out STD_LOGIC;
    p_63_out : out STD_LOGIC;
    p_66_out : out STD_LOGIC;
    p_62_out : out STD_LOGIC;
    p_67_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    re_0 : out STD_LOGIC;
    re_2 : out STD_LOGIC;
    re_3 : out STD_LOGIC;
    re_4 : out STD_LOGIC;
    re_5 : out STD_LOGIC;
    re_6 : out STD_LOGIC;
    re_7 : out STD_LOGIC;
    we_0 : out STD_LOGIC;
    we_2 : out STD_LOGIC;
    we_3 : out STD_LOGIC;
    we_4 : out STD_LOGIC;
    we_5 : out STD_LOGIC;
    we_6 : out STD_LOGIC;
    we_7 : out STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_en : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_0\ : in STD_LOGIC;
    p_58_out : in STD_LOGIC;
    fifo_prim_rd_en : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_1\ : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    fifo_prim_wr_en : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_102 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_102;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_102 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal \^p_63_out\ : STD_LOGIC;
  signal p_64_out : STD_LOGIC;
  signal p_65_out : STD_LOGIC;
  signal \^p_68_out\ : STD_LOGIC;
  signal p_69_out : STD_LOGIC;
  signal p_70_out : STD_LOGIC;
  signal p_71_out : STD_LOGIC;
  signal re_1 : STD_LOGIC;
  signal we_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_63_out <= \^p_63_out\;
  p_68_out <= \^p_68_out\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_71_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_67_out(63 downto 0),
      DOUTP(7 downto 0) => p_67_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_68_out\,
      FULL => \^p_63_out\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_64_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_1,
      RDERR => p_69_out,
      RDRSTBUSY => p_66_out,
      REGCE => re_1,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_70_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_1,
      WRERR => p_65_out,
      WRRSTBUSY => p_62_out
    );
\gf36e2_inst.sngfifo36e2_i_1__100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(5),
      O => re_5
    );
\gf36e2_inst.sngfifo36e2_i_1__101\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(6),
      O => re_6
    );
\gf36e2_inst.sngfifo36e2_i_1__102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(7),
      O => re_7
    );
\gf36e2_inst.sngfifo36e2_i_1__95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(0),
      O => re_0
    );
\gf36e2_inst.sngfifo36e2_i_1__96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(1),
      O => re_1
    );
\gf36e2_inst.sngfifo36e2_i_1__97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(2),
      O => re_2
    );
\gf36e2_inst.sngfifo36e2_i_1__98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(3),
      O => re_3
    );
\gf36e2_inst.sngfifo36e2_i_1__99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(4),
      O => re_4
    );
\gf36e2_inst.sngfifo36e2_i_2__100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(5),
      O => we_5
    );
\gf36e2_inst.sngfifo36e2_i_2__101\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(6),
      O => we_6
    );
\gf36e2_inst.sngfifo36e2_i_2__102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(7),
      O => we_7
    );
\gf36e2_inst.sngfifo36e2_i_2__95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(0),
      O => we_0
    );
\gf36e2_inst.sngfifo36e2_i_2__96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(1),
      O => we_1
    );
\gf36e2_inst.sngfifo36e2_i_2__97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(2),
      O => we_2
    );
\gf36e2_inst.sngfifo36e2_i_2__98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(3),
      O => we_3
    );
\gf36e2_inst.sngfifo36e2_i_2__99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(4),
      O => we_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_103 is
  port (
    p_58_out : out STD_LOGIC;
    p_53_out : out STD_LOGIC;
    p_56_out : out STD_LOGIC;
    p_52_out : out STD_LOGIC;
    p_57_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    re_2 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_2 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\ : in STD_LOGIC;
    p_68_out : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ : in STD_LOGIC;
    p_63_out : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_103 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_103;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_103 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal \^p_53_out\ : STD_LOGIC;
  signal p_54_out : STD_LOGIC;
  signal p_55_out : STD_LOGIC;
  signal \^p_58_out\ : STD_LOGIC;
  signal p_59_out : STD_LOGIC;
  signal p_60_out : STD_LOGIC;
  signal p_61_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_53_out <= \^p_53_out\;
  p_58_out <= \^p_58_out\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_61_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_57_out(63 downto 0),
      DOUTP(7 downto 0) => p_57_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_58_out\,
      FULL => \^p_53_out\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_54_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_2,
      RDERR => p_59_out,
      RDRSTBUSY => p_56_out,
      REGCE => re_2,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_60_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_2,
      WRERR => p_55_out,
      WRRSTBUSY => p_52_out
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^p_53_out\,
      I1 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\,
      I2 => p_63_out,
      I3 => wr_en,
      O => wr_en_0(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^p_58_out\,
      I1 => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\,
      I2 => p_68_out,
      I3 => rd_en,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_104 is
  port (
    p_46_out : out STD_LOGIC;
    p_42_out : out STD_LOGIC;
    p_47_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk_0 : out STD_LOGIC;
    clk_1 : out STD_LOGIC;
    clk : in STD_LOGIC;
    re_3 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_3 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    p_28_out : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    p_38_out : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ : in STD_LOGIC;
    p_73_out : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_104 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_104;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_104 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_43_out : STD_LOGIC;
  signal p_44_out : STD_LOGIC;
  signal p_45_out : STD_LOGIC;
  signal p_48_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal p_50_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_51_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_47_out(63 downto 0),
      DOUTP(7 downto 0) => p_47_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_48_out,
      FULL => p_43_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_44_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_3,
      RDERR => p_49_out,
      RDRSTBUSY => p_46_out,
      REGCE => re_3,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_50_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_3,
      WRERR => p_45_out,
      WRRSTBUSY => p_42_out
    );
\gf36e2_inst.sngfifo36e2_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_48_out,
      I1 => p_28_out,
      I2 => p_6_out,
      I3 => p_3_out,
      I4 => p_18_out,
      I5 => p_38_out,
      O => clk_0
    );
\gf36e2_inst.sngfifo36e2_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_43_out,
      I1 => p_23_out,
      I2 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\,
      I3 => p_73_out,
      I4 => p_13_out,
      I5 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\,
      O => clk_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_105 is
  port (
    p_38_out : out STD_LOGIC;
    clk_0 : out STD_LOGIC;
    p_36_out : out STD_LOGIC;
    p_32_out : out STD_LOGIC;
    p_37_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_4 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_4 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_105 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_105;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_105 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_34_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal p_40_out : STD_LOGIC;
  signal p_41_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_41_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_37_out(63 downto 0),
      DOUTP(7 downto 0) => p_37_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_38_out,
      FULL => clk_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_34_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_4,
      RDERR => p_39_out,
      RDRSTBUSY => p_36_out,
      REGCE => re_4,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_40_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_4,
      WRERR => p_35_out,
      WRRSTBUSY => p_32_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_106 is
  port (
    p_28_out : out STD_LOGIC;
    p_23_out : out STD_LOGIC;
    p_26_out : out STD_LOGIC;
    p_22_out : out STD_LOGIC;
    p_27_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_5 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_5 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_106 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_106;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_106 is
  signal dbe : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_29_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(5),
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_27_out(63 downto 0),
      DOUTP(7 downto 0) => p_27_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_28_out,
      FULL => p_23_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_24_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_5,
      RDERR => p_29_out,
      RDRSTBUSY => p_26_out,
      REGCE => re_5,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_30_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_5,
      WRERR => p_25_out,
      WRRSTBUSY => p_22_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_107 is
  port (
    p_18_out : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    p_16_out : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    p_17_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_6 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_6 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_107 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_107;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_107 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_21_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_17_out(63 downto 0),
      DOUTP(7 downto 0) => p_17_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_18_out,
      FULL => p_13_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_14_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_6,
      RDERR => p_19_out,
      RDRSTBUSY => p_16_out,
      REGCE => re_6,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_20_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_6,
      WRERR => p_15_out,
      WRRSTBUSY => p_12_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_108 is
  port (
    p_6_out : out STD_LOGIC;
    clk_0 : out STD_LOGIC;
    clk_1 : out STD_LOGIC;
    clk_2 : out STD_LOGIC;
    p_5_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_7 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_7 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_108 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_108;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_108 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_10\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_6\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_9_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_5_out(63 downto 0),
      DOUTP(7 downto 0) => p_5_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_6_out,
      FULL => clk_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => \gf36e2_inst.sngfifo36e2_n_6\,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_7,
      RDERR => p_7_out,
      RDRSTBUSY => clk_1,
      REGCE => re_7,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_8_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_7,
      WRERR => \gf36e2_inst.sngfifo36e2_n_10\,
      WRRSTBUSY => clk_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_109 is
  port (
    p_3_out : out STD_LOGIC;
    p_73_out : out STD_LOGIC;
    p_76_out : out STD_LOGIC;
    p_72_out : out STD_LOGIC;
    p_77_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_0 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_109 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_109;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_109 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_74_out : STD_LOGIC;
  signal p_75_out : STD_LOGIC;
  signal p_80_out : STD_LOGIC;
  signal p_81_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_81_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_77_out(63 downto 0),
      DOUTP(7 downto 0) => p_77_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_3_out,
      FULL => p_73_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_74_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_0,
      RDERR => p_2_out,
      RDRSTBUSY => p_76_out,
      REGCE => re_0,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_80_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_0,
      WRERR => p_75_out,
      WRRSTBUSY => p_72_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_110 is
  port (
    p_68_out : out STD_LOGIC;
    p_63_out : out STD_LOGIC;
    p_66_out : out STD_LOGIC;
    p_62_out : out STD_LOGIC;
    p_67_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    re_0 : out STD_LOGIC;
    re_2 : out STD_LOGIC;
    re_3 : out STD_LOGIC;
    re_4 : out STD_LOGIC;
    re_5 : out STD_LOGIC;
    re_6 : out STD_LOGIC;
    re_7 : out STD_LOGIC;
    we_0 : out STD_LOGIC;
    we_2 : out STD_LOGIC;
    we_3 : out STD_LOGIC;
    we_4 : out STD_LOGIC;
    we_5 : out STD_LOGIC;
    we_6 : out STD_LOGIC;
    we_7 : out STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_en : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_0\ : in STD_LOGIC;
    p_58_out : in STD_LOGIC;
    fifo_prim_rd_en : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_1\ : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    fifo_prim_wr_en : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_110 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_110;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_110 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal \^p_63_out\ : STD_LOGIC;
  signal p_64_out : STD_LOGIC;
  signal p_65_out : STD_LOGIC;
  signal \^p_68_out\ : STD_LOGIC;
  signal p_69_out : STD_LOGIC;
  signal p_70_out : STD_LOGIC;
  signal p_71_out : STD_LOGIC;
  signal re_1 : STD_LOGIC;
  signal we_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_63_out <= \^p_63_out\;
  p_68_out <= \^p_68_out\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_71_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_67_out(63 downto 0),
      DOUTP(7 downto 0) => p_67_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_68_out\,
      FULL => \^p_63_out\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_64_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_1,
      RDERR => p_69_out,
      RDRSTBUSY => p_66_out,
      REGCE => re_1,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_70_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_1,
      WRERR => p_65_out,
      WRRSTBUSY => p_62_out
    );
\gf36e2_inst.sngfifo36e2_i_1__87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(0),
      O => re_0
    );
\gf36e2_inst.sngfifo36e2_i_1__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(1),
      O => re_1
    );
\gf36e2_inst.sngfifo36e2_i_1__89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(2),
      O => re_2
    );
\gf36e2_inst.sngfifo36e2_i_1__90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(3),
      O => re_3
    );
\gf36e2_inst.sngfifo36e2_i_1__91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(4),
      O => re_4
    );
\gf36e2_inst.sngfifo36e2_i_1__92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(5),
      O => re_5
    );
\gf36e2_inst.sngfifo36e2_i_1__93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(6),
      O => re_6
    );
\gf36e2_inst.sngfifo36e2_i_1__94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(7),
      O => re_7
    );
\gf36e2_inst.sngfifo36e2_i_2__87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(0),
      O => we_0
    );
\gf36e2_inst.sngfifo36e2_i_2__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(1),
      O => we_1
    );
\gf36e2_inst.sngfifo36e2_i_2__89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(2),
      O => we_2
    );
\gf36e2_inst.sngfifo36e2_i_2__90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(3),
      O => we_3
    );
\gf36e2_inst.sngfifo36e2_i_2__91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(4),
      O => we_4
    );
\gf36e2_inst.sngfifo36e2_i_2__92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(5),
      O => we_5
    );
\gf36e2_inst.sngfifo36e2_i_2__93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(6),
      O => we_6
    );
\gf36e2_inst.sngfifo36e2_i_2__94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(7),
      O => we_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_111 is
  port (
    p_58_out : out STD_LOGIC;
    p_53_out : out STD_LOGIC;
    p_56_out : out STD_LOGIC;
    p_52_out : out STD_LOGIC;
    p_57_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    re_2 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_2 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\ : in STD_LOGIC;
    p_68_out : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ : in STD_LOGIC;
    p_63_out : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_111 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_111;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_111 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal \^p_53_out\ : STD_LOGIC;
  signal p_54_out : STD_LOGIC;
  signal p_55_out : STD_LOGIC;
  signal \^p_58_out\ : STD_LOGIC;
  signal p_59_out : STD_LOGIC;
  signal p_60_out : STD_LOGIC;
  signal p_61_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_53_out <= \^p_53_out\;
  p_58_out <= \^p_58_out\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_61_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_57_out(63 downto 0),
      DOUTP(7 downto 0) => p_57_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_58_out\,
      FULL => \^p_53_out\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_54_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_2,
      RDERR => p_59_out,
      RDRSTBUSY => p_56_out,
      REGCE => re_2,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_60_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_2,
      WRERR => p_55_out,
      WRRSTBUSY => p_52_out
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^p_53_out\,
      I1 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\,
      I2 => p_63_out,
      I3 => wr_en,
      O => wr_en_0(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^p_58_out\,
      I1 => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\,
      I2 => p_68_out,
      I3 => rd_en,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_112 is
  port (
    p_46_out : out STD_LOGIC;
    p_42_out : out STD_LOGIC;
    p_47_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk_0 : out STD_LOGIC;
    clk_1 : out STD_LOGIC;
    clk : in STD_LOGIC;
    re_3 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_3 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    p_28_out : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    p_38_out : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ : in STD_LOGIC;
    p_73_out : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_112 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_112;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_112 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_43_out : STD_LOGIC;
  signal p_44_out : STD_LOGIC;
  signal p_45_out : STD_LOGIC;
  signal p_48_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal p_50_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_51_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_47_out(63 downto 0),
      DOUTP(7 downto 0) => p_47_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_48_out,
      FULL => p_43_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_44_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_3,
      RDERR => p_49_out,
      RDRSTBUSY => p_46_out,
      REGCE => re_3,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_50_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_3,
      WRERR => p_45_out,
      WRRSTBUSY => p_42_out
    );
\gf36e2_inst.sngfifo36e2_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_48_out,
      I1 => p_28_out,
      I2 => p_6_out,
      I3 => p_3_out,
      I4 => p_18_out,
      I5 => p_38_out,
      O => clk_0
    );
\gf36e2_inst.sngfifo36e2_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_43_out,
      I1 => p_23_out,
      I2 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\,
      I3 => p_73_out,
      I4 => p_13_out,
      I5 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\,
      O => clk_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_113 is
  port (
    p_38_out : out STD_LOGIC;
    clk_0 : out STD_LOGIC;
    p_36_out : out STD_LOGIC;
    p_32_out : out STD_LOGIC;
    p_37_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_4 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_4 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_113 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_113;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_113 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_34_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal p_40_out : STD_LOGIC;
  signal p_41_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_41_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_37_out(63 downto 0),
      DOUTP(7 downto 0) => p_37_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_38_out,
      FULL => clk_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_34_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_4,
      RDERR => p_39_out,
      RDRSTBUSY => p_36_out,
      REGCE => re_4,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_40_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_4,
      WRERR => p_35_out,
      WRRSTBUSY => p_32_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_114 is
  port (
    p_28_out : out STD_LOGIC;
    p_23_out : out STD_LOGIC;
    p_26_out : out STD_LOGIC;
    p_22_out : out STD_LOGIC;
    p_27_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_5 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_5 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_114 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_114;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_114 is
  signal dbe : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_29_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(5),
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_27_out(63 downto 0),
      DOUTP(7 downto 0) => p_27_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_28_out,
      FULL => p_23_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_24_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_5,
      RDERR => p_29_out,
      RDRSTBUSY => p_26_out,
      REGCE => re_5,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_30_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_5,
      WRERR => p_25_out,
      WRRSTBUSY => p_22_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_115 is
  port (
    p_18_out : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    p_16_out : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    p_17_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_6 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_6 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_115 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_115;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_115 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_21_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_17_out(63 downto 0),
      DOUTP(7 downto 0) => p_17_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_18_out,
      FULL => p_13_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_14_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_6,
      RDERR => p_19_out,
      RDRSTBUSY => p_16_out,
      REGCE => re_6,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_20_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_6,
      WRERR => p_15_out,
      WRRSTBUSY => p_12_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_116 is
  port (
    p_6_out : out STD_LOGIC;
    clk_0 : out STD_LOGIC;
    clk_1 : out STD_LOGIC;
    clk_2 : out STD_LOGIC;
    p_5_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_7 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_7 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_116 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_116;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_116 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_10\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_6\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_9_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_5_out(63 downto 0),
      DOUTP(7 downto 0) => p_5_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_6_out,
      FULL => clk_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => \gf36e2_inst.sngfifo36e2_n_6\,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_7,
      RDERR => p_7_out,
      RDRSTBUSY => clk_1,
      REGCE => re_7,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_8_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_7,
      WRERR => \gf36e2_inst.sngfifo36e2_n_10\,
      WRRSTBUSY => clk_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_117 is
  port (
    p_3_out : out STD_LOGIC;
    p_73_out : out STD_LOGIC;
    p_76_out : out STD_LOGIC;
    p_72_out : out STD_LOGIC;
    p_77_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_0 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_117 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_117;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_117 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_74_out : STD_LOGIC;
  signal p_75_out : STD_LOGIC;
  signal p_80_out : STD_LOGIC;
  signal p_81_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_81_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_77_out(63 downto 0),
      DOUTP(7 downto 0) => p_77_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_3_out,
      FULL => p_73_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_74_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_0,
      RDERR => p_2_out,
      RDRSTBUSY => p_76_out,
      REGCE => re_0,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_80_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_0,
      WRERR => p_75_out,
      WRRSTBUSY => p_72_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_118 is
  port (
    p_68_out : out STD_LOGIC;
    p_63_out : out STD_LOGIC;
    p_66_out : out STD_LOGIC;
    p_62_out : out STD_LOGIC;
    p_67_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    re_0 : out STD_LOGIC;
    re_2 : out STD_LOGIC;
    re_3 : out STD_LOGIC;
    re_4 : out STD_LOGIC;
    re_5 : out STD_LOGIC;
    re_6 : out STD_LOGIC;
    re_7 : out STD_LOGIC;
    we_0 : out STD_LOGIC;
    we_2 : out STD_LOGIC;
    we_3 : out STD_LOGIC;
    we_4 : out STD_LOGIC;
    we_5 : out STD_LOGIC;
    we_6 : out STD_LOGIC;
    we_7 : out STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_en : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_0\ : in STD_LOGIC;
    p_58_out : in STD_LOGIC;
    fifo_prim_rd_en : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_1\ : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    fifo_prim_wr_en : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_118 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_118;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_118 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal \^p_63_out\ : STD_LOGIC;
  signal p_64_out : STD_LOGIC;
  signal p_65_out : STD_LOGIC;
  signal \^p_68_out\ : STD_LOGIC;
  signal p_69_out : STD_LOGIC;
  signal p_70_out : STD_LOGIC;
  signal p_71_out : STD_LOGIC;
  signal re_1 : STD_LOGIC;
  signal we_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_63_out <= \^p_63_out\;
  p_68_out <= \^p_68_out\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_71_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_67_out(63 downto 0),
      DOUTP(7 downto 0) => p_67_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_68_out\,
      FULL => \^p_63_out\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_64_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_1,
      RDERR => p_69_out,
      RDRSTBUSY => p_66_out,
      REGCE => re_1,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_70_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_1,
      WRERR => p_65_out,
      WRRSTBUSY => p_62_out
    );
\gf36e2_inst.sngfifo36e2_i_1__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(0),
      O => re_0
    );
\gf36e2_inst.sngfifo36e2_i_1__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(1),
      O => re_1
    );
\gf36e2_inst.sngfifo36e2_i_1__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(2),
      O => re_2
    );
\gf36e2_inst.sngfifo36e2_i_1__82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(3),
      O => re_3
    );
\gf36e2_inst.sngfifo36e2_i_1__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(4),
      O => re_4
    );
\gf36e2_inst.sngfifo36e2_i_1__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(5),
      O => re_5
    );
\gf36e2_inst.sngfifo36e2_i_1__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(6),
      O => re_6
    );
\gf36e2_inst.sngfifo36e2_i_1__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(7),
      O => re_7
    );
\gf36e2_inst.sngfifo36e2_i_2__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(0),
      O => we_0
    );
\gf36e2_inst.sngfifo36e2_i_2__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(1),
      O => we_1
    );
\gf36e2_inst.sngfifo36e2_i_2__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(2),
      O => we_2
    );
\gf36e2_inst.sngfifo36e2_i_2__82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(3),
      O => we_3
    );
\gf36e2_inst.sngfifo36e2_i_2__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(4),
      O => we_4
    );
\gf36e2_inst.sngfifo36e2_i_2__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(5),
      O => we_5
    );
\gf36e2_inst.sngfifo36e2_i_2__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(6),
      O => we_6
    );
\gf36e2_inst.sngfifo36e2_i_2__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(7),
      O => we_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_119 is
  port (
    p_58_out : out STD_LOGIC;
    p_53_out : out STD_LOGIC;
    p_56_out : out STD_LOGIC;
    p_52_out : out STD_LOGIC;
    p_57_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    re_2 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_2 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\ : in STD_LOGIC;
    p_68_out : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ : in STD_LOGIC;
    p_63_out : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_119 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_119;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_119 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal \^p_53_out\ : STD_LOGIC;
  signal p_54_out : STD_LOGIC;
  signal p_55_out : STD_LOGIC;
  signal \^p_58_out\ : STD_LOGIC;
  signal p_59_out : STD_LOGIC;
  signal p_60_out : STD_LOGIC;
  signal p_61_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_53_out <= \^p_53_out\;
  p_58_out <= \^p_58_out\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_61_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_57_out(63 downto 0),
      DOUTP(7 downto 0) => p_57_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_58_out\,
      FULL => \^p_53_out\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_54_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_2,
      RDERR => p_59_out,
      RDRSTBUSY => p_56_out,
      REGCE => re_2,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_60_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_2,
      WRERR => p_55_out,
      WRRSTBUSY => p_52_out
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^p_53_out\,
      I1 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\,
      I2 => p_63_out,
      I3 => wr_en,
      O => wr_en_0(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^p_58_out\,
      I1 => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\,
      I2 => p_68_out,
      I3 => rd_en,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_120 is
  port (
    p_46_out : out STD_LOGIC;
    p_42_out : out STD_LOGIC;
    p_47_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk_0 : out STD_LOGIC;
    clk_1 : out STD_LOGIC;
    clk : in STD_LOGIC;
    re_3 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_3 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    p_28_out : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    p_38_out : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ : in STD_LOGIC;
    p_73_out : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_120 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_120;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_120 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_43_out : STD_LOGIC;
  signal p_44_out : STD_LOGIC;
  signal p_45_out : STD_LOGIC;
  signal p_48_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal p_50_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_51_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_47_out(63 downto 0),
      DOUTP(7 downto 0) => p_47_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_48_out,
      FULL => p_43_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_44_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_3,
      RDERR => p_49_out,
      RDRSTBUSY => p_46_out,
      REGCE => re_3,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_50_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_3,
      WRERR => p_45_out,
      WRRSTBUSY => p_42_out
    );
\gf36e2_inst.sngfifo36e2_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_48_out,
      I1 => p_28_out,
      I2 => p_6_out,
      I3 => p_3_out,
      I4 => p_18_out,
      I5 => p_38_out,
      O => clk_0
    );
\gf36e2_inst.sngfifo36e2_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_43_out,
      I1 => p_23_out,
      I2 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\,
      I3 => p_73_out,
      I4 => p_13_out,
      I5 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\,
      O => clk_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_121 is
  port (
    p_38_out : out STD_LOGIC;
    clk_0 : out STD_LOGIC;
    p_36_out : out STD_LOGIC;
    p_32_out : out STD_LOGIC;
    p_37_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_4 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_4 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_121 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_121;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_121 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_34_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal p_40_out : STD_LOGIC;
  signal p_41_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_41_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_37_out(63 downto 0),
      DOUTP(7 downto 0) => p_37_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_38_out,
      FULL => clk_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_34_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_4,
      RDERR => p_39_out,
      RDRSTBUSY => p_36_out,
      REGCE => re_4,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_40_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_4,
      WRERR => p_35_out,
      WRRSTBUSY => p_32_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_122 is
  port (
    p_28_out : out STD_LOGIC;
    p_23_out : out STD_LOGIC;
    p_26_out : out STD_LOGIC;
    p_22_out : out STD_LOGIC;
    p_27_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_5 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_5 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_122 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_122;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_122 is
  signal dbe : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_29_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(5),
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_27_out(63 downto 0),
      DOUTP(7 downto 0) => p_27_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_28_out,
      FULL => p_23_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_24_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_5,
      RDERR => p_29_out,
      RDRSTBUSY => p_26_out,
      REGCE => re_5,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_30_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_5,
      WRERR => p_25_out,
      WRRSTBUSY => p_22_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_123 is
  port (
    p_18_out : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    p_16_out : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    p_17_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_6 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_6 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_123 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_123;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_123 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_21_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_17_out(63 downto 0),
      DOUTP(7 downto 0) => p_17_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_18_out,
      FULL => p_13_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_14_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_6,
      RDERR => p_19_out,
      RDRSTBUSY => p_16_out,
      REGCE => re_6,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_20_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_6,
      WRERR => p_15_out,
      WRRSTBUSY => p_12_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_124 is
  port (
    p_6_out : out STD_LOGIC;
    clk_0 : out STD_LOGIC;
    clk_1 : out STD_LOGIC;
    clk_2 : out STD_LOGIC;
    p_5_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_7 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_7 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_124 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_124;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_124 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_10\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_6\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_9_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_5_out(63 downto 0),
      DOUTP(7 downto 0) => p_5_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_6_out,
      FULL => clk_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => \gf36e2_inst.sngfifo36e2_n_6\,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_7,
      RDERR => p_7_out,
      RDRSTBUSY => clk_1,
      REGCE => re_7,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_8_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_7,
      WRERR => \gf36e2_inst.sngfifo36e2_n_10\,
      WRRSTBUSY => clk_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_125 is
  port (
    p_3_out : out STD_LOGIC;
    p_73_out : out STD_LOGIC;
    p_76_out : out STD_LOGIC;
    p_72_out : out STD_LOGIC;
    p_77_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_0 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_125 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_125;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_125 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_74_out : STD_LOGIC;
  signal p_75_out : STD_LOGIC;
  signal p_80_out : STD_LOGIC;
  signal p_81_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_81_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_77_out(63 downto 0),
      DOUTP(7 downto 0) => p_77_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_3_out,
      FULL => p_73_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_74_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_0,
      RDERR => p_2_out,
      RDRSTBUSY => p_76_out,
      REGCE => re_0,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_80_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_0,
      WRERR => p_75_out,
      WRRSTBUSY => p_72_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_126 is
  port (
    p_68_out : out STD_LOGIC;
    p_63_out : out STD_LOGIC;
    p_66_out : out STD_LOGIC;
    p_62_out : out STD_LOGIC;
    p_67_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    re_0 : out STD_LOGIC;
    re_2 : out STD_LOGIC;
    re_3 : out STD_LOGIC;
    re_4 : out STD_LOGIC;
    re_5 : out STD_LOGIC;
    re_6 : out STD_LOGIC;
    re_7 : out STD_LOGIC;
    we_0 : out STD_LOGIC;
    we_2 : out STD_LOGIC;
    we_3 : out STD_LOGIC;
    we_4 : out STD_LOGIC;
    we_5 : out STD_LOGIC;
    we_6 : out STD_LOGIC;
    we_7 : out STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_en : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_0\ : in STD_LOGIC;
    p_58_out : in STD_LOGIC;
    fifo_prim_rd_en : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_1\ : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    fifo_prim_wr_en : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_126 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_126;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_126 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal \^p_63_out\ : STD_LOGIC;
  signal p_64_out : STD_LOGIC;
  signal p_65_out : STD_LOGIC;
  signal \^p_68_out\ : STD_LOGIC;
  signal p_69_out : STD_LOGIC;
  signal p_70_out : STD_LOGIC;
  signal p_71_out : STD_LOGIC;
  signal re_1 : STD_LOGIC;
  signal we_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_63_out <= \^p_63_out\;
  p_68_out <= \^p_68_out\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_71_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_67_out(63 downto 0),
      DOUTP(7 downto 0) => p_67_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_68_out\,
      FULL => \^p_63_out\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_64_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_1,
      RDERR => p_69_out,
      RDRSTBUSY => p_66_out,
      REGCE => re_1,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_70_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_1,
      WRERR => p_65_out,
      WRRSTBUSY => p_62_out
    );
\gf36e2_inst.sngfifo36e2_i_1__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(0),
      O => re_0
    );
\gf36e2_inst.sngfifo36e2_i_1__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(1),
      O => re_1
    );
\gf36e2_inst.sngfifo36e2_i_1__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(2),
      O => re_2
    );
\gf36e2_inst.sngfifo36e2_i_1__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(3),
      O => re_3
    );
\gf36e2_inst.sngfifo36e2_i_1__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(4),
      O => re_4
    );
\gf36e2_inst.sngfifo36e2_i_1__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(5),
      O => re_5
    );
\gf36e2_inst.sngfifo36e2_i_1__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(6),
      O => re_6
    );
\gf36e2_inst.sngfifo36e2_i_1__78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(7),
      O => re_7
    );
\gf36e2_inst.sngfifo36e2_i_2__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(0),
      O => we_0
    );
\gf36e2_inst.sngfifo36e2_i_2__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(1),
      O => we_1
    );
\gf36e2_inst.sngfifo36e2_i_2__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(2),
      O => we_2
    );
\gf36e2_inst.sngfifo36e2_i_2__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(3),
      O => we_3
    );
\gf36e2_inst.sngfifo36e2_i_2__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(4),
      O => we_4
    );
\gf36e2_inst.sngfifo36e2_i_2__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(5),
      O => we_5
    );
\gf36e2_inst.sngfifo36e2_i_2__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(6),
      O => we_6
    );
\gf36e2_inst.sngfifo36e2_i_2__78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(7),
      O => we_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_127 is
  port (
    p_58_out : out STD_LOGIC;
    p_53_out : out STD_LOGIC;
    p_56_out : out STD_LOGIC;
    p_52_out : out STD_LOGIC;
    p_57_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    re_2 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_2 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\ : in STD_LOGIC;
    p_68_out : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ : in STD_LOGIC;
    p_63_out : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_127 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_127;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_127 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal \^p_53_out\ : STD_LOGIC;
  signal p_54_out : STD_LOGIC;
  signal p_55_out : STD_LOGIC;
  signal \^p_58_out\ : STD_LOGIC;
  signal p_59_out : STD_LOGIC;
  signal p_60_out : STD_LOGIC;
  signal p_61_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_53_out <= \^p_53_out\;
  p_58_out <= \^p_58_out\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_61_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_57_out(63 downto 0),
      DOUTP(7 downto 0) => p_57_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_58_out\,
      FULL => \^p_53_out\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_54_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_2,
      RDERR => p_59_out,
      RDRSTBUSY => p_56_out,
      REGCE => re_2,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_60_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_2,
      WRERR => p_55_out,
      WRRSTBUSY => p_52_out
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^p_53_out\,
      I1 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\,
      I2 => p_63_out,
      I3 => wr_en,
      O => wr_en_0(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^p_58_out\,
      I1 => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\,
      I2 => p_68_out,
      I3 => rd_en,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_128 is
  port (
    p_46_out : out STD_LOGIC;
    p_42_out : out STD_LOGIC;
    p_47_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk_0 : out STD_LOGIC;
    clk_1 : out STD_LOGIC;
    clk : in STD_LOGIC;
    re_3 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_3 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    p_28_out : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    p_38_out : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ : in STD_LOGIC;
    p_73_out : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_128 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_128;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_128 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_43_out : STD_LOGIC;
  signal p_44_out : STD_LOGIC;
  signal p_45_out : STD_LOGIC;
  signal p_48_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal p_50_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_51_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_47_out(63 downto 0),
      DOUTP(7 downto 0) => p_47_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_48_out,
      FULL => p_43_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_44_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_3,
      RDERR => p_49_out,
      RDRSTBUSY => p_46_out,
      REGCE => re_3,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_50_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_3,
      WRERR => p_45_out,
      WRRSTBUSY => p_42_out
    );
\gf36e2_inst.sngfifo36e2_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_48_out,
      I1 => p_28_out,
      I2 => p_6_out,
      I3 => p_3_out,
      I4 => p_18_out,
      I5 => p_38_out,
      O => clk_0
    );
\gf36e2_inst.sngfifo36e2_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_43_out,
      I1 => p_23_out,
      I2 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\,
      I3 => p_73_out,
      I4 => p_13_out,
      I5 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\,
      O => clk_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_129 is
  port (
    p_38_out : out STD_LOGIC;
    clk_0 : out STD_LOGIC;
    p_36_out : out STD_LOGIC;
    p_32_out : out STD_LOGIC;
    p_37_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_4 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_4 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_129 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_129;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_129 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_34_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal p_40_out : STD_LOGIC;
  signal p_41_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_41_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_37_out(63 downto 0),
      DOUTP(7 downto 0) => p_37_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_38_out,
      FULL => clk_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_34_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_4,
      RDERR => p_39_out,
      RDRSTBUSY => p_36_out,
      REGCE => re_4,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_40_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_4,
      WRERR => p_35_out,
      WRRSTBUSY => p_32_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_130 is
  port (
    p_28_out : out STD_LOGIC;
    p_23_out : out STD_LOGIC;
    p_26_out : out STD_LOGIC;
    p_22_out : out STD_LOGIC;
    p_27_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_5 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_5 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_130 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_130;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_130 is
  signal dbe : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_29_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(5),
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_27_out(63 downto 0),
      DOUTP(7 downto 0) => p_27_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_28_out,
      FULL => p_23_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_24_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_5,
      RDERR => p_29_out,
      RDRSTBUSY => p_26_out,
      REGCE => re_5,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_30_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_5,
      WRERR => p_25_out,
      WRRSTBUSY => p_22_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_131 is
  port (
    p_18_out : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    p_16_out : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    p_17_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_6 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_6 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_131 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_131;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_131 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_21_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_17_out(63 downto 0),
      DOUTP(7 downto 0) => p_17_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_18_out,
      FULL => p_13_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_14_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_6,
      RDERR => p_19_out,
      RDRSTBUSY => p_16_out,
      REGCE => re_6,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_20_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_6,
      WRERR => p_15_out,
      WRRSTBUSY => p_12_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_132 is
  port (
    p_6_out : out STD_LOGIC;
    clk_0 : out STD_LOGIC;
    clk_1 : out STD_LOGIC;
    clk_2 : out STD_LOGIC;
    p_5_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_7 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_7 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_132 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_132;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_132 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_10\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_6\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_9_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_5_out(63 downto 0),
      DOUTP(7 downto 0) => p_5_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_6_out,
      FULL => clk_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => \gf36e2_inst.sngfifo36e2_n_6\,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_7,
      RDERR => p_7_out,
      RDRSTBUSY => clk_1,
      REGCE => re_7,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_8_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_7,
      WRERR => \gf36e2_inst.sngfifo36e2_n_10\,
      WRRSTBUSY => clk_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_14 is
  port (
    p_68_out : out STD_LOGIC;
    p_63_out : out STD_LOGIC;
    p_66_out : out STD_LOGIC;
    p_62_out : out STD_LOGIC;
    p_67_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    re_0 : out STD_LOGIC;
    re_2 : out STD_LOGIC;
    re_3 : out STD_LOGIC;
    re_4 : out STD_LOGIC;
    re_5 : out STD_LOGIC;
    re_6 : out STD_LOGIC;
    re_7 : out STD_LOGIC;
    we_0 : out STD_LOGIC;
    we_2 : out STD_LOGIC;
    we_3 : out STD_LOGIC;
    we_4 : out STD_LOGIC;
    we_5 : out STD_LOGIC;
    we_6 : out STD_LOGIC;
    we_7 : out STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_en : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_0\ : in STD_LOGIC;
    p_58_out : in STD_LOGIC;
    fifo_prim_rd_en : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_1\ : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    fifo_prim_wr_en : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_14 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_14 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal \^p_63_out\ : STD_LOGIC;
  signal p_64_out : STD_LOGIC;
  signal p_65_out : STD_LOGIC;
  signal \^p_68_out\ : STD_LOGIC;
  signal p_69_out : STD_LOGIC;
  signal p_70_out : STD_LOGIC;
  signal p_71_out : STD_LOGIC;
  signal re_1 : STD_LOGIC;
  signal we_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_63_out <= \^p_63_out\;
  p_68_out <= \^p_68_out\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_71_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_67_out(63 downto 0),
      DOUTP(7 downto 0) => p_67_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_68_out\,
      FULL => \^p_63_out\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_64_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_1,
      RDERR => p_69_out,
      RDRSTBUSY => p_66_out,
      REGCE => re_1,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_70_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_1,
      WRERR => p_65_out,
      WRRSTBUSY => p_62_out
    );
\gf36e2_inst.sngfifo36e2_i_1__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(0),
      O => re_0
    );
\gf36e2_inst.sngfifo36e2_i_1__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(1),
      O => re_1
    );
\gf36e2_inst.sngfifo36e2_i_1__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(2),
      O => re_2
    );
\gf36e2_inst.sngfifo36e2_i_1__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(3),
      O => re_3
    );
\gf36e2_inst.sngfifo36e2_i_1__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(4),
      O => re_4
    );
\gf36e2_inst.sngfifo36e2_i_1__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(5),
      O => re_5
    );
\gf36e2_inst.sngfifo36e2_i_1__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(6),
      O => re_6
    );
\gf36e2_inst.sngfifo36e2_i_1__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(7),
      O => re_7
    );
\gf36e2_inst.sngfifo36e2_i_2__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(0),
      O => we_0
    );
\gf36e2_inst.sngfifo36e2_i_2__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(1),
      O => we_1
    );
\gf36e2_inst.sngfifo36e2_i_2__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(2),
      O => we_2
    );
\gf36e2_inst.sngfifo36e2_i_2__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(3),
      O => we_3
    );
\gf36e2_inst.sngfifo36e2_i_2__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(4),
      O => we_4
    );
\gf36e2_inst.sngfifo36e2_i_2__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(5),
      O => we_5
    );
\gf36e2_inst.sngfifo36e2_i_2__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(6),
      O => we_6
    );
\gf36e2_inst.sngfifo36e2_i_2__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(7),
      O => we_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_15 is
  port (
    p_58_out : out STD_LOGIC;
    p_53_out : out STD_LOGIC;
    p_56_out : out STD_LOGIC;
    p_52_out : out STD_LOGIC;
    p_57_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    re_2 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_2 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\ : in STD_LOGIC;
    p_68_out : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ : in STD_LOGIC;
    p_63_out : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_15 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_15 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal \^p_53_out\ : STD_LOGIC;
  signal p_54_out : STD_LOGIC;
  signal p_55_out : STD_LOGIC;
  signal \^p_58_out\ : STD_LOGIC;
  signal p_59_out : STD_LOGIC;
  signal p_60_out : STD_LOGIC;
  signal p_61_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_53_out <= \^p_53_out\;
  p_58_out <= \^p_58_out\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_61_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_57_out(63 downto 0),
      DOUTP(7 downto 0) => p_57_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_58_out\,
      FULL => \^p_53_out\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_54_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_2,
      RDERR => p_59_out,
      RDRSTBUSY => p_56_out,
      REGCE => re_2,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_60_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_2,
      WRERR => p_55_out,
      WRRSTBUSY => p_52_out
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^p_53_out\,
      I1 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\,
      I2 => p_63_out,
      I3 => wr_en,
      O => wr_en_0(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^p_58_out\,
      I1 => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\,
      I2 => p_68_out,
      I3 => rd_en,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_16 is
  port (
    p_46_out : out STD_LOGIC;
    p_42_out : out STD_LOGIC;
    p_47_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk_0 : out STD_LOGIC;
    clk_1 : out STD_LOGIC;
    clk : in STD_LOGIC;
    re_3 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_3 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    p_28_out : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    p_38_out : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ : in STD_LOGIC;
    p_73_out : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_16 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_16 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_43_out : STD_LOGIC;
  signal p_44_out : STD_LOGIC;
  signal p_45_out : STD_LOGIC;
  signal p_48_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal p_50_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_51_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_47_out(63 downto 0),
      DOUTP(7 downto 0) => p_47_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_48_out,
      FULL => p_43_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_44_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_3,
      RDERR => p_49_out,
      RDRSTBUSY => p_46_out,
      REGCE => re_3,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_50_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_3,
      WRERR => p_45_out,
      WRRSTBUSY => p_42_out
    );
\gf36e2_inst.sngfifo36e2_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_48_out,
      I1 => p_28_out,
      I2 => p_6_out,
      I3 => p_3_out,
      I4 => p_18_out,
      I5 => p_38_out,
      O => clk_0
    );
\gf36e2_inst.sngfifo36e2_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_43_out,
      I1 => p_23_out,
      I2 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\,
      I3 => p_73_out,
      I4 => p_13_out,
      I5 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\,
      O => clk_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_17 is
  port (
    p_38_out : out STD_LOGIC;
    clk_0 : out STD_LOGIC;
    p_36_out : out STD_LOGIC;
    p_32_out : out STD_LOGIC;
    p_37_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_4 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_4 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_17 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_17 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_34_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal p_40_out : STD_LOGIC;
  signal p_41_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_41_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_37_out(63 downto 0),
      DOUTP(7 downto 0) => p_37_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_38_out,
      FULL => clk_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_34_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_4,
      RDERR => p_39_out,
      RDRSTBUSY => p_36_out,
      REGCE => re_4,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_40_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_4,
      WRERR => p_35_out,
      WRRSTBUSY => p_32_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_18 is
  port (
    p_28_out : out STD_LOGIC;
    p_23_out : out STD_LOGIC;
    p_26_out : out STD_LOGIC;
    p_22_out : out STD_LOGIC;
    p_27_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_5 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_5 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_18 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_18 is
  signal dbe : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_29_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(5),
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_27_out(63 downto 0),
      DOUTP(7 downto 0) => p_27_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_28_out,
      FULL => p_23_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_24_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_5,
      RDERR => p_29_out,
      RDRSTBUSY => p_26_out,
      REGCE => re_5,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_30_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_5,
      WRERR => p_25_out,
      WRRSTBUSY => p_22_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_19 is
  port (
    p_18_out : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    p_16_out : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    p_17_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_6 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_6 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_19 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_19 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_21_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_17_out(63 downto 0),
      DOUTP(7 downto 0) => p_17_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_18_out,
      FULL => p_13_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_14_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_6,
      RDERR => p_19_out,
      RDRSTBUSY => p_16_out,
      REGCE => re_6,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_20_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_6,
      WRERR => p_15_out,
      WRRSTBUSY => p_12_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_20 is
  port (
    p_6_out : out STD_LOGIC;
    clk_0 : out STD_LOGIC;
    clk_1 : out STD_LOGIC;
    clk_2 : out STD_LOGIC;
    p_5_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_7 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_7 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_20 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_20 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_10\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_6\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_9_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_5_out(63 downto 0),
      DOUTP(7 downto 0) => p_5_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_6_out,
      FULL => clk_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => \gf36e2_inst.sngfifo36e2_n_6\,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_7,
      RDERR => p_7_out,
      RDRSTBUSY => clk_1,
      REGCE => re_7,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_8_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_7,
      WRERR => \gf36e2_inst.sngfifo36e2_n_10\,
      WRRSTBUSY => clk_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_21 is
  port (
    p_3_out : out STD_LOGIC;
    p_73_out : out STD_LOGIC;
    p_76_out : out STD_LOGIC;
    p_72_out : out STD_LOGIC;
    p_77_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_0 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_21 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_21 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_74_out : STD_LOGIC;
  signal p_75_out : STD_LOGIC;
  signal p_80_out : STD_LOGIC;
  signal p_81_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_81_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_77_out(63 downto 0),
      DOUTP(7 downto 0) => p_77_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_3_out,
      FULL => p_73_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_74_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_0,
      RDERR => p_2_out,
      RDRSTBUSY => p_76_out,
      REGCE => re_0,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_80_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_0,
      WRERR => p_75_out,
      WRRSTBUSY => p_72_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_22 is
  port (
    p_68_out : out STD_LOGIC;
    p_63_out : out STD_LOGIC;
    p_66_out : out STD_LOGIC;
    p_62_out : out STD_LOGIC;
    p_67_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    re_0 : out STD_LOGIC;
    re_2 : out STD_LOGIC;
    re_3 : out STD_LOGIC;
    re_4 : out STD_LOGIC;
    re_5 : out STD_LOGIC;
    re_6 : out STD_LOGIC;
    re_7 : out STD_LOGIC;
    we_0 : out STD_LOGIC;
    we_2 : out STD_LOGIC;
    we_3 : out STD_LOGIC;
    we_4 : out STD_LOGIC;
    we_5 : out STD_LOGIC;
    we_6 : out STD_LOGIC;
    we_7 : out STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_en : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_0\ : in STD_LOGIC;
    p_58_out : in STD_LOGIC;
    fifo_prim_rd_en : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_1\ : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    fifo_prim_wr_en : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_22 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_22 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal \^p_63_out\ : STD_LOGIC;
  signal p_64_out : STD_LOGIC;
  signal p_65_out : STD_LOGIC;
  signal \^p_68_out\ : STD_LOGIC;
  signal p_69_out : STD_LOGIC;
  signal p_70_out : STD_LOGIC;
  signal p_71_out : STD_LOGIC;
  signal re_1 : STD_LOGIC;
  signal we_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_63_out <= \^p_63_out\;
  p_68_out <= \^p_68_out\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_71_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_67_out(63 downto 0),
      DOUTP(7 downto 0) => p_67_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_68_out\,
      FULL => \^p_63_out\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_64_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_1,
      RDERR => p_69_out,
      RDRSTBUSY => p_66_out,
      REGCE => re_1,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_70_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_1,
      WRERR => p_65_out,
      WRRSTBUSY => p_62_out
    );
\gf36e2_inst.sngfifo36e2_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(0),
      O => re_0
    );
\gf36e2_inst.sngfifo36e2_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(1),
      O => re_1
    );
\gf36e2_inst.sngfifo36e2_i_1__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(2),
      O => re_2
    );
\gf36e2_inst.sngfifo36e2_i_1__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(3),
      O => re_3
    );
\gf36e2_inst.sngfifo36e2_i_1__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(4),
      O => re_4
    );
\gf36e2_inst.sngfifo36e2_i_1__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(5),
      O => re_5
    );
\gf36e2_inst.sngfifo36e2_i_1__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(6),
      O => re_6
    );
\gf36e2_inst.sngfifo36e2_i_1__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(7),
      O => re_7
    );
\gf36e2_inst.sngfifo36e2_i_2__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(0),
      O => we_0
    );
\gf36e2_inst.sngfifo36e2_i_2__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(1),
      O => we_1
    );
\gf36e2_inst.sngfifo36e2_i_2__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(2),
      O => we_2
    );
\gf36e2_inst.sngfifo36e2_i_2__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(3),
      O => we_3
    );
\gf36e2_inst.sngfifo36e2_i_2__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(4),
      O => we_4
    );
\gf36e2_inst.sngfifo36e2_i_2__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(5),
      O => we_5
    );
\gf36e2_inst.sngfifo36e2_i_2__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(6),
      O => we_6
    );
\gf36e2_inst.sngfifo36e2_i_2__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(7),
      O => we_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_23 is
  port (
    p_58_out : out STD_LOGIC;
    p_53_out : out STD_LOGIC;
    p_56_out : out STD_LOGIC;
    p_52_out : out STD_LOGIC;
    p_57_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    re_2 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_2 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\ : in STD_LOGIC;
    p_68_out : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ : in STD_LOGIC;
    p_63_out : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_23 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_23 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal \^p_53_out\ : STD_LOGIC;
  signal p_54_out : STD_LOGIC;
  signal p_55_out : STD_LOGIC;
  signal \^p_58_out\ : STD_LOGIC;
  signal p_59_out : STD_LOGIC;
  signal p_60_out : STD_LOGIC;
  signal p_61_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_53_out <= \^p_53_out\;
  p_58_out <= \^p_58_out\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_61_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_57_out(63 downto 0),
      DOUTP(7 downto 0) => p_57_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_58_out\,
      FULL => \^p_53_out\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_54_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_2,
      RDERR => p_59_out,
      RDRSTBUSY => p_56_out,
      REGCE => re_2,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_60_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_2,
      WRERR => p_55_out,
      WRRSTBUSY => p_52_out
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^p_53_out\,
      I1 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\,
      I2 => p_63_out,
      I3 => wr_en,
      O => wr_en_0(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^p_58_out\,
      I1 => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\,
      I2 => p_68_out,
      I3 => rd_en,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_24 is
  port (
    p_46_out : out STD_LOGIC;
    p_42_out : out STD_LOGIC;
    p_47_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk_0 : out STD_LOGIC;
    clk_1 : out STD_LOGIC;
    clk : in STD_LOGIC;
    re_3 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_3 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    p_28_out : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    p_38_out : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ : in STD_LOGIC;
    p_73_out : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_24 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_24 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_43_out : STD_LOGIC;
  signal p_44_out : STD_LOGIC;
  signal p_45_out : STD_LOGIC;
  signal p_48_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal p_50_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_51_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_47_out(63 downto 0),
      DOUTP(7 downto 0) => p_47_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_48_out,
      FULL => p_43_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_44_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_3,
      RDERR => p_49_out,
      RDRSTBUSY => p_46_out,
      REGCE => re_3,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_50_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_3,
      WRERR => p_45_out,
      WRRSTBUSY => p_42_out
    );
\gf36e2_inst.sngfifo36e2_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_48_out,
      I1 => p_28_out,
      I2 => p_6_out,
      I3 => p_3_out,
      I4 => p_18_out,
      I5 => p_38_out,
      O => clk_0
    );
\gf36e2_inst.sngfifo36e2_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_43_out,
      I1 => p_23_out,
      I2 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\,
      I3 => p_73_out,
      I4 => p_13_out,
      I5 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\,
      O => clk_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_25 is
  port (
    p_38_out : out STD_LOGIC;
    clk_0 : out STD_LOGIC;
    p_36_out : out STD_LOGIC;
    p_32_out : out STD_LOGIC;
    p_37_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_4 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_4 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_25 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_25 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_34_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal p_40_out : STD_LOGIC;
  signal p_41_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_41_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_37_out(63 downto 0),
      DOUTP(7 downto 0) => p_37_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_38_out,
      FULL => clk_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_34_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_4,
      RDERR => p_39_out,
      RDRSTBUSY => p_36_out,
      REGCE => re_4,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_40_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_4,
      WRERR => p_35_out,
      WRRSTBUSY => p_32_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_26 is
  port (
    p_28_out : out STD_LOGIC;
    p_23_out : out STD_LOGIC;
    p_26_out : out STD_LOGIC;
    p_22_out : out STD_LOGIC;
    p_27_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_5 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_5 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_26 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_26 is
  signal dbe : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_29_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(5),
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_27_out(63 downto 0),
      DOUTP(7 downto 0) => p_27_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_28_out,
      FULL => p_23_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_24_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_5,
      RDERR => p_29_out,
      RDRSTBUSY => p_26_out,
      REGCE => re_5,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_30_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_5,
      WRERR => p_25_out,
      WRRSTBUSY => p_22_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_27 is
  port (
    p_18_out : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    p_16_out : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    p_17_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_6 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_6 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_27 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_27 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_21_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_17_out(63 downto 0),
      DOUTP(7 downto 0) => p_17_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_18_out,
      FULL => p_13_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_14_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_6,
      RDERR => p_19_out,
      RDRSTBUSY => p_16_out,
      REGCE => re_6,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_20_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_6,
      WRERR => p_15_out,
      WRRSTBUSY => p_12_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_28 is
  port (
    p_6_out : out STD_LOGIC;
    clk_0 : out STD_LOGIC;
    clk_1 : out STD_LOGIC;
    clk_2 : out STD_LOGIC;
    p_5_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_7 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_7 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_28 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_28 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_10\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_6\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_9_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_5_out(63 downto 0),
      DOUTP(7 downto 0) => p_5_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_6_out,
      FULL => clk_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => \gf36e2_inst.sngfifo36e2_n_6\,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_7,
      RDERR => p_7_out,
      RDRSTBUSY => clk_1,
      REGCE => re_7,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_8_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_7,
      WRERR => \gf36e2_inst.sngfifo36e2_n_10\,
      WRRSTBUSY => clk_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_29 is
  port (
    p_3_out : out STD_LOGIC;
    p_73_out : out STD_LOGIC;
    p_76_out : out STD_LOGIC;
    p_72_out : out STD_LOGIC;
    p_77_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_0 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_29 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_29 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_74_out : STD_LOGIC;
  signal p_75_out : STD_LOGIC;
  signal p_80_out : STD_LOGIC;
  signal p_81_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_81_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_77_out(63 downto 0),
      DOUTP(7 downto 0) => p_77_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_3_out,
      FULL => p_73_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_74_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_0,
      RDERR => p_2_out,
      RDRSTBUSY => p_76_out,
      REGCE => re_0,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_80_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_0,
      WRERR => p_75_out,
      WRRSTBUSY => p_72_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_30 is
  port (
    p_68_out : out STD_LOGIC;
    p_63_out : out STD_LOGIC;
    p_66_out : out STD_LOGIC;
    p_62_out : out STD_LOGIC;
    p_67_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    re_0 : out STD_LOGIC;
    re_2 : out STD_LOGIC;
    re_3 : out STD_LOGIC;
    re_4 : out STD_LOGIC;
    re_5 : out STD_LOGIC;
    re_6 : out STD_LOGIC;
    re_7 : out STD_LOGIC;
    we_0 : out STD_LOGIC;
    we_2 : out STD_LOGIC;
    we_3 : out STD_LOGIC;
    we_4 : out STD_LOGIC;
    we_5 : out STD_LOGIC;
    we_6 : out STD_LOGIC;
    we_7 : out STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_en : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_0\ : in STD_LOGIC;
    p_58_out : in STD_LOGIC;
    fifo_prim_rd_en : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_1\ : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    fifo_prim_wr_en : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_30 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_30 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal \^p_63_out\ : STD_LOGIC;
  signal p_64_out : STD_LOGIC;
  signal p_65_out : STD_LOGIC;
  signal \^p_68_out\ : STD_LOGIC;
  signal p_69_out : STD_LOGIC;
  signal p_70_out : STD_LOGIC;
  signal p_71_out : STD_LOGIC;
  signal re_1 : STD_LOGIC;
  signal we_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_63_out <= \^p_63_out\;
  p_68_out <= \^p_68_out\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_71_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_67_out(63 downto 0),
      DOUTP(7 downto 0) => p_67_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_68_out\,
      FULL => \^p_63_out\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_64_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_1,
      RDERR => p_69_out,
      RDRSTBUSY => p_66_out,
      REGCE => re_1,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_70_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_1,
      WRERR => p_65_out,
      WRRSTBUSY => p_62_out
    );
\gf36e2_inst.sngfifo36e2_i_1__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(0),
      O => re_0
    );
\gf36e2_inst.sngfifo36e2_i_1__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(1),
      O => re_1
    );
\gf36e2_inst.sngfifo36e2_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(2),
      O => re_2
    );
\gf36e2_inst.sngfifo36e2_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(3),
      O => re_3
    );
\gf36e2_inst.sngfifo36e2_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(4),
      O => re_4
    );
\gf36e2_inst.sngfifo36e2_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(5),
      O => re_5
    );
\gf36e2_inst.sngfifo36e2_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(6),
      O => re_6
    );
\gf36e2_inst.sngfifo36e2_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(7),
      O => re_7
    );
\gf36e2_inst.sngfifo36e2_i_2__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(0),
      O => we_0
    );
\gf36e2_inst.sngfifo36e2_i_2__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(1),
      O => we_1
    );
\gf36e2_inst.sngfifo36e2_i_2__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(2),
      O => we_2
    );
\gf36e2_inst.sngfifo36e2_i_2__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(3),
      O => we_3
    );
\gf36e2_inst.sngfifo36e2_i_2__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(4),
      O => we_4
    );
\gf36e2_inst.sngfifo36e2_i_2__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(5),
      O => we_5
    );
\gf36e2_inst.sngfifo36e2_i_2__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(6),
      O => we_6
    );
\gf36e2_inst.sngfifo36e2_i_2__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(7),
      O => we_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_31 is
  port (
    p_58_out : out STD_LOGIC;
    p_53_out : out STD_LOGIC;
    p_56_out : out STD_LOGIC;
    p_52_out : out STD_LOGIC;
    p_57_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    re_2 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_2 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\ : in STD_LOGIC;
    p_68_out : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ : in STD_LOGIC;
    p_63_out : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_31 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_31 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal \^p_53_out\ : STD_LOGIC;
  signal p_54_out : STD_LOGIC;
  signal p_55_out : STD_LOGIC;
  signal \^p_58_out\ : STD_LOGIC;
  signal p_59_out : STD_LOGIC;
  signal p_60_out : STD_LOGIC;
  signal p_61_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_53_out <= \^p_53_out\;
  p_58_out <= \^p_58_out\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_61_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_57_out(63 downto 0),
      DOUTP(7 downto 0) => p_57_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_58_out\,
      FULL => \^p_53_out\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_54_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_2,
      RDERR => p_59_out,
      RDRSTBUSY => p_56_out,
      REGCE => re_2,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_60_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_2,
      WRERR => p_55_out,
      WRRSTBUSY => p_52_out
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^p_53_out\,
      I1 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\,
      I2 => p_63_out,
      I3 => wr_en,
      O => wr_en_0(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^p_58_out\,
      I1 => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\,
      I2 => p_68_out,
      I3 => rd_en,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_32 is
  port (
    p_46_out : out STD_LOGIC;
    p_42_out : out STD_LOGIC;
    p_47_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk_0 : out STD_LOGIC;
    clk_1 : out STD_LOGIC;
    clk : in STD_LOGIC;
    re_3 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_3 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    p_28_out : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    p_38_out : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ : in STD_LOGIC;
    p_73_out : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_32 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_32 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_43_out : STD_LOGIC;
  signal p_44_out : STD_LOGIC;
  signal p_45_out : STD_LOGIC;
  signal p_48_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal p_50_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_51_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_47_out(63 downto 0),
      DOUTP(7 downto 0) => p_47_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_48_out,
      FULL => p_43_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_44_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_3,
      RDERR => p_49_out,
      RDRSTBUSY => p_46_out,
      REGCE => re_3,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_50_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_3,
      WRERR => p_45_out,
      WRRSTBUSY => p_42_out
    );
\gf36e2_inst.sngfifo36e2_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_48_out,
      I1 => p_28_out,
      I2 => p_6_out,
      I3 => p_3_out,
      I4 => p_18_out,
      I5 => p_38_out,
      O => clk_0
    );
\gf36e2_inst.sngfifo36e2_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_43_out,
      I1 => p_23_out,
      I2 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\,
      I3 => p_73_out,
      I4 => p_13_out,
      I5 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\,
      O => clk_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_33 is
  port (
    p_38_out : out STD_LOGIC;
    clk_0 : out STD_LOGIC;
    p_36_out : out STD_LOGIC;
    p_32_out : out STD_LOGIC;
    p_37_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_4 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_4 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_33 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_33 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_34_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal p_40_out : STD_LOGIC;
  signal p_41_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_41_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_37_out(63 downto 0),
      DOUTP(7 downto 0) => p_37_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_38_out,
      FULL => clk_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_34_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_4,
      RDERR => p_39_out,
      RDRSTBUSY => p_36_out,
      REGCE => re_4,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_40_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_4,
      WRERR => p_35_out,
      WRRSTBUSY => p_32_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_34 is
  port (
    p_28_out : out STD_LOGIC;
    p_23_out : out STD_LOGIC;
    p_26_out : out STD_LOGIC;
    p_22_out : out STD_LOGIC;
    p_27_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_5 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_5 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_34 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_34 is
  signal dbe : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_29_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(5),
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_27_out(63 downto 0),
      DOUTP(7 downto 0) => p_27_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_28_out,
      FULL => p_23_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_24_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_5,
      RDERR => p_29_out,
      RDRSTBUSY => p_26_out,
      REGCE => re_5,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_30_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_5,
      WRERR => p_25_out,
      WRRSTBUSY => p_22_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_35 is
  port (
    p_18_out : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    p_16_out : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    p_17_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_6 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_6 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_35 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_35 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_21_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_17_out(63 downto 0),
      DOUTP(7 downto 0) => p_17_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_18_out,
      FULL => p_13_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_14_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_6,
      RDERR => p_19_out,
      RDRSTBUSY => p_16_out,
      REGCE => re_6,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_20_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_6,
      WRERR => p_15_out,
      WRRSTBUSY => p_12_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_36 is
  port (
    p_6_out : out STD_LOGIC;
    clk_0 : out STD_LOGIC;
    clk_1 : out STD_LOGIC;
    clk_2 : out STD_LOGIC;
    p_5_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_7 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_7 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_36 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_36 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_10\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_6\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_9_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_5_out(63 downto 0),
      DOUTP(7 downto 0) => p_5_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_6_out,
      FULL => clk_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => \gf36e2_inst.sngfifo36e2_n_6\,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_7,
      RDERR => p_7_out,
      RDRSTBUSY => clk_1,
      REGCE => re_7,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_8_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_7,
      WRERR => \gf36e2_inst.sngfifo36e2_n_10\,
      WRRSTBUSY => clk_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_37 is
  port (
    p_3_out : out STD_LOGIC;
    p_73_out : out STD_LOGIC;
    p_76_out : out STD_LOGIC;
    p_72_out : out STD_LOGIC;
    p_77_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_0 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_37 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_37 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_74_out : STD_LOGIC;
  signal p_75_out : STD_LOGIC;
  signal p_80_out : STD_LOGIC;
  signal p_81_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_81_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_77_out(63 downto 0),
      DOUTP(7 downto 0) => p_77_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_3_out,
      FULL => p_73_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_74_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_0,
      RDERR => p_2_out,
      RDRSTBUSY => p_76_out,
      REGCE => re_0,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_80_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_0,
      WRERR => p_75_out,
      WRRSTBUSY => p_72_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_38 is
  port (
    p_68_out : out STD_LOGIC;
    p_63_out : out STD_LOGIC;
    p_66_out : out STD_LOGIC;
    p_62_out : out STD_LOGIC;
    p_67_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    re_0 : out STD_LOGIC;
    re_2 : out STD_LOGIC;
    re_3 : out STD_LOGIC;
    re_4 : out STD_LOGIC;
    re_5 : out STD_LOGIC;
    re_6 : out STD_LOGIC;
    re_7 : out STD_LOGIC;
    we_0 : out STD_LOGIC;
    we_2 : out STD_LOGIC;
    we_3 : out STD_LOGIC;
    we_4 : out STD_LOGIC;
    we_5 : out STD_LOGIC;
    we_6 : out STD_LOGIC;
    we_7 : out STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_en : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_0\ : in STD_LOGIC;
    p_58_out : in STD_LOGIC;
    fifo_prim_rd_en : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_1\ : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    fifo_prim_wr_en : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_38 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_38 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal \^p_63_out\ : STD_LOGIC;
  signal p_64_out : STD_LOGIC;
  signal p_65_out : STD_LOGIC;
  signal \^p_68_out\ : STD_LOGIC;
  signal p_69_out : STD_LOGIC;
  signal p_70_out : STD_LOGIC;
  signal p_71_out : STD_LOGIC;
  signal re_1 : STD_LOGIC;
  signal we_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_63_out <= \^p_63_out\;
  p_68_out <= \^p_68_out\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_71_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_67_out(63 downto 0),
      DOUTP(7 downto 0) => p_67_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_68_out\,
      FULL => \^p_63_out\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_64_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_1,
      RDERR => p_69_out,
      RDRSTBUSY => p_66_out,
      REGCE => re_1,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_70_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_1,
      WRERR => p_65_out,
      WRRSTBUSY => p_62_out
    );
\gf36e2_inst.sngfifo36e2_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(0),
      O => re_0
    );
\gf36e2_inst.sngfifo36e2_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(1),
      O => re_1
    );
\gf36e2_inst.sngfifo36e2_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(2),
      O => re_2
    );
\gf36e2_inst.sngfifo36e2_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(3),
      O => re_3
    );
\gf36e2_inst.sngfifo36e2_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(4),
      O => re_4
    );
\gf36e2_inst.sngfifo36e2_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(5),
      O => re_5
    );
\gf36e2_inst.sngfifo36e2_i_1__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(6),
      O => re_6
    );
\gf36e2_inst.sngfifo36e2_i_1__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(7),
      O => re_7
    );
\gf36e2_inst.sngfifo36e2_i_2__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(0),
      O => we_0
    );
\gf36e2_inst.sngfifo36e2_i_2__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(1),
      O => we_1
    );
\gf36e2_inst.sngfifo36e2_i_2__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(2),
      O => we_2
    );
\gf36e2_inst.sngfifo36e2_i_2__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(3),
      O => we_3
    );
\gf36e2_inst.sngfifo36e2_i_2__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(4),
      O => we_4
    );
\gf36e2_inst.sngfifo36e2_i_2__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(5),
      O => we_5
    );
\gf36e2_inst.sngfifo36e2_i_2__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(6),
      O => we_6
    );
\gf36e2_inst.sngfifo36e2_i_2__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(7),
      O => we_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_39 is
  port (
    p_58_out : out STD_LOGIC;
    p_53_out : out STD_LOGIC;
    p_56_out : out STD_LOGIC;
    p_52_out : out STD_LOGIC;
    p_57_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    re_2 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_2 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\ : in STD_LOGIC;
    p_68_out : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ : in STD_LOGIC;
    p_63_out : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_39 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_39 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal \^p_53_out\ : STD_LOGIC;
  signal p_54_out : STD_LOGIC;
  signal p_55_out : STD_LOGIC;
  signal \^p_58_out\ : STD_LOGIC;
  signal p_59_out : STD_LOGIC;
  signal p_60_out : STD_LOGIC;
  signal p_61_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_53_out <= \^p_53_out\;
  p_58_out <= \^p_58_out\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_61_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_57_out(63 downto 0),
      DOUTP(7 downto 0) => p_57_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_58_out\,
      FULL => \^p_53_out\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_54_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_2,
      RDERR => p_59_out,
      RDRSTBUSY => p_56_out,
      REGCE => re_2,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_60_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_2,
      WRERR => p_55_out,
      WRRSTBUSY => p_52_out
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^p_53_out\,
      I1 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\,
      I2 => p_63_out,
      I3 => wr_en,
      O => wr_en_0(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^p_58_out\,
      I1 => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\,
      I2 => p_68_out,
      I3 => rd_en,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_40 is
  port (
    p_46_out : out STD_LOGIC;
    p_42_out : out STD_LOGIC;
    p_47_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk_0 : out STD_LOGIC;
    clk_1 : out STD_LOGIC;
    clk : in STD_LOGIC;
    re_3 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_3 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    p_28_out : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    p_38_out : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ : in STD_LOGIC;
    p_73_out : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_40 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_40 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_43_out : STD_LOGIC;
  signal p_44_out : STD_LOGIC;
  signal p_45_out : STD_LOGIC;
  signal p_48_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal p_50_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_51_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_47_out(63 downto 0),
      DOUTP(7 downto 0) => p_47_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_48_out,
      FULL => p_43_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_44_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_3,
      RDERR => p_49_out,
      RDRSTBUSY => p_46_out,
      REGCE => re_3,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_50_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_3,
      WRERR => p_45_out,
      WRRSTBUSY => p_42_out
    );
\gf36e2_inst.sngfifo36e2_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_48_out,
      I1 => p_28_out,
      I2 => p_6_out,
      I3 => p_3_out,
      I4 => p_18_out,
      I5 => p_38_out,
      O => clk_0
    );
\gf36e2_inst.sngfifo36e2_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_43_out,
      I1 => p_23_out,
      I2 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\,
      I3 => p_73_out,
      I4 => p_13_out,
      I5 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\,
      O => clk_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_41 is
  port (
    p_38_out : out STD_LOGIC;
    clk_0 : out STD_LOGIC;
    p_36_out : out STD_LOGIC;
    p_32_out : out STD_LOGIC;
    p_37_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_4 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_4 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_41 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_41 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_34_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal p_40_out : STD_LOGIC;
  signal p_41_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_41_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_37_out(63 downto 0),
      DOUTP(7 downto 0) => p_37_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_38_out,
      FULL => clk_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_34_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_4,
      RDERR => p_39_out,
      RDRSTBUSY => p_36_out,
      REGCE => re_4,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_40_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_4,
      WRERR => p_35_out,
      WRRSTBUSY => p_32_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_42 is
  port (
    p_28_out : out STD_LOGIC;
    p_23_out : out STD_LOGIC;
    p_26_out : out STD_LOGIC;
    p_22_out : out STD_LOGIC;
    p_27_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_5 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_5 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_42 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_42 is
  signal dbe : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_29_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(5),
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_27_out(63 downto 0),
      DOUTP(7 downto 0) => p_27_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_28_out,
      FULL => p_23_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_24_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_5,
      RDERR => p_29_out,
      RDRSTBUSY => p_26_out,
      REGCE => re_5,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_30_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_5,
      WRERR => p_25_out,
      WRRSTBUSY => p_22_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_43 is
  port (
    p_18_out : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    p_16_out : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    p_17_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_6 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_6 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_43 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_43 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_21_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_17_out(63 downto 0),
      DOUTP(7 downto 0) => p_17_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_18_out,
      FULL => p_13_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_14_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_6,
      RDERR => p_19_out,
      RDRSTBUSY => p_16_out,
      REGCE => re_6,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_20_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_6,
      WRERR => p_15_out,
      WRRSTBUSY => p_12_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_44 is
  port (
    p_6_out : out STD_LOGIC;
    clk_0 : out STD_LOGIC;
    clk_1 : out STD_LOGIC;
    clk_2 : out STD_LOGIC;
    p_5_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_7 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_7 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_44 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_44 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_10\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_6\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_9_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_5_out(63 downto 0),
      DOUTP(7 downto 0) => p_5_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_6_out,
      FULL => clk_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => \gf36e2_inst.sngfifo36e2_n_6\,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_7,
      RDERR => p_7_out,
      RDRSTBUSY => clk_1,
      REGCE => re_7,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_8_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_7,
      WRERR => \gf36e2_inst.sngfifo36e2_n_10\,
      WRRSTBUSY => clk_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_45 is
  port (
    p_3_out : out STD_LOGIC;
    p_73_out : out STD_LOGIC;
    p_76_out : out STD_LOGIC;
    p_72_out : out STD_LOGIC;
    p_77_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_0 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_45 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_45 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_74_out : STD_LOGIC;
  signal p_75_out : STD_LOGIC;
  signal p_80_out : STD_LOGIC;
  signal p_81_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_81_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_77_out(63 downto 0),
      DOUTP(7 downto 0) => p_77_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_3_out,
      FULL => p_73_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_74_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_0,
      RDERR => p_2_out,
      RDRSTBUSY => p_76_out,
      REGCE => re_0,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_80_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_0,
      WRERR => p_75_out,
      WRRSTBUSY => p_72_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_46 is
  port (
    p_68_out : out STD_LOGIC;
    p_63_out : out STD_LOGIC;
    p_66_out : out STD_LOGIC;
    p_62_out : out STD_LOGIC;
    p_67_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    re_0 : out STD_LOGIC;
    re_2 : out STD_LOGIC;
    re_3 : out STD_LOGIC;
    re_4 : out STD_LOGIC;
    re_5 : out STD_LOGIC;
    re_6 : out STD_LOGIC;
    re_7 : out STD_LOGIC;
    we_0 : out STD_LOGIC;
    we_2 : out STD_LOGIC;
    we_3 : out STD_LOGIC;
    we_4 : out STD_LOGIC;
    we_5 : out STD_LOGIC;
    we_6 : out STD_LOGIC;
    we_7 : out STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_en : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_0\ : in STD_LOGIC;
    p_58_out : in STD_LOGIC;
    fifo_prim_rd_en : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_1\ : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    fifo_prim_wr_en : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_46 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_46 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal \^p_63_out\ : STD_LOGIC;
  signal p_64_out : STD_LOGIC;
  signal p_65_out : STD_LOGIC;
  signal \^p_68_out\ : STD_LOGIC;
  signal p_69_out : STD_LOGIC;
  signal p_70_out : STD_LOGIC;
  signal p_71_out : STD_LOGIC;
  signal re_1 : STD_LOGIC;
  signal we_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_63_out <= \^p_63_out\;
  p_68_out <= \^p_68_out\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_71_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_67_out(63 downto 0),
      DOUTP(7 downto 0) => p_67_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_68_out\,
      FULL => \^p_63_out\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_64_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_1,
      RDERR => p_69_out,
      RDRSTBUSY => p_66_out,
      REGCE => re_1,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_70_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_1,
      WRERR => p_65_out,
      WRRSTBUSY => p_62_out
    );
\gf36e2_inst.sngfifo36e2_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(0),
      O => re_0
    );
\gf36e2_inst.sngfifo36e2_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(1),
      O => re_1
    );
\gf36e2_inst.sngfifo36e2_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(2),
      O => re_2
    );
\gf36e2_inst.sngfifo36e2_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(3),
      O => re_3
    );
\gf36e2_inst.sngfifo36e2_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(4),
      O => re_4
    );
\gf36e2_inst.sngfifo36e2_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(5),
      O => re_5
    );
\gf36e2_inst.sngfifo36e2_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(6),
      O => re_6
    );
\gf36e2_inst.sngfifo36e2_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(7),
      O => re_7
    );
\gf36e2_inst.sngfifo36e2_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(0),
      O => we_0
    );
\gf36e2_inst.sngfifo36e2_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(1),
      O => we_1
    );
\gf36e2_inst.sngfifo36e2_i_2__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(2),
      O => we_2
    );
\gf36e2_inst.sngfifo36e2_i_2__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(3),
      O => we_3
    );
\gf36e2_inst.sngfifo36e2_i_2__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(4),
      O => we_4
    );
\gf36e2_inst.sngfifo36e2_i_2__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(5),
      O => we_5
    );
\gf36e2_inst.sngfifo36e2_i_2__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(6),
      O => we_6
    );
\gf36e2_inst.sngfifo36e2_i_2__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(7),
      O => we_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_47 is
  port (
    p_58_out : out STD_LOGIC;
    p_53_out : out STD_LOGIC;
    p_56_out : out STD_LOGIC;
    p_52_out : out STD_LOGIC;
    p_57_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    re_2 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_2 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\ : in STD_LOGIC;
    p_68_out : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ : in STD_LOGIC;
    p_63_out : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_47 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_47 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal \^p_53_out\ : STD_LOGIC;
  signal p_54_out : STD_LOGIC;
  signal p_55_out : STD_LOGIC;
  signal \^p_58_out\ : STD_LOGIC;
  signal p_59_out : STD_LOGIC;
  signal p_60_out : STD_LOGIC;
  signal p_61_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_53_out <= \^p_53_out\;
  p_58_out <= \^p_58_out\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_61_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_57_out(63 downto 0),
      DOUTP(7 downto 0) => p_57_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_58_out\,
      FULL => \^p_53_out\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_54_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_2,
      RDERR => p_59_out,
      RDRSTBUSY => p_56_out,
      REGCE => re_2,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_60_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_2,
      WRERR => p_55_out,
      WRRSTBUSY => p_52_out
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^p_53_out\,
      I1 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\,
      I2 => p_63_out,
      I3 => wr_en,
      O => wr_en_0(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^p_58_out\,
      I1 => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\,
      I2 => p_68_out,
      I3 => rd_en,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_48 is
  port (
    p_46_out : out STD_LOGIC;
    p_42_out : out STD_LOGIC;
    p_47_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk_0 : out STD_LOGIC;
    clk_1 : out STD_LOGIC;
    clk : in STD_LOGIC;
    re_3 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_3 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    p_28_out : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    p_38_out : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ : in STD_LOGIC;
    p_73_out : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_48 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_48 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_43_out : STD_LOGIC;
  signal p_44_out : STD_LOGIC;
  signal p_45_out : STD_LOGIC;
  signal p_48_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal p_50_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_51_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_47_out(63 downto 0),
      DOUTP(7 downto 0) => p_47_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_48_out,
      FULL => p_43_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_44_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_3,
      RDERR => p_49_out,
      RDRSTBUSY => p_46_out,
      REGCE => re_3,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_50_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_3,
      WRERR => p_45_out,
      WRRSTBUSY => p_42_out
    );
\gf36e2_inst.sngfifo36e2_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_48_out,
      I1 => p_28_out,
      I2 => p_6_out,
      I3 => p_3_out,
      I4 => p_18_out,
      I5 => p_38_out,
      O => clk_0
    );
\gf36e2_inst.sngfifo36e2_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_43_out,
      I1 => p_23_out,
      I2 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\,
      I3 => p_73_out,
      I4 => p_13_out,
      I5 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\,
      O => clk_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_49 is
  port (
    p_38_out : out STD_LOGIC;
    clk_0 : out STD_LOGIC;
    p_36_out : out STD_LOGIC;
    p_32_out : out STD_LOGIC;
    p_37_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_4 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_4 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_49 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_49 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_34_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal p_40_out : STD_LOGIC;
  signal p_41_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_41_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_37_out(63 downto 0),
      DOUTP(7 downto 0) => p_37_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_38_out,
      FULL => clk_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_34_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_4,
      RDERR => p_39_out,
      RDRSTBUSY => p_36_out,
      REGCE => re_4,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_40_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_4,
      WRERR => p_35_out,
      WRRSTBUSY => p_32_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_50 is
  port (
    p_28_out : out STD_LOGIC;
    p_23_out : out STD_LOGIC;
    p_26_out : out STD_LOGIC;
    p_22_out : out STD_LOGIC;
    p_27_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_5 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_5 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_50 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_50 is
  signal dbe : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_29_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(5),
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_27_out(63 downto 0),
      DOUTP(7 downto 0) => p_27_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_28_out,
      FULL => p_23_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_24_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_5,
      RDERR => p_29_out,
      RDRSTBUSY => p_26_out,
      REGCE => re_5,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_30_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_5,
      WRERR => p_25_out,
      WRRSTBUSY => p_22_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_51 is
  port (
    p_18_out : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    p_16_out : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    p_17_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_6 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_6 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_51 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_51 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_21_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_17_out(63 downto 0),
      DOUTP(7 downto 0) => p_17_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_18_out,
      FULL => p_13_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_14_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_6,
      RDERR => p_19_out,
      RDRSTBUSY => p_16_out,
      REGCE => re_6,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_20_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_6,
      WRERR => p_15_out,
      WRRSTBUSY => p_12_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_52 is
  port (
    p_6_out : out STD_LOGIC;
    clk_0 : out STD_LOGIC;
    clk_1 : out STD_LOGIC;
    clk_2 : out STD_LOGIC;
    p_5_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_7 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_7 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_52 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_52 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_10\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_6\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_9_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_5_out(63 downto 0),
      DOUTP(7 downto 0) => p_5_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_6_out,
      FULL => clk_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => \gf36e2_inst.sngfifo36e2_n_6\,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_7,
      RDERR => p_7_out,
      RDRSTBUSY => clk_1,
      REGCE => re_7,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_8_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_7,
      WRERR => \gf36e2_inst.sngfifo36e2_n_10\,
      WRRSTBUSY => clk_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_53 is
  port (
    p_3_out : out STD_LOGIC;
    p_73_out : out STD_LOGIC;
    p_76_out : out STD_LOGIC;
    p_72_out : out STD_LOGIC;
    p_77_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_0 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_53 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_53;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_53 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_74_out : STD_LOGIC;
  signal p_75_out : STD_LOGIC;
  signal p_80_out : STD_LOGIC;
  signal p_81_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_81_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_77_out(63 downto 0),
      DOUTP(7 downto 0) => p_77_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_3_out,
      FULL => p_73_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_74_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_0,
      RDERR => p_2_out,
      RDRSTBUSY => p_76_out,
      REGCE => re_0,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_80_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_0,
      WRERR => p_75_out,
      WRRSTBUSY => p_72_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_54 is
  port (
    p_68_out : out STD_LOGIC;
    p_63_out : out STD_LOGIC;
    p_66_out : out STD_LOGIC;
    p_62_out : out STD_LOGIC;
    p_67_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    re_0 : out STD_LOGIC;
    re_2 : out STD_LOGIC;
    re_3 : out STD_LOGIC;
    re_4 : out STD_LOGIC;
    re_5 : out STD_LOGIC;
    re_6 : out STD_LOGIC;
    re_7 : out STD_LOGIC;
    we_0 : out STD_LOGIC;
    we_2 : out STD_LOGIC;
    we_3 : out STD_LOGIC;
    we_4 : out STD_LOGIC;
    we_5 : out STD_LOGIC;
    we_6 : out STD_LOGIC;
    we_7 : out STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_en : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_0\ : in STD_LOGIC;
    p_58_out : in STD_LOGIC;
    fifo_prim_rd_en : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_1\ : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    fifo_prim_wr_en : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_54 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_54;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_54 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal \^p_63_out\ : STD_LOGIC;
  signal p_64_out : STD_LOGIC;
  signal p_65_out : STD_LOGIC;
  signal \^p_68_out\ : STD_LOGIC;
  signal p_69_out : STD_LOGIC;
  signal p_70_out : STD_LOGIC;
  signal p_71_out : STD_LOGIC;
  signal re_1 : STD_LOGIC;
  signal we_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_63_out <= \^p_63_out\;
  p_68_out <= \^p_68_out\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_71_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_67_out(63 downto 0),
      DOUTP(7 downto 0) => p_67_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_68_out\,
      FULL => \^p_63_out\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_64_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_1,
      RDERR => p_69_out,
      RDRSTBUSY => p_66_out,
      REGCE => re_1,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_70_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_1,
      WRERR => p_65_out,
      WRRSTBUSY => p_62_out
    );
\gf36e2_inst.sngfifo36e2_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(0),
      O => re_0
    );
\gf36e2_inst.sngfifo36e2_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(1),
      O => re_1
    );
\gf36e2_inst.sngfifo36e2_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(2),
      O => re_2
    );
\gf36e2_inst.sngfifo36e2_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(3),
      O => re_3
    );
\gf36e2_inst.sngfifo36e2_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(4),
      O => re_4
    );
\gf36e2_inst.sngfifo36e2_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(5),
      O => re_5
    );
\gf36e2_inst.sngfifo36e2_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(6),
      O => re_6
    );
\gf36e2_inst.sngfifo36e2_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(7),
      O => re_7
    );
\gf36e2_inst.sngfifo36e2_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(0),
      O => we_0
    );
\gf36e2_inst.sngfifo36e2_i_2__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(1),
      O => we_1
    );
\gf36e2_inst.sngfifo36e2_i_2__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(2),
      O => we_2
    );
\gf36e2_inst.sngfifo36e2_i_2__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(3),
      O => we_3
    );
\gf36e2_inst.sngfifo36e2_i_2__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(4),
      O => we_4
    );
\gf36e2_inst.sngfifo36e2_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(5),
      O => we_5
    );
\gf36e2_inst.sngfifo36e2_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(6),
      O => we_6
    );
\gf36e2_inst.sngfifo36e2_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(7),
      O => we_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_55 is
  port (
    p_58_out : out STD_LOGIC;
    p_53_out : out STD_LOGIC;
    p_56_out : out STD_LOGIC;
    p_52_out : out STD_LOGIC;
    p_57_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    re_2 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_2 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\ : in STD_LOGIC;
    p_68_out : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ : in STD_LOGIC;
    p_63_out : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_55 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_55;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_55 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal \^p_53_out\ : STD_LOGIC;
  signal p_54_out : STD_LOGIC;
  signal p_55_out : STD_LOGIC;
  signal \^p_58_out\ : STD_LOGIC;
  signal p_59_out : STD_LOGIC;
  signal p_60_out : STD_LOGIC;
  signal p_61_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_53_out <= \^p_53_out\;
  p_58_out <= \^p_58_out\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_61_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_57_out(63 downto 0),
      DOUTP(7 downto 0) => p_57_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_58_out\,
      FULL => \^p_53_out\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_54_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_2,
      RDERR => p_59_out,
      RDRSTBUSY => p_56_out,
      REGCE => re_2,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_60_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_2,
      WRERR => p_55_out,
      WRRSTBUSY => p_52_out
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^p_53_out\,
      I1 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\,
      I2 => p_63_out,
      I3 => wr_en,
      O => wr_en_0(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^p_58_out\,
      I1 => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\,
      I2 => p_68_out,
      I3 => rd_en,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_56 is
  port (
    p_46_out : out STD_LOGIC;
    p_42_out : out STD_LOGIC;
    p_47_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk_0 : out STD_LOGIC;
    clk_1 : out STD_LOGIC;
    clk : in STD_LOGIC;
    re_3 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_3 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    p_28_out : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    p_38_out : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ : in STD_LOGIC;
    p_73_out : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_56 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_56;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_56 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_43_out : STD_LOGIC;
  signal p_44_out : STD_LOGIC;
  signal p_45_out : STD_LOGIC;
  signal p_48_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal p_50_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_51_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_47_out(63 downto 0),
      DOUTP(7 downto 0) => p_47_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_48_out,
      FULL => p_43_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_44_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_3,
      RDERR => p_49_out,
      RDRSTBUSY => p_46_out,
      REGCE => re_3,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_50_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_3,
      WRERR => p_45_out,
      WRRSTBUSY => p_42_out
    );
\gf36e2_inst.sngfifo36e2_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_48_out,
      I1 => p_28_out,
      I2 => p_6_out,
      I3 => p_3_out,
      I4 => p_18_out,
      I5 => p_38_out,
      O => clk_0
    );
\gf36e2_inst.sngfifo36e2_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_43_out,
      I1 => p_23_out,
      I2 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\,
      I3 => p_73_out,
      I4 => p_13_out,
      I5 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\,
      O => clk_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_57 is
  port (
    p_38_out : out STD_LOGIC;
    clk_0 : out STD_LOGIC;
    p_36_out : out STD_LOGIC;
    p_32_out : out STD_LOGIC;
    p_37_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_4 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_4 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_57 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_57;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_57 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_34_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal p_40_out : STD_LOGIC;
  signal p_41_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_41_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_37_out(63 downto 0),
      DOUTP(7 downto 0) => p_37_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_38_out,
      FULL => clk_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_34_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_4,
      RDERR => p_39_out,
      RDRSTBUSY => p_36_out,
      REGCE => re_4,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_40_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_4,
      WRERR => p_35_out,
      WRRSTBUSY => p_32_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_58 is
  port (
    p_28_out : out STD_LOGIC;
    p_23_out : out STD_LOGIC;
    p_26_out : out STD_LOGIC;
    p_22_out : out STD_LOGIC;
    p_27_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_5 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_5 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_58 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_58;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_58 is
  signal dbe : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_29_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(5),
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_27_out(63 downto 0),
      DOUTP(7 downto 0) => p_27_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_28_out,
      FULL => p_23_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_24_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_5,
      RDERR => p_29_out,
      RDRSTBUSY => p_26_out,
      REGCE => re_5,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_30_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_5,
      WRERR => p_25_out,
      WRRSTBUSY => p_22_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_59 is
  port (
    p_18_out : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    p_16_out : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    p_17_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_6 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_6 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_59 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_59;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_59 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_21_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_17_out(63 downto 0),
      DOUTP(7 downto 0) => p_17_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_18_out,
      FULL => p_13_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_14_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_6,
      RDERR => p_19_out,
      RDRSTBUSY => p_16_out,
      REGCE => re_6,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_20_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_6,
      WRERR => p_15_out,
      WRRSTBUSY => p_12_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_60 is
  port (
    p_6_out : out STD_LOGIC;
    clk_0 : out STD_LOGIC;
    clk_1 : out STD_LOGIC;
    clk_2 : out STD_LOGIC;
    p_5_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_7 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_7 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_60 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_60;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_60 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_10\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_6\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_9_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_5_out(63 downto 0),
      DOUTP(7 downto 0) => p_5_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_6_out,
      FULL => clk_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => \gf36e2_inst.sngfifo36e2_n_6\,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_7,
      RDERR => p_7_out,
      RDRSTBUSY => clk_1,
      REGCE => re_7,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_8_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_7,
      WRERR => \gf36e2_inst.sngfifo36e2_n_10\,
      WRRSTBUSY => clk_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_61 is
  port (
    p_3_out : out STD_LOGIC;
    p_73_out : out STD_LOGIC;
    p_76_out : out STD_LOGIC;
    p_72_out : out STD_LOGIC;
    p_77_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_0 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_61 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_61;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_61 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_74_out : STD_LOGIC;
  signal p_75_out : STD_LOGIC;
  signal p_80_out : STD_LOGIC;
  signal p_81_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_81_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_77_out(63 downto 0),
      DOUTP(7 downto 0) => p_77_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_3_out,
      FULL => p_73_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_74_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_0,
      RDERR => p_2_out,
      RDRSTBUSY => p_76_out,
      REGCE => re_0,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_80_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_0,
      WRERR => p_75_out,
      WRRSTBUSY => p_72_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_62 is
  port (
    p_68_out : out STD_LOGIC;
    p_63_out : out STD_LOGIC;
    p_66_out : out STD_LOGIC;
    p_62_out : out STD_LOGIC;
    p_67_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    re_0 : out STD_LOGIC;
    re_2 : out STD_LOGIC;
    re_3 : out STD_LOGIC;
    re_4 : out STD_LOGIC;
    re_5 : out STD_LOGIC;
    re_6 : out STD_LOGIC;
    re_7 : out STD_LOGIC;
    we_0 : out STD_LOGIC;
    we_2 : out STD_LOGIC;
    we_3 : out STD_LOGIC;
    we_4 : out STD_LOGIC;
    we_5 : out STD_LOGIC;
    we_6 : out STD_LOGIC;
    we_7 : out STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_en : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_0\ : in STD_LOGIC;
    p_58_out : in STD_LOGIC;
    fifo_prim_rd_en : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_1\ : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    fifo_prim_wr_en : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_62 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_62;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_62 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal \^p_63_out\ : STD_LOGIC;
  signal p_64_out : STD_LOGIC;
  signal p_65_out : STD_LOGIC;
  signal \^p_68_out\ : STD_LOGIC;
  signal p_69_out : STD_LOGIC;
  signal p_70_out : STD_LOGIC;
  signal p_71_out : STD_LOGIC;
  signal re_1 : STD_LOGIC;
  signal we_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_63_out <= \^p_63_out\;
  p_68_out <= \^p_68_out\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_71_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_67_out(63 downto 0),
      DOUTP(7 downto 0) => p_67_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_68_out\,
      FULL => \^p_63_out\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_64_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_1,
      RDERR => p_69_out,
      RDRSTBUSY => p_66_out,
      REGCE => re_1,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_70_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_1,
      WRERR => p_65_out,
      WRRSTBUSY => p_62_out
    );
\gf36e2_inst.sngfifo36e2_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(0),
      O => re_0
    );
\gf36e2_inst.sngfifo36e2_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(1),
      O => re_1
    );
\gf36e2_inst.sngfifo36e2_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(2),
      O => re_2
    );
\gf36e2_inst.sngfifo36e2_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(3),
      O => re_3
    );
\gf36e2_inst.sngfifo36e2_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(4),
      O => re_4
    );
\gf36e2_inst.sngfifo36e2_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(5),
      O => re_5
    );
\gf36e2_inst.sngfifo36e2_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(6),
      O => re_6
    );
\gf36e2_inst.sngfifo36e2_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(7),
      O => re_7
    );
\gf36e2_inst.sngfifo36e2_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(0),
      O => we_0
    );
\gf36e2_inst.sngfifo36e2_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(1),
      O => we_1
    );
\gf36e2_inst.sngfifo36e2_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(2),
      O => we_2
    );
\gf36e2_inst.sngfifo36e2_i_2__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(3),
      O => we_3
    );
\gf36e2_inst.sngfifo36e2_i_2__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(4),
      O => we_4
    );
\gf36e2_inst.sngfifo36e2_i_2__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(5),
      O => we_5
    );
\gf36e2_inst.sngfifo36e2_i_2__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(6),
      O => we_6
    );
\gf36e2_inst.sngfifo36e2_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(7),
      O => we_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_63 is
  port (
    p_58_out : out STD_LOGIC;
    p_53_out : out STD_LOGIC;
    p_56_out : out STD_LOGIC;
    p_52_out : out STD_LOGIC;
    p_57_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    re_2 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_2 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\ : in STD_LOGIC;
    p_68_out : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ : in STD_LOGIC;
    p_63_out : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_63 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_63;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_63 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal \^p_53_out\ : STD_LOGIC;
  signal p_54_out : STD_LOGIC;
  signal p_55_out : STD_LOGIC;
  signal \^p_58_out\ : STD_LOGIC;
  signal p_59_out : STD_LOGIC;
  signal p_60_out : STD_LOGIC;
  signal p_61_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_53_out <= \^p_53_out\;
  p_58_out <= \^p_58_out\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_61_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_57_out(63 downto 0),
      DOUTP(7 downto 0) => p_57_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_58_out\,
      FULL => \^p_53_out\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_54_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_2,
      RDERR => p_59_out,
      RDRSTBUSY => p_56_out,
      REGCE => re_2,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_60_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_2,
      WRERR => p_55_out,
      WRRSTBUSY => p_52_out
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^p_53_out\,
      I1 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\,
      I2 => p_63_out,
      I3 => wr_en,
      O => wr_en_0(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^p_58_out\,
      I1 => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\,
      I2 => p_68_out,
      I3 => rd_en,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_64 is
  port (
    p_46_out : out STD_LOGIC;
    p_42_out : out STD_LOGIC;
    p_47_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk_0 : out STD_LOGIC;
    clk_1 : out STD_LOGIC;
    clk : in STD_LOGIC;
    re_3 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_3 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    p_28_out : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    p_38_out : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ : in STD_LOGIC;
    p_73_out : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_64 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_64;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_64 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_43_out : STD_LOGIC;
  signal p_44_out : STD_LOGIC;
  signal p_45_out : STD_LOGIC;
  signal p_48_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal p_50_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_51_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_47_out(63 downto 0),
      DOUTP(7 downto 0) => p_47_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_48_out,
      FULL => p_43_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_44_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_3,
      RDERR => p_49_out,
      RDRSTBUSY => p_46_out,
      REGCE => re_3,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_50_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_3,
      WRERR => p_45_out,
      WRRSTBUSY => p_42_out
    );
\gf36e2_inst.sngfifo36e2_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_48_out,
      I1 => p_28_out,
      I2 => p_6_out,
      I3 => p_3_out,
      I4 => p_18_out,
      I5 => p_38_out,
      O => clk_0
    );
\gf36e2_inst.sngfifo36e2_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_43_out,
      I1 => p_23_out,
      I2 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\,
      I3 => p_73_out,
      I4 => p_13_out,
      I5 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\,
      O => clk_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_65 is
  port (
    p_38_out : out STD_LOGIC;
    clk_0 : out STD_LOGIC;
    p_36_out : out STD_LOGIC;
    p_32_out : out STD_LOGIC;
    p_37_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_4 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_4 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_65 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_65;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_65 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_34_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal p_40_out : STD_LOGIC;
  signal p_41_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_41_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_37_out(63 downto 0),
      DOUTP(7 downto 0) => p_37_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_38_out,
      FULL => clk_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_34_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_4,
      RDERR => p_39_out,
      RDRSTBUSY => p_36_out,
      REGCE => re_4,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_40_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_4,
      WRERR => p_35_out,
      WRRSTBUSY => p_32_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_66 is
  port (
    p_28_out : out STD_LOGIC;
    p_23_out : out STD_LOGIC;
    p_26_out : out STD_LOGIC;
    p_22_out : out STD_LOGIC;
    p_27_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_5 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_5 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_66 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_66;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_66 is
  signal dbe : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_29_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(5),
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_27_out(63 downto 0),
      DOUTP(7 downto 0) => p_27_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_28_out,
      FULL => p_23_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_24_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_5,
      RDERR => p_29_out,
      RDRSTBUSY => p_26_out,
      REGCE => re_5,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_30_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_5,
      WRERR => p_25_out,
      WRRSTBUSY => p_22_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_67 is
  port (
    p_18_out : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    p_16_out : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    p_17_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_6 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_6 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_67 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_67;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_67 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_21_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_17_out(63 downto 0),
      DOUTP(7 downto 0) => p_17_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_18_out,
      FULL => p_13_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_14_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_6,
      RDERR => p_19_out,
      RDRSTBUSY => p_16_out,
      REGCE => re_6,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_20_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_6,
      WRERR => p_15_out,
      WRRSTBUSY => p_12_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_68 is
  port (
    p_6_out : out STD_LOGIC;
    clk_0 : out STD_LOGIC;
    clk_1 : out STD_LOGIC;
    clk_2 : out STD_LOGIC;
    p_5_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_7 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_7 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_68 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_68;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_68 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_10\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_6\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_9_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_5_out(63 downto 0),
      DOUTP(7 downto 0) => p_5_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_6_out,
      FULL => clk_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => \gf36e2_inst.sngfifo36e2_n_6\,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_7,
      RDERR => p_7_out,
      RDRSTBUSY => clk_1,
      REGCE => re_7,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_8_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_7,
      WRERR => \gf36e2_inst.sngfifo36e2_n_10\,
      WRRSTBUSY => clk_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_69 is
  port (
    p_3_out : out STD_LOGIC;
    p_73_out : out STD_LOGIC;
    p_76_out : out STD_LOGIC;
    p_72_out : out STD_LOGIC;
    p_77_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_0 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_69 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_69;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_69 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_74_out : STD_LOGIC;
  signal p_75_out : STD_LOGIC;
  signal p_80_out : STD_LOGIC;
  signal p_81_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_81_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_77_out(63 downto 0),
      DOUTP(7 downto 0) => p_77_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_3_out,
      FULL => p_73_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_74_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_0,
      RDERR => p_2_out,
      RDRSTBUSY => p_76_out,
      REGCE => re_0,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_80_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_0,
      WRERR => p_75_out,
      WRRSTBUSY => p_72_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_70 is
  port (
    p_68_out : out STD_LOGIC;
    p_63_out : out STD_LOGIC;
    p_66_out : out STD_LOGIC;
    p_62_out : out STD_LOGIC;
    p_67_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    re_0 : out STD_LOGIC;
    re_2 : out STD_LOGIC;
    re_3 : out STD_LOGIC;
    re_4 : out STD_LOGIC;
    re_5 : out STD_LOGIC;
    re_6 : out STD_LOGIC;
    re_7 : out STD_LOGIC;
    we_0 : out STD_LOGIC;
    we_2 : out STD_LOGIC;
    we_3 : out STD_LOGIC;
    we_4 : out STD_LOGIC;
    we_5 : out STD_LOGIC;
    we_6 : out STD_LOGIC;
    we_7 : out STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_en : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_0\ : in STD_LOGIC;
    p_58_out : in STD_LOGIC;
    fifo_prim_rd_en : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_1\ : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    fifo_prim_wr_en : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_70 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_70;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_70 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal \^p_63_out\ : STD_LOGIC;
  signal p_64_out : STD_LOGIC;
  signal p_65_out : STD_LOGIC;
  signal \^p_68_out\ : STD_LOGIC;
  signal p_69_out : STD_LOGIC;
  signal p_70_out : STD_LOGIC;
  signal p_71_out : STD_LOGIC;
  signal re_1 : STD_LOGIC;
  signal we_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_63_out <= \^p_63_out\;
  p_68_out <= \^p_68_out\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_71_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_67_out(63 downto 0),
      DOUTP(7 downto 0) => p_67_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_68_out\,
      FULL => \^p_63_out\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_64_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_1,
      RDERR => p_69_out,
      RDRSTBUSY => p_66_out,
      REGCE => re_1,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_70_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_1,
      WRERR => p_65_out,
      WRRSTBUSY => p_62_out
    );
\gf36e2_inst.sngfifo36e2_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(3),
      O => re_3
    );
\gf36e2_inst.sngfifo36e2_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(4),
      O => re_4
    );
\gf36e2_inst.sngfifo36e2_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(5),
      O => re_5
    );
\gf36e2_inst.sngfifo36e2_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(6),
      O => re_6
    );
\gf36e2_inst.sngfifo36e2_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(7),
      O => re_7
    );
\gf36e2_inst.sngfifo36e2_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(0),
      O => re_0
    );
\gf36e2_inst.sngfifo36e2_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(1),
      O => re_1
    );
\gf36e2_inst.sngfifo36e2_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(2),
      O => re_2
    );
\gf36e2_inst.sngfifo36e2_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(3),
      O => we_3
    );
\gf36e2_inst.sngfifo36e2_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(4),
      O => we_4
    );
\gf36e2_inst.sngfifo36e2_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(5),
      O => we_5
    );
\gf36e2_inst.sngfifo36e2_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(6),
      O => we_6
    );
\gf36e2_inst.sngfifo36e2_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(7),
      O => we_7
    );
\gf36e2_inst.sngfifo36e2_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(0),
      O => we_0
    );
\gf36e2_inst.sngfifo36e2_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(1),
      O => we_1
    );
\gf36e2_inst.sngfifo36e2_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(2),
      O => we_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_71 is
  port (
    p_58_out : out STD_LOGIC;
    p_53_out : out STD_LOGIC;
    p_56_out : out STD_LOGIC;
    p_52_out : out STD_LOGIC;
    p_57_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    re_2 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_2 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\ : in STD_LOGIC;
    p_68_out : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ : in STD_LOGIC;
    p_63_out : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_71 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_71;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_71 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal \^p_53_out\ : STD_LOGIC;
  signal p_54_out : STD_LOGIC;
  signal p_55_out : STD_LOGIC;
  signal \^p_58_out\ : STD_LOGIC;
  signal p_59_out : STD_LOGIC;
  signal p_60_out : STD_LOGIC;
  signal p_61_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_53_out <= \^p_53_out\;
  p_58_out <= \^p_58_out\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_61_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_57_out(63 downto 0),
      DOUTP(7 downto 0) => p_57_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_58_out\,
      FULL => \^p_53_out\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_54_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_2,
      RDERR => p_59_out,
      RDRSTBUSY => p_56_out,
      REGCE => re_2,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_60_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_2,
      WRERR => p_55_out,
      WRRSTBUSY => p_52_out
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^p_53_out\,
      I1 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\,
      I2 => p_63_out,
      I3 => wr_en,
      O => wr_en_0(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^p_58_out\,
      I1 => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\,
      I2 => p_68_out,
      I3 => rd_en,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_72 is
  port (
    p_46_out : out STD_LOGIC;
    p_42_out : out STD_LOGIC;
    p_47_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk_0 : out STD_LOGIC;
    clk_1 : out STD_LOGIC;
    clk : in STD_LOGIC;
    re_3 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_3 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    p_28_out : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    p_38_out : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ : in STD_LOGIC;
    p_73_out : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_72 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_72;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_72 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_43_out : STD_LOGIC;
  signal p_44_out : STD_LOGIC;
  signal p_45_out : STD_LOGIC;
  signal p_48_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal p_50_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_51_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_47_out(63 downto 0),
      DOUTP(7 downto 0) => p_47_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_48_out,
      FULL => p_43_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_44_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_3,
      RDERR => p_49_out,
      RDRSTBUSY => p_46_out,
      REGCE => re_3,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_50_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_3,
      WRERR => p_45_out,
      WRRSTBUSY => p_42_out
    );
\gf36e2_inst.sngfifo36e2_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_48_out,
      I1 => p_28_out,
      I2 => p_6_out,
      I3 => p_3_out,
      I4 => p_18_out,
      I5 => p_38_out,
      O => clk_0
    );
\gf36e2_inst.sngfifo36e2_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_43_out,
      I1 => p_23_out,
      I2 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\,
      I3 => p_73_out,
      I4 => p_13_out,
      I5 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\,
      O => clk_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_73 is
  port (
    p_38_out : out STD_LOGIC;
    clk_0 : out STD_LOGIC;
    p_36_out : out STD_LOGIC;
    p_32_out : out STD_LOGIC;
    p_37_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_4 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_4 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_73 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_73;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_73 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_34_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal p_40_out : STD_LOGIC;
  signal p_41_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_41_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_37_out(63 downto 0),
      DOUTP(7 downto 0) => p_37_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_38_out,
      FULL => clk_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_34_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_4,
      RDERR => p_39_out,
      RDRSTBUSY => p_36_out,
      REGCE => re_4,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_40_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_4,
      WRERR => p_35_out,
      WRRSTBUSY => p_32_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_74 is
  port (
    p_28_out : out STD_LOGIC;
    p_23_out : out STD_LOGIC;
    p_26_out : out STD_LOGIC;
    p_22_out : out STD_LOGIC;
    p_27_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_5 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_5 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_74 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_74;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_74 is
  signal dbe : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_29_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(5),
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_27_out(63 downto 0),
      DOUTP(7 downto 0) => p_27_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_28_out,
      FULL => p_23_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_24_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_5,
      RDERR => p_29_out,
      RDRSTBUSY => p_26_out,
      REGCE => re_5,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_30_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_5,
      WRERR => p_25_out,
      WRRSTBUSY => p_22_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_75 is
  port (
    p_18_out : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    p_16_out : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    p_17_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_6 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_6 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_75 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_75;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_75 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_21_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_17_out(63 downto 0),
      DOUTP(7 downto 0) => p_17_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_18_out,
      FULL => p_13_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_14_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_6,
      RDERR => p_19_out,
      RDRSTBUSY => p_16_out,
      REGCE => re_6,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_20_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_6,
      WRERR => p_15_out,
      WRRSTBUSY => p_12_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_76 is
  port (
    p_6_out : out STD_LOGIC;
    clk_0 : out STD_LOGIC;
    clk_1 : out STD_LOGIC;
    clk_2 : out STD_LOGIC;
    p_5_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_7 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_7 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_76 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_76;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_76 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_10\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_6\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_9_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_5_out(63 downto 0),
      DOUTP(7 downto 0) => p_5_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_6_out,
      FULL => clk_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => \gf36e2_inst.sngfifo36e2_n_6\,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_7,
      RDERR => p_7_out,
      RDRSTBUSY => clk_1,
      REGCE => re_7,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_8_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_7,
      WRERR => \gf36e2_inst.sngfifo36e2_n_10\,
      WRRSTBUSY => clk_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_77 is
  port (
    p_3_out : out STD_LOGIC;
    p_73_out : out STD_LOGIC;
    p_76_out : out STD_LOGIC;
    p_72_out : out STD_LOGIC;
    p_77_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_0 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_77 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_77;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_77 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_74_out : STD_LOGIC;
  signal p_75_out : STD_LOGIC;
  signal p_80_out : STD_LOGIC;
  signal p_81_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_81_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_77_out(63 downto 0),
      DOUTP(7 downto 0) => p_77_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_3_out,
      FULL => p_73_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_74_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_0,
      RDERR => p_2_out,
      RDRSTBUSY => p_76_out,
      REGCE => re_0,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_80_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_0,
      WRERR => p_75_out,
      WRRSTBUSY => p_72_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_78 is
  port (
    p_68_out : out STD_LOGIC;
    p_63_out : out STD_LOGIC;
    p_66_out : out STD_LOGIC;
    p_62_out : out STD_LOGIC;
    p_67_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_1 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_1 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_78 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_78;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_78 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_64_out : STD_LOGIC;
  signal p_65_out : STD_LOGIC;
  signal p_69_out : STD_LOGIC;
  signal p_70_out : STD_LOGIC;
  signal p_71_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_71_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_67_out(63 downto 0),
      DOUTP(7 downto 0) => p_67_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_68_out,
      FULL => p_63_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_64_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_1,
      RDERR => p_69_out,
      RDRSTBUSY => p_66_out,
      REGCE => re_1,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_70_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_1,
      WRERR => p_65_out,
      WRRSTBUSY => p_62_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_79 is
  port (
    p_58_out : out STD_LOGIC;
    p_53_out : out STD_LOGIC;
    p_56_out : out STD_LOGIC;
    p_52_out : out STD_LOGIC;
    p_57_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_2 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_2 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_79 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_79;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_79 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_54_out : STD_LOGIC;
  signal p_55_out : STD_LOGIC;
  signal p_59_out : STD_LOGIC;
  signal p_60_out : STD_LOGIC;
  signal p_61_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_61_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_57_out(63 downto 0),
      DOUTP(7 downto 0) => p_57_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_58_out,
      FULL => p_53_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_54_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_2,
      RDERR => p_59_out,
      RDRSTBUSY => p_56_out,
      REGCE => re_2,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_60_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_2,
      WRERR => p_55_out,
      WRRSTBUSY => p_52_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_80 is
  port (
    p_46_out : out STD_LOGIC;
    p_42_out : out STD_LOGIC;
    p_47_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk_1 : out STD_LOGIC;
    clk : in STD_LOGIC;
    re_3 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_3 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    p_38_out : in STD_LOGIC;
    p_68_out : in STD_LOGIC;
    p_58_out : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ : in STD_LOGIC;
    p_73_out : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\ : in STD_LOGIC;
    p_63_out : in STD_LOGIC;
    p_53_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_80 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_80;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_80 is
  signal \^clk_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_43_out : STD_LOGIC;
  signal p_44_out : STD_LOGIC;
  signal p_45_out : STD_LOGIC;
  signal p_48_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal p_50_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  clk_1 <= \^clk_1\;
empty_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_48_out,
      I1 => p_38_out,
      I2 => p_68_out,
      I3 => p_58_out,
      O => clk_0
    );
full_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_43_out,
      I1 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\,
      I2 => p_63_out,
      I3 => p_53_out,
      O => \^clk_1\
    );
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_51_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_47_out(63 downto 0),
      DOUTP(7 downto 0) => p_47_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_48_out,
      FULL => p_43_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_44_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_3,
      RDERR => p_49_out,
      RDRSTBUSY => p_46_out,
      REGCE => re_3,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_50_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_3,
      WRERR => p_45_out,
      WRRSTBUSY => p_42_out
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => wr_en,
      I1 => \^clk_1\,
      I2 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\,
      I3 => p_73_out,
      I4 => p_23_out,
      I5 => p_13_out,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_81 is
  port (
    p_38_out : out STD_LOGIC;
    clk_0 : out STD_LOGIC;
    p_36_out : out STD_LOGIC;
    p_32_out : out STD_LOGIC;
    p_37_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_4 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_4 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_81 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_81;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_81 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_34_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal p_40_out : STD_LOGIC;
  signal p_41_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_41_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_37_out(63 downto 0),
      DOUTP(7 downto 0) => p_37_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_38_out,
      FULL => clk_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_34_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_4,
      RDERR => p_39_out,
      RDRSTBUSY => p_36_out,
      REGCE => re_4,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_40_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_4,
      WRERR => p_35_out,
      WRRSTBUSY => p_32_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_82 is
  port (
    p_28_out : out STD_LOGIC;
    p_23_out : out STD_LOGIC;
    p_26_out : out STD_LOGIC;
    p_22_out : out STD_LOGIC;
    p_27_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_5 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_5 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_82 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_82;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_82 is
  signal dbe : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_29_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(5),
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_27_out(63 downto 0),
      DOUTP(7 downto 0) => p_27_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_28_out,
      FULL => p_23_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_24_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_5,
      RDERR => p_29_out,
      RDRSTBUSY => p_26_out,
      REGCE => re_5,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_30_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_5,
      WRERR => p_25_out,
      WRRSTBUSY => p_22_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_83 is
  port (
    p_18_out : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    p_16_out : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    p_17_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    clk : in STD_LOGIC;
    re_6 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_6 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    p_28_out : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    empty_0 : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    p_73_out : in STD_LOGIC;
    full_0 : in STD_LOGIC;
    full_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_83 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_83;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_83 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal \^p_13_out\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal \^p_18_out\ : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_13_out <= \^p_13_out\;
  p_18_out <= \^p_18_out\;
empty_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^p_18_out\,
      I1 => p_28_out,
      I2 => p_3_out,
      I3 => p_6_out,
      I4 => empty_0,
      O => empty
    );
full_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^p_13_out\,
      I1 => p_23_out,
      I2 => p_73_out,
      I3 => full_0,
      I4 => full_1,
      O => full
    );
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_21_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_17_out(63 downto 0),
      DOUTP(7 downto 0) => p_17_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_18_out\,
      FULL => \^p_13_out\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_14_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_6,
      RDERR => p_19_out,
      RDRSTBUSY => p_16_out,
      REGCE => re_6,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_20_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_6,
      WRERR => p_15_out,
      WRRSTBUSY => p_12_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_84 is
  port (
    p_6_out : out STD_LOGIC;
    clk_0 : out STD_LOGIC;
    clk_1 : out STD_LOGIC;
    clk_2 : out STD_LOGIC;
    p_5_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    re_0 : out STD_LOGIC;
    re_1 : out STD_LOGIC;
    re_2 : out STD_LOGIC;
    re_3 : out STD_LOGIC;
    re_4 : out STD_LOGIC;
    re_5 : out STD_LOGIC;
    re_6 : out STD_LOGIC;
    we_0 : out STD_LOGIC;
    we_1 : out STD_LOGIC;
    we_2 : out STD_LOGIC;
    we_3 : out STD_LOGIC;
    we_4 : out STD_LOGIC;
    we_5 : out STD_LOGIC;
    we_6 : out STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \gf36e2_inst.sngfifo36e2_0\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    fifo_prim_rd_en : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_3_out : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_1\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    fifo_prim_wr_en : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_73_out : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    p_13_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_84 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_84;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_84 is
  signal \^clk_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_i_3_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_i_4_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_10\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_6\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal \^p_6_out\ : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal re_7 : STD_LOGIC;
  signal we_7 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e2_inst.sngfifo36e2_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gf36e2_inst.sngfifo36e2_i_1__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gf36e2_inst.sngfifo36e2_i_1__1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gf36e2_inst.sngfifo36e2_i_1__2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gf36e2_inst.sngfifo36e2_i_1__3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gf36e2_inst.sngfifo36e2_i_1__4\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gf36e2_inst.sngfifo36e2_i_1__5\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gf36e2_inst.sngfifo36e2_i_1__6\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gf36e2_inst.sngfifo36e2_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gf36e2_inst.sngfifo36e2_i_2__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gf36e2_inst.sngfifo36e2_i_2__1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gf36e2_inst.sngfifo36e2_i_2__2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gf36e2_inst.sngfifo36e2_i_2__3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gf36e2_inst.sngfifo36e2_i_2__4\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gf36e2_inst.sngfifo36e2_i_2__5\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gf36e2_inst.sngfifo36e2_i_2__6\ : label is "soft_lutpair13";
begin
  clk_0 <= \^clk_0\;
  p_6_out <= \^p_6_out\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_9_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_5_out(63 downto 0),
      DOUTP(7 downto 0) => p_5_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_6_out\,
      FULL => \^clk_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => \gf36e2_inst.sngfifo36e2_n_6\,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_7,
      RDERR => p_7_out,
      RDRSTBUSY => clk_1,
      REGCE => re_7,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_8_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_7,
      WRERR => \gf36e2_inst.sngfifo36e2_n_10\,
      WRRSTBUSY => clk_2
    );
\gf36e2_inst.sngfifo36e2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \gf36e2_inst.sngfifo36e2_i_3_n_0\,
      I1 => \gf36e2_inst.sngfifo36e2_0\,
      I2 => rd_en,
      I3 => fifo_prim_rd_en(0),
      O => re_0
    );
\gf36e2_inst.sngfifo36e2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \gf36e2_inst.sngfifo36e2_i_3_n_0\,
      I1 => \gf36e2_inst.sngfifo36e2_0\,
      I2 => rd_en,
      I3 => fifo_prim_rd_en(1),
      O => re_1
    );
\gf36e2_inst.sngfifo36e2_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \gf36e2_inst.sngfifo36e2_i_3_n_0\,
      I1 => \gf36e2_inst.sngfifo36e2_0\,
      I2 => rd_en,
      I3 => fifo_prim_rd_en(2),
      O => re_2
    );
\gf36e2_inst.sngfifo36e2_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \gf36e2_inst.sngfifo36e2_i_3_n_0\,
      I1 => \gf36e2_inst.sngfifo36e2_0\,
      I2 => rd_en,
      I3 => fifo_prim_rd_en(3),
      O => re_3
    );
\gf36e2_inst.sngfifo36e2_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \gf36e2_inst.sngfifo36e2_i_3_n_0\,
      I1 => \gf36e2_inst.sngfifo36e2_0\,
      I2 => rd_en,
      I3 => fifo_prim_rd_en(4),
      O => re_4
    );
\gf36e2_inst.sngfifo36e2_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \gf36e2_inst.sngfifo36e2_i_3_n_0\,
      I1 => \gf36e2_inst.sngfifo36e2_0\,
      I2 => rd_en,
      I3 => fifo_prim_rd_en(5),
      O => re_5
    );
\gf36e2_inst.sngfifo36e2_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \gf36e2_inst.sngfifo36e2_i_3_n_0\,
      I1 => \gf36e2_inst.sngfifo36e2_0\,
      I2 => rd_en,
      I3 => fifo_prim_rd_en(6),
      O => re_6
    );
\gf36e2_inst.sngfifo36e2_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \gf36e2_inst.sngfifo36e2_i_3_n_0\,
      I1 => \gf36e2_inst.sngfifo36e2_0\,
      I2 => rd_en,
      I3 => fifo_prim_rd_en(7),
      O => re_7
    );
\gf36e2_inst.sngfifo36e2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \gf36e2_inst.sngfifo36e2_i_4_n_0\,
      I1 => \gf36e2_inst.sngfifo36e2_1\,
      I2 => wr_en,
      I3 => fifo_prim_wr_en(0),
      O => we_0
    );
\gf36e2_inst.sngfifo36e2_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \gf36e2_inst.sngfifo36e2_i_4_n_0\,
      I1 => \gf36e2_inst.sngfifo36e2_1\,
      I2 => wr_en,
      I3 => fifo_prim_wr_en(1),
      O => we_1
    );
\gf36e2_inst.sngfifo36e2_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \gf36e2_inst.sngfifo36e2_i_4_n_0\,
      I1 => \gf36e2_inst.sngfifo36e2_1\,
      I2 => wr_en,
      I3 => fifo_prim_wr_en(2),
      O => we_2
    );
\gf36e2_inst.sngfifo36e2_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \gf36e2_inst.sngfifo36e2_i_4_n_0\,
      I1 => \gf36e2_inst.sngfifo36e2_1\,
      I2 => wr_en,
      I3 => fifo_prim_wr_en(3),
      O => we_3
    );
\gf36e2_inst.sngfifo36e2_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \gf36e2_inst.sngfifo36e2_i_4_n_0\,
      I1 => \gf36e2_inst.sngfifo36e2_1\,
      I2 => wr_en,
      I3 => fifo_prim_wr_en(4),
      O => we_4
    );
\gf36e2_inst.sngfifo36e2_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \gf36e2_inst.sngfifo36e2_i_4_n_0\,
      I1 => \gf36e2_inst.sngfifo36e2_1\,
      I2 => wr_en,
      I3 => fifo_prim_wr_en(5),
      O => we_5
    );
\gf36e2_inst.sngfifo36e2_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \gf36e2_inst.sngfifo36e2_i_4_n_0\,
      I1 => \gf36e2_inst.sngfifo36e2_1\,
      I2 => wr_en,
      I3 => fifo_prim_wr_en(6),
      O => we_6
    );
\gf36e2_inst.sngfifo36e2_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \gf36e2_inst.sngfifo36e2_i_4_n_0\,
      I1 => \gf36e2_inst.sngfifo36e2_1\,
      I2 => wr_en,
      I3 => fifo_prim_wr_en(7),
      O => we_7
    );
\gf36e2_inst.sngfifo36e2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^p_6_out\,
      I1 => p_3_out,
      I2 => p_28_out,
      I3 => p_18_out,
      O => \gf36e2_inst.sngfifo36e2_i_3_n_0\
    );
\gf36e2_inst.sngfifo36e2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^clk_0\,
      I1 => p_73_out,
      I2 => p_23_out,
      I3 => p_13_out,
      O => \gf36e2_inst.sngfifo36e2_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_85 is
  port (
    p_3_out : out STD_LOGIC;
    p_73_out : out STD_LOGIC;
    p_76_out : out STD_LOGIC;
    p_72_out : out STD_LOGIC;
    DOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    re_0 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_85 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_85;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_85 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_74_out : STD_LOGIC;
  signal p_75_out : STD_LOGIC;
  signal p_77_out : STD_LOGIC_VECTOR ( 71 downto 16 );
  signal p_80_out : STD_LOGIC;
  signal p_81_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_81_out,
      DIN(63 downto 16) => B"000000000000000000000000000000000000000000000000",
      DIN(15 downto 0) => din(15 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63 downto 16) => p_77_out(63 downto 16),
      DOUT(15 downto 0) => DOUT(15 downto 0),
      DOUTP(7 downto 0) => p_77_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_3_out,
      FULL => p_73_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_74_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_0,
      RDERR => p_2_out,
      RDRSTBUSY => p_76_out,
      REGCE => re_0,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_80_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_0,
      WRERR => p_75_out,
      WRRSTBUSY => p_72_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_86 is
  port (
    p_68_out : out STD_LOGIC;
    p_63_out : out STD_LOGIC;
    p_66_out : out STD_LOGIC;
    p_62_out : out STD_LOGIC;
    DOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    re_0 : out STD_LOGIC;
    re_2 : out STD_LOGIC;
    re_3 : out STD_LOGIC;
    re_4 : out STD_LOGIC;
    re_5 : out STD_LOGIC;
    re_6 : out STD_LOGIC;
    re_7 : out STD_LOGIC;
    we_0 : out STD_LOGIC;
    we_2 : out STD_LOGIC;
    we_3 : out STD_LOGIC;
    we_4 : out STD_LOGIC;
    we_5 : out STD_LOGIC;
    we_6 : out STD_LOGIC;
    we_7 : out STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rd_en : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_0\ : in STD_LOGIC;
    p_58_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_1\ : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_86 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_86;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_86 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal \^p_63_out\ : STD_LOGIC;
  signal p_64_out : STD_LOGIC;
  signal p_65_out : STD_LOGIC;
  signal p_67_out : STD_LOGIC_VECTOR ( 71 downto 16 );
  signal \^p_68_out\ : STD_LOGIC;
  signal p_69_out : STD_LOGIC;
  signal p_70_out : STD_LOGIC;
  signal p_71_out : STD_LOGIC;
  signal re_1 : STD_LOGIC;
  signal we_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_63_out <= \^p_63_out\;
  p_68_out <= \^p_68_out\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_71_out,
      DIN(63 downto 16) => B"000000000000000000000000000000000000000000000000",
      DIN(15 downto 0) => din(15 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63 downto 16) => p_67_out(63 downto 16),
      DOUT(15 downto 0) => DOUT(15 downto 0),
      DOUTP(7 downto 0) => p_67_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_68_out\,
      FULL => \^p_63_out\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_64_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_1,
      RDERR => p_69_out,
      RDRSTBUSY => p_66_out,
      REGCE => re_1,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_70_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_1,
      WRERR => p_65_out,
      WRRSTBUSY => p_62_out
    );
\gf36e2_inst.sngfifo36e2_i_1__111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => Q(0),
      O => re_0
    );
\gf36e2_inst.sngfifo36e2_i_1__112\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => Q(1),
      O => re_1
    );
\gf36e2_inst.sngfifo36e2_i_1__113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => Q(2),
      O => re_2
    );
\gf36e2_inst.sngfifo36e2_i_1__114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => Q(3),
      O => re_3
    );
\gf36e2_inst.sngfifo36e2_i_1__115\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => Q(4),
      O => re_4
    );
\gf36e2_inst.sngfifo36e2_i_1__116\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => Q(5),
      O => re_5
    );
\gf36e2_inst.sngfifo36e2_i_1__117\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => Q(6),
      O => re_6
    );
\gf36e2_inst.sngfifo36e2_i_1__118\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => Q(7),
      O => re_7
    );
\gf36e2_inst.sngfifo36e2_i_2__111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => \gf36e2_inst.sngfifo36e2_2\(0),
      O => we_0
    );
\gf36e2_inst.sngfifo36e2_i_2__112\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => \gf36e2_inst.sngfifo36e2_2\(1),
      O => we_1
    );
\gf36e2_inst.sngfifo36e2_i_2__113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => \gf36e2_inst.sngfifo36e2_2\(2),
      O => we_2
    );
\gf36e2_inst.sngfifo36e2_i_2__114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => \gf36e2_inst.sngfifo36e2_2\(3),
      O => we_3
    );
\gf36e2_inst.sngfifo36e2_i_2__115\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => \gf36e2_inst.sngfifo36e2_2\(4),
      O => we_4
    );
\gf36e2_inst.sngfifo36e2_i_2__116\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => \gf36e2_inst.sngfifo36e2_2\(5),
      O => we_5
    );
\gf36e2_inst.sngfifo36e2_i_2__117\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => \gf36e2_inst.sngfifo36e2_2\(6),
      O => we_6
    );
\gf36e2_inst.sngfifo36e2_i_2__118\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => \gf36e2_inst.sngfifo36e2_2\(7),
      O => we_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_87 is
  port (
    p_58_out : out STD_LOGIC;
    p_53_out : out STD_LOGIC;
    p_56_out : out STD_LOGIC;
    p_52_out : out STD_LOGIC;
    DOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    re_2 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_2 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\ : in STD_LOGIC;
    p_68_out : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ : in STD_LOGIC;
    p_63_out : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_87 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_87;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_87 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal \^p_53_out\ : STD_LOGIC;
  signal p_54_out : STD_LOGIC;
  signal p_55_out : STD_LOGIC;
  signal p_57_out : STD_LOGIC_VECTOR ( 71 downto 16 );
  signal \^p_58_out\ : STD_LOGIC;
  signal p_59_out : STD_LOGIC;
  signal p_60_out : STD_LOGIC;
  signal p_61_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_53_out <= \^p_53_out\;
  p_58_out <= \^p_58_out\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_61_out,
      DIN(63 downto 16) => B"000000000000000000000000000000000000000000000000",
      DIN(15 downto 0) => din(15 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63 downto 16) => p_57_out(63 downto 16),
      DOUT(15 downto 0) => DOUT(15 downto 0),
      DOUTP(7 downto 0) => p_57_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_58_out\,
      FULL => \^p_53_out\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_54_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_2,
      RDERR => p_59_out,
      RDRSTBUSY => p_56_out,
      REGCE => re_2,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_60_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_2,
      WRERR => p_55_out,
      WRRSTBUSY => p_52_out
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^p_53_out\,
      I1 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\,
      I2 => p_63_out,
      I3 => wr_en,
      O => wr_en_0(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^p_58_out\,
      I1 => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\,
      I2 => p_68_out,
      I3 => rd_en,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_88 is
  port (
    p_46_out : out STD_LOGIC;
    p_42_out : out STD_LOGIC;
    DOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk_0 : out STD_LOGIC;
    clk_1 : out STD_LOGIC;
    clk : in STD_LOGIC;
    re_3 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_3 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_28_out : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    p_38_out : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ : in STD_LOGIC;
    p_73_out : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_88 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_88;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_88 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_43_out : STD_LOGIC;
  signal p_44_out : STD_LOGIC;
  signal p_45_out : STD_LOGIC;
  signal p_47_out : STD_LOGIC_VECTOR ( 71 downto 16 );
  signal p_48_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal p_50_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_51_out,
      DIN(63 downto 16) => B"000000000000000000000000000000000000000000000000",
      DIN(15 downto 0) => din(15 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63 downto 16) => p_47_out(63 downto 16),
      DOUT(15 downto 0) => DOUT(15 downto 0),
      DOUTP(7 downto 0) => p_47_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_48_out,
      FULL => p_43_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_44_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_3,
      RDERR => p_49_out,
      RDRSTBUSY => p_46_out,
      REGCE => re_3,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_50_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_3,
      WRERR => p_45_out,
      WRRSTBUSY => p_42_out
    );
\gf36e2_inst.sngfifo36e2_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_48_out,
      I1 => p_28_out,
      I2 => p_6_out,
      I3 => p_3_out,
      I4 => p_18_out,
      I5 => p_38_out,
      O => clk_0
    );
\gf36e2_inst.sngfifo36e2_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_43_out,
      I1 => p_23_out,
      I2 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\,
      I3 => p_73_out,
      I4 => p_13_out,
      I5 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\,
      O => clk_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_89 is
  port (
    p_38_out : out STD_LOGIC;
    clk_0 : out STD_LOGIC;
    p_36_out : out STD_LOGIC;
    p_32_out : out STD_LOGIC;
    DOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    re_4 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_4 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_89 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_89;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_89 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_34_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC_VECTOR ( 71 downto 16 );
  signal p_39_out : STD_LOGIC;
  signal p_40_out : STD_LOGIC;
  signal p_41_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_41_out,
      DIN(63 downto 16) => B"000000000000000000000000000000000000000000000000",
      DIN(15 downto 0) => din(15 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63 downto 16) => p_37_out(63 downto 16),
      DOUT(15 downto 0) => DOUT(15 downto 0),
      DOUTP(7 downto 0) => p_37_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_38_out,
      FULL => clk_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_34_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_4,
      RDERR => p_39_out,
      RDRSTBUSY => p_36_out,
      REGCE => re_4,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_40_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_4,
      WRERR => p_35_out,
      WRRSTBUSY => p_32_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_90 is
  port (
    p_28_out : out STD_LOGIC;
    p_23_out : out STD_LOGIC;
    p_26_out : out STD_LOGIC;
    p_22_out : out STD_LOGIC;
    DOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    re_5 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_5 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_90 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_90;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_90 is
  signal dbe : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC_VECTOR ( 71 downto 16 );
  signal p_29_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(5),
      DIN(63 downto 16) => B"000000000000000000000000000000000000000000000000",
      DIN(15 downto 0) => din(15 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63 downto 16) => p_27_out(63 downto 16),
      DOUT(15 downto 0) => DOUT(15 downto 0),
      DOUTP(7 downto 0) => p_27_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_28_out,
      FULL => p_23_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_24_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_5,
      RDERR => p_29_out,
      RDRSTBUSY => p_26_out,
      REGCE => re_5,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_30_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_5,
      WRERR => p_25_out,
      WRRSTBUSY => p_22_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_91 is
  port (
    p_18_out : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    p_16_out : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    DOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    re_6 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_6 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_91 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_91;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_91 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC_VECTOR ( 71 downto 16 );
  signal p_19_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_21_out,
      DIN(63 downto 16) => B"000000000000000000000000000000000000000000000000",
      DIN(15 downto 0) => din(15 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63 downto 16) => p_17_out(63 downto 16),
      DOUT(15 downto 0) => DOUT(15 downto 0),
      DOUTP(7 downto 0) => p_17_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_18_out,
      FULL => p_13_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_14_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_6,
      RDERR => p_19_out,
      RDRSTBUSY => p_16_out,
      REGCE => re_6,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_20_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_6,
      WRERR => p_15_out,
      WRRSTBUSY => p_12_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_92 is
  port (
    p_6_out : out STD_LOGIC;
    clk_0 : out STD_LOGIC;
    clk_1 : out STD_LOGIC;
    clk_2 : out STD_LOGIC;
    DOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    re_7 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_7 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_92 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_92;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_92 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_10\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_6\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_5_out : STD_LOGIC_VECTOR ( 71 downto 16 );
  signal p_7_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_9_out,
      DIN(63 downto 16) => B"000000000000000000000000000000000000000000000000",
      DIN(15 downto 0) => din(15 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63 downto 16) => p_5_out(63 downto 16),
      DOUT(15 downto 0) => DOUT(15 downto 0),
      DOUTP(7 downto 0) => p_5_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_6_out,
      FULL => clk_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => \gf36e2_inst.sngfifo36e2_n_6\,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_7,
      RDERR => p_7_out,
      RDRSTBUSY => clk_1,
      REGCE => re_7,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_8_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_7,
      WRERR => \gf36e2_inst.sngfifo36e2_n_10\,
      WRRSTBUSY => clk_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_93 is
  port (
    p_3_out : out STD_LOGIC;
    p_73_out : out STD_LOGIC;
    p_76_out : out STD_LOGIC;
    p_72_out : out STD_LOGIC;
    p_77_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_0 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_93 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_93;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_93 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_74_out : STD_LOGIC;
  signal p_75_out : STD_LOGIC;
  signal p_80_out : STD_LOGIC;
  signal p_81_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_81_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_77_out(63 downto 0),
      DOUTP(7 downto 0) => p_77_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_3_out,
      FULL => p_73_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_74_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_0,
      RDERR => p_2_out,
      RDRSTBUSY => p_76_out,
      REGCE => re_0,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_80_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_0,
      WRERR => p_75_out,
      WRRSTBUSY => p_72_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_94 is
  port (
    p_68_out : out STD_LOGIC;
    p_63_out : out STD_LOGIC;
    p_66_out : out STD_LOGIC;
    p_62_out : out STD_LOGIC;
    p_67_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    re_0 : out STD_LOGIC;
    re_2 : out STD_LOGIC;
    re_3 : out STD_LOGIC;
    re_4 : out STD_LOGIC;
    re_5 : out STD_LOGIC;
    re_6 : out STD_LOGIC;
    re_7 : out STD_LOGIC;
    we_0 : out STD_LOGIC;
    we_2 : out STD_LOGIC;
    we_3 : out STD_LOGIC;
    we_4 : out STD_LOGIC;
    we_5 : out STD_LOGIC;
    we_6 : out STD_LOGIC;
    we_7 : out STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_en : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_0\ : in STD_LOGIC;
    p_58_out : in STD_LOGIC;
    fifo_prim_rd_en : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_1\ : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    fifo_prim_wr_en : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_94 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_94;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_94 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal \^p_63_out\ : STD_LOGIC;
  signal p_64_out : STD_LOGIC;
  signal p_65_out : STD_LOGIC;
  signal \^p_68_out\ : STD_LOGIC;
  signal p_69_out : STD_LOGIC;
  signal p_70_out : STD_LOGIC;
  signal p_71_out : STD_LOGIC;
  signal re_1 : STD_LOGIC;
  signal we_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_63_out <= \^p_63_out\;
  p_68_out <= \^p_68_out\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_71_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_67_out(63 downto 0),
      DOUTP(7 downto 0) => p_67_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_68_out\,
      FULL => \^p_63_out\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_64_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_1,
      RDERR => p_69_out,
      RDRSTBUSY => p_66_out,
      REGCE => re_1,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_70_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_1,
      WRERR => p_65_out,
      WRRSTBUSY => p_62_out
    );
\gf36e2_inst.sngfifo36e2_i_1__103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(0),
      O => re_0
    );
\gf36e2_inst.sngfifo36e2_i_1__104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(1),
      O => re_1
    );
\gf36e2_inst.sngfifo36e2_i_1__105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(2),
      O => re_2
    );
\gf36e2_inst.sngfifo36e2_i_1__106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(3),
      O => re_3
    );
\gf36e2_inst.sngfifo36e2_i_1__107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(4),
      O => re_4
    );
\gf36e2_inst.sngfifo36e2_i_1__108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(5),
      O => re_5
    );
\gf36e2_inst.sngfifo36e2_i_1__109\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(6),
      O => re_6
    );
\gf36e2_inst.sngfifo36e2_i_1__110\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_68_out\,
      I2 => \gf36e2_inst.sngfifo36e2_0\,
      I3 => p_58_out,
      I4 => fifo_prim_rd_en(7),
      O => re_7
    );
\gf36e2_inst.sngfifo36e2_i_2__103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(0),
      O => we_0
    );
\gf36e2_inst.sngfifo36e2_i_2__104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(1),
      O => we_1
    );
\gf36e2_inst.sngfifo36e2_i_2__105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(2),
      O => we_2
    );
\gf36e2_inst.sngfifo36e2_i_2__106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(3),
      O => we_3
    );
\gf36e2_inst.sngfifo36e2_i_2__107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(4),
      O => we_4
    );
\gf36e2_inst.sngfifo36e2_i_2__108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(5),
      O => we_5
    );
\gf36e2_inst.sngfifo36e2_i_2__109\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(6),
      O => we_6
    );
\gf36e2_inst.sngfifo36e2_i_2__110\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => wr_en,
      I1 => \^p_63_out\,
      I2 => \gf36e2_inst.sngfifo36e2_1\,
      I3 => p_53_out,
      I4 => fifo_prim_wr_en(7),
      O => we_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_95 is
  port (
    p_58_out : out STD_LOGIC;
    p_53_out : out STD_LOGIC;
    p_56_out : out STD_LOGIC;
    p_52_out : out STD_LOGIC;
    p_57_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    re_2 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_2 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\ : in STD_LOGIC;
    p_68_out : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ : in STD_LOGIC;
    p_63_out : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_95 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_95;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_95 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal \^p_53_out\ : STD_LOGIC;
  signal p_54_out : STD_LOGIC;
  signal p_55_out : STD_LOGIC;
  signal \^p_58_out\ : STD_LOGIC;
  signal p_59_out : STD_LOGIC;
  signal p_60_out : STD_LOGIC;
  signal p_61_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_53_out <= \^p_53_out\;
  p_58_out <= \^p_58_out\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_61_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_57_out(63 downto 0),
      DOUTP(7 downto 0) => p_57_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_58_out\,
      FULL => \^p_53_out\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_54_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_2,
      RDERR => p_59_out,
      RDRSTBUSY => p_56_out,
      REGCE => re_2,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_60_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_2,
      WRERR => p_55_out,
      WRRSTBUSY => p_52_out
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^p_53_out\,
      I1 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\,
      I2 => p_63_out,
      I3 => wr_en,
      O => wr_en_0(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \^p_58_out\,
      I1 => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\,
      I2 => p_68_out,
      I3 => rd_en,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_96 is
  port (
    p_46_out : out STD_LOGIC;
    p_42_out : out STD_LOGIC;
    p_47_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk_0 : out STD_LOGIC;
    clk_1 : out STD_LOGIC;
    clk : in STD_LOGIC;
    re_3 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_3 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    p_28_out : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    p_38_out : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ : in STD_LOGIC;
    p_73_out : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_96 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_96;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_96 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_43_out : STD_LOGIC;
  signal p_44_out : STD_LOGIC;
  signal p_45_out : STD_LOGIC;
  signal p_48_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal p_50_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_51_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_47_out(63 downto 0),
      DOUTP(7 downto 0) => p_47_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_48_out,
      FULL => p_43_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_44_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_3,
      RDERR => p_49_out,
      RDRSTBUSY => p_46_out,
      REGCE => re_3,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_50_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_3,
      WRERR => p_45_out,
      WRRSTBUSY => p_42_out
    );
\gf36e2_inst.sngfifo36e2_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_48_out,
      I1 => p_28_out,
      I2 => p_6_out,
      I3 => p_3_out,
      I4 => p_18_out,
      I5 => p_38_out,
      O => clk_0
    );
\gf36e2_inst.sngfifo36e2_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_43_out,
      I1 => p_23_out,
      I2 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\,
      I3 => p_73_out,
      I4 => p_13_out,
      I5 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\,
      O => clk_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_97 is
  port (
    p_38_out : out STD_LOGIC;
    clk_0 : out STD_LOGIC;
    p_36_out : out STD_LOGIC;
    p_32_out : out STD_LOGIC;
    p_37_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_4 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_4 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_97 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_97;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_97 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_34_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal p_40_out : STD_LOGIC;
  signal p_41_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_41_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_37_out(63 downto 0),
      DOUTP(7 downto 0) => p_37_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_38_out,
      FULL => clk_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_34_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_4,
      RDERR => p_39_out,
      RDRSTBUSY => p_36_out,
      REGCE => re_4,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_40_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_4,
      WRERR => p_35_out,
      WRRSTBUSY => p_32_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_98 is
  port (
    p_28_out : out STD_LOGIC;
    p_23_out : out STD_LOGIC;
    p_26_out : out STD_LOGIC;
    p_22_out : out STD_LOGIC;
    p_27_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_5 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_5 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_98 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_98;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_98 is
  signal dbe : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_29_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(5),
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_27_out(63 downto 0),
      DOUTP(7 downto 0) => p_27_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_28_out,
      FULL => p_23_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_24_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_5,
      RDERR => p_29_out,
      RDRSTBUSY => p_26_out,
      REGCE => re_5,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_30_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_5,
      WRERR => p_25_out,
      WRRSTBUSY => p_22_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_99 is
  port (
    p_18_out : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    p_16_out : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    p_17_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    re_6 : in STD_LOGIC;
    srst : in STD_LOGIC;
    we_6 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_99 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_99;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_99 is
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_168\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_169\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_170\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_171\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_172\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_173\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_174\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_175\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_40\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_41\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_42\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_43\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_44\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_45\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_46\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_47\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_48\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_49\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_50\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_51\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_52\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_53\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_54\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_55\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_56\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_57\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_58\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_59\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_60\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_61\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_62\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_63\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_64\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_65\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_66\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_67\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_68\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_69\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_70\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_71\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_72\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_73\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_74\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_75\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_76\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_77\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_78\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_79\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_80\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_81\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_82\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_83\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_84\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_85\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_86\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_87\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_88\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_89\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_90\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_91\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_92\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_93\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_94\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_95\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_96\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_97\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_98\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_99\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "COMMON",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "FALSE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 72,
      REGISTER_MODE => "REGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 72
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63) => \gf36e2_inst.sngfifo36e2_n_40\,
      CASDOUT(62) => \gf36e2_inst.sngfifo36e2_n_41\,
      CASDOUT(61) => \gf36e2_inst.sngfifo36e2_n_42\,
      CASDOUT(60) => \gf36e2_inst.sngfifo36e2_n_43\,
      CASDOUT(59) => \gf36e2_inst.sngfifo36e2_n_44\,
      CASDOUT(58) => \gf36e2_inst.sngfifo36e2_n_45\,
      CASDOUT(57) => \gf36e2_inst.sngfifo36e2_n_46\,
      CASDOUT(56) => \gf36e2_inst.sngfifo36e2_n_47\,
      CASDOUT(55) => \gf36e2_inst.sngfifo36e2_n_48\,
      CASDOUT(54) => \gf36e2_inst.sngfifo36e2_n_49\,
      CASDOUT(53) => \gf36e2_inst.sngfifo36e2_n_50\,
      CASDOUT(52) => \gf36e2_inst.sngfifo36e2_n_51\,
      CASDOUT(51) => \gf36e2_inst.sngfifo36e2_n_52\,
      CASDOUT(50) => \gf36e2_inst.sngfifo36e2_n_53\,
      CASDOUT(49) => \gf36e2_inst.sngfifo36e2_n_54\,
      CASDOUT(48) => \gf36e2_inst.sngfifo36e2_n_55\,
      CASDOUT(47) => \gf36e2_inst.sngfifo36e2_n_56\,
      CASDOUT(46) => \gf36e2_inst.sngfifo36e2_n_57\,
      CASDOUT(45) => \gf36e2_inst.sngfifo36e2_n_58\,
      CASDOUT(44) => \gf36e2_inst.sngfifo36e2_n_59\,
      CASDOUT(43) => \gf36e2_inst.sngfifo36e2_n_60\,
      CASDOUT(42) => \gf36e2_inst.sngfifo36e2_n_61\,
      CASDOUT(41) => \gf36e2_inst.sngfifo36e2_n_62\,
      CASDOUT(40) => \gf36e2_inst.sngfifo36e2_n_63\,
      CASDOUT(39) => \gf36e2_inst.sngfifo36e2_n_64\,
      CASDOUT(38) => \gf36e2_inst.sngfifo36e2_n_65\,
      CASDOUT(37) => \gf36e2_inst.sngfifo36e2_n_66\,
      CASDOUT(36) => \gf36e2_inst.sngfifo36e2_n_67\,
      CASDOUT(35) => \gf36e2_inst.sngfifo36e2_n_68\,
      CASDOUT(34) => \gf36e2_inst.sngfifo36e2_n_69\,
      CASDOUT(33) => \gf36e2_inst.sngfifo36e2_n_70\,
      CASDOUT(32) => \gf36e2_inst.sngfifo36e2_n_71\,
      CASDOUT(31) => \gf36e2_inst.sngfifo36e2_n_72\,
      CASDOUT(30) => \gf36e2_inst.sngfifo36e2_n_73\,
      CASDOUT(29) => \gf36e2_inst.sngfifo36e2_n_74\,
      CASDOUT(28) => \gf36e2_inst.sngfifo36e2_n_75\,
      CASDOUT(27) => \gf36e2_inst.sngfifo36e2_n_76\,
      CASDOUT(26) => \gf36e2_inst.sngfifo36e2_n_77\,
      CASDOUT(25) => \gf36e2_inst.sngfifo36e2_n_78\,
      CASDOUT(24) => \gf36e2_inst.sngfifo36e2_n_79\,
      CASDOUT(23) => \gf36e2_inst.sngfifo36e2_n_80\,
      CASDOUT(22) => \gf36e2_inst.sngfifo36e2_n_81\,
      CASDOUT(21) => \gf36e2_inst.sngfifo36e2_n_82\,
      CASDOUT(20) => \gf36e2_inst.sngfifo36e2_n_83\,
      CASDOUT(19) => \gf36e2_inst.sngfifo36e2_n_84\,
      CASDOUT(18) => \gf36e2_inst.sngfifo36e2_n_85\,
      CASDOUT(17) => \gf36e2_inst.sngfifo36e2_n_86\,
      CASDOUT(16) => \gf36e2_inst.sngfifo36e2_n_87\,
      CASDOUT(15) => \gf36e2_inst.sngfifo36e2_n_88\,
      CASDOUT(14) => \gf36e2_inst.sngfifo36e2_n_89\,
      CASDOUT(13) => \gf36e2_inst.sngfifo36e2_n_90\,
      CASDOUT(12) => \gf36e2_inst.sngfifo36e2_n_91\,
      CASDOUT(11) => \gf36e2_inst.sngfifo36e2_n_92\,
      CASDOUT(10) => \gf36e2_inst.sngfifo36e2_n_93\,
      CASDOUT(9) => \gf36e2_inst.sngfifo36e2_n_94\,
      CASDOUT(8) => \gf36e2_inst.sngfifo36e2_n_95\,
      CASDOUT(7) => \gf36e2_inst.sngfifo36e2_n_96\,
      CASDOUT(6) => \gf36e2_inst.sngfifo36e2_n_97\,
      CASDOUT(5) => \gf36e2_inst.sngfifo36e2_n_98\,
      CASDOUT(4) => \gf36e2_inst.sngfifo36e2_n_99\,
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7) => \gf36e2_inst.sngfifo36e2_n_168\,
      CASDOUTP(6) => \gf36e2_inst.sngfifo36e2_n_169\,
      CASDOUTP(5) => \gf36e2_inst.sngfifo36e2_n_170\,
      CASDOUTP(4) => \gf36e2_inst.sngfifo36e2_n_171\,
      CASDOUTP(3) => \gf36e2_inst.sngfifo36e2_n_172\,
      CASDOUTP(2) => \gf36e2_inst.sngfifo36e2_n_173\,
      CASDOUTP(1) => \gf36e2_inst.sngfifo36e2_n_174\,
      CASDOUTP(0) => \gf36e2_inst.sngfifo36e2_n_175\,
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => p_21_out,
      DIN(63 downto 0) => din(63 downto 0),
      DINP(7 downto 0) => din(71 downto 64),
      DOUT(63 downto 0) => p_17_out(63 downto 0),
      DOUTP(7 downto 0) => p_17_out(71 downto 64),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_18_out,
      FULL => p_13_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => \gf36e2_inst.sngfifo36e2_n_5\,
      PROGFULL => p_14_out,
      RDCLK => clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_6,
      RDERR => p_19_out,
      RDRSTBUSY => p_16_out,
      REGCE => re_6,
      RST => srst,
      RSTREG => srst,
      SBITERR => p_20_out,
      SLEEP => '0',
      WRCLK => clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_6,
      WRERR => p_15_out,
      WRRSTBUSY => p_12_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth is
  port (
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth is
  signal \dout[648]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[648]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[649]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[649]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[650]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[650]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[651]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[651]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[652]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[652]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[653]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[653]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[654]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[654]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[655]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[655]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[656]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[656]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[657]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[657]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[658]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[658]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[659]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[659]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[660]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[660]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[661]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[661]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[662]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[662]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[663]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[663]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[664]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[664]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[665]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[665]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[666]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[666]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[667]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[667]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[668]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[668]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[669]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[669]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[670]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[670]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[671]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[671]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[672]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[672]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[673]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[673]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[674]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[674]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[675]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[675]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[676]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[676]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[677]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[677]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[678]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[678]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[679]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[679]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[680]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[680]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[681]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[681]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[682]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[682]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[683]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[683]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[684]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[684]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[685]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[685]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[686]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[686]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[687]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[687]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[688]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[688]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[689]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[689]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[690]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[690]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[691]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[691]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[692]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[692]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[693]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[693]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[694]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[694]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[695]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[695]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[696]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[696]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[697]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[697]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[698]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[698]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[699]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[699]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[700]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[700]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[701]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[701]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[702]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[702]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[703]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[703]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[704]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[704]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[705]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[705]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[706]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[706]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[707]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[707]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[708]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[708]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[709]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[709]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[710]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[710]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[711]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[711]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[712]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[712]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[713]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[713]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[714]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[714]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[715]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[715]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[716]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[716]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[717]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[717]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[718]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[718]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[719]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[719]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal dout_mux_sel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout_mux_sel_dly : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_18_out : STD_LOGIC;
  signal p_22_out : STD_LOGIC;
  signal p_23_out : STD_LOGIC;
  signal p_26_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_28_out : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_33_out : STD_LOGIC;
  signal p_36_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_38_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_42_out : STD_LOGIC;
  signal p_46_out : STD_LOGIC;
  signal p_47_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_52_out : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_56_out : STD_LOGIC;
  signal p_57_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_58_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_62_out : STD_LOGIC;
  signal p_63_out : STD_LOGIC;
  signal p_66_out : STD_LOGIC;
  signal p_67_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_68_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_72_out : STD_LOGIC;
  signal p_73_out : STD_LOGIC;
  signal p_76_out : STD_LOGIC;
  signal p_77_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal re_0 : STD_LOGIC;
  signal re_2 : STD_LOGIC;
  signal re_3 : STD_LOGIC;
  signal re_4 : STD_LOGIC;
  signal re_5 : STD_LOGIC;
  signal re_6 : STD_LOGIC;
  signal re_7 : STD_LOGIC;
  signal srst_qr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of srst_qr : signal is "true";
  attribute msgon : string;
  attribute msgon of srst_qr : signal is "true";
  signal we_0 : STD_LOGIC;
  signal we_2 : STD_LOGIC;
  signal we_3 : STD_LOGIC;
  signal we_4 : STD_LOGIC;
  signal we_5 : STD_LOGIC;
  signal we_6 : STD_LOGIC;
  signal we_7 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_3\ : label is "soft_lutpair0";
begin
\dout[648]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[648]_INST_0_i_1_n_0\,
      I1 => \dout[648]_INST_0_i_2_n_0\,
      O => dout(0),
      S => dout_mux_sel_dly(2)
    );
\dout[648]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(0),
      I1 => p_57_out(0),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(0),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(0),
      O => \dout[648]_INST_0_i_1_n_0\
    );
\dout[648]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(0),
      I1 => p_17_out(0),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(0),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(0),
      O => \dout[648]_INST_0_i_2_n_0\
    );
\dout[649]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[649]_INST_0_i_1_n_0\,
      I1 => \dout[649]_INST_0_i_2_n_0\,
      O => dout(1),
      S => dout_mux_sel_dly(2)
    );
\dout[649]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(1),
      I1 => p_57_out(1),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(1),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(1),
      O => \dout[649]_INST_0_i_1_n_0\
    );
\dout[649]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(1),
      I1 => p_17_out(1),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(1),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(1),
      O => \dout[649]_INST_0_i_2_n_0\
    );
\dout[650]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[650]_INST_0_i_1_n_0\,
      I1 => \dout[650]_INST_0_i_2_n_0\,
      O => dout(2),
      S => dout_mux_sel_dly(2)
    );
\dout[650]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(2),
      I1 => p_57_out(2),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(2),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(2),
      O => \dout[650]_INST_0_i_1_n_0\
    );
\dout[650]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(2),
      I1 => p_17_out(2),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(2),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(2),
      O => \dout[650]_INST_0_i_2_n_0\
    );
\dout[651]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[651]_INST_0_i_1_n_0\,
      I1 => \dout[651]_INST_0_i_2_n_0\,
      O => dout(3),
      S => dout_mux_sel_dly(2)
    );
\dout[651]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(3),
      I1 => p_57_out(3),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(3),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(3),
      O => \dout[651]_INST_0_i_1_n_0\
    );
\dout[651]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(3),
      I1 => p_17_out(3),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(3),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(3),
      O => \dout[651]_INST_0_i_2_n_0\
    );
\dout[652]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[652]_INST_0_i_1_n_0\,
      I1 => \dout[652]_INST_0_i_2_n_0\,
      O => dout(4),
      S => dout_mux_sel_dly(2)
    );
\dout[652]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(4),
      I1 => p_57_out(4),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(4),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(4),
      O => \dout[652]_INST_0_i_1_n_0\
    );
\dout[652]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(4),
      I1 => p_17_out(4),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(4),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(4),
      O => \dout[652]_INST_0_i_2_n_0\
    );
\dout[653]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[653]_INST_0_i_1_n_0\,
      I1 => \dout[653]_INST_0_i_2_n_0\,
      O => dout(5),
      S => dout_mux_sel_dly(2)
    );
\dout[653]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(5),
      I1 => p_57_out(5),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(5),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(5),
      O => \dout[653]_INST_0_i_1_n_0\
    );
\dout[653]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(5),
      I1 => p_17_out(5),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(5),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(5),
      O => \dout[653]_INST_0_i_2_n_0\
    );
\dout[654]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[654]_INST_0_i_1_n_0\,
      I1 => \dout[654]_INST_0_i_2_n_0\,
      O => dout(6),
      S => dout_mux_sel_dly(2)
    );
\dout[654]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(6),
      I1 => p_57_out(6),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(6),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(6),
      O => \dout[654]_INST_0_i_1_n_0\
    );
\dout[654]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(6),
      I1 => p_17_out(6),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(6),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(6),
      O => \dout[654]_INST_0_i_2_n_0\
    );
\dout[655]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[655]_INST_0_i_1_n_0\,
      I1 => \dout[655]_INST_0_i_2_n_0\,
      O => dout(7),
      S => dout_mux_sel_dly(2)
    );
\dout[655]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(7),
      I1 => p_57_out(7),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(7),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(7),
      O => \dout[655]_INST_0_i_1_n_0\
    );
\dout[655]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(7),
      I1 => p_17_out(7),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(7),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(7),
      O => \dout[655]_INST_0_i_2_n_0\
    );
\dout[656]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[656]_INST_0_i_1_n_0\,
      I1 => \dout[656]_INST_0_i_2_n_0\,
      O => dout(8),
      S => dout_mux_sel_dly(2)
    );
\dout[656]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(8),
      I1 => p_57_out(8),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(8),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(8),
      O => \dout[656]_INST_0_i_1_n_0\
    );
\dout[656]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(8),
      I1 => p_17_out(8),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(8),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(8),
      O => \dout[656]_INST_0_i_2_n_0\
    );
\dout[657]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[657]_INST_0_i_1_n_0\,
      I1 => \dout[657]_INST_0_i_2_n_0\,
      O => dout(9),
      S => dout_mux_sel_dly(2)
    );
\dout[657]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(9),
      I1 => p_57_out(9),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(9),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(9),
      O => \dout[657]_INST_0_i_1_n_0\
    );
\dout[657]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(9),
      I1 => p_17_out(9),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(9),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(9),
      O => \dout[657]_INST_0_i_2_n_0\
    );
\dout[658]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[658]_INST_0_i_1_n_0\,
      I1 => \dout[658]_INST_0_i_2_n_0\,
      O => dout(10),
      S => dout_mux_sel_dly(2)
    );
\dout[658]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(10),
      I1 => p_57_out(10),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(10),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(10),
      O => \dout[658]_INST_0_i_1_n_0\
    );
\dout[658]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(10),
      I1 => p_17_out(10),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(10),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(10),
      O => \dout[658]_INST_0_i_2_n_0\
    );
\dout[659]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[659]_INST_0_i_1_n_0\,
      I1 => \dout[659]_INST_0_i_2_n_0\,
      O => dout(11),
      S => dout_mux_sel_dly(2)
    );
\dout[659]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(11),
      I1 => p_57_out(11),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(11),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(11),
      O => \dout[659]_INST_0_i_1_n_0\
    );
\dout[659]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(11),
      I1 => p_17_out(11),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(11),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(11),
      O => \dout[659]_INST_0_i_2_n_0\
    );
\dout[660]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[660]_INST_0_i_1_n_0\,
      I1 => \dout[660]_INST_0_i_2_n_0\,
      O => dout(12),
      S => dout_mux_sel_dly(2)
    );
\dout[660]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(12),
      I1 => p_57_out(12),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(12),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(12),
      O => \dout[660]_INST_0_i_1_n_0\
    );
\dout[660]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(12),
      I1 => p_17_out(12),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(12),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(12),
      O => \dout[660]_INST_0_i_2_n_0\
    );
\dout[661]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[661]_INST_0_i_1_n_0\,
      I1 => \dout[661]_INST_0_i_2_n_0\,
      O => dout(13),
      S => dout_mux_sel_dly(2)
    );
\dout[661]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(13),
      I1 => p_57_out(13),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(13),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(13),
      O => \dout[661]_INST_0_i_1_n_0\
    );
\dout[661]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(13),
      I1 => p_17_out(13),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(13),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(13),
      O => \dout[661]_INST_0_i_2_n_0\
    );
\dout[662]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[662]_INST_0_i_1_n_0\,
      I1 => \dout[662]_INST_0_i_2_n_0\,
      O => dout(14),
      S => dout_mux_sel_dly(2)
    );
\dout[662]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(14),
      I1 => p_57_out(14),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(14),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(14),
      O => \dout[662]_INST_0_i_1_n_0\
    );
\dout[662]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(14),
      I1 => p_17_out(14),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(14),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(14),
      O => \dout[662]_INST_0_i_2_n_0\
    );
\dout[663]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[663]_INST_0_i_1_n_0\,
      I1 => \dout[663]_INST_0_i_2_n_0\,
      O => dout(15),
      S => dout_mux_sel_dly(2)
    );
\dout[663]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(15),
      I1 => p_57_out(15),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(15),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(15),
      O => \dout[663]_INST_0_i_1_n_0\
    );
\dout[663]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(15),
      I1 => p_17_out(15),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(15),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(15),
      O => \dout[663]_INST_0_i_2_n_0\
    );
\dout[664]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[664]_INST_0_i_1_n_0\,
      I1 => \dout[664]_INST_0_i_2_n_0\,
      O => dout(16),
      S => dout_mux_sel_dly(2)
    );
\dout[664]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(16),
      I1 => p_57_out(16),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(16),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(16),
      O => \dout[664]_INST_0_i_1_n_0\
    );
\dout[664]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(16),
      I1 => p_17_out(16),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(16),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(16),
      O => \dout[664]_INST_0_i_2_n_0\
    );
\dout[665]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[665]_INST_0_i_1_n_0\,
      I1 => \dout[665]_INST_0_i_2_n_0\,
      O => dout(17),
      S => dout_mux_sel_dly(2)
    );
\dout[665]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(17),
      I1 => p_57_out(17),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(17),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(17),
      O => \dout[665]_INST_0_i_1_n_0\
    );
\dout[665]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(17),
      I1 => p_17_out(17),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(17),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(17),
      O => \dout[665]_INST_0_i_2_n_0\
    );
\dout[666]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[666]_INST_0_i_1_n_0\,
      I1 => \dout[666]_INST_0_i_2_n_0\,
      O => dout(18),
      S => dout_mux_sel_dly(2)
    );
\dout[666]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(18),
      I1 => p_57_out(18),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(18),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(18),
      O => \dout[666]_INST_0_i_1_n_0\
    );
\dout[666]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(18),
      I1 => p_17_out(18),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(18),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(18),
      O => \dout[666]_INST_0_i_2_n_0\
    );
\dout[667]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[667]_INST_0_i_1_n_0\,
      I1 => \dout[667]_INST_0_i_2_n_0\,
      O => dout(19),
      S => dout_mux_sel_dly(2)
    );
\dout[667]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(19),
      I1 => p_57_out(19),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(19),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(19),
      O => \dout[667]_INST_0_i_1_n_0\
    );
\dout[667]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(19),
      I1 => p_17_out(19),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(19),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(19),
      O => \dout[667]_INST_0_i_2_n_0\
    );
\dout[668]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[668]_INST_0_i_1_n_0\,
      I1 => \dout[668]_INST_0_i_2_n_0\,
      O => dout(20),
      S => dout_mux_sel_dly(2)
    );
\dout[668]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(20),
      I1 => p_57_out(20),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(20),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(20),
      O => \dout[668]_INST_0_i_1_n_0\
    );
\dout[668]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(20),
      I1 => p_17_out(20),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(20),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(20),
      O => \dout[668]_INST_0_i_2_n_0\
    );
\dout[669]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[669]_INST_0_i_1_n_0\,
      I1 => \dout[669]_INST_0_i_2_n_0\,
      O => dout(21),
      S => dout_mux_sel_dly(2)
    );
\dout[669]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(21),
      I1 => p_57_out(21),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(21),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(21),
      O => \dout[669]_INST_0_i_1_n_0\
    );
\dout[669]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(21),
      I1 => p_17_out(21),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(21),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(21),
      O => \dout[669]_INST_0_i_2_n_0\
    );
\dout[670]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[670]_INST_0_i_1_n_0\,
      I1 => \dout[670]_INST_0_i_2_n_0\,
      O => dout(22),
      S => dout_mux_sel_dly(2)
    );
\dout[670]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(22),
      I1 => p_57_out(22),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(22),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(22),
      O => \dout[670]_INST_0_i_1_n_0\
    );
\dout[670]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(22),
      I1 => p_17_out(22),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(22),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(22),
      O => \dout[670]_INST_0_i_2_n_0\
    );
\dout[671]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[671]_INST_0_i_1_n_0\,
      I1 => \dout[671]_INST_0_i_2_n_0\,
      O => dout(23),
      S => dout_mux_sel_dly(2)
    );
\dout[671]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(23),
      I1 => p_57_out(23),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(23),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(23),
      O => \dout[671]_INST_0_i_1_n_0\
    );
\dout[671]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(23),
      I1 => p_17_out(23),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(23),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(23),
      O => \dout[671]_INST_0_i_2_n_0\
    );
\dout[672]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[672]_INST_0_i_1_n_0\,
      I1 => \dout[672]_INST_0_i_2_n_0\,
      O => dout(24),
      S => dout_mux_sel_dly(2)
    );
\dout[672]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(24),
      I1 => p_57_out(24),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(24),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(24),
      O => \dout[672]_INST_0_i_1_n_0\
    );
\dout[672]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(24),
      I1 => p_17_out(24),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(24),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(24),
      O => \dout[672]_INST_0_i_2_n_0\
    );
\dout[673]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[673]_INST_0_i_1_n_0\,
      I1 => \dout[673]_INST_0_i_2_n_0\,
      O => dout(25),
      S => dout_mux_sel_dly(2)
    );
\dout[673]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(25),
      I1 => p_57_out(25),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(25),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(25),
      O => \dout[673]_INST_0_i_1_n_0\
    );
\dout[673]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(25),
      I1 => p_17_out(25),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(25),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(25),
      O => \dout[673]_INST_0_i_2_n_0\
    );
\dout[674]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[674]_INST_0_i_1_n_0\,
      I1 => \dout[674]_INST_0_i_2_n_0\,
      O => dout(26),
      S => dout_mux_sel_dly(2)
    );
\dout[674]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(26),
      I1 => p_57_out(26),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(26),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(26),
      O => \dout[674]_INST_0_i_1_n_0\
    );
\dout[674]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(26),
      I1 => p_17_out(26),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(26),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(26),
      O => \dout[674]_INST_0_i_2_n_0\
    );
\dout[675]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[675]_INST_0_i_1_n_0\,
      I1 => \dout[675]_INST_0_i_2_n_0\,
      O => dout(27),
      S => dout_mux_sel_dly(2)
    );
\dout[675]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(27),
      I1 => p_57_out(27),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(27),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(27),
      O => \dout[675]_INST_0_i_1_n_0\
    );
\dout[675]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(27),
      I1 => p_17_out(27),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(27),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(27),
      O => \dout[675]_INST_0_i_2_n_0\
    );
\dout[676]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[676]_INST_0_i_1_n_0\,
      I1 => \dout[676]_INST_0_i_2_n_0\,
      O => dout(28),
      S => dout_mux_sel_dly(2)
    );
\dout[676]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(28),
      I1 => p_57_out(28),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(28),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(28),
      O => \dout[676]_INST_0_i_1_n_0\
    );
\dout[676]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(28),
      I1 => p_17_out(28),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(28),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(28),
      O => \dout[676]_INST_0_i_2_n_0\
    );
\dout[677]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[677]_INST_0_i_1_n_0\,
      I1 => \dout[677]_INST_0_i_2_n_0\,
      O => dout(29),
      S => dout_mux_sel_dly(2)
    );
\dout[677]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(29),
      I1 => p_57_out(29),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(29),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(29),
      O => \dout[677]_INST_0_i_1_n_0\
    );
\dout[677]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(29),
      I1 => p_17_out(29),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(29),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(29),
      O => \dout[677]_INST_0_i_2_n_0\
    );
\dout[678]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[678]_INST_0_i_1_n_0\,
      I1 => \dout[678]_INST_0_i_2_n_0\,
      O => dout(30),
      S => dout_mux_sel_dly(2)
    );
\dout[678]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(30),
      I1 => p_57_out(30),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(30),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(30),
      O => \dout[678]_INST_0_i_1_n_0\
    );
\dout[678]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(30),
      I1 => p_17_out(30),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(30),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(30),
      O => \dout[678]_INST_0_i_2_n_0\
    );
\dout[679]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[679]_INST_0_i_1_n_0\,
      I1 => \dout[679]_INST_0_i_2_n_0\,
      O => dout(31),
      S => dout_mux_sel_dly(2)
    );
\dout[679]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(31),
      I1 => p_57_out(31),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(31),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(31),
      O => \dout[679]_INST_0_i_1_n_0\
    );
\dout[679]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(31),
      I1 => p_17_out(31),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(31),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(31),
      O => \dout[679]_INST_0_i_2_n_0\
    );
\dout[680]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[680]_INST_0_i_1_n_0\,
      I1 => \dout[680]_INST_0_i_2_n_0\,
      O => dout(32),
      S => dout_mux_sel_dly(2)
    );
\dout[680]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(32),
      I1 => p_57_out(32),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(32),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(32),
      O => \dout[680]_INST_0_i_1_n_0\
    );
\dout[680]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(32),
      I1 => p_17_out(32),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(32),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(32),
      O => \dout[680]_INST_0_i_2_n_0\
    );
\dout[681]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[681]_INST_0_i_1_n_0\,
      I1 => \dout[681]_INST_0_i_2_n_0\,
      O => dout(33),
      S => dout_mux_sel_dly(2)
    );
\dout[681]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(33),
      I1 => p_57_out(33),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(33),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(33),
      O => \dout[681]_INST_0_i_1_n_0\
    );
\dout[681]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(33),
      I1 => p_17_out(33),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(33),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(33),
      O => \dout[681]_INST_0_i_2_n_0\
    );
\dout[682]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[682]_INST_0_i_1_n_0\,
      I1 => \dout[682]_INST_0_i_2_n_0\,
      O => dout(34),
      S => dout_mux_sel_dly(2)
    );
\dout[682]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(34),
      I1 => p_57_out(34),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(34),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(34),
      O => \dout[682]_INST_0_i_1_n_0\
    );
\dout[682]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(34),
      I1 => p_17_out(34),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(34),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(34),
      O => \dout[682]_INST_0_i_2_n_0\
    );
\dout[683]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[683]_INST_0_i_1_n_0\,
      I1 => \dout[683]_INST_0_i_2_n_0\,
      O => dout(35),
      S => dout_mux_sel_dly(2)
    );
\dout[683]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(35),
      I1 => p_57_out(35),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(35),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(35),
      O => \dout[683]_INST_0_i_1_n_0\
    );
\dout[683]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(35),
      I1 => p_17_out(35),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(35),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(35),
      O => \dout[683]_INST_0_i_2_n_0\
    );
\dout[684]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[684]_INST_0_i_1_n_0\,
      I1 => \dout[684]_INST_0_i_2_n_0\,
      O => dout(36),
      S => dout_mux_sel_dly(2)
    );
\dout[684]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(36),
      I1 => p_57_out(36),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(36),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(36),
      O => \dout[684]_INST_0_i_1_n_0\
    );
\dout[684]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(36),
      I1 => p_17_out(36),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(36),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(36),
      O => \dout[684]_INST_0_i_2_n_0\
    );
\dout[685]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[685]_INST_0_i_1_n_0\,
      I1 => \dout[685]_INST_0_i_2_n_0\,
      O => dout(37),
      S => dout_mux_sel_dly(2)
    );
\dout[685]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(37),
      I1 => p_57_out(37),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(37),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(37),
      O => \dout[685]_INST_0_i_1_n_0\
    );
\dout[685]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(37),
      I1 => p_17_out(37),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(37),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(37),
      O => \dout[685]_INST_0_i_2_n_0\
    );
\dout[686]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[686]_INST_0_i_1_n_0\,
      I1 => \dout[686]_INST_0_i_2_n_0\,
      O => dout(38),
      S => dout_mux_sel_dly(2)
    );
\dout[686]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(38),
      I1 => p_57_out(38),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(38),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(38),
      O => \dout[686]_INST_0_i_1_n_0\
    );
\dout[686]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(38),
      I1 => p_17_out(38),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(38),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(38),
      O => \dout[686]_INST_0_i_2_n_0\
    );
\dout[687]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[687]_INST_0_i_1_n_0\,
      I1 => \dout[687]_INST_0_i_2_n_0\,
      O => dout(39),
      S => dout_mux_sel_dly(2)
    );
\dout[687]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(39),
      I1 => p_57_out(39),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(39),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(39),
      O => \dout[687]_INST_0_i_1_n_0\
    );
\dout[687]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(39),
      I1 => p_17_out(39),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(39),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(39),
      O => \dout[687]_INST_0_i_2_n_0\
    );
\dout[688]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[688]_INST_0_i_1_n_0\,
      I1 => \dout[688]_INST_0_i_2_n_0\,
      O => dout(40),
      S => dout_mux_sel_dly(2)
    );
\dout[688]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(40),
      I1 => p_57_out(40),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(40),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(40),
      O => \dout[688]_INST_0_i_1_n_0\
    );
\dout[688]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(40),
      I1 => p_17_out(40),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(40),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(40),
      O => \dout[688]_INST_0_i_2_n_0\
    );
\dout[689]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[689]_INST_0_i_1_n_0\,
      I1 => \dout[689]_INST_0_i_2_n_0\,
      O => dout(41),
      S => dout_mux_sel_dly(2)
    );
\dout[689]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(41),
      I1 => p_57_out(41),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(41),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(41),
      O => \dout[689]_INST_0_i_1_n_0\
    );
\dout[689]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(41),
      I1 => p_17_out(41),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(41),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(41),
      O => \dout[689]_INST_0_i_2_n_0\
    );
\dout[690]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[690]_INST_0_i_1_n_0\,
      I1 => \dout[690]_INST_0_i_2_n_0\,
      O => dout(42),
      S => dout_mux_sel_dly(2)
    );
\dout[690]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(42),
      I1 => p_57_out(42),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(42),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(42),
      O => \dout[690]_INST_0_i_1_n_0\
    );
\dout[690]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(42),
      I1 => p_17_out(42),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(42),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(42),
      O => \dout[690]_INST_0_i_2_n_0\
    );
\dout[691]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[691]_INST_0_i_1_n_0\,
      I1 => \dout[691]_INST_0_i_2_n_0\,
      O => dout(43),
      S => dout_mux_sel_dly(2)
    );
\dout[691]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(43),
      I1 => p_57_out(43),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(43),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(43),
      O => \dout[691]_INST_0_i_1_n_0\
    );
\dout[691]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(43),
      I1 => p_17_out(43),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(43),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(43),
      O => \dout[691]_INST_0_i_2_n_0\
    );
\dout[692]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[692]_INST_0_i_1_n_0\,
      I1 => \dout[692]_INST_0_i_2_n_0\,
      O => dout(44),
      S => dout_mux_sel_dly(2)
    );
\dout[692]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(44),
      I1 => p_57_out(44),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(44),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(44),
      O => \dout[692]_INST_0_i_1_n_0\
    );
\dout[692]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(44),
      I1 => p_17_out(44),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(44),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(44),
      O => \dout[692]_INST_0_i_2_n_0\
    );
\dout[693]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[693]_INST_0_i_1_n_0\,
      I1 => \dout[693]_INST_0_i_2_n_0\,
      O => dout(45),
      S => dout_mux_sel_dly(2)
    );
\dout[693]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(45),
      I1 => p_57_out(45),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(45),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(45),
      O => \dout[693]_INST_0_i_1_n_0\
    );
\dout[693]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(45),
      I1 => p_17_out(45),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(45),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(45),
      O => \dout[693]_INST_0_i_2_n_0\
    );
\dout[694]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[694]_INST_0_i_1_n_0\,
      I1 => \dout[694]_INST_0_i_2_n_0\,
      O => dout(46),
      S => dout_mux_sel_dly(2)
    );
\dout[694]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(46),
      I1 => p_57_out(46),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(46),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(46),
      O => \dout[694]_INST_0_i_1_n_0\
    );
\dout[694]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(46),
      I1 => p_17_out(46),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(46),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(46),
      O => \dout[694]_INST_0_i_2_n_0\
    );
\dout[695]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[695]_INST_0_i_1_n_0\,
      I1 => \dout[695]_INST_0_i_2_n_0\,
      O => dout(47),
      S => dout_mux_sel_dly(2)
    );
\dout[695]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(47),
      I1 => p_57_out(47),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(47),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(47),
      O => \dout[695]_INST_0_i_1_n_0\
    );
\dout[695]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(47),
      I1 => p_17_out(47),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(47),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(47),
      O => \dout[695]_INST_0_i_2_n_0\
    );
\dout[696]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[696]_INST_0_i_1_n_0\,
      I1 => \dout[696]_INST_0_i_2_n_0\,
      O => dout(48),
      S => dout_mux_sel_dly(2)
    );
\dout[696]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(48),
      I1 => p_57_out(48),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(48),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(48),
      O => \dout[696]_INST_0_i_1_n_0\
    );
\dout[696]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(48),
      I1 => p_17_out(48),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(48),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(48),
      O => \dout[696]_INST_0_i_2_n_0\
    );
\dout[697]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[697]_INST_0_i_1_n_0\,
      I1 => \dout[697]_INST_0_i_2_n_0\,
      O => dout(49),
      S => dout_mux_sel_dly(2)
    );
\dout[697]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(49),
      I1 => p_57_out(49),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(49),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(49),
      O => \dout[697]_INST_0_i_1_n_0\
    );
\dout[697]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(49),
      I1 => p_17_out(49),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(49),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(49),
      O => \dout[697]_INST_0_i_2_n_0\
    );
\dout[698]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[698]_INST_0_i_1_n_0\,
      I1 => \dout[698]_INST_0_i_2_n_0\,
      O => dout(50),
      S => dout_mux_sel_dly(2)
    );
\dout[698]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(50),
      I1 => p_57_out(50),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(50),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(50),
      O => \dout[698]_INST_0_i_1_n_0\
    );
\dout[698]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(50),
      I1 => p_17_out(50),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(50),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(50),
      O => \dout[698]_INST_0_i_2_n_0\
    );
\dout[699]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[699]_INST_0_i_1_n_0\,
      I1 => \dout[699]_INST_0_i_2_n_0\,
      O => dout(51),
      S => dout_mux_sel_dly(2)
    );
\dout[699]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(51),
      I1 => p_57_out(51),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(51),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(51),
      O => \dout[699]_INST_0_i_1_n_0\
    );
\dout[699]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(51),
      I1 => p_17_out(51),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(51),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(51),
      O => \dout[699]_INST_0_i_2_n_0\
    );
\dout[700]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[700]_INST_0_i_1_n_0\,
      I1 => \dout[700]_INST_0_i_2_n_0\,
      O => dout(52),
      S => dout_mux_sel_dly(2)
    );
\dout[700]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(52),
      I1 => p_57_out(52),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(52),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(52),
      O => \dout[700]_INST_0_i_1_n_0\
    );
\dout[700]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(52),
      I1 => p_17_out(52),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(52),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(52),
      O => \dout[700]_INST_0_i_2_n_0\
    );
\dout[701]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[701]_INST_0_i_1_n_0\,
      I1 => \dout[701]_INST_0_i_2_n_0\,
      O => dout(53),
      S => dout_mux_sel_dly(2)
    );
\dout[701]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(53),
      I1 => p_57_out(53),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(53),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(53),
      O => \dout[701]_INST_0_i_1_n_0\
    );
\dout[701]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(53),
      I1 => p_17_out(53),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(53),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(53),
      O => \dout[701]_INST_0_i_2_n_0\
    );
\dout[702]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[702]_INST_0_i_1_n_0\,
      I1 => \dout[702]_INST_0_i_2_n_0\,
      O => dout(54),
      S => dout_mux_sel_dly(2)
    );
\dout[702]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(54),
      I1 => p_57_out(54),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(54),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(54),
      O => \dout[702]_INST_0_i_1_n_0\
    );
\dout[702]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(54),
      I1 => p_17_out(54),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(54),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(54),
      O => \dout[702]_INST_0_i_2_n_0\
    );
\dout[703]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[703]_INST_0_i_1_n_0\,
      I1 => \dout[703]_INST_0_i_2_n_0\,
      O => dout(55),
      S => dout_mux_sel_dly(2)
    );
\dout[703]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(55),
      I1 => p_57_out(55),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(55),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(55),
      O => \dout[703]_INST_0_i_1_n_0\
    );
\dout[703]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(55),
      I1 => p_17_out(55),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(55),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(55),
      O => \dout[703]_INST_0_i_2_n_0\
    );
\dout[704]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[704]_INST_0_i_1_n_0\,
      I1 => \dout[704]_INST_0_i_2_n_0\,
      O => dout(56),
      S => dout_mux_sel_dly(2)
    );
\dout[704]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(56),
      I1 => p_57_out(56),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(56),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(56),
      O => \dout[704]_INST_0_i_1_n_0\
    );
\dout[704]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(56),
      I1 => p_17_out(56),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(56),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(56),
      O => \dout[704]_INST_0_i_2_n_0\
    );
\dout[705]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[705]_INST_0_i_1_n_0\,
      I1 => \dout[705]_INST_0_i_2_n_0\,
      O => dout(57),
      S => dout_mux_sel_dly(2)
    );
\dout[705]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(57),
      I1 => p_57_out(57),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(57),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(57),
      O => \dout[705]_INST_0_i_1_n_0\
    );
\dout[705]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(57),
      I1 => p_17_out(57),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(57),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(57),
      O => \dout[705]_INST_0_i_2_n_0\
    );
\dout[706]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[706]_INST_0_i_1_n_0\,
      I1 => \dout[706]_INST_0_i_2_n_0\,
      O => dout(58),
      S => dout_mux_sel_dly(2)
    );
\dout[706]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(58),
      I1 => p_57_out(58),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(58),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(58),
      O => \dout[706]_INST_0_i_1_n_0\
    );
\dout[706]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(58),
      I1 => p_17_out(58),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(58),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(58),
      O => \dout[706]_INST_0_i_2_n_0\
    );
\dout[707]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[707]_INST_0_i_1_n_0\,
      I1 => \dout[707]_INST_0_i_2_n_0\,
      O => dout(59),
      S => dout_mux_sel_dly(2)
    );
\dout[707]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(59),
      I1 => p_57_out(59),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(59),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(59),
      O => \dout[707]_INST_0_i_1_n_0\
    );
\dout[707]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(59),
      I1 => p_17_out(59),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(59),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(59),
      O => \dout[707]_INST_0_i_2_n_0\
    );
\dout[708]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[708]_INST_0_i_1_n_0\,
      I1 => \dout[708]_INST_0_i_2_n_0\,
      O => dout(60),
      S => dout_mux_sel_dly(2)
    );
\dout[708]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(60),
      I1 => p_57_out(60),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(60),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(60),
      O => \dout[708]_INST_0_i_1_n_0\
    );
\dout[708]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(60),
      I1 => p_17_out(60),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(60),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(60),
      O => \dout[708]_INST_0_i_2_n_0\
    );
\dout[709]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[709]_INST_0_i_1_n_0\,
      I1 => \dout[709]_INST_0_i_2_n_0\,
      O => dout(61),
      S => dout_mux_sel_dly(2)
    );
\dout[709]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(61),
      I1 => p_57_out(61),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(61),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(61),
      O => \dout[709]_INST_0_i_1_n_0\
    );
\dout[709]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(61),
      I1 => p_17_out(61),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(61),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(61),
      O => \dout[709]_INST_0_i_2_n_0\
    );
\dout[710]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[710]_INST_0_i_1_n_0\,
      I1 => \dout[710]_INST_0_i_2_n_0\,
      O => dout(62),
      S => dout_mux_sel_dly(2)
    );
\dout[710]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(62),
      I1 => p_57_out(62),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(62),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(62),
      O => \dout[710]_INST_0_i_1_n_0\
    );
\dout[710]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(62),
      I1 => p_17_out(62),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(62),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(62),
      O => \dout[710]_INST_0_i_2_n_0\
    );
\dout[711]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[711]_INST_0_i_1_n_0\,
      I1 => \dout[711]_INST_0_i_2_n_0\,
      O => dout(63),
      S => dout_mux_sel_dly(2)
    );
\dout[711]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(63),
      I1 => p_57_out(63),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(63),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(63),
      O => \dout[711]_INST_0_i_1_n_0\
    );
\dout[711]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(63),
      I1 => p_17_out(63),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(63),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(63),
      O => \dout[711]_INST_0_i_2_n_0\
    );
\dout[712]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[712]_INST_0_i_1_n_0\,
      I1 => \dout[712]_INST_0_i_2_n_0\,
      O => dout(64),
      S => dout_mux_sel_dly(2)
    );
\dout[712]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(64),
      I1 => p_57_out(64),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(64),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(64),
      O => \dout[712]_INST_0_i_1_n_0\
    );
\dout[712]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(64),
      I1 => p_17_out(64),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(64),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(64),
      O => \dout[712]_INST_0_i_2_n_0\
    );
\dout[713]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[713]_INST_0_i_1_n_0\,
      I1 => \dout[713]_INST_0_i_2_n_0\,
      O => dout(65),
      S => dout_mux_sel_dly(2)
    );
\dout[713]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(65),
      I1 => p_57_out(65),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(65),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(65),
      O => \dout[713]_INST_0_i_1_n_0\
    );
\dout[713]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(65),
      I1 => p_17_out(65),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(65),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(65),
      O => \dout[713]_INST_0_i_2_n_0\
    );
\dout[714]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[714]_INST_0_i_1_n_0\,
      I1 => \dout[714]_INST_0_i_2_n_0\,
      O => dout(66),
      S => dout_mux_sel_dly(2)
    );
\dout[714]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(66),
      I1 => p_57_out(66),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(66),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(66),
      O => \dout[714]_INST_0_i_1_n_0\
    );
\dout[714]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(66),
      I1 => p_17_out(66),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(66),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(66),
      O => \dout[714]_INST_0_i_2_n_0\
    );
\dout[715]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[715]_INST_0_i_1_n_0\,
      I1 => \dout[715]_INST_0_i_2_n_0\,
      O => dout(67),
      S => dout_mux_sel_dly(2)
    );
\dout[715]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(67),
      I1 => p_57_out(67),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(67),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(67),
      O => \dout[715]_INST_0_i_1_n_0\
    );
\dout[715]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(67),
      I1 => p_17_out(67),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(67),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(67),
      O => \dout[715]_INST_0_i_2_n_0\
    );
\dout[716]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[716]_INST_0_i_1_n_0\,
      I1 => \dout[716]_INST_0_i_2_n_0\,
      O => dout(68),
      S => dout_mux_sel_dly(2)
    );
\dout[716]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(68),
      I1 => p_57_out(68),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(68),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(68),
      O => \dout[716]_INST_0_i_1_n_0\
    );
\dout[716]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(68),
      I1 => p_17_out(68),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(68),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(68),
      O => \dout[716]_INST_0_i_2_n_0\
    );
\dout[717]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[717]_INST_0_i_1_n_0\,
      I1 => \dout[717]_INST_0_i_2_n_0\,
      O => dout(69),
      S => dout_mux_sel_dly(2)
    );
\dout[717]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(69),
      I1 => p_57_out(69),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(69),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(69),
      O => \dout[717]_INST_0_i_1_n_0\
    );
\dout[717]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(69),
      I1 => p_17_out(69),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(69),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(69),
      O => \dout[717]_INST_0_i_2_n_0\
    );
\dout[718]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[718]_INST_0_i_1_n_0\,
      I1 => \dout[718]_INST_0_i_2_n_0\,
      O => dout(70),
      S => dout_mux_sel_dly(2)
    );
\dout[718]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(70),
      I1 => p_57_out(70),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(70),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(70),
      O => \dout[718]_INST_0_i_1_n_0\
    );
\dout[718]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(70),
      I1 => p_17_out(70),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(70),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(70),
      O => \dout[718]_INST_0_i_2_n_0\
    );
\dout[719]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[719]_INST_0_i_1_n_0\,
      I1 => \dout[719]_INST_0_i_2_n_0\,
      O => dout(71),
      S => dout_mux_sel_dly(2)
    );
\dout[719]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(71),
      I1 => p_57_out(71),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(71),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(71),
      O => \dout[719]_INST_0_i_1_n_0\
    );
\dout[719]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(71),
      I1 => p_17_out(71),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(71),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(71),
      O => \dout[719]_INST_0_i_2_n_0\
    );
\gmult_prim.gll_chain.gp1[0].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_125
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_3_out => p_3_out,
      p_72_out => p_72_out,
      p_73_out => p_73_out,
      p_76_out => p_76_out,
      p_77_out(71 downto 0) => p_77_out(71 downto 0),
      re_0 => re_0,
      srst => srst,
      we_0 => we_0
    );
\gmult_prim.gll_chain.gp1[1].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_126
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      fifo_prim_rd_en(7) => p_0_in,
      fifo_prim_rd_en(6) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      fifo_prim_rd_en(5) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      fifo_prim_rd_en(4) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      fifo_prim_rd_en(3) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      fifo_prim_rd_en(2) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      fifo_prim_rd_en(1) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      fifo_prim_rd_en(0) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      fifo_prim_wr_en(7) => p_0_in2_in,
      fifo_prim_wr_en(6) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      fifo_prim_wr_en(5) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      fifo_prim_wr_en(4) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      fifo_prim_wr_en(3) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      fifo_prim_wr_en(2) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      fifo_prim_wr_en(1) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      fifo_prim_wr_en(0) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      \gf36e2_inst.sngfifo36e2_0\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      \gf36e2_inst.sngfifo36e2_1\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      p_53_out => p_53_out,
      p_58_out => p_58_out,
      p_62_out => p_62_out,
      p_63_out => p_63_out,
      p_66_out => p_66_out,
      p_67_out(71 downto 0) => p_67_out(71 downto 0),
      p_68_out => p_68_out,
      rd_en => rd_en,
      re_0 => re_0,
      re_2 => re_2,
      re_3 => re_3,
      re_4 => re_4,
      re_5 => re_5,
      re_6 => re_6,
      re_7 => re_7,
      srst => srst,
      we_0 => we_0,
      we_2 => we_2,
      we_3 => we_3,
      we_4 => we_4,
      we_5 => we_5,
      we_6 => we_6,
      we_7 => we_7,
      wr_en => wr_en
    );
\gmult_prim.gll_chain.gp1[2].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_127
     port map (
      E(0) => p_31_out,
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      p_52_out => p_52_out,
      p_53_out => p_53_out,
      p_56_out => p_56_out,
      p_57_out(71 downto 0) => p_57_out(71 downto 0),
      p_58_out => p_58_out,
      p_63_out => p_63_out,
      p_68_out => p_68_out,
      rd_en => rd_en,
      re_2 => re_2,
      srst => srst,
      we_2 => we_2,
      wr_en => wr_en,
      wr_en_0(0) => p_33_out
    );
\gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_128
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      clk_1 => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      din(71 downto 0) => din(71 downto 0),
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\,
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\ => \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\,
      p_13_out => p_13_out,
      p_18_out => p_18_out,
      p_23_out => p_23_out,
      p_28_out => p_28_out,
      p_38_out => p_38_out,
      p_3_out => p_3_out,
      p_42_out => p_42_out,
      p_46_out => p_46_out,
      p_47_out(71 downto 0) => p_47_out(71 downto 0),
      p_6_out => p_6_out,
      p_73_out => p_73_out,
      re_3 => re_3,
      srst => srst,
      we_3 => we_3
    );
\gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_129
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\,
      din(71 downto 0) => din(71 downto 0),
      p_32_out => p_32_out,
      p_36_out => p_36_out,
      p_37_out(71 downto 0) => p_37_out(71 downto 0),
      p_38_out => p_38_out,
      re_4 => re_4,
      srst => srst,
      we_4 => we_4
    );
\gmult_prim.gll_chain.gp1[5].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_130
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_22_out => p_22_out,
      p_23_out => p_23_out,
      p_26_out => p_26_out,
      p_27_out(71 downto 0) => p_27_out(71 downto 0),
      p_28_out => p_28_out,
      re_5 => re_5,
      srst => srst,
      we_5 => we_5
    );
\gmult_prim.gll_chain.gp1[6].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_131
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_12_out => p_12_out,
      p_13_out => p_13_out,
      p_16_out => p_16_out,
      p_17_out(71 downto 0) => p_17_out(71 downto 0),
      p_18_out => p_18_out,
      re_6 => re_6,
      srst => srst,
      we_6 => we_6
    );
\gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_132
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\,
      clk_1 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\,
      clk_2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\,
      din(71 downto 0) => din(71 downto 0),
      p_5_out(71 downto 0) => p_5_out(71 downto 0),
      p_6_out => p_6_out,
      re_7 => re_7,
      srst => srst,
      we_7 => we_7
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_52_out,
      I1 => p_42_out,
      I2 => p_72_out,
      I3 => p_62_out,
      I4 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\,
      O => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_22_out,
      I1 => p_32_out,
      I2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\,
      I3 => p_12_out,
      O => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_33_out,
      D => p_0_in2_in,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      S => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      Q => p_0_in2_in,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_mux_sel(0),
      O => plusOp(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      O => plusOp(1)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_56_out,
      I1 => p_46_out,
      I2 => p_76_out,
      I3 => p_66_out,
      I4 => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\,
      O => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      I2 => dout_mux_sel(2),
      O => plusOp(2)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_26_out,
      I1 => p_36_out,
      I2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\,
      I3 => p_16_out,
      O => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(0),
      Q => dout_mux_sel_dly(0),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(1),
      Q => dout_mux_sel_dly(1),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(2),
      Q => dout_mux_sel_dly(2),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(0),
      Q => dout_mux_sel(0),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(1),
      Q => dout_mux_sel(1),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(2),
      Q => dout_mux_sel(2),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_31_out,
      D => p_0_in,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      S => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      Q => p_0_in,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\rst_val_sym.gextw_sym[10].inst_extdi_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(1)
    );
\rst_val_sym.gextw_sym[10].inst_extdi_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_0 : entity is "builtin_extdepth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_0 is
  signal \dout[720]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[720]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[721]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[721]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[722]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[722]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[723]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[723]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[724]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[724]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[725]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[725]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[726]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[726]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[727]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[727]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[728]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[728]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[729]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[729]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[730]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[730]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[731]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[731]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[732]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[732]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[733]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[733]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[734]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[734]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[735]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[735]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[736]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[736]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[737]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[737]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[738]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[738]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[739]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[739]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[740]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[740]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[741]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[741]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[742]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[742]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[743]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[743]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[744]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[744]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[745]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[745]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[746]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[746]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[747]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[747]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[748]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[748]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[749]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[749]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[750]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[750]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[751]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[751]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[752]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[752]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[753]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[753]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[754]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[754]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[755]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[755]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[756]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[756]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[757]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[757]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[758]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[758]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[759]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[759]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[760]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[760]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[761]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[761]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[762]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[762]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[763]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[763]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[764]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[764]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[765]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[765]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[766]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[766]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[767]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[767]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[768]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[768]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[769]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[769]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[770]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[770]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[771]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[771]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[772]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[772]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[773]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[773]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[774]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[774]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[775]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[775]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[776]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[776]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[777]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[777]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[778]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[778]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[779]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[779]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[780]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[780]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[781]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[781]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[782]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[782]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[783]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[783]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[784]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[784]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[785]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[785]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[786]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[786]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[787]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[787]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[788]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[788]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[789]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[789]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[790]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[790]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[791]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[791]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal dout_mux_sel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout_mux_sel_dly : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_18_out : STD_LOGIC;
  signal p_22_out : STD_LOGIC;
  signal p_23_out : STD_LOGIC;
  signal p_26_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_28_out : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_33_out : STD_LOGIC;
  signal p_36_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_38_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_42_out : STD_LOGIC;
  signal p_46_out : STD_LOGIC;
  signal p_47_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_52_out : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_56_out : STD_LOGIC;
  signal p_57_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_58_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_62_out : STD_LOGIC;
  signal p_63_out : STD_LOGIC;
  signal p_66_out : STD_LOGIC;
  signal p_67_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_68_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_72_out : STD_LOGIC;
  signal p_73_out : STD_LOGIC;
  signal p_76_out : STD_LOGIC;
  signal p_77_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal re_0 : STD_LOGIC;
  signal re_2 : STD_LOGIC;
  signal re_3 : STD_LOGIC;
  signal re_4 : STD_LOGIC;
  signal re_5 : STD_LOGIC;
  signal re_6 : STD_LOGIC;
  signal re_7 : STD_LOGIC;
  signal srst_qr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of srst_qr : signal is "true";
  attribute msgon : string;
  attribute msgon of srst_qr : signal is "true";
  signal we_0 : STD_LOGIC;
  signal we_2 : STD_LOGIC;
  signal we_3 : STD_LOGIC;
  signal we_4 : STD_LOGIC;
  signal we_5 : STD_LOGIC;
  signal we_6 : STD_LOGIC;
  signal we_7 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_3\ : label is "soft_lutpair1";
begin
\dout[720]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[720]_INST_0_i_1_n_0\,
      I1 => \dout[720]_INST_0_i_2_n_0\,
      O => dout(0),
      S => dout_mux_sel_dly(2)
    );
\dout[720]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(0),
      I1 => p_57_out(0),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(0),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(0),
      O => \dout[720]_INST_0_i_1_n_0\
    );
\dout[720]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(0),
      I1 => p_17_out(0),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(0),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(0),
      O => \dout[720]_INST_0_i_2_n_0\
    );
\dout[721]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[721]_INST_0_i_1_n_0\,
      I1 => \dout[721]_INST_0_i_2_n_0\,
      O => dout(1),
      S => dout_mux_sel_dly(2)
    );
\dout[721]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(1),
      I1 => p_57_out(1),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(1),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(1),
      O => \dout[721]_INST_0_i_1_n_0\
    );
\dout[721]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(1),
      I1 => p_17_out(1),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(1),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(1),
      O => \dout[721]_INST_0_i_2_n_0\
    );
\dout[722]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[722]_INST_0_i_1_n_0\,
      I1 => \dout[722]_INST_0_i_2_n_0\,
      O => dout(2),
      S => dout_mux_sel_dly(2)
    );
\dout[722]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(2),
      I1 => p_57_out(2),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(2),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(2),
      O => \dout[722]_INST_0_i_1_n_0\
    );
\dout[722]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(2),
      I1 => p_17_out(2),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(2),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(2),
      O => \dout[722]_INST_0_i_2_n_0\
    );
\dout[723]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[723]_INST_0_i_1_n_0\,
      I1 => \dout[723]_INST_0_i_2_n_0\,
      O => dout(3),
      S => dout_mux_sel_dly(2)
    );
\dout[723]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(3),
      I1 => p_57_out(3),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(3),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(3),
      O => \dout[723]_INST_0_i_1_n_0\
    );
\dout[723]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(3),
      I1 => p_17_out(3),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(3),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(3),
      O => \dout[723]_INST_0_i_2_n_0\
    );
\dout[724]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[724]_INST_0_i_1_n_0\,
      I1 => \dout[724]_INST_0_i_2_n_0\,
      O => dout(4),
      S => dout_mux_sel_dly(2)
    );
\dout[724]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(4),
      I1 => p_57_out(4),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(4),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(4),
      O => \dout[724]_INST_0_i_1_n_0\
    );
\dout[724]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(4),
      I1 => p_17_out(4),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(4),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(4),
      O => \dout[724]_INST_0_i_2_n_0\
    );
\dout[725]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[725]_INST_0_i_1_n_0\,
      I1 => \dout[725]_INST_0_i_2_n_0\,
      O => dout(5),
      S => dout_mux_sel_dly(2)
    );
\dout[725]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(5),
      I1 => p_57_out(5),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(5),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(5),
      O => \dout[725]_INST_0_i_1_n_0\
    );
\dout[725]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(5),
      I1 => p_17_out(5),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(5),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(5),
      O => \dout[725]_INST_0_i_2_n_0\
    );
\dout[726]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[726]_INST_0_i_1_n_0\,
      I1 => \dout[726]_INST_0_i_2_n_0\,
      O => dout(6),
      S => dout_mux_sel_dly(2)
    );
\dout[726]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(6),
      I1 => p_57_out(6),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(6),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(6),
      O => \dout[726]_INST_0_i_1_n_0\
    );
\dout[726]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(6),
      I1 => p_17_out(6),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(6),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(6),
      O => \dout[726]_INST_0_i_2_n_0\
    );
\dout[727]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[727]_INST_0_i_1_n_0\,
      I1 => \dout[727]_INST_0_i_2_n_0\,
      O => dout(7),
      S => dout_mux_sel_dly(2)
    );
\dout[727]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(7),
      I1 => p_57_out(7),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(7),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(7),
      O => \dout[727]_INST_0_i_1_n_0\
    );
\dout[727]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(7),
      I1 => p_17_out(7),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(7),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(7),
      O => \dout[727]_INST_0_i_2_n_0\
    );
\dout[728]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[728]_INST_0_i_1_n_0\,
      I1 => \dout[728]_INST_0_i_2_n_0\,
      O => dout(8),
      S => dout_mux_sel_dly(2)
    );
\dout[728]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(8),
      I1 => p_57_out(8),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(8),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(8),
      O => \dout[728]_INST_0_i_1_n_0\
    );
\dout[728]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(8),
      I1 => p_17_out(8),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(8),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(8),
      O => \dout[728]_INST_0_i_2_n_0\
    );
\dout[729]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[729]_INST_0_i_1_n_0\,
      I1 => \dout[729]_INST_0_i_2_n_0\,
      O => dout(9),
      S => dout_mux_sel_dly(2)
    );
\dout[729]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(9),
      I1 => p_57_out(9),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(9),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(9),
      O => \dout[729]_INST_0_i_1_n_0\
    );
\dout[729]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(9),
      I1 => p_17_out(9),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(9),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(9),
      O => \dout[729]_INST_0_i_2_n_0\
    );
\dout[730]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[730]_INST_0_i_1_n_0\,
      I1 => \dout[730]_INST_0_i_2_n_0\,
      O => dout(10),
      S => dout_mux_sel_dly(2)
    );
\dout[730]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(10),
      I1 => p_57_out(10),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(10),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(10),
      O => \dout[730]_INST_0_i_1_n_0\
    );
\dout[730]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(10),
      I1 => p_17_out(10),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(10),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(10),
      O => \dout[730]_INST_0_i_2_n_0\
    );
\dout[731]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[731]_INST_0_i_1_n_0\,
      I1 => \dout[731]_INST_0_i_2_n_0\,
      O => dout(11),
      S => dout_mux_sel_dly(2)
    );
\dout[731]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(11),
      I1 => p_57_out(11),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(11),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(11),
      O => \dout[731]_INST_0_i_1_n_0\
    );
\dout[731]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(11),
      I1 => p_17_out(11),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(11),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(11),
      O => \dout[731]_INST_0_i_2_n_0\
    );
\dout[732]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[732]_INST_0_i_1_n_0\,
      I1 => \dout[732]_INST_0_i_2_n_0\,
      O => dout(12),
      S => dout_mux_sel_dly(2)
    );
\dout[732]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(12),
      I1 => p_57_out(12),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(12),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(12),
      O => \dout[732]_INST_0_i_1_n_0\
    );
\dout[732]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(12),
      I1 => p_17_out(12),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(12),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(12),
      O => \dout[732]_INST_0_i_2_n_0\
    );
\dout[733]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[733]_INST_0_i_1_n_0\,
      I1 => \dout[733]_INST_0_i_2_n_0\,
      O => dout(13),
      S => dout_mux_sel_dly(2)
    );
\dout[733]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(13),
      I1 => p_57_out(13),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(13),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(13),
      O => \dout[733]_INST_0_i_1_n_0\
    );
\dout[733]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(13),
      I1 => p_17_out(13),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(13),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(13),
      O => \dout[733]_INST_0_i_2_n_0\
    );
\dout[734]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[734]_INST_0_i_1_n_0\,
      I1 => \dout[734]_INST_0_i_2_n_0\,
      O => dout(14),
      S => dout_mux_sel_dly(2)
    );
\dout[734]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(14),
      I1 => p_57_out(14),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(14),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(14),
      O => \dout[734]_INST_0_i_1_n_0\
    );
\dout[734]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(14),
      I1 => p_17_out(14),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(14),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(14),
      O => \dout[734]_INST_0_i_2_n_0\
    );
\dout[735]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[735]_INST_0_i_1_n_0\,
      I1 => \dout[735]_INST_0_i_2_n_0\,
      O => dout(15),
      S => dout_mux_sel_dly(2)
    );
\dout[735]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(15),
      I1 => p_57_out(15),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(15),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(15),
      O => \dout[735]_INST_0_i_1_n_0\
    );
\dout[735]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(15),
      I1 => p_17_out(15),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(15),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(15),
      O => \dout[735]_INST_0_i_2_n_0\
    );
\dout[736]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[736]_INST_0_i_1_n_0\,
      I1 => \dout[736]_INST_0_i_2_n_0\,
      O => dout(16),
      S => dout_mux_sel_dly(2)
    );
\dout[736]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(16),
      I1 => p_57_out(16),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(16),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(16),
      O => \dout[736]_INST_0_i_1_n_0\
    );
\dout[736]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(16),
      I1 => p_17_out(16),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(16),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(16),
      O => \dout[736]_INST_0_i_2_n_0\
    );
\dout[737]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[737]_INST_0_i_1_n_0\,
      I1 => \dout[737]_INST_0_i_2_n_0\,
      O => dout(17),
      S => dout_mux_sel_dly(2)
    );
\dout[737]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(17),
      I1 => p_57_out(17),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(17),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(17),
      O => \dout[737]_INST_0_i_1_n_0\
    );
\dout[737]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(17),
      I1 => p_17_out(17),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(17),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(17),
      O => \dout[737]_INST_0_i_2_n_0\
    );
\dout[738]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[738]_INST_0_i_1_n_0\,
      I1 => \dout[738]_INST_0_i_2_n_0\,
      O => dout(18),
      S => dout_mux_sel_dly(2)
    );
\dout[738]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(18),
      I1 => p_57_out(18),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(18),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(18),
      O => \dout[738]_INST_0_i_1_n_0\
    );
\dout[738]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(18),
      I1 => p_17_out(18),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(18),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(18),
      O => \dout[738]_INST_0_i_2_n_0\
    );
\dout[739]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[739]_INST_0_i_1_n_0\,
      I1 => \dout[739]_INST_0_i_2_n_0\,
      O => dout(19),
      S => dout_mux_sel_dly(2)
    );
\dout[739]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(19),
      I1 => p_57_out(19),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(19),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(19),
      O => \dout[739]_INST_0_i_1_n_0\
    );
\dout[739]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(19),
      I1 => p_17_out(19),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(19),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(19),
      O => \dout[739]_INST_0_i_2_n_0\
    );
\dout[740]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[740]_INST_0_i_1_n_0\,
      I1 => \dout[740]_INST_0_i_2_n_0\,
      O => dout(20),
      S => dout_mux_sel_dly(2)
    );
\dout[740]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(20),
      I1 => p_57_out(20),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(20),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(20),
      O => \dout[740]_INST_0_i_1_n_0\
    );
\dout[740]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(20),
      I1 => p_17_out(20),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(20),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(20),
      O => \dout[740]_INST_0_i_2_n_0\
    );
\dout[741]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[741]_INST_0_i_1_n_0\,
      I1 => \dout[741]_INST_0_i_2_n_0\,
      O => dout(21),
      S => dout_mux_sel_dly(2)
    );
\dout[741]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(21),
      I1 => p_57_out(21),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(21),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(21),
      O => \dout[741]_INST_0_i_1_n_0\
    );
\dout[741]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(21),
      I1 => p_17_out(21),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(21),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(21),
      O => \dout[741]_INST_0_i_2_n_0\
    );
\dout[742]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[742]_INST_0_i_1_n_0\,
      I1 => \dout[742]_INST_0_i_2_n_0\,
      O => dout(22),
      S => dout_mux_sel_dly(2)
    );
\dout[742]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(22),
      I1 => p_57_out(22),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(22),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(22),
      O => \dout[742]_INST_0_i_1_n_0\
    );
\dout[742]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(22),
      I1 => p_17_out(22),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(22),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(22),
      O => \dout[742]_INST_0_i_2_n_0\
    );
\dout[743]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[743]_INST_0_i_1_n_0\,
      I1 => \dout[743]_INST_0_i_2_n_0\,
      O => dout(23),
      S => dout_mux_sel_dly(2)
    );
\dout[743]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(23),
      I1 => p_57_out(23),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(23),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(23),
      O => \dout[743]_INST_0_i_1_n_0\
    );
\dout[743]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(23),
      I1 => p_17_out(23),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(23),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(23),
      O => \dout[743]_INST_0_i_2_n_0\
    );
\dout[744]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[744]_INST_0_i_1_n_0\,
      I1 => \dout[744]_INST_0_i_2_n_0\,
      O => dout(24),
      S => dout_mux_sel_dly(2)
    );
\dout[744]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(24),
      I1 => p_57_out(24),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(24),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(24),
      O => \dout[744]_INST_0_i_1_n_0\
    );
\dout[744]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(24),
      I1 => p_17_out(24),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(24),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(24),
      O => \dout[744]_INST_0_i_2_n_0\
    );
\dout[745]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[745]_INST_0_i_1_n_0\,
      I1 => \dout[745]_INST_0_i_2_n_0\,
      O => dout(25),
      S => dout_mux_sel_dly(2)
    );
\dout[745]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(25),
      I1 => p_57_out(25),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(25),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(25),
      O => \dout[745]_INST_0_i_1_n_0\
    );
\dout[745]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(25),
      I1 => p_17_out(25),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(25),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(25),
      O => \dout[745]_INST_0_i_2_n_0\
    );
\dout[746]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[746]_INST_0_i_1_n_0\,
      I1 => \dout[746]_INST_0_i_2_n_0\,
      O => dout(26),
      S => dout_mux_sel_dly(2)
    );
\dout[746]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(26),
      I1 => p_57_out(26),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(26),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(26),
      O => \dout[746]_INST_0_i_1_n_0\
    );
\dout[746]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(26),
      I1 => p_17_out(26),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(26),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(26),
      O => \dout[746]_INST_0_i_2_n_0\
    );
\dout[747]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[747]_INST_0_i_1_n_0\,
      I1 => \dout[747]_INST_0_i_2_n_0\,
      O => dout(27),
      S => dout_mux_sel_dly(2)
    );
\dout[747]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(27),
      I1 => p_57_out(27),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(27),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(27),
      O => \dout[747]_INST_0_i_1_n_0\
    );
\dout[747]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(27),
      I1 => p_17_out(27),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(27),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(27),
      O => \dout[747]_INST_0_i_2_n_0\
    );
\dout[748]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[748]_INST_0_i_1_n_0\,
      I1 => \dout[748]_INST_0_i_2_n_0\,
      O => dout(28),
      S => dout_mux_sel_dly(2)
    );
\dout[748]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(28),
      I1 => p_57_out(28),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(28),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(28),
      O => \dout[748]_INST_0_i_1_n_0\
    );
\dout[748]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(28),
      I1 => p_17_out(28),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(28),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(28),
      O => \dout[748]_INST_0_i_2_n_0\
    );
\dout[749]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[749]_INST_0_i_1_n_0\,
      I1 => \dout[749]_INST_0_i_2_n_0\,
      O => dout(29),
      S => dout_mux_sel_dly(2)
    );
\dout[749]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(29),
      I1 => p_57_out(29),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(29),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(29),
      O => \dout[749]_INST_0_i_1_n_0\
    );
\dout[749]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(29),
      I1 => p_17_out(29),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(29),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(29),
      O => \dout[749]_INST_0_i_2_n_0\
    );
\dout[750]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[750]_INST_0_i_1_n_0\,
      I1 => \dout[750]_INST_0_i_2_n_0\,
      O => dout(30),
      S => dout_mux_sel_dly(2)
    );
\dout[750]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(30),
      I1 => p_57_out(30),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(30),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(30),
      O => \dout[750]_INST_0_i_1_n_0\
    );
\dout[750]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(30),
      I1 => p_17_out(30),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(30),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(30),
      O => \dout[750]_INST_0_i_2_n_0\
    );
\dout[751]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[751]_INST_0_i_1_n_0\,
      I1 => \dout[751]_INST_0_i_2_n_0\,
      O => dout(31),
      S => dout_mux_sel_dly(2)
    );
\dout[751]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(31),
      I1 => p_57_out(31),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(31),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(31),
      O => \dout[751]_INST_0_i_1_n_0\
    );
\dout[751]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(31),
      I1 => p_17_out(31),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(31),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(31),
      O => \dout[751]_INST_0_i_2_n_0\
    );
\dout[752]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[752]_INST_0_i_1_n_0\,
      I1 => \dout[752]_INST_0_i_2_n_0\,
      O => dout(32),
      S => dout_mux_sel_dly(2)
    );
\dout[752]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(32),
      I1 => p_57_out(32),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(32),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(32),
      O => \dout[752]_INST_0_i_1_n_0\
    );
\dout[752]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(32),
      I1 => p_17_out(32),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(32),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(32),
      O => \dout[752]_INST_0_i_2_n_0\
    );
\dout[753]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[753]_INST_0_i_1_n_0\,
      I1 => \dout[753]_INST_0_i_2_n_0\,
      O => dout(33),
      S => dout_mux_sel_dly(2)
    );
\dout[753]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(33),
      I1 => p_57_out(33),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(33),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(33),
      O => \dout[753]_INST_0_i_1_n_0\
    );
\dout[753]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(33),
      I1 => p_17_out(33),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(33),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(33),
      O => \dout[753]_INST_0_i_2_n_0\
    );
\dout[754]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[754]_INST_0_i_1_n_0\,
      I1 => \dout[754]_INST_0_i_2_n_0\,
      O => dout(34),
      S => dout_mux_sel_dly(2)
    );
\dout[754]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(34),
      I1 => p_57_out(34),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(34),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(34),
      O => \dout[754]_INST_0_i_1_n_0\
    );
\dout[754]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(34),
      I1 => p_17_out(34),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(34),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(34),
      O => \dout[754]_INST_0_i_2_n_0\
    );
\dout[755]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[755]_INST_0_i_1_n_0\,
      I1 => \dout[755]_INST_0_i_2_n_0\,
      O => dout(35),
      S => dout_mux_sel_dly(2)
    );
\dout[755]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(35),
      I1 => p_57_out(35),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(35),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(35),
      O => \dout[755]_INST_0_i_1_n_0\
    );
\dout[755]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(35),
      I1 => p_17_out(35),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(35),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(35),
      O => \dout[755]_INST_0_i_2_n_0\
    );
\dout[756]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[756]_INST_0_i_1_n_0\,
      I1 => \dout[756]_INST_0_i_2_n_0\,
      O => dout(36),
      S => dout_mux_sel_dly(2)
    );
\dout[756]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(36),
      I1 => p_57_out(36),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(36),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(36),
      O => \dout[756]_INST_0_i_1_n_0\
    );
\dout[756]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(36),
      I1 => p_17_out(36),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(36),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(36),
      O => \dout[756]_INST_0_i_2_n_0\
    );
\dout[757]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[757]_INST_0_i_1_n_0\,
      I1 => \dout[757]_INST_0_i_2_n_0\,
      O => dout(37),
      S => dout_mux_sel_dly(2)
    );
\dout[757]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(37),
      I1 => p_57_out(37),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(37),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(37),
      O => \dout[757]_INST_0_i_1_n_0\
    );
\dout[757]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(37),
      I1 => p_17_out(37),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(37),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(37),
      O => \dout[757]_INST_0_i_2_n_0\
    );
\dout[758]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[758]_INST_0_i_1_n_0\,
      I1 => \dout[758]_INST_0_i_2_n_0\,
      O => dout(38),
      S => dout_mux_sel_dly(2)
    );
\dout[758]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(38),
      I1 => p_57_out(38),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(38),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(38),
      O => \dout[758]_INST_0_i_1_n_0\
    );
\dout[758]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(38),
      I1 => p_17_out(38),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(38),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(38),
      O => \dout[758]_INST_0_i_2_n_0\
    );
\dout[759]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[759]_INST_0_i_1_n_0\,
      I1 => \dout[759]_INST_0_i_2_n_0\,
      O => dout(39),
      S => dout_mux_sel_dly(2)
    );
\dout[759]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(39),
      I1 => p_57_out(39),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(39),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(39),
      O => \dout[759]_INST_0_i_1_n_0\
    );
\dout[759]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(39),
      I1 => p_17_out(39),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(39),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(39),
      O => \dout[759]_INST_0_i_2_n_0\
    );
\dout[760]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[760]_INST_0_i_1_n_0\,
      I1 => \dout[760]_INST_0_i_2_n_0\,
      O => dout(40),
      S => dout_mux_sel_dly(2)
    );
\dout[760]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(40),
      I1 => p_57_out(40),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(40),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(40),
      O => \dout[760]_INST_0_i_1_n_0\
    );
\dout[760]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(40),
      I1 => p_17_out(40),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(40),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(40),
      O => \dout[760]_INST_0_i_2_n_0\
    );
\dout[761]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[761]_INST_0_i_1_n_0\,
      I1 => \dout[761]_INST_0_i_2_n_0\,
      O => dout(41),
      S => dout_mux_sel_dly(2)
    );
\dout[761]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(41),
      I1 => p_57_out(41),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(41),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(41),
      O => \dout[761]_INST_0_i_1_n_0\
    );
\dout[761]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(41),
      I1 => p_17_out(41),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(41),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(41),
      O => \dout[761]_INST_0_i_2_n_0\
    );
\dout[762]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[762]_INST_0_i_1_n_0\,
      I1 => \dout[762]_INST_0_i_2_n_0\,
      O => dout(42),
      S => dout_mux_sel_dly(2)
    );
\dout[762]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(42),
      I1 => p_57_out(42),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(42),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(42),
      O => \dout[762]_INST_0_i_1_n_0\
    );
\dout[762]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(42),
      I1 => p_17_out(42),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(42),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(42),
      O => \dout[762]_INST_0_i_2_n_0\
    );
\dout[763]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[763]_INST_0_i_1_n_0\,
      I1 => \dout[763]_INST_0_i_2_n_0\,
      O => dout(43),
      S => dout_mux_sel_dly(2)
    );
\dout[763]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(43),
      I1 => p_57_out(43),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(43),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(43),
      O => \dout[763]_INST_0_i_1_n_0\
    );
\dout[763]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(43),
      I1 => p_17_out(43),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(43),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(43),
      O => \dout[763]_INST_0_i_2_n_0\
    );
\dout[764]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[764]_INST_0_i_1_n_0\,
      I1 => \dout[764]_INST_0_i_2_n_0\,
      O => dout(44),
      S => dout_mux_sel_dly(2)
    );
\dout[764]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(44),
      I1 => p_57_out(44),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(44),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(44),
      O => \dout[764]_INST_0_i_1_n_0\
    );
\dout[764]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(44),
      I1 => p_17_out(44),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(44),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(44),
      O => \dout[764]_INST_0_i_2_n_0\
    );
\dout[765]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[765]_INST_0_i_1_n_0\,
      I1 => \dout[765]_INST_0_i_2_n_0\,
      O => dout(45),
      S => dout_mux_sel_dly(2)
    );
\dout[765]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(45),
      I1 => p_57_out(45),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(45),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(45),
      O => \dout[765]_INST_0_i_1_n_0\
    );
\dout[765]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(45),
      I1 => p_17_out(45),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(45),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(45),
      O => \dout[765]_INST_0_i_2_n_0\
    );
\dout[766]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[766]_INST_0_i_1_n_0\,
      I1 => \dout[766]_INST_0_i_2_n_0\,
      O => dout(46),
      S => dout_mux_sel_dly(2)
    );
\dout[766]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(46),
      I1 => p_57_out(46),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(46),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(46),
      O => \dout[766]_INST_0_i_1_n_0\
    );
\dout[766]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(46),
      I1 => p_17_out(46),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(46),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(46),
      O => \dout[766]_INST_0_i_2_n_0\
    );
\dout[767]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[767]_INST_0_i_1_n_0\,
      I1 => \dout[767]_INST_0_i_2_n_0\,
      O => dout(47),
      S => dout_mux_sel_dly(2)
    );
\dout[767]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(47),
      I1 => p_57_out(47),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(47),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(47),
      O => \dout[767]_INST_0_i_1_n_0\
    );
\dout[767]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(47),
      I1 => p_17_out(47),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(47),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(47),
      O => \dout[767]_INST_0_i_2_n_0\
    );
\dout[768]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[768]_INST_0_i_1_n_0\,
      I1 => \dout[768]_INST_0_i_2_n_0\,
      O => dout(48),
      S => dout_mux_sel_dly(2)
    );
\dout[768]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(48),
      I1 => p_57_out(48),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(48),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(48),
      O => \dout[768]_INST_0_i_1_n_0\
    );
\dout[768]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(48),
      I1 => p_17_out(48),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(48),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(48),
      O => \dout[768]_INST_0_i_2_n_0\
    );
\dout[769]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[769]_INST_0_i_1_n_0\,
      I1 => \dout[769]_INST_0_i_2_n_0\,
      O => dout(49),
      S => dout_mux_sel_dly(2)
    );
\dout[769]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(49),
      I1 => p_57_out(49),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(49),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(49),
      O => \dout[769]_INST_0_i_1_n_0\
    );
\dout[769]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(49),
      I1 => p_17_out(49),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(49),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(49),
      O => \dout[769]_INST_0_i_2_n_0\
    );
\dout[770]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[770]_INST_0_i_1_n_0\,
      I1 => \dout[770]_INST_0_i_2_n_0\,
      O => dout(50),
      S => dout_mux_sel_dly(2)
    );
\dout[770]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(50),
      I1 => p_57_out(50),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(50),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(50),
      O => \dout[770]_INST_0_i_1_n_0\
    );
\dout[770]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(50),
      I1 => p_17_out(50),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(50),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(50),
      O => \dout[770]_INST_0_i_2_n_0\
    );
\dout[771]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[771]_INST_0_i_1_n_0\,
      I1 => \dout[771]_INST_0_i_2_n_0\,
      O => dout(51),
      S => dout_mux_sel_dly(2)
    );
\dout[771]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(51),
      I1 => p_57_out(51),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(51),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(51),
      O => \dout[771]_INST_0_i_1_n_0\
    );
\dout[771]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(51),
      I1 => p_17_out(51),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(51),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(51),
      O => \dout[771]_INST_0_i_2_n_0\
    );
\dout[772]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[772]_INST_0_i_1_n_0\,
      I1 => \dout[772]_INST_0_i_2_n_0\,
      O => dout(52),
      S => dout_mux_sel_dly(2)
    );
\dout[772]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(52),
      I1 => p_57_out(52),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(52),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(52),
      O => \dout[772]_INST_0_i_1_n_0\
    );
\dout[772]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(52),
      I1 => p_17_out(52),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(52),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(52),
      O => \dout[772]_INST_0_i_2_n_0\
    );
\dout[773]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[773]_INST_0_i_1_n_0\,
      I1 => \dout[773]_INST_0_i_2_n_0\,
      O => dout(53),
      S => dout_mux_sel_dly(2)
    );
\dout[773]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(53),
      I1 => p_57_out(53),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(53),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(53),
      O => \dout[773]_INST_0_i_1_n_0\
    );
\dout[773]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(53),
      I1 => p_17_out(53),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(53),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(53),
      O => \dout[773]_INST_0_i_2_n_0\
    );
\dout[774]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[774]_INST_0_i_1_n_0\,
      I1 => \dout[774]_INST_0_i_2_n_0\,
      O => dout(54),
      S => dout_mux_sel_dly(2)
    );
\dout[774]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(54),
      I1 => p_57_out(54),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(54),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(54),
      O => \dout[774]_INST_0_i_1_n_0\
    );
\dout[774]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(54),
      I1 => p_17_out(54),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(54),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(54),
      O => \dout[774]_INST_0_i_2_n_0\
    );
\dout[775]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[775]_INST_0_i_1_n_0\,
      I1 => \dout[775]_INST_0_i_2_n_0\,
      O => dout(55),
      S => dout_mux_sel_dly(2)
    );
\dout[775]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(55),
      I1 => p_57_out(55),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(55),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(55),
      O => \dout[775]_INST_0_i_1_n_0\
    );
\dout[775]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(55),
      I1 => p_17_out(55),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(55),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(55),
      O => \dout[775]_INST_0_i_2_n_0\
    );
\dout[776]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[776]_INST_0_i_1_n_0\,
      I1 => \dout[776]_INST_0_i_2_n_0\,
      O => dout(56),
      S => dout_mux_sel_dly(2)
    );
\dout[776]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(56),
      I1 => p_57_out(56),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(56),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(56),
      O => \dout[776]_INST_0_i_1_n_0\
    );
\dout[776]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(56),
      I1 => p_17_out(56),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(56),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(56),
      O => \dout[776]_INST_0_i_2_n_0\
    );
\dout[777]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[777]_INST_0_i_1_n_0\,
      I1 => \dout[777]_INST_0_i_2_n_0\,
      O => dout(57),
      S => dout_mux_sel_dly(2)
    );
\dout[777]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(57),
      I1 => p_57_out(57),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(57),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(57),
      O => \dout[777]_INST_0_i_1_n_0\
    );
\dout[777]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(57),
      I1 => p_17_out(57),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(57),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(57),
      O => \dout[777]_INST_0_i_2_n_0\
    );
\dout[778]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[778]_INST_0_i_1_n_0\,
      I1 => \dout[778]_INST_0_i_2_n_0\,
      O => dout(58),
      S => dout_mux_sel_dly(2)
    );
\dout[778]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(58),
      I1 => p_57_out(58),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(58),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(58),
      O => \dout[778]_INST_0_i_1_n_0\
    );
\dout[778]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(58),
      I1 => p_17_out(58),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(58),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(58),
      O => \dout[778]_INST_0_i_2_n_0\
    );
\dout[779]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[779]_INST_0_i_1_n_0\,
      I1 => \dout[779]_INST_0_i_2_n_0\,
      O => dout(59),
      S => dout_mux_sel_dly(2)
    );
\dout[779]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(59),
      I1 => p_57_out(59),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(59),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(59),
      O => \dout[779]_INST_0_i_1_n_0\
    );
\dout[779]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(59),
      I1 => p_17_out(59),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(59),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(59),
      O => \dout[779]_INST_0_i_2_n_0\
    );
\dout[780]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[780]_INST_0_i_1_n_0\,
      I1 => \dout[780]_INST_0_i_2_n_0\,
      O => dout(60),
      S => dout_mux_sel_dly(2)
    );
\dout[780]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(60),
      I1 => p_57_out(60),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(60),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(60),
      O => \dout[780]_INST_0_i_1_n_0\
    );
\dout[780]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(60),
      I1 => p_17_out(60),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(60),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(60),
      O => \dout[780]_INST_0_i_2_n_0\
    );
\dout[781]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[781]_INST_0_i_1_n_0\,
      I1 => \dout[781]_INST_0_i_2_n_0\,
      O => dout(61),
      S => dout_mux_sel_dly(2)
    );
\dout[781]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(61),
      I1 => p_57_out(61),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(61),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(61),
      O => \dout[781]_INST_0_i_1_n_0\
    );
\dout[781]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(61),
      I1 => p_17_out(61),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(61),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(61),
      O => \dout[781]_INST_0_i_2_n_0\
    );
\dout[782]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[782]_INST_0_i_1_n_0\,
      I1 => \dout[782]_INST_0_i_2_n_0\,
      O => dout(62),
      S => dout_mux_sel_dly(2)
    );
\dout[782]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(62),
      I1 => p_57_out(62),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(62),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(62),
      O => \dout[782]_INST_0_i_1_n_0\
    );
\dout[782]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(62),
      I1 => p_17_out(62),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(62),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(62),
      O => \dout[782]_INST_0_i_2_n_0\
    );
\dout[783]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[783]_INST_0_i_1_n_0\,
      I1 => \dout[783]_INST_0_i_2_n_0\,
      O => dout(63),
      S => dout_mux_sel_dly(2)
    );
\dout[783]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(63),
      I1 => p_57_out(63),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(63),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(63),
      O => \dout[783]_INST_0_i_1_n_0\
    );
\dout[783]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(63),
      I1 => p_17_out(63),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(63),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(63),
      O => \dout[783]_INST_0_i_2_n_0\
    );
\dout[784]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[784]_INST_0_i_1_n_0\,
      I1 => \dout[784]_INST_0_i_2_n_0\,
      O => dout(64),
      S => dout_mux_sel_dly(2)
    );
\dout[784]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(64),
      I1 => p_57_out(64),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(64),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(64),
      O => \dout[784]_INST_0_i_1_n_0\
    );
\dout[784]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(64),
      I1 => p_17_out(64),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(64),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(64),
      O => \dout[784]_INST_0_i_2_n_0\
    );
\dout[785]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[785]_INST_0_i_1_n_0\,
      I1 => \dout[785]_INST_0_i_2_n_0\,
      O => dout(65),
      S => dout_mux_sel_dly(2)
    );
\dout[785]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(65),
      I1 => p_57_out(65),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(65),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(65),
      O => \dout[785]_INST_0_i_1_n_0\
    );
\dout[785]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(65),
      I1 => p_17_out(65),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(65),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(65),
      O => \dout[785]_INST_0_i_2_n_0\
    );
\dout[786]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[786]_INST_0_i_1_n_0\,
      I1 => \dout[786]_INST_0_i_2_n_0\,
      O => dout(66),
      S => dout_mux_sel_dly(2)
    );
\dout[786]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(66),
      I1 => p_57_out(66),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(66),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(66),
      O => \dout[786]_INST_0_i_1_n_0\
    );
\dout[786]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(66),
      I1 => p_17_out(66),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(66),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(66),
      O => \dout[786]_INST_0_i_2_n_0\
    );
\dout[787]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[787]_INST_0_i_1_n_0\,
      I1 => \dout[787]_INST_0_i_2_n_0\,
      O => dout(67),
      S => dout_mux_sel_dly(2)
    );
\dout[787]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(67),
      I1 => p_57_out(67),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(67),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(67),
      O => \dout[787]_INST_0_i_1_n_0\
    );
\dout[787]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(67),
      I1 => p_17_out(67),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(67),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(67),
      O => \dout[787]_INST_0_i_2_n_0\
    );
\dout[788]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[788]_INST_0_i_1_n_0\,
      I1 => \dout[788]_INST_0_i_2_n_0\,
      O => dout(68),
      S => dout_mux_sel_dly(2)
    );
\dout[788]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(68),
      I1 => p_57_out(68),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(68),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(68),
      O => \dout[788]_INST_0_i_1_n_0\
    );
\dout[788]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(68),
      I1 => p_17_out(68),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(68),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(68),
      O => \dout[788]_INST_0_i_2_n_0\
    );
\dout[789]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[789]_INST_0_i_1_n_0\,
      I1 => \dout[789]_INST_0_i_2_n_0\,
      O => dout(69),
      S => dout_mux_sel_dly(2)
    );
\dout[789]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(69),
      I1 => p_57_out(69),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(69),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(69),
      O => \dout[789]_INST_0_i_1_n_0\
    );
\dout[789]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(69),
      I1 => p_17_out(69),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(69),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(69),
      O => \dout[789]_INST_0_i_2_n_0\
    );
\dout[790]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[790]_INST_0_i_1_n_0\,
      I1 => \dout[790]_INST_0_i_2_n_0\,
      O => dout(70),
      S => dout_mux_sel_dly(2)
    );
\dout[790]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(70),
      I1 => p_57_out(70),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(70),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(70),
      O => \dout[790]_INST_0_i_1_n_0\
    );
\dout[790]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(70),
      I1 => p_17_out(70),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(70),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(70),
      O => \dout[790]_INST_0_i_2_n_0\
    );
\dout[791]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[791]_INST_0_i_1_n_0\,
      I1 => \dout[791]_INST_0_i_2_n_0\,
      O => dout(71),
      S => dout_mux_sel_dly(2)
    );
\dout[791]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(71),
      I1 => p_57_out(71),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(71),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(71),
      O => \dout[791]_INST_0_i_1_n_0\
    );
\dout[791]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(71),
      I1 => p_17_out(71),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(71),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(71),
      O => \dout[791]_INST_0_i_2_n_0\
    );
\gmult_prim.gll_chain.gp1[0].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_117
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_3_out => p_3_out,
      p_72_out => p_72_out,
      p_73_out => p_73_out,
      p_76_out => p_76_out,
      p_77_out(71 downto 0) => p_77_out(71 downto 0),
      re_0 => re_0,
      srst => srst,
      we_0 => we_0
    );
\gmult_prim.gll_chain.gp1[1].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_118
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      fifo_prim_rd_en(7) => p_0_in,
      fifo_prim_rd_en(6) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      fifo_prim_rd_en(5) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      fifo_prim_rd_en(4) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      fifo_prim_rd_en(3) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      fifo_prim_rd_en(2) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      fifo_prim_rd_en(1) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      fifo_prim_rd_en(0) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      fifo_prim_wr_en(7) => p_0_in2_in,
      fifo_prim_wr_en(6) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      fifo_prim_wr_en(5) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      fifo_prim_wr_en(4) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      fifo_prim_wr_en(3) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      fifo_prim_wr_en(2) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      fifo_prim_wr_en(1) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      fifo_prim_wr_en(0) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      \gf36e2_inst.sngfifo36e2_0\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      \gf36e2_inst.sngfifo36e2_1\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      p_53_out => p_53_out,
      p_58_out => p_58_out,
      p_62_out => p_62_out,
      p_63_out => p_63_out,
      p_66_out => p_66_out,
      p_67_out(71 downto 0) => p_67_out(71 downto 0),
      p_68_out => p_68_out,
      rd_en => rd_en,
      re_0 => re_0,
      re_2 => re_2,
      re_3 => re_3,
      re_4 => re_4,
      re_5 => re_5,
      re_6 => re_6,
      re_7 => re_7,
      srst => srst,
      we_0 => we_0,
      we_2 => we_2,
      we_3 => we_3,
      we_4 => we_4,
      we_5 => we_5,
      we_6 => we_6,
      we_7 => we_7,
      wr_en => wr_en
    );
\gmult_prim.gll_chain.gp1[2].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_119
     port map (
      E(0) => p_31_out,
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      p_52_out => p_52_out,
      p_53_out => p_53_out,
      p_56_out => p_56_out,
      p_57_out(71 downto 0) => p_57_out(71 downto 0),
      p_58_out => p_58_out,
      p_63_out => p_63_out,
      p_68_out => p_68_out,
      rd_en => rd_en,
      re_2 => re_2,
      srst => srst,
      we_2 => we_2,
      wr_en => wr_en,
      wr_en_0(0) => p_33_out
    );
\gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_120
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      clk_1 => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      din(71 downto 0) => din(71 downto 0),
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\,
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\ => \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\,
      p_13_out => p_13_out,
      p_18_out => p_18_out,
      p_23_out => p_23_out,
      p_28_out => p_28_out,
      p_38_out => p_38_out,
      p_3_out => p_3_out,
      p_42_out => p_42_out,
      p_46_out => p_46_out,
      p_47_out(71 downto 0) => p_47_out(71 downto 0),
      p_6_out => p_6_out,
      p_73_out => p_73_out,
      re_3 => re_3,
      srst => srst,
      we_3 => we_3
    );
\gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_121
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\,
      din(71 downto 0) => din(71 downto 0),
      p_32_out => p_32_out,
      p_36_out => p_36_out,
      p_37_out(71 downto 0) => p_37_out(71 downto 0),
      p_38_out => p_38_out,
      re_4 => re_4,
      srst => srst,
      we_4 => we_4
    );
\gmult_prim.gll_chain.gp1[5].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_122
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_22_out => p_22_out,
      p_23_out => p_23_out,
      p_26_out => p_26_out,
      p_27_out(71 downto 0) => p_27_out(71 downto 0),
      p_28_out => p_28_out,
      re_5 => re_5,
      srst => srst,
      we_5 => we_5
    );
\gmult_prim.gll_chain.gp1[6].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_123
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_12_out => p_12_out,
      p_13_out => p_13_out,
      p_16_out => p_16_out,
      p_17_out(71 downto 0) => p_17_out(71 downto 0),
      p_18_out => p_18_out,
      re_6 => re_6,
      srst => srst,
      we_6 => we_6
    );
\gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_124
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\,
      clk_1 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\,
      clk_2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\,
      din(71 downto 0) => din(71 downto 0),
      p_5_out(71 downto 0) => p_5_out(71 downto 0),
      p_6_out => p_6_out,
      re_7 => re_7,
      srst => srst,
      we_7 => we_7
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_52_out,
      I1 => p_42_out,
      I2 => p_72_out,
      I3 => p_62_out,
      I4 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\,
      O => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_22_out,
      I1 => p_32_out,
      I2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\,
      I3 => p_12_out,
      O => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_33_out,
      D => p_0_in2_in,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      S => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      Q => p_0_in2_in,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_mux_sel(0),
      O => plusOp(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      O => plusOp(1)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_56_out,
      I1 => p_46_out,
      I2 => p_76_out,
      I3 => p_66_out,
      I4 => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\,
      O => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      I2 => dout_mux_sel(2),
      O => plusOp(2)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_26_out,
      I1 => p_36_out,
      I2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\,
      I3 => p_16_out,
      O => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(0),
      Q => dout_mux_sel_dly(0),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(1),
      Q => dout_mux_sel_dly(1),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(2),
      Q => dout_mux_sel_dly(2),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(0),
      Q => dout_mux_sel(0),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(1),
      Q => dout_mux_sel(1),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(2),
      Q => dout_mux_sel(2),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_31_out,
      D => p_0_in,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      S => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      Q => p_0_in,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\rst_val_sym.gextw_sym[11].inst_extdi_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(1)
    );
\rst_val_sym.gextw_sym[11].inst_extdi_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_1 is
  port (
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_1 : entity is "builtin_extdepth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_1 is
  signal \dout[792]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[792]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[793]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[793]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[794]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[794]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[795]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[795]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[796]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[796]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[797]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[797]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[798]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[798]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[799]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[799]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[800]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[800]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[801]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[801]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[802]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[802]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[803]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[803]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[804]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[804]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[805]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[805]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[806]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[806]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[807]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[807]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[808]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[808]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[809]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[809]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[810]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[810]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[811]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[811]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[812]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[812]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[813]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[813]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[814]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[814]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[815]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[815]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[816]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[816]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[817]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[817]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[818]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[818]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[819]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[819]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[820]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[820]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[821]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[821]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[822]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[822]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[823]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[823]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[824]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[824]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[825]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[825]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[826]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[826]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[827]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[827]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[828]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[828]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[829]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[829]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[830]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[830]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[831]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[831]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[832]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[832]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[833]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[833]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[834]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[834]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[835]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[835]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[836]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[836]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[837]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[837]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[838]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[838]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[839]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[839]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[840]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[840]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[841]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[841]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[842]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[842]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[843]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[843]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[844]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[844]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[845]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[845]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[846]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[846]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[847]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[847]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[848]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[848]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[849]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[849]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[850]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[850]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[851]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[851]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[852]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[852]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[853]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[853]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[854]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[854]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[855]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[855]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[856]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[856]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[857]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[857]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[858]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[858]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[859]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[859]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[860]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[860]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[861]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[861]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[862]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[862]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[863]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[863]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal dout_mux_sel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout_mux_sel_dly : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_18_out : STD_LOGIC;
  signal p_22_out : STD_LOGIC;
  signal p_23_out : STD_LOGIC;
  signal p_26_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_28_out : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_33_out : STD_LOGIC;
  signal p_36_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_38_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_42_out : STD_LOGIC;
  signal p_46_out : STD_LOGIC;
  signal p_47_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_52_out : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_56_out : STD_LOGIC;
  signal p_57_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_58_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_62_out : STD_LOGIC;
  signal p_63_out : STD_LOGIC;
  signal p_66_out : STD_LOGIC;
  signal p_67_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_68_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_72_out : STD_LOGIC;
  signal p_73_out : STD_LOGIC;
  signal p_76_out : STD_LOGIC;
  signal p_77_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal re_0 : STD_LOGIC;
  signal re_2 : STD_LOGIC;
  signal re_3 : STD_LOGIC;
  signal re_4 : STD_LOGIC;
  signal re_5 : STD_LOGIC;
  signal re_6 : STD_LOGIC;
  signal re_7 : STD_LOGIC;
  signal srst_qr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of srst_qr : signal is "true";
  attribute msgon : string;
  attribute msgon of srst_qr : signal is "true";
  signal we_0 : STD_LOGIC;
  signal we_2 : STD_LOGIC;
  signal we_3 : STD_LOGIC;
  signal we_4 : STD_LOGIC;
  signal we_5 : STD_LOGIC;
  signal we_6 : STD_LOGIC;
  signal we_7 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_3\ : label is "soft_lutpair2";
begin
\dout[792]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[792]_INST_0_i_1_n_0\,
      I1 => \dout[792]_INST_0_i_2_n_0\,
      O => dout(0),
      S => dout_mux_sel_dly(2)
    );
\dout[792]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(0),
      I1 => p_57_out(0),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(0),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(0),
      O => \dout[792]_INST_0_i_1_n_0\
    );
\dout[792]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(0),
      I1 => p_17_out(0),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(0),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(0),
      O => \dout[792]_INST_0_i_2_n_0\
    );
\dout[793]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[793]_INST_0_i_1_n_0\,
      I1 => \dout[793]_INST_0_i_2_n_0\,
      O => dout(1),
      S => dout_mux_sel_dly(2)
    );
\dout[793]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(1),
      I1 => p_57_out(1),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(1),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(1),
      O => \dout[793]_INST_0_i_1_n_0\
    );
\dout[793]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(1),
      I1 => p_17_out(1),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(1),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(1),
      O => \dout[793]_INST_0_i_2_n_0\
    );
\dout[794]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[794]_INST_0_i_1_n_0\,
      I1 => \dout[794]_INST_0_i_2_n_0\,
      O => dout(2),
      S => dout_mux_sel_dly(2)
    );
\dout[794]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(2),
      I1 => p_57_out(2),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(2),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(2),
      O => \dout[794]_INST_0_i_1_n_0\
    );
\dout[794]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(2),
      I1 => p_17_out(2),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(2),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(2),
      O => \dout[794]_INST_0_i_2_n_0\
    );
\dout[795]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[795]_INST_0_i_1_n_0\,
      I1 => \dout[795]_INST_0_i_2_n_0\,
      O => dout(3),
      S => dout_mux_sel_dly(2)
    );
\dout[795]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(3),
      I1 => p_57_out(3),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(3),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(3),
      O => \dout[795]_INST_0_i_1_n_0\
    );
\dout[795]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(3),
      I1 => p_17_out(3),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(3),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(3),
      O => \dout[795]_INST_0_i_2_n_0\
    );
\dout[796]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[796]_INST_0_i_1_n_0\,
      I1 => \dout[796]_INST_0_i_2_n_0\,
      O => dout(4),
      S => dout_mux_sel_dly(2)
    );
\dout[796]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(4),
      I1 => p_57_out(4),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(4),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(4),
      O => \dout[796]_INST_0_i_1_n_0\
    );
\dout[796]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(4),
      I1 => p_17_out(4),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(4),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(4),
      O => \dout[796]_INST_0_i_2_n_0\
    );
\dout[797]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[797]_INST_0_i_1_n_0\,
      I1 => \dout[797]_INST_0_i_2_n_0\,
      O => dout(5),
      S => dout_mux_sel_dly(2)
    );
\dout[797]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(5),
      I1 => p_57_out(5),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(5),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(5),
      O => \dout[797]_INST_0_i_1_n_0\
    );
\dout[797]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(5),
      I1 => p_17_out(5),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(5),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(5),
      O => \dout[797]_INST_0_i_2_n_0\
    );
\dout[798]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[798]_INST_0_i_1_n_0\,
      I1 => \dout[798]_INST_0_i_2_n_0\,
      O => dout(6),
      S => dout_mux_sel_dly(2)
    );
\dout[798]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(6),
      I1 => p_57_out(6),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(6),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(6),
      O => \dout[798]_INST_0_i_1_n_0\
    );
\dout[798]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(6),
      I1 => p_17_out(6),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(6),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(6),
      O => \dout[798]_INST_0_i_2_n_0\
    );
\dout[799]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[799]_INST_0_i_1_n_0\,
      I1 => \dout[799]_INST_0_i_2_n_0\,
      O => dout(7),
      S => dout_mux_sel_dly(2)
    );
\dout[799]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(7),
      I1 => p_57_out(7),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(7),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(7),
      O => \dout[799]_INST_0_i_1_n_0\
    );
\dout[799]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(7),
      I1 => p_17_out(7),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(7),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(7),
      O => \dout[799]_INST_0_i_2_n_0\
    );
\dout[800]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[800]_INST_0_i_1_n_0\,
      I1 => \dout[800]_INST_0_i_2_n_0\,
      O => dout(8),
      S => dout_mux_sel_dly(2)
    );
\dout[800]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(8),
      I1 => p_57_out(8),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(8),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(8),
      O => \dout[800]_INST_0_i_1_n_0\
    );
\dout[800]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(8),
      I1 => p_17_out(8),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(8),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(8),
      O => \dout[800]_INST_0_i_2_n_0\
    );
\dout[801]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[801]_INST_0_i_1_n_0\,
      I1 => \dout[801]_INST_0_i_2_n_0\,
      O => dout(9),
      S => dout_mux_sel_dly(2)
    );
\dout[801]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(9),
      I1 => p_57_out(9),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(9),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(9),
      O => \dout[801]_INST_0_i_1_n_0\
    );
\dout[801]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(9),
      I1 => p_17_out(9),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(9),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(9),
      O => \dout[801]_INST_0_i_2_n_0\
    );
\dout[802]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[802]_INST_0_i_1_n_0\,
      I1 => \dout[802]_INST_0_i_2_n_0\,
      O => dout(10),
      S => dout_mux_sel_dly(2)
    );
\dout[802]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(10),
      I1 => p_57_out(10),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(10),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(10),
      O => \dout[802]_INST_0_i_1_n_0\
    );
\dout[802]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(10),
      I1 => p_17_out(10),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(10),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(10),
      O => \dout[802]_INST_0_i_2_n_0\
    );
\dout[803]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[803]_INST_0_i_1_n_0\,
      I1 => \dout[803]_INST_0_i_2_n_0\,
      O => dout(11),
      S => dout_mux_sel_dly(2)
    );
\dout[803]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(11),
      I1 => p_57_out(11),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(11),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(11),
      O => \dout[803]_INST_0_i_1_n_0\
    );
\dout[803]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(11),
      I1 => p_17_out(11),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(11),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(11),
      O => \dout[803]_INST_0_i_2_n_0\
    );
\dout[804]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[804]_INST_0_i_1_n_0\,
      I1 => \dout[804]_INST_0_i_2_n_0\,
      O => dout(12),
      S => dout_mux_sel_dly(2)
    );
\dout[804]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(12),
      I1 => p_57_out(12),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(12),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(12),
      O => \dout[804]_INST_0_i_1_n_0\
    );
\dout[804]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(12),
      I1 => p_17_out(12),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(12),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(12),
      O => \dout[804]_INST_0_i_2_n_0\
    );
\dout[805]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[805]_INST_0_i_1_n_0\,
      I1 => \dout[805]_INST_0_i_2_n_0\,
      O => dout(13),
      S => dout_mux_sel_dly(2)
    );
\dout[805]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(13),
      I1 => p_57_out(13),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(13),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(13),
      O => \dout[805]_INST_0_i_1_n_0\
    );
\dout[805]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(13),
      I1 => p_17_out(13),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(13),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(13),
      O => \dout[805]_INST_0_i_2_n_0\
    );
\dout[806]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[806]_INST_0_i_1_n_0\,
      I1 => \dout[806]_INST_0_i_2_n_0\,
      O => dout(14),
      S => dout_mux_sel_dly(2)
    );
\dout[806]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(14),
      I1 => p_57_out(14),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(14),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(14),
      O => \dout[806]_INST_0_i_1_n_0\
    );
\dout[806]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(14),
      I1 => p_17_out(14),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(14),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(14),
      O => \dout[806]_INST_0_i_2_n_0\
    );
\dout[807]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[807]_INST_0_i_1_n_0\,
      I1 => \dout[807]_INST_0_i_2_n_0\,
      O => dout(15),
      S => dout_mux_sel_dly(2)
    );
\dout[807]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(15),
      I1 => p_57_out(15),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(15),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(15),
      O => \dout[807]_INST_0_i_1_n_0\
    );
\dout[807]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(15),
      I1 => p_17_out(15),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(15),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(15),
      O => \dout[807]_INST_0_i_2_n_0\
    );
\dout[808]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[808]_INST_0_i_1_n_0\,
      I1 => \dout[808]_INST_0_i_2_n_0\,
      O => dout(16),
      S => dout_mux_sel_dly(2)
    );
\dout[808]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(16),
      I1 => p_57_out(16),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(16),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(16),
      O => \dout[808]_INST_0_i_1_n_0\
    );
\dout[808]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(16),
      I1 => p_17_out(16),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(16),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(16),
      O => \dout[808]_INST_0_i_2_n_0\
    );
\dout[809]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[809]_INST_0_i_1_n_0\,
      I1 => \dout[809]_INST_0_i_2_n_0\,
      O => dout(17),
      S => dout_mux_sel_dly(2)
    );
\dout[809]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(17),
      I1 => p_57_out(17),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(17),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(17),
      O => \dout[809]_INST_0_i_1_n_0\
    );
\dout[809]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(17),
      I1 => p_17_out(17),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(17),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(17),
      O => \dout[809]_INST_0_i_2_n_0\
    );
\dout[810]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[810]_INST_0_i_1_n_0\,
      I1 => \dout[810]_INST_0_i_2_n_0\,
      O => dout(18),
      S => dout_mux_sel_dly(2)
    );
\dout[810]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(18),
      I1 => p_57_out(18),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(18),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(18),
      O => \dout[810]_INST_0_i_1_n_0\
    );
\dout[810]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(18),
      I1 => p_17_out(18),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(18),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(18),
      O => \dout[810]_INST_0_i_2_n_0\
    );
\dout[811]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[811]_INST_0_i_1_n_0\,
      I1 => \dout[811]_INST_0_i_2_n_0\,
      O => dout(19),
      S => dout_mux_sel_dly(2)
    );
\dout[811]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(19),
      I1 => p_57_out(19),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(19),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(19),
      O => \dout[811]_INST_0_i_1_n_0\
    );
\dout[811]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(19),
      I1 => p_17_out(19),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(19),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(19),
      O => \dout[811]_INST_0_i_2_n_0\
    );
\dout[812]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[812]_INST_0_i_1_n_0\,
      I1 => \dout[812]_INST_0_i_2_n_0\,
      O => dout(20),
      S => dout_mux_sel_dly(2)
    );
\dout[812]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(20),
      I1 => p_57_out(20),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(20),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(20),
      O => \dout[812]_INST_0_i_1_n_0\
    );
\dout[812]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(20),
      I1 => p_17_out(20),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(20),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(20),
      O => \dout[812]_INST_0_i_2_n_0\
    );
\dout[813]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[813]_INST_0_i_1_n_0\,
      I1 => \dout[813]_INST_0_i_2_n_0\,
      O => dout(21),
      S => dout_mux_sel_dly(2)
    );
\dout[813]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(21),
      I1 => p_57_out(21),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(21),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(21),
      O => \dout[813]_INST_0_i_1_n_0\
    );
\dout[813]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(21),
      I1 => p_17_out(21),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(21),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(21),
      O => \dout[813]_INST_0_i_2_n_0\
    );
\dout[814]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[814]_INST_0_i_1_n_0\,
      I1 => \dout[814]_INST_0_i_2_n_0\,
      O => dout(22),
      S => dout_mux_sel_dly(2)
    );
\dout[814]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(22),
      I1 => p_57_out(22),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(22),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(22),
      O => \dout[814]_INST_0_i_1_n_0\
    );
\dout[814]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(22),
      I1 => p_17_out(22),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(22),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(22),
      O => \dout[814]_INST_0_i_2_n_0\
    );
\dout[815]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[815]_INST_0_i_1_n_0\,
      I1 => \dout[815]_INST_0_i_2_n_0\,
      O => dout(23),
      S => dout_mux_sel_dly(2)
    );
\dout[815]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(23),
      I1 => p_57_out(23),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(23),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(23),
      O => \dout[815]_INST_0_i_1_n_0\
    );
\dout[815]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(23),
      I1 => p_17_out(23),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(23),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(23),
      O => \dout[815]_INST_0_i_2_n_0\
    );
\dout[816]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[816]_INST_0_i_1_n_0\,
      I1 => \dout[816]_INST_0_i_2_n_0\,
      O => dout(24),
      S => dout_mux_sel_dly(2)
    );
\dout[816]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(24),
      I1 => p_57_out(24),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(24),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(24),
      O => \dout[816]_INST_0_i_1_n_0\
    );
\dout[816]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(24),
      I1 => p_17_out(24),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(24),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(24),
      O => \dout[816]_INST_0_i_2_n_0\
    );
\dout[817]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[817]_INST_0_i_1_n_0\,
      I1 => \dout[817]_INST_0_i_2_n_0\,
      O => dout(25),
      S => dout_mux_sel_dly(2)
    );
\dout[817]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(25),
      I1 => p_57_out(25),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(25),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(25),
      O => \dout[817]_INST_0_i_1_n_0\
    );
\dout[817]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(25),
      I1 => p_17_out(25),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(25),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(25),
      O => \dout[817]_INST_0_i_2_n_0\
    );
\dout[818]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[818]_INST_0_i_1_n_0\,
      I1 => \dout[818]_INST_0_i_2_n_0\,
      O => dout(26),
      S => dout_mux_sel_dly(2)
    );
\dout[818]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(26),
      I1 => p_57_out(26),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(26),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(26),
      O => \dout[818]_INST_0_i_1_n_0\
    );
\dout[818]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(26),
      I1 => p_17_out(26),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(26),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(26),
      O => \dout[818]_INST_0_i_2_n_0\
    );
\dout[819]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[819]_INST_0_i_1_n_0\,
      I1 => \dout[819]_INST_0_i_2_n_0\,
      O => dout(27),
      S => dout_mux_sel_dly(2)
    );
\dout[819]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(27),
      I1 => p_57_out(27),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(27),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(27),
      O => \dout[819]_INST_0_i_1_n_0\
    );
\dout[819]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(27),
      I1 => p_17_out(27),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(27),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(27),
      O => \dout[819]_INST_0_i_2_n_0\
    );
\dout[820]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[820]_INST_0_i_1_n_0\,
      I1 => \dout[820]_INST_0_i_2_n_0\,
      O => dout(28),
      S => dout_mux_sel_dly(2)
    );
\dout[820]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(28),
      I1 => p_57_out(28),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(28),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(28),
      O => \dout[820]_INST_0_i_1_n_0\
    );
\dout[820]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(28),
      I1 => p_17_out(28),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(28),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(28),
      O => \dout[820]_INST_0_i_2_n_0\
    );
\dout[821]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[821]_INST_0_i_1_n_0\,
      I1 => \dout[821]_INST_0_i_2_n_0\,
      O => dout(29),
      S => dout_mux_sel_dly(2)
    );
\dout[821]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(29),
      I1 => p_57_out(29),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(29),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(29),
      O => \dout[821]_INST_0_i_1_n_0\
    );
\dout[821]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(29),
      I1 => p_17_out(29),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(29),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(29),
      O => \dout[821]_INST_0_i_2_n_0\
    );
\dout[822]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[822]_INST_0_i_1_n_0\,
      I1 => \dout[822]_INST_0_i_2_n_0\,
      O => dout(30),
      S => dout_mux_sel_dly(2)
    );
\dout[822]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(30),
      I1 => p_57_out(30),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(30),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(30),
      O => \dout[822]_INST_0_i_1_n_0\
    );
\dout[822]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(30),
      I1 => p_17_out(30),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(30),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(30),
      O => \dout[822]_INST_0_i_2_n_0\
    );
\dout[823]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[823]_INST_0_i_1_n_0\,
      I1 => \dout[823]_INST_0_i_2_n_0\,
      O => dout(31),
      S => dout_mux_sel_dly(2)
    );
\dout[823]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(31),
      I1 => p_57_out(31),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(31),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(31),
      O => \dout[823]_INST_0_i_1_n_0\
    );
\dout[823]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(31),
      I1 => p_17_out(31),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(31),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(31),
      O => \dout[823]_INST_0_i_2_n_0\
    );
\dout[824]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[824]_INST_0_i_1_n_0\,
      I1 => \dout[824]_INST_0_i_2_n_0\,
      O => dout(32),
      S => dout_mux_sel_dly(2)
    );
\dout[824]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(32),
      I1 => p_57_out(32),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(32),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(32),
      O => \dout[824]_INST_0_i_1_n_0\
    );
\dout[824]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(32),
      I1 => p_17_out(32),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(32),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(32),
      O => \dout[824]_INST_0_i_2_n_0\
    );
\dout[825]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[825]_INST_0_i_1_n_0\,
      I1 => \dout[825]_INST_0_i_2_n_0\,
      O => dout(33),
      S => dout_mux_sel_dly(2)
    );
\dout[825]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(33),
      I1 => p_57_out(33),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(33),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(33),
      O => \dout[825]_INST_0_i_1_n_0\
    );
\dout[825]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(33),
      I1 => p_17_out(33),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(33),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(33),
      O => \dout[825]_INST_0_i_2_n_0\
    );
\dout[826]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[826]_INST_0_i_1_n_0\,
      I1 => \dout[826]_INST_0_i_2_n_0\,
      O => dout(34),
      S => dout_mux_sel_dly(2)
    );
\dout[826]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(34),
      I1 => p_57_out(34),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(34),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(34),
      O => \dout[826]_INST_0_i_1_n_0\
    );
\dout[826]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(34),
      I1 => p_17_out(34),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(34),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(34),
      O => \dout[826]_INST_0_i_2_n_0\
    );
\dout[827]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[827]_INST_0_i_1_n_0\,
      I1 => \dout[827]_INST_0_i_2_n_0\,
      O => dout(35),
      S => dout_mux_sel_dly(2)
    );
\dout[827]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(35),
      I1 => p_57_out(35),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(35),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(35),
      O => \dout[827]_INST_0_i_1_n_0\
    );
\dout[827]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(35),
      I1 => p_17_out(35),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(35),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(35),
      O => \dout[827]_INST_0_i_2_n_0\
    );
\dout[828]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[828]_INST_0_i_1_n_0\,
      I1 => \dout[828]_INST_0_i_2_n_0\,
      O => dout(36),
      S => dout_mux_sel_dly(2)
    );
\dout[828]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(36),
      I1 => p_57_out(36),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(36),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(36),
      O => \dout[828]_INST_0_i_1_n_0\
    );
\dout[828]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(36),
      I1 => p_17_out(36),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(36),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(36),
      O => \dout[828]_INST_0_i_2_n_0\
    );
\dout[829]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[829]_INST_0_i_1_n_0\,
      I1 => \dout[829]_INST_0_i_2_n_0\,
      O => dout(37),
      S => dout_mux_sel_dly(2)
    );
\dout[829]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(37),
      I1 => p_57_out(37),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(37),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(37),
      O => \dout[829]_INST_0_i_1_n_0\
    );
\dout[829]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(37),
      I1 => p_17_out(37),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(37),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(37),
      O => \dout[829]_INST_0_i_2_n_0\
    );
\dout[830]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[830]_INST_0_i_1_n_0\,
      I1 => \dout[830]_INST_0_i_2_n_0\,
      O => dout(38),
      S => dout_mux_sel_dly(2)
    );
\dout[830]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(38),
      I1 => p_57_out(38),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(38),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(38),
      O => \dout[830]_INST_0_i_1_n_0\
    );
\dout[830]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(38),
      I1 => p_17_out(38),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(38),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(38),
      O => \dout[830]_INST_0_i_2_n_0\
    );
\dout[831]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[831]_INST_0_i_1_n_0\,
      I1 => \dout[831]_INST_0_i_2_n_0\,
      O => dout(39),
      S => dout_mux_sel_dly(2)
    );
\dout[831]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(39),
      I1 => p_57_out(39),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(39),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(39),
      O => \dout[831]_INST_0_i_1_n_0\
    );
\dout[831]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(39),
      I1 => p_17_out(39),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(39),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(39),
      O => \dout[831]_INST_0_i_2_n_0\
    );
\dout[832]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[832]_INST_0_i_1_n_0\,
      I1 => \dout[832]_INST_0_i_2_n_0\,
      O => dout(40),
      S => dout_mux_sel_dly(2)
    );
\dout[832]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(40),
      I1 => p_57_out(40),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(40),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(40),
      O => \dout[832]_INST_0_i_1_n_0\
    );
\dout[832]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(40),
      I1 => p_17_out(40),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(40),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(40),
      O => \dout[832]_INST_0_i_2_n_0\
    );
\dout[833]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[833]_INST_0_i_1_n_0\,
      I1 => \dout[833]_INST_0_i_2_n_0\,
      O => dout(41),
      S => dout_mux_sel_dly(2)
    );
\dout[833]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(41),
      I1 => p_57_out(41),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(41),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(41),
      O => \dout[833]_INST_0_i_1_n_0\
    );
\dout[833]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(41),
      I1 => p_17_out(41),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(41),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(41),
      O => \dout[833]_INST_0_i_2_n_0\
    );
\dout[834]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[834]_INST_0_i_1_n_0\,
      I1 => \dout[834]_INST_0_i_2_n_0\,
      O => dout(42),
      S => dout_mux_sel_dly(2)
    );
\dout[834]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(42),
      I1 => p_57_out(42),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(42),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(42),
      O => \dout[834]_INST_0_i_1_n_0\
    );
\dout[834]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(42),
      I1 => p_17_out(42),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(42),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(42),
      O => \dout[834]_INST_0_i_2_n_0\
    );
\dout[835]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[835]_INST_0_i_1_n_0\,
      I1 => \dout[835]_INST_0_i_2_n_0\,
      O => dout(43),
      S => dout_mux_sel_dly(2)
    );
\dout[835]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(43),
      I1 => p_57_out(43),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(43),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(43),
      O => \dout[835]_INST_0_i_1_n_0\
    );
\dout[835]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(43),
      I1 => p_17_out(43),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(43),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(43),
      O => \dout[835]_INST_0_i_2_n_0\
    );
\dout[836]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[836]_INST_0_i_1_n_0\,
      I1 => \dout[836]_INST_0_i_2_n_0\,
      O => dout(44),
      S => dout_mux_sel_dly(2)
    );
\dout[836]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(44),
      I1 => p_57_out(44),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(44),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(44),
      O => \dout[836]_INST_0_i_1_n_0\
    );
\dout[836]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(44),
      I1 => p_17_out(44),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(44),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(44),
      O => \dout[836]_INST_0_i_2_n_0\
    );
\dout[837]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[837]_INST_0_i_1_n_0\,
      I1 => \dout[837]_INST_0_i_2_n_0\,
      O => dout(45),
      S => dout_mux_sel_dly(2)
    );
\dout[837]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(45),
      I1 => p_57_out(45),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(45),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(45),
      O => \dout[837]_INST_0_i_1_n_0\
    );
\dout[837]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(45),
      I1 => p_17_out(45),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(45),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(45),
      O => \dout[837]_INST_0_i_2_n_0\
    );
\dout[838]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[838]_INST_0_i_1_n_0\,
      I1 => \dout[838]_INST_0_i_2_n_0\,
      O => dout(46),
      S => dout_mux_sel_dly(2)
    );
\dout[838]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(46),
      I1 => p_57_out(46),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(46),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(46),
      O => \dout[838]_INST_0_i_1_n_0\
    );
\dout[838]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(46),
      I1 => p_17_out(46),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(46),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(46),
      O => \dout[838]_INST_0_i_2_n_0\
    );
\dout[839]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[839]_INST_0_i_1_n_0\,
      I1 => \dout[839]_INST_0_i_2_n_0\,
      O => dout(47),
      S => dout_mux_sel_dly(2)
    );
\dout[839]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(47),
      I1 => p_57_out(47),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(47),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(47),
      O => \dout[839]_INST_0_i_1_n_0\
    );
\dout[839]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(47),
      I1 => p_17_out(47),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(47),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(47),
      O => \dout[839]_INST_0_i_2_n_0\
    );
\dout[840]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[840]_INST_0_i_1_n_0\,
      I1 => \dout[840]_INST_0_i_2_n_0\,
      O => dout(48),
      S => dout_mux_sel_dly(2)
    );
\dout[840]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(48),
      I1 => p_57_out(48),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(48),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(48),
      O => \dout[840]_INST_0_i_1_n_0\
    );
\dout[840]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(48),
      I1 => p_17_out(48),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(48),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(48),
      O => \dout[840]_INST_0_i_2_n_0\
    );
\dout[841]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[841]_INST_0_i_1_n_0\,
      I1 => \dout[841]_INST_0_i_2_n_0\,
      O => dout(49),
      S => dout_mux_sel_dly(2)
    );
\dout[841]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(49),
      I1 => p_57_out(49),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(49),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(49),
      O => \dout[841]_INST_0_i_1_n_0\
    );
\dout[841]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(49),
      I1 => p_17_out(49),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(49),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(49),
      O => \dout[841]_INST_0_i_2_n_0\
    );
\dout[842]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[842]_INST_0_i_1_n_0\,
      I1 => \dout[842]_INST_0_i_2_n_0\,
      O => dout(50),
      S => dout_mux_sel_dly(2)
    );
\dout[842]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(50),
      I1 => p_57_out(50),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(50),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(50),
      O => \dout[842]_INST_0_i_1_n_0\
    );
\dout[842]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(50),
      I1 => p_17_out(50),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(50),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(50),
      O => \dout[842]_INST_0_i_2_n_0\
    );
\dout[843]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[843]_INST_0_i_1_n_0\,
      I1 => \dout[843]_INST_0_i_2_n_0\,
      O => dout(51),
      S => dout_mux_sel_dly(2)
    );
\dout[843]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(51),
      I1 => p_57_out(51),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(51),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(51),
      O => \dout[843]_INST_0_i_1_n_0\
    );
\dout[843]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(51),
      I1 => p_17_out(51),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(51),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(51),
      O => \dout[843]_INST_0_i_2_n_0\
    );
\dout[844]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[844]_INST_0_i_1_n_0\,
      I1 => \dout[844]_INST_0_i_2_n_0\,
      O => dout(52),
      S => dout_mux_sel_dly(2)
    );
\dout[844]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(52),
      I1 => p_57_out(52),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(52),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(52),
      O => \dout[844]_INST_0_i_1_n_0\
    );
\dout[844]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(52),
      I1 => p_17_out(52),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(52),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(52),
      O => \dout[844]_INST_0_i_2_n_0\
    );
\dout[845]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[845]_INST_0_i_1_n_0\,
      I1 => \dout[845]_INST_0_i_2_n_0\,
      O => dout(53),
      S => dout_mux_sel_dly(2)
    );
\dout[845]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(53),
      I1 => p_57_out(53),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(53),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(53),
      O => \dout[845]_INST_0_i_1_n_0\
    );
\dout[845]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(53),
      I1 => p_17_out(53),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(53),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(53),
      O => \dout[845]_INST_0_i_2_n_0\
    );
\dout[846]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[846]_INST_0_i_1_n_0\,
      I1 => \dout[846]_INST_0_i_2_n_0\,
      O => dout(54),
      S => dout_mux_sel_dly(2)
    );
\dout[846]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(54),
      I1 => p_57_out(54),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(54),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(54),
      O => \dout[846]_INST_0_i_1_n_0\
    );
\dout[846]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(54),
      I1 => p_17_out(54),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(54),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(54),
      O => \dout[846]_INST_0_i_2_n_0\
    );
\dout[847]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[847]_INST_0_i_1_n_0\,
      I1 => \dout[847]_INST_0_i_2_n_0\,
      O => dout(55),
      S => dout_mux_sel_dly(2)
    );
\dout[847]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(55),
      I1 => p_57_out(55),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(55),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(55),
      O => \dout[847]_INST_0_i_1_n_0\
    );
\dout[847]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(55),
      I1 => p_17_out(55),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(55),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(55),
      O => \dout[847]_INST_0_i_2_n_0\
    );
\dout[848]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[848]_INST_0_i_1_n_0\,
      I1 => \dout[848]_INST_0_i_2_n_0\,
      O => dout(56),
      S => dout_mux_sel_dly(2)
    );
\dout[848]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(56),
      I1 => p_57_out(56),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(56),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(56),
      O => \dout[848]_INST_0_i_1_n_0\
    );
\dout[848]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(56),
      I1 => p_17_out(56),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(56),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(56),
      O => \dout[848]_INST_0_i_2_n_0\
    );
\dout[849]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[849]_INST_0_i_1_n_0\,
      I1 => \dout[849]_INST_0_i_2_n_0\,
      O => dout(57),
      S => dout_mux_sel_dly(2)
    );
\dout[849]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(57),
      I1 => p_57_out(57),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(57),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(57),
      O => \dout[849]_INST_0_i_1_n_0\
    );
\dout[849]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(57),
      I1 => p_17_out(57),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(57),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(57),
      O => \dout[849]_INST_0_i_2_n_0\
    );
\dout[850]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[850]_INST_0_i_1_n_0\,
      I1 => \dout[850]_INST_0_i_2_n_0\,
      O => dout(58),
      S => dout_mux_sel_dly(2)
    );
\dout[850]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(58),
      I1 => p_57_out(58),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(58),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(58),
      O => \dout[850]_INST_0_i_1_n_0\
    );
\dout[850]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(58),
      I1 => p_17_out(58),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(58),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(58),
      O => \dout[850]_INST_0_i_2_n_0\
    );
\dout[851]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[851]_INST_0_i_1_n_0\,
      I1 => \dout[851]_INST_0_i_2_n_0\,
      O => dout(59),
      S => dout_mux_sel_dly(2)
    );
\dout[851]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(59),
      I1 => p_57_out(59),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(59),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(59),
      O => \dout[851]_INST_0_i_1_n_0\
    );
\dout[851]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(59),
      I1 => p_17_out(59),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(59),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(59),
      O => \dout[851]_INST_0_i_2_n_0\
    );
\dout[852]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[852]_INST_0_i_1_n_0\,
      I1 => \dout[852]_INST_0_i_2_n_0\,
      O => dout(60),
      S => dout_mux_sel_dly(2)
    );
\dout[852]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(60),
      I1 => p_57_out(60),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(60),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(60),
      O => \dout[852]_INST_0_i_1_n_0\
    );
\dout[852]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(60),
      I1 => p_17_out(60),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(60),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(60),
      O => \dout[852]_INST_0_i_2_n_0\
    );
\dout[853]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[853]_INST_0_i_1_n_0\,
      I1 => \dout[853]_INST_0_i_2_n_0\,
      O => dout(61),
      S => dout_mux_sel_dly(2)
    );
\dout[853]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(61),
      I1 => p_57_out(61),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(61),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(61),
      O => \dout[853]_INST_0_i_1_n_0\
    );
\dout[853]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(61),
      I1 => p_17_out(61),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(61),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(61),
      O => \dout[853]_INST_0_i_2_n_0\
    );
\dout[854]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[854]_INST_0_i_1_n_0\,
      I1 => \dout[854]_INST_0_i_2_n_0\,
      O => dout(62),
      S => dout_mux_sel_dly(2)
    );
\dout[854]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(62),
      I1 => p_57_out(62),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(62),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(62),
      O => \dout[854]_INST_0_i_1_n_0\
    );
\dout[854]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(62),
      I1 => p_17_out(62),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(62),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(62),
      O => \dout[854]_INST_0_i_2_n_0\
    );
\dout[855]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[855]_INST_0_i_1_n_0\,
      I1 => \dout[855]_INST_0_i_2_n_0\,
      O => dout(63),
      S => dout_mux_sel_dly(2)
    );
\dout[855]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(63),
      I1 => p_57_out(63),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(63),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(63),
      O => \dout[855]_INST_0_i_1_n_0\
    );
\dout[855]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(63),
      I1 => p_17_out(63),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(63),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(63),
      O => \dout[855]_INST_0_i_2_n_0\
    );
\dout[856]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[856]_INST_0_i_1_n_0\,
      I1 => \dout[856]_INST_0_i_2_n_0\,
      O => dout(64),
      S => dout_mux_sel_dly(2)
    );
\dout[856]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(64),
      I1 => p_57_out(64),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(64),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(64),
      O => \dout[856]_INST_0_i_1_n_0\
    );
\dout[856]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(64),
      I1 => p_17_out(64),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(64),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(64),
      O => \dout[856]_INST_0_i_2_n_0\
    );
\dout[857]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[857]_INST_0_i_1_n_0\,
      I1 => \dout[857]_INST_0_i_2_n_0\,
      O => dout(65),
      S => dout_mux_sel_dly(2)
    );
\dout[857]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(65),
      I1 => p_57_out(65),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(65),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(65),
      O => \dout[857]_INST_0_i_1_n_0\
    );
\dout[857]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(65),
      I1 => p_17_out(65),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(65),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(65),
      O => \dout[857]_INST_0_i_2_n_0\
    );
\dout[858]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[858]_INST_0_i_1_n_0\,
      I1 => \dout[858]_INST_0_i_2_n_0\,
      O => dout(66),
      S => dout_mux_sel_dly(2)
    );
\dout[858]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(66),
      I1 => p_57_out(66),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(66),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(66),
      O => \dout[858]_INST_0_i_1_n_0\
    );
\dout[858]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(66),
      I1 => p_17_out(66),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(66),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(66),
      O => \dout[858]_INST_0_i_2_n_0\
    );
\dout[859]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[859]_INST_0_i_1_n_0\,
      I1 => \dout[859]_INST_0_i_2_n_0\,
      O => dout(67),
      S => dout_mux_sel_dly(2)
    );
\dout[859]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(67),
      I1 => p_57_out(67),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(67),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(67),
      O => \dout[859]_INST_0_i_1_n_0\
    );
\dout[859]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(67),
      I1 => p_17_out(67),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(67),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(67),
      O => \dout[859]_INST_0_i_2_n_0\
    );
\dout[860]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[860]_INST_0_i_1_n_0\,
      I1 => \dout[860]_INST_0_i_2_n_0\,
      O => dout(68),
      S => dout_mux_sel_dly(2)
    );
\dout[860]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(68),
      I1 => p_57_out(68),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(68),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(68),
      O => \dout[860]_INST_0_i_1_n_0\
    );
\dout[860]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(68),
      I1 => p_17_out(68),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(68),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(68),
      O => \dout[860]_INST_0_i_2_n_0\
    );
\dout[861]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[861]_INST_0_i_1_n_0\,
      I1 => \dout[861]_INST_0_i_2_n_0\,
      O => dout(69),
      S => dout_mux_sel_dly(2)
    );
\dout[861]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(69),
      I1 => p_57_out(69),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(69),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(69),
      O => \dout[861]_INST_0_i_1_n_0\
    );
\dout[861]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(69),
      I1 => p_17_out(69),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(69),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(69),
      O => \dout[861]_INST_0_i_2_n_0\
    );
\dout[862]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[862]_INST_0_i_1_n_0\,
      I1 => \dout[862]_INST_0_i_2_n_0\,
      O => dout(70),
      S => dout_mux_sel_dly(2)
    );
\dout[862]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(70),
      I1 => p_57_out(70),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(70),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(70),
      O => \dout[862]_INST_0_i_1_n_0\
    );
\dout[862]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(70),
      I1 => p_17_out(70),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(70),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(70),
      O => \dout[862]_INST_0_i_2_n_0\
    );
\dout[863]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[863]_INST_0_i_1_n_0\,
      I1 => \dout[863]_INST_0_i_2_n_0\,
      O => dout(71),
      S => dout_mux_sel_dly(2)
    );
\dout[863]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(71),
      I1 => p_57_out(71),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(71),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(71),
      O => \dout[863]_INST_0_i_1_n_0\
    );
\dout[863]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(71),
      I1 => p_17_out(71),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(71),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(71),
      O => \dout[863]_INST_0_i_2_n_0\
    );
\gmult_prim.gll_chain.gp1[0].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_109
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_3_out => p_3_out,
      p_72_out => p_72_out,
      p_73_out => p_73_out,
      p_76_out => p_76_out,
      p_77_out(71 downto 0) => p_77_out(71 downto 0),
      re_0 => re_0,
      srst => srst,
      we_0 => we_0
    );
\gmult_prim.gll_chain.gp1[1].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_110
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      fifo_prim_rd_en(7) => p_0_in,
      fifo_prim_rd_en(6) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      fifo_prim_rd_en(5) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      fifo_prim_rd_en(4) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      fifo_prim_rd_en(3) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      fifo_prim_rd_en(2) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      fifo_prim_rd_en(1) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      fifo_prim_rd_en(0) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      fifo_prim_wr_en(7) => p_0_in2_in,
      fifo_prim_wr_en(6) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      fifo_prim_wr_en(5) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      fifo_prim_wr_en(4) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      fifo_prim_wr_en(3) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      fifo_prim_wr_en(2) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      fifo_prim_wr_en(1) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      fifo_prim_wr_en(0) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      \gf36e2_inst.sngfifo36e2_0\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      \gf36e2_inst.sngfifo36e2_1\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      p_53_out => p_53_out,
      p_58_out => p_58_out,
      p_62_out => p_62_out,
      p_63_out => p_63_out,
      p_66_out => p_66_out,
      p_67_out(71 downto 0) => p_67_out(71 downto 0),
      p_68_out => p_68_out,
      rd_en => rd_en,
      re_0 => re_0,
      re_2 => re_2,
      re_3 => re_3,
      re_4 => re_4,
      re_5 => re_5,
      re_6 => re_6,
      re_7 => re_7,
      srst => srst,
      we_0 => we_0,
      we_2 => we_2,
      we_3 => we_3,
      we_4 => we_4,
      we_5 => we_5,
      we_6 => we_6,
      we_7 => we_7,
      wr_en => wr_en
    );
\gmult_prim.gll_chain.gp1[2].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_111
     port map (
      E(0) => p_31_out,
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      p_52_out => p_52_out,
      p_53_out => p_53_out,
      p_56_out => p_56_out,
      p_57_out(71 downto 0) => p_57_out(71 downto 0),
      p_58_out => p_58_out,
      p_63_out => p_63_out,
      p_68_out => p_68_out,
      rd_en => rd_en,
      re_2 => re_2,
      srst => srst,
      we_2 => we_2,
      wr_en => wr_en,
      wr_en_0(0) => p_33_out
    );
\gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_112
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      clk_1 => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      din(71 downto 0) => din(71 downto 0),
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\,
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\ => \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\,
      p_13_out => p_13_out,
      p_18_out => p_18_out,
      p_23_out => p_23_out,
      p_28_out => p_28_out,
      p_38_out => p_38_out,
      p_3_out => p_3_out,
      p_42_out => p_42_out,
      p_46_out => p_46_out,
      p_47_out(71 downto 0) => p_47_out(71 downto 0),
      p_6_out => p_6_out,
      p_73_out => p_73_out,
      re_3 => re_3,
      srst => srst,
      we_3 => we_3
    );
\gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_113
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\,
      din(71 downto 0) => din(71 downto 0),
      p_32_out => p_32_out,
      p_36_out => p_36_out,
      p_37_out(71 downto 0) => p_37_out(71 downto 0),
      p_38_out => p_38_out,
      re_4 => re_4,
      srst => srst,
      we_4 => we_4
    );
\gmult_prim.gll_chain.gp1[5].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_114
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_22_out => p_22_out,
      p_23_out => p_23_out,
      p_26_out => p_26_out,
      p_27_out(71 downto 0) => p_27_out(71 downto 0),
      p_28_out => p_28_out,
      re_5 => re_5,
      srst => srst,
      we_5 => we_5
    );
\gmult_prim.gll_chain.gp1[6].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_115
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_12_out => p_12_out,
      p_13_out => p_13_out,
      p_16_out => p_16_out,
      p_17_out(71 downto 0) => p_17_out(71 downto 0),
      p_18_out => p_18_out,
      re_6 => re_6,
      srst => srst,
      we_6 => we_6
    );
\gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_116
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\,
      clk_1 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\,
      clk_2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\,
      din(71 downto 0) => din(71 downto 0),
      p_5_out(71 downto 0) => p_5_out(71 downto 0),
      p_6_out => p_6_out,
      re_7 => re_7,
      srst => srst,
      we_7 => we_7
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_52_out,
      I1 => p_42_out,
      I2 => p_72_out,
      I3 => p_62_out,
      I4 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\,
      O => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_22_out,
      I1 => p_32_out,
      I2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\,
      I3 => p_12_out,
      O => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_33_out,
      D => p_0_in2_in,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      S => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      Q => p_0_in2_in,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_mux_sel(0),
      O => plusOp(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      O => plusOp(1)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_56_out,
      I1 => p_46_out,
      I2 => p_76_out,
      I3 => p_66_out,
      I4 => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\,
      O => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      I2 => dout_mux_sel(2),
      O => plusOp(2)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_26_out,
      I1 => p_36_out,
      I2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\,
      I3 => p_16_out,
      O => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(0),
      Q => dout_mux_sel_dly(0),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(1),
      Q => dout_mux_sel_dly(1),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(2),
      Q => dout_mux_sel_dly(2),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(0),
      Q => dout_mux_sel(0),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(1),
      Q => dout_mux_sel(1),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(2),
      Q => dout_mux_sel(2),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_31_out,
      D => p_0_in,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      S => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      Q => p_0_in,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\rst_val_sym.gextw_sym[12].inst_extdi_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(1)
    );
\rst_val_sym.gextw_sym[12].inst_extdi_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_10 is
  port (
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_10 : entity is "builtin_extdepth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_10 is
  signal \dout[360]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[360]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[361]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[361]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[362]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[362]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[363]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[363]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[364]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[364]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[365]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[365]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[366]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[366]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[367]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[367]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[368]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[368]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[369]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[369]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[370]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[370]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[371]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[371]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[372]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[372]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[373]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[373]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[374]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[374]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[375]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[375]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[376]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[376]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[377]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[377]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[378]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[378]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[379]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[379]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[380]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[380]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[381]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[381]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[382]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[382]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[383]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[383]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[384]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[384]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[385]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[385]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[386]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[386]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[387]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[387]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[388]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[388]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[389]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[389]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[390]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[390]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[391]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[391]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[392]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[392]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[393]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[393]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[394]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[394]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[395]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[395]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[396]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[396]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[397]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[397]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[398]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[398]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[399]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[399]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[400]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[400]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[401]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[401]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[402]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[402]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[403]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[403]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[404]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[404]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[405]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[405]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[406]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[406]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[407]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[407]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[408]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[408]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[409]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[409]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[410]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[410]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[411]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[411]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[412]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[412]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[413]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[413]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[414]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[414]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[415]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[415]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[416]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[416]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[417]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[417]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[418]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[418]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[419]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[419]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[420]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[420]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[421]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[421]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[422]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[422]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[423]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[423]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[424]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[424]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[425]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[425]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[426]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[426]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[427]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[427]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[428]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[428]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[429]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[429]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[430]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[430]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[431]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[431]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal dout_mux_sel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout_mux_sel_dly : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_18_out : STD_LOGIC;
  signal p_22_out : STD_LOGIC;
  signal p_23_out : STD_LOGIC;
  signal p_26_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_28_out : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_33_out : STD_LOGIC;
  signal p_36_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_38_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_42_out : STD_LOGIC;
  signal p_46_out : STD_LOGIC;
  signal p_47_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_52_out : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_56_out : STD_LOGIC;
  signal p_57_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_58_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_62_out : STD_LOGIC;
  signal p_63_out : STD_LOGIC;
  signal p_66_out : STD_LOGIC;
  signal p_67_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_68_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_72_out : STD_LOGIC;
  signal p_73_out : STD_LOGIC;
  signal p_76_out : STD_LOGIC;
  signal p_77_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal re_0 : STD_LOGIC;
  signal re_2 : STD_LOGIC;
  signal re_3 : STD_LOGIC;
  signal re_4 : STD_LOGIC;
  signal re_5 : STD_LOGIC;
  signal re_6 : STD_LOGIC;
  signal re_7 : STD_LOGIC;
  signal srst_qr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of srst_qr : signal is "true";
  attribute msgon : string;
  attribute msgon of srst_qr : signal is "true";
  signal we_0 : STD_LOGIC;
  signal we_2 : STD_LOGIC;
  signal we_3 : STD_LOGIC;
  signal we_4 : STD_LOGIC;
  signal we_5 : STD_LOGIC;
  signal we_6 : STD_LOGIC;
  signal we_7 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_3\ : label is "soft_lutpair19";
begin
\dout[360]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[360]_INST_0_i_1_n_0\,
      I1 => \dout[360]_INST_0_i_2_n_0\,
      O => dout(0),
      S => dout_mux_sel_dly(2)
    );
\dout[360]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(0),
      I1 => p_57_out(0),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(0),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(0),
      O => \dout[360]_INST_0_i_1_n_0\
    );
\dout[360]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(0),
      I1 => p_17_out(0),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(0),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(0),
      O => \dout[360]_INST_0_i_2_n_0\
    );
\dout[361]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[361]_INST_0_i_1_n_0\,
      I1 => \dout[361]_INST_0_i_2_n_0\,
      O => dout(1),
      S => dout_mux_sel_dly(2)
    );
\dout[361]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(1),
      I1 => p_57_out(1),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(1),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(1),
      O => \dout[361]_INST_0_i_1_n_0\
    );
\dout[361]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(1),
      I1 => p_17_out(1),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(1),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(1),
      O => \dout[361]_INST_0_i_2_n_0\
    );
\dout[362]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[362]_INST_0_i_1_n_0\,
      I1 => \dout[362]_INST_0_i_2_n_0\,
      O => dout(2),
      S => dout_mux_sel_dly(2)
    );
\dout[362]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(2),
      I1 => p_57_out(2),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(2),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(2),
      O => \dout[362]_INST_0_i_1_n_0\
    );
\dout[362]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(2),
      I1 => p_17_out(2),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(2),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(2),
      O => \dout[362]_INST_0_i_2_n_0\
    );
\dout[363]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[363]_INST_0_i_1_n_0\,
      I1 => \dout[363]_INST_0_i_2_n_0\,
      O => dout(3),
      S => dout_mux_sel_dly(2)
    );
\dout[363]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(3),
      I1 => p_57_out(3),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(3),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(3),
      O => \dout[363]_INST_0_i_1_n_0\
    );
\dout[363]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(3),
      I1 => p_17_out(3),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(3),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(3),
      O => \dout[363]_INST_0_i_2_n_0\
    );
\dout[364]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[364]_INST_0_i_1_n_0\,
      I1 => \dout[364]_INST_0_i_2_n_0\,
      O => dout(4),
      S => dout_mux_sel_dly(2)
    );
\dout[364]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(4),
      I1 => p_57_out(4),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(4),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(4),
      O => \dout[364]_INST_0_i_1_n_0\
    );
\dout[364]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(4),
      I1 => p_17_out(4),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(4),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(4),
      O => \dout[364]_INST_0_i_2_n_0\
    );
\dout[365]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[365]_INST_0_i_1_n_0\,
      I1 => \dout[365]_INST_0_i_2_n_0\,
      O => dout(5),
      S => dout_mux_sel_dly(2)
    );
\dout[365]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(5),
      I1 => p_57_out(5),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(5),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(5),
      O => \dout[365]_INST_0_i_1_n_0\
    );
\dout[365]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(5),
      I1 => p_17_out(5),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(5),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(5),
      O => \dout[365]_INST_0_i_2_n_0\
    );
\dout[366]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[366]_INST_0_i_1_n_0\,
      I1 => \dout[366]_INST_0_i_2_n_0\,
      O => dout(6),
      S => dout_mux_sel_dly(2)
    );
\dout[366]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(6),
      I1 => p_57_out(6),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(6),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(6),
      O => \dout[366]_INST_0_i_1_n_0\
    );
\dout[366]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(6),
      I1 => p_17_out(6),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(6),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(6),
      O => \dout[366]_INST_0_i_2_n_0\
    );
\dout[367]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[367]_INST_0_i_1_n_0\,
      I1 => \dout[367]_INST_0_i_2_n_0\,
      O => dout(7),
      S => dout_mux_sel_dly(2)
    );
\dout[367]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(7),
      I1 => p_57_out(7),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(7),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(7),
      O => \dout[367]_INST_0_i_1_n_0\
    );
\dout[367]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(7),
      I1 => p_17_out(7),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(7),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(7),
      O => \dout[367]_INST_0_i_2_n_0\
    );
\dout[368]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[368]_INST_0_i_1_n_0\,
      I1 => \dout[368]_INST_0_i_2_n_0\,
      O => dout(8),
      S => dout_mux_sel_dly(2)
    );
\dout[368]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(8),
      I1 => p_57_out(8),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(8),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(8),
      O => \dout[368]_INST_0_i_1_n_0\
    );
\dout[368]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(8),
      I1 => p_17_out(8),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(8),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(8),
      O => \dout[368]_INST_0_i_2_n_0\
    );
\dout[369]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[369]_INST_0_i_1_n_0\,
      I1 => \dout[369]_INST_0_i_2_n_0\,
      O => dout(9),
      S => dout_mux_sel_dly(2)
    );
\dout[369]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(9),
      I1 => p_57_out(9),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(9),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(9),
      O => \dout[369]_INST_0_i_1_n_0\
    );
\dout[369]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(9),
      I1 => p_17_out(9),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(9),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(9),
      O => \dout[369]_INST_0_i_2_n_0\
    );
\dout[370]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[370]_INST_0_i_1_n_0\,
      I1 => \dout[370]_INST_0_i_2_n_0\,
      O => dout(10),
      S => dout_mux_sel_dly(2)
    );
\dout[370]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(10),
      I1 => p_57_out(10),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(10),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(10),
      O => \dout[370]_INST_0_i_1_n_0\
    );
\dout[370]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(10),
      I1 => p_17_out(10),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(10),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(10),
      O => \dout[370]_INST_0_i_2_n_0\
    );
\dout[371]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[371]_INST_0_i_1_n_0\,
      I1 => \dout[371]_INST_0_i_2_n_0\,
      O => dout(11),
      S => dout_mux_sel_dly(2)
    );
\dout[371]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(11),
      I1 => p_57_out(11),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(11),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(11),
      O => \dout[371]_INST_0_i_1_n_0\
    );
\dout[371]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(11),
      I1 => p_17_out(11),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(11),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(11),
      O => \dout[371]_INST_0_i_2_n_0\
    );
\dout[372]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[372]_INST_0_i_1_n_0\,
      I1 => \dout[372]_INST_0_i_2_n_0\,
      O => dout(12),
      S => dout_mux_sel_dly(2)
    );
\dout[372]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(12),
      I1 => p_57_out(12),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(12),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(12),
      O => \dout[372]_INST_0_i_1_n_0\
    );
\dout[372]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(12),
      I1 => p_17_out(12),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(12),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(12),
      O => \dout[372]_INST_0_i_2_n_0\
    );
\dout[373]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[373]_INST_0_i_1_n_0\,
      I1 => \dout[373]_INST_0_i_2_n_0\,
      O => dout(13),
      S => dout_mux_sel_dly(2)
    );
\dout[373]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(13),
      I1 => p_57_out(13),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(13),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(13),
      O => \dout[373]_INST_0_i_1_n_0\
    );
\dout[373]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(13),
      I1 => p_17_out(13),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(13),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(13),
      O => \dout[373]_INST_0_i_2_n_0\
    );
\dout[374]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[374]_INST_0_i_1_n_0\,
      I1 => \dout[374]_INST_0_i_2_n_0\,
      O => dout(14),
      S => dout_mux_sel_dly(2)
    );
\dout[374]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(14),
      I1 => p_57_out(14),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(14),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(14),
      O => \dout[374]_INST_0_i_1_n_0\
    );
\dout[374]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(14),
      I1 => p_17_out(14),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(14),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(14),
      O => \dout[374]_INST_0_i_2_n_0\
    );
\dout[375]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[375]_INST_0_i_1_n_0\,
      I1 => \dout[375]_INST_0_i_2_n_0\,
      O => dout(15),
      S => dout_mux_sel_dly(2)
    );
\dout[375]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(15),
      I1 => p_57_out(15),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(15),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(15),
      O => \dout[375]_INST_0_i_1_n_0\
    );
\dout[375]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(15),
      I1 => p_17_out(15),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(15),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(15),
      O => \dout[375]_INST_0_i_2_n_0\
    );
\dout[376]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[376]_INST_0_i_1_n_0\,
      I1 => \dout[376]_INST_0_i_2_n_0\,
      O => dout(16),
      S => dout_mux_sel_dly(2)
    );
\dout[376]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(16),
      I1 => p_57_out(16),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(16),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(16),
      O => \dout[376]_INST_0_i_1_n_0\
    );
\dout[376]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(16),
      I1 => p_17_out(16),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(16),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(16),
      O => \dout[376]_INST_0_i_2_n_0\
    );
\dout[377]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[377]_INST_0_i_1_n_0\,
      I1 => \dout[377]_INST_0_i_2_n_0\,
      O => dout(17),
      S => dout_mux_sel_dly(2)
    );
\dout[377]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(17),
      I1 => p_57_out(17),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(17),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(17),
      O => \dout[377]_INST_0_i_1_n_0\
    );
\dout[377]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(17),
      I1 => p_17_out(17),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(17),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(17),
      O => \dout[377]_INST_0_i_2_n_0\
    );
\dout[378]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[378]_INST_0_i_1_n_0\,
      I1 => \dout[378]_INST_0_i_2_n_0\,
      O => dout(18),
      S => dout_mux_sel_dly(2)
    );
\dout[378]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(18),
      I1 => p_57_out(18),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(18),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(18),
      O => \dout[378]_INST_0_i_1_n_0\
    );
\dout[378]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(18),
      I1 => p_17_out(18),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(18),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(18),
      O => \dout[378]_INST_0_i_2_n_0\
    );
\dout[379]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[379]_INST_0_i_1_n_0\,
      I1 => \dout[379]_INST_0_i_2_n_0\,
      O => dout(19),
      S => dout_mux_sel_dly(2)
    );
\dout[379]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(19),
      I1 => p_57_out(19),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(19),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(19),
      O => \dout[379]_INST_0_i_1_n_0\
    );
\dout[379]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(19),
      I1 => p_17_out(19),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(19),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(19),
      O => \dout[379]_INST_0_i_2_n_0\
    );
\dout[380]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[380]_INST_0_i_1_n_0\,
      I1 => \dout[380]_INST_0_i_2_n_0\,
      O => dout(20),
      S => dout_mux_sel_dly(2)
    );
\dout[380]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(20),
      I1 => p_57_out(20),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(20),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(20),
      O => \dout[380]_INST_0_i_1_n_0\
    );
\dout[380]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(20),
      I1 => p_17_out(20),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(20),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(20),
      O => \dout[380]_INST_0_i_2_n_0\
    );
\dout[381]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[381]_INST_0_i_1_n_0\,
      I1 => \dout[381]_INST_0_i_2_n_0\,
      O => dout(21),
      S => dout_mux_sel_dly(2)
    );
\dout[381]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(21),
      I1 => p_57_out(21),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(21),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(21),
      O => \dout[381]_INST_0_i_1_n_0\
    );
\dout[381]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(21),
      I1 => p_17_out(21),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(21),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(21),
      O => \dout[381]_INST_0_i_2_n_0\
    );
\dout[382]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[382]_INST_0_i_1_n_0\,
      I1 => \dout[382]_INST_0_i_2_n_0\,
      O => dout(22),
      S => dout_mux_sel_dly(2)
    );
\dout[382]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(22),
      I1 => p_57_out(22),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(22),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(22),
      O => \dout[382]_INST_0_i_1_n_0\
    );
\dout[382]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(22),
      I1 => p_17_out(22),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(22),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(22),
      O => \dout[382]_INST_0_i_2_n_0\
    );
\dout[383]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[383]_INST_0_i_1_n_0\,
      I1 => \dout[383]_INST_0_i_2_n_0\,
      O => dout(23),
      S => dout_mux_sel_dly(2)
    );
\dout[383]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(23),
      I1 => p_57_out(23),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(23),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(23),
      O => \dout[383]_INST_0_i_1_n_0\
    );
\dout[383]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(23),
      I1 => p_17_out(23),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(23),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(23),
      O => \dout[383]_INST_0_i_2_n_0\
    );
\dout[384]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[384]_INST_0_i_1_n_0\,
      I1 => \dout[384]_INST_0_i_2_n_0\,
      O => dout(24),
      S => dout_mux_sel_dly(2)
    );
\dout[384]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(24),
      I1 => p_57_out(24),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(24),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(24),
      O => \dout[384]_INST_0_i_1_n_0\
    );
\dout[384]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(24),
      I1 => p_17_out(24),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(24),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(24),
      O => \dout[384]_INST_0_i_2_n_0\
    );
\dout[385]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[385]_INST_0_i_1_n_0\,
      I1 => \dout[385]_INST_0_i_2_n_0\,
      O => dout(25),
      S => dout_mux_sel_dly(2)
    );
\dout[385]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(25),
      I1 => p_57_out(25),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(25),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(25),
      O => \dout[385]_INST_0_i_1_n_0\
    );
\dout[385]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(25),
      I1 => p_17_out(25),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(25),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(25),
      O => \dout[385]_INST_0_i_2_n_0\
    );
\dout[386]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[386]_INST_0_i_1_n_0\,
      I1 => \dout[386]_INST_0_i_2_n_0\,
      O => dout(26),
      S => dout_mux_sel_dly(2)
    );
\dout[386]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(26),
      I1 => p_57_out(26),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(26),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(26),
      O => \dout[386]_INST_0_i_1_n_0\
    );
\dout[386]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(26),
      I1 => p_17_out(26),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(26),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(26),
      O => \dout[386]_INST_0_i_2_n_0\
    );
\dout[387]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[387]_INST_0_i_1_n_0\,
      I1 => \dout[387]_INST_0_i_2_n_0\,
      O => dout(27),
      S => dout_mux_sel_dly(2)
    );
\dout[387]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(27),
      I1 => p_57_out(27),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(27),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(27),
      O => \dout[387]_INST_0_i_1_n_0\
    );
\dout[387]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(27),
      I1 => p_17_out(27),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(27),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(27),
      O => \dout[387]_INST_0_i_2_n_0\
    );
\dout[388]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[388]_INST_0_i_1_n_0\,
      I1 => \dout[388]_INST_0_i_2_n_0\,
      O => dout(28),
      S => dout_mux_sel_dly(2)
    );
\dout[388]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(28),
      I1 => p_57_out(28),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(28),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(28),
      O => \dout[388]_INST_0_i_1_n_0\
    );
\dout[388]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(28),
      I1 => p_17_out(28),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(28),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(28),
      O => \dout[388]_INST_0_i_2_n_0\
    );
\dout[389]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[389]_INST_0_i_1_n_0\,
      I1 => \dout[389]_INST_0_i_2_n_0\,
      O => dout(29),
      S => dout_mux_sel_dly(2)
    );
\dout[389]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(29),
      I1 => p_57_out(29),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(29),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(29),
      O => \dout[389]_INST_0_i_1_n_0\
    );
\dout[389]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(29),
      I1 => p_17_out(29),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(29),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(29),
      O => \dout[389]_INST_0_i_2_n_0\
    );
\dout[390]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[390]_INST_0_i_1_n_0\,
      I1 => \dout[390]_INST_0_i_2_n_0\,
      O => dout(30),
      S => dout_mux_sel_dly(2)
    );
\dout[390]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(30),
      I1 => p_57_out(30),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(30),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(30),
      O => \dout[390]_INST_0_i_1_n_0\
    );
\dout[390]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(30),
      I1 => p_17_out(30),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(30),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(30),
      O => \dout[390]_INST_0_i_2_n_0\
    );
\dout[391]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[391]_INST_0_i_1_n_0\,
      I1 => \dout[391]_INST_0_i_2_n_0\,
      O => dout(31),
      S => dout_mux_sel_dly(2)
    );
\dout[391]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(31),
      I1 => p_57_out(31),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(31),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(31),
      O => \dout[391]_INST_0_i_1_n_0\
    );
\dout[391]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(31),
      I1 => p_17_out(31),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(31),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(31),
      O => \dout[391]_INST_0_i_2_n_0\
    );
\dout[392]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[392]_INST_0_i_1_n_0\,
      I1 => \dout[392]_INST_0_i_2_n_0\,
      O => dout(32),
      S => dout_mux_sel_dly(2)
    );
\dout[392]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(32),
      I1 => p_57_out(32),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(32),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(32),
      O => \dout[392]_INST_0_i_1_n_0\
    );
\dout[392]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(32),
      I1 => p_17_out(32),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(32),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(32),
      O => \dout[392]_INST_0_i_2_n_0\
    );
\dout[393]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[393]_INST_0_i_1_n_0\,
      I1 => \dout[393]_INST_0_i_2_n_0\,
      O => dout(33),
      S => dout_mux_sel_dly(2)
    );
\dout[393]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(33),
      I1 => p_57_out(33),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(33),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(33),
      O => \dout[393]_INST_0_i_1_n_0\
    );
\dout[393]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(33),
      I1 => p_17_out(33),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(33),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(33),
      O => \dout[393]_INST_0_i_2_n_0\
    );
\dout[394]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[394]_INST_0_i_1_n_0\,
      I1 => \dout[394]_INST_0_i_2_n_0\,
      O => dout(34),
      S => dout_mux_sel_dly(2)
    );
\dout[394]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(34),
      I1 => p_57_out(34),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(34),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(34),
      O => \dout[394]_INST_0_i_1_n_0\
    );
\dout[394]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(34),
      I1 => p_17_out(34),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(34),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(34),
      O => \dout[394]_INST_0_i_2_n_0\
    );
\dout[395]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[395]_INST_0_i_1_n_0\,
      I1 => \dout[395]_INST_0_i_2_n_0\,
      O => dout(35),
      S => dout_mux_sel_dly(2)
    );
\dout[395]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(35),
      I1 => p_57_out(35),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(35),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(35),
      O => \dout[395]_INST_0_i_1_n_0\
    );
\dout[395]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(35),
      I1 => p_17_out(35),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(35),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(35),
      O => \dout[395]_INST_0_i_2_n_0\
    );
\dout[396]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[396]_INST_0_i_1_n_0\,
      I1 => \dout[396]_INST_0_i_2_n_0\,
      O => dout(36),
      S => dout_mux_sel_dly(2)
    );
\dout[396]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(36),
      I1 => p_57_out(36),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(36),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(36),
      O => \dout[396]_INST_0_i_1_n_0\
    );
\dout[396]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(36),
      I1 => p_17_out(36),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(36),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(36),
      O => \dout[396]_INST_0_i_2_n_0\
    );
\dout[397]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[397]_INST_0_i_1_n_0\,
      I1 => \dout[397]_INST_0_i_2_n_0\,
      O => dout(37),
      S => dout_mux_sel_dly(2)
    );
\dout[397]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(37),
      I1 => p_57_out(37),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(37),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(37),
      O => \dout[397]_INST_0_i_1_n_0\
    );
\dout[397]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(37),
      I1 => p_17_out(37),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(37),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(37),
      O => \dout[397]_INST_0_i_2_n_0\
    );
\dout[398]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[398]_INST_0_i_1_n_0\,
      I1 => \dout[398]_INST_0_i_2_n_0\,
      O => dout(38),
      S => dout_mux_sel_dly(2)
    );
\dout[398]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(38),
      I1 => p_57_out(38),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(38),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(38),
      O => \dout[398]_INST_0_i_1_n_0\
    );
\dout[398]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(38),
      I1 => p_17_out(38),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(38),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(38),
      O => \dout[398]_INST_0_i_2_n_0\
    );
\dout[399]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[399]_INST_0_i_1_n_0\,
      I1 => \dout[399]_INST_0_i_2_n_0\,
      O => dout(39),
      S => dout_mux_sel_dly(2)
    );
\dout[399]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(39),
      I1 => p_57_out(39),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(39),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(39),
      O => \dout[399]_INST_0_i_1_n_0\
    );
\dout[399]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(39),
      I1 => p_17_out(39),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(39),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(39),
      O => \dout[399]_INST_0_i_2_n_0\
    );
\dout[400]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[400]_INST_0_i_1_n_0\,
      I1 => \dout[400]_INST_0_i_2_n_0\,
      O => dout(40),
      S => dout_mux_sel_dly(2)
    );
\dout[400]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(40),
      I1 => p_57_out(40),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(40),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(40),
      O => \dout[400]_INST_0_i_1_n_0\
    );
\dout[400]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(40),
      I1 => p_17_out(40),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(40),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(40),
      O => \dout[400]_INST_0_i_2_n_0\
    );
\dout[401]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[401]_INST_0_i_1_n_0\,
      I1 => \dout[401]_INST_0_i_2_n_0\,
      O => dout(41),
      S => dout_mux_sel_dly(2)
    );
\dout[401]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(41),
      I1 => p_57_out(41),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(41),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(41),
      O => \dout[401]_INST_0_i_1_n_0\
    );
\dout[401]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(41),
      I1 => p_17_out(41),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(41),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(41),
      O => \dout[401]_INST_0_i_2_n_0\
    );
\dout[402]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[402]_INST_0_i_1_n_0\,
      I1 => \dout[402]_INST_0_i_2_n_0\,
      O => dout(42),
      S => dout_mux_sel_dly(2)
    );
\dout[402]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(42),
      I1 => p_57_out(42),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(42),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(42),
      O => \dout[402]_INST_0_i_1_n_0\
    );
\dout[402]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(42),
      I1 => p_17_out(42),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(42),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(42),
      O => \dout[402]_INST_0_i_2_n_0\
    );
\dout[403]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[403]_INST_0_i_1_n_0\,
      I1 => \dout[403]_INST_0_i_2_n_0\,
      O => dout(43),
      S => dout_mux_sel_dly(2)
    );
\dout[403]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(43),
      I1 => p_57_out(43),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(43),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(43),
      O => \dout[403]_INST_0_i_1_n_0\
    );
\dout[403]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(43),
      I1 => p_17_out(43),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(43),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(43),
      O => \dout[403]_INST_0_i_2_n_0\
    );
\dout[404]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[404]_INST_0_i_1_n_0\,
      I1 => \dout[404]_INST_0_i_2_n_0\,
      O => dout(44),
      S => dout_mux_sel_dly(2)
    );
\dout[404]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(44),
      I1 => p_57_out(44),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(44),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(44),
      O => \dout[404]_INST_0_i_1_n_0\
    );
\dout[404]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(44),
      I1 => p_17_out(44),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(44),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(44),
      O => \dout[404]_INST_0_i_2_n_0\
    );
\dout[405]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[405]_INST_0_i_1_n_0\,
      I1 => \dout[405]_INST_0_i_2_n_0\,
      O => dout(45),
      S => dout_mux_sel_dly(2)
    );
\dout[405]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(45),
      I1 => p_57_out(45),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(45),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(45),
      O => \dout[405]_INST_0_i_1_n_0\
    );
\dout[405]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(45),
      I1 => p_17_out(45),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(45),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(45),
      O => \dout[405]_INST_0_i_2_n_0\
    );
\dout[406]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[406]_INST_0_i_1_n_0\,
      I1 => \dout[406]_INST_0_i_2_n_0\,
      O => dout(46),
      S => dout_mux_sel_dly(2)
    );
\dout[406]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(46),
      I1 => p_57_out(46),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(46),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(46),
      O => \dout[406]_INST_0_i_1_n_0\
    );
\dout[406]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(46),
      I1 => p_17_out(46),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(46),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(46),
      O => \dout[406]_INST_0_i_2_n_0\
    );
\dout[407]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[407]_INST_0_i_1_n_0\,
      I1 => \dout[407]_INST_0_i_2_n_0\,
      O => dout(47),
      S => dout_mux_sel_dly(2)
    );
\dout[407]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(47),
      I1 => p_57_out(47),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(47),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(47),
      O => \dout[407]_INST_0_i_1_n_0\
    );
\dout[407]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(47),
      I1 => p_17_out(47),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(47),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(47),
      O => \dout[407]_INST_0_i_2_n_0\
    );
\dout[408]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[408]_INST_0_i_1_n_0\,
      I1 => \dout[408]_INST_0_i_2_n_0\,
      O => dout(48),
      S => dout_mux_sel_dly(2)
    );
\dout[408]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(48),
      I1 => p_57_out(48),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(48),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(48),
      O => \dout[408]_INST_0_i_1_n_0\
    );
\dout[408]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(48),
      I1 => p_17_out(48),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(48),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(48),
      O => \dout[408]_INST_0_i_2_n_0\
    );
\dout[409]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[409]_INST_0_i_1_n_0\,
      I1 => \dout[409]_INST_0_i_2_n_0\,
      O => dout(49),
      S => dout_mux_sel_dly(2)
    );
\dout[409]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(49),
      I1 => p_57_out(49),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(49),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(49),
      O => \dout[409]_INST_0_i_1_n_0\
    );
\dout[409]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(49),
      I1 => p_17_out(49),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(49),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(49),
      O => \dout[409]_INST_0_i_2_n_0\
    );
\dout[410]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[410]_INST_0_i_1_n_0\,
      I1 => \dout[410]_INST_0_i_2_n_0\,
      O => dout(50),
      S => dout_mux_sel_dly(2)
    );
\dout[410]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(50),
      I1 => p_57_out(50),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(50),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(50),
      O => \dout[410]_INST_0_i_1_n_0\
    );
\dout[410]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(50),
      I1 => p_17_out(50),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(50),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(50),
      O => \dout[410]_INST_0_i_2_n_0\
    );
\dout[411]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[411]_INST_0_i_1_n_0\,
      I1 => \dout[411]_INST_0_i_2_n_0\,
      O => dout(51),
      S => dout_mux_sel_dly(2)
    );
\dout[411]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(51),
      I1 => p_57_out(51),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(51),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(51),
      O => \dout[411]_INST_0_i_1_n_0\
    );
\dout[411]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(51),
      I1 => p_17_out(51),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(51),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(51),
      O => \dout[411]_INST_0_i_2_n_0\
    );
\dout[412]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[412]_INST_0_i_1_n_0\,
      I1 => \dout[412]_INST_0_i_2_n_0\,
      O => dout(52),
      S => dout_mux_sel_dly(2)
    );
\dout[412]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(52),
      I1 => p_57_out(52),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(52),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(52),
      O => \dout[412]_INST_0_i_1_n_0\
    );
\dout[412]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(52),
      I1 => p_17_out(52),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(52),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(52),
      O => \dout[412]_INST_0_i_2_n_0\
    );
\dout[413]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[413]_INST_0_i_1_n_0\,
      I1 => \dout[413]_INST_0_i_2_n_0\,
      O => dout(53),
      S => dout_mux_sel_dly(2)
    );
\dout[413]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(53),
      I1 => p_57_out(53),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(53),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(53),
      O => \dout[413]_INST_0_i_1_n_0\
    );
\dout[413]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(53),
      I1 => p_17_out(53),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(53),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(53),
      O => \dout[413]_INST_0_i_2_n_0\
    );
\dout[414]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[414]_INST_0_i_1_n_0\,
      I1 => \dout[414]_INST_0_i_2_n_0\,
      O => dout(54),
      S => dout_mux_sel_dly(2)
    );
\dout[414]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(54),
      I1 => p_57_out(54),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(54),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(54),
      O => \dout[414]_INST_0_i_1_n_0\
    );
\dout[414]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(54),
      I1 => p_17_out(54),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(54),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(54),
      O => \dout[414]_INST_0_i_2_n_0\
    );
\dout[415]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[415]_INST_0_i_1_n_0\,
      I1 => \dout[415]_INST_0_i_2_n_0\,
      O => dout(55),
      S => dout_mux_sel_dly(2)
    );
\dout[415]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(55),
      I1 => p_57_out(55),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(55),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(55),
      O => \dout[415]_INST_0_i_1_n_0\
    );
\dout[415]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(55),
      I1 => p_17_out(55),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(55),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(55),
      O => \dout[415]_INST_0_i_2_n_0\
    );
\dout[416]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[416]_INST_0_i_1_n_0\,
      I1 => \dout[416]_INST_0_i_2_n_0\,
      O => dout(56),
      S => dout_mux_sel_dly(2)
    );
\dout[416]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(56),
      I1 => p_57_out(56),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(56),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(56),
      O => \dout[416]_INST_0_i_1_n_0\
    );
\dout[416]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(56),
      I1 => p_17_out(56),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(56),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(56),
      O => \dout[416]_INST_0_i_2_n_0\
    );
\dout[417]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[417]_INST_0_i_1_n_0\,
      I1 => \dout[417]_INST_0_i_2_n_0\,
      O => dout(57),
      S => dout_mux_sel_dly(2)
    );
\dout[417]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(57),
      I1 => p_57_out(57),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(57),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(57),
      O => \dout[417]_INST_0_i_1_n_0\
    );
\dout[417]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(57),
      I1 => p_17_out(57),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(57),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(57),
      O => \dout[417]_INST_0_i_2_n_0\
    );
\dout[418]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[418]_INST_0_i_1_n_0\,
      I1 => \dout[418]_INST_0_i_2_n_0\,
      O => dout(58),
      S => dout_mux_sel_dly(2)
    );
\dout[418]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(58),
      I1 => p_57_out(58),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(58),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(58),
      O => \dout[418]_INST_0_i_1_n_0\
    );
\dout[418]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(58),
      I1 => p_17_out(58),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(58),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(58),
      O => \dout[418]_INST_0_i_2_n_0\
    );
\dout[419]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[419]_INST_0_i_1_n_0\,
      I1 => \dout[419]_INST_0_i_2_n_0\,
      O => dout(59),
      S => dout_mux_sel_dly(2)
    );
\dout[419]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(59),
      I1 => p_57_out(59),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(59),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(59),
      O => \dout[419]_INST_0_i_1_n_0\
    );
\dout[419]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(59),
      I1 => p_17_out(59),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(59),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(59),
      O => \dout[419]_INST_0_i_2_n_0\
    );
\dout[420]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[420]_INST_0_i_1_n_0\,
      I1 => \dout[420]_INST_0_i_2_n_0\,
      O => dout(60),
      S => dout_mux_sel_dly(2)
    );
\dout[420]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(60),
      I1 => p_57_out(60),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(60),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(60),
      O => \dout[420]_INST_0_i_1_n_0\
    );
\dout[420]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(60),
      I1 => p_17_out(60),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(60),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(60),
      O => \dout[420]_INST_0_i_2_n_0\
    );
\dout[421]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[421]_INST_0_i_1_n_0\,
      I1 => \dout[421]_INST_0_i_2_n_0\,
      O => dout(61),
      S => dout_mux_sel_dly(2)
    );
\dout[421]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(61),
      I1 => p_57_out(61),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(61),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(61),
      O => \dout[421]_INST_0_i_1_n_0\
    );
\dout[421]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(61),
      I1 => p_17_out(61),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(61),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(61),
      O => \dout[421]_INST_0_i_2_n_0\
    );
\dout[422]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[422]_INST_0_i_1_n_0\,
      I1 => \dout[422]_INST_0_i_2_n_0\,
      O => dout(62),
      S => dout_mux_sel_dly(2)
    );
\dout[422]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(62),
      I1 => p_57_out(62),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(62),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(62),
      O => \dout[422]_INST_0_i_1_n_0\
    );
\dout[422]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(62),
      I1 => p_17_out(62),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(62),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(62),
      O => \dout[422]_INST_0_i_2_n_0\
    );
\dout[423]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[423]_INST_0_i_1_n_0\,
      I1 => \dout[423]_INST_0_i_2_n_0\,
      O => dout(63),
      S => dout_mux_sel_dly(2)
    );
\dout[423]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(63),
      I1 => p_57_out(63),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(63),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(63),
      O => \dout[423]_INST_0_i_1_n_0\
    );
\dout[423]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(63),
      I1 => p_17_out(63),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(63),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(63),
      O => \dout[423]_INST_0_i_2_n_0\
    );
\dout[424]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[424]_INST_0_i_1_n_0\,
      I1 => \dout[424]_INST_0_i_2_n_0\,
      O => dout(64),
      S => dout_mux_sel_dly(2)
    );
\dout[424]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(64),
      I1 => p_57_out(64),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(64),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(64),
      O => \dout[424]_INST_0_i_1_n_0\
    );
\dout[424]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(64),
      I1 => p_17_out(64),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(64),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(64),
      O => \dout[424]_INST_0_i_2_n_0\
    );
\dout[425]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[425]_INST_0_i_1_n_0\,
      I1 => \dout[425]_INST_0_i_2_n_0\,
      O => dout(65),
      S => dout_mux_sel_dly(2)
    );
\dout[425]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(65),
      I1 => p_57_out(65),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(65),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(65),
      O => \dout[425]_INST_0_i_1_n_0\
    );
\dout[425]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(65),
      I1 => p_17_out(65),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(65),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(65),
      O => \dout[425]_INST_0_i_2_n_0\
    );
\dout[426]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[426]_INST_0_i_1_n_0\,
      I1 => \dout[426]_INST_0_i_2_n_0\,
      O => dout(66),
      S => dout_mux_sel_dly(2)
    );
\dout[426]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(66),
      I1 => p_57_out(66),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(66),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(66),
      O => \dout[426]_INST_0_i_1_n_0\
    );
\dout[426]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(66),
      I1 => p_17_out(66),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(66),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(66),
      O => \dout[426]_INST_0_i_2_n_0\
    );
\dout[427]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[427]_INST_0_i_1_n_0\,
      I1 => \dout[427]_INST_0_i_2_n_0\,
      O => dout(67),
      S => dout_mux_sel_dly(2)
    );
\dout[427]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(67),
      I1 => p_57_out(67),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(67),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(67),
      O => \dout[427]_INST_0_i_1_n_0\
    );
\dout[427]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(67),
      I1 => p_17_out(67),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(67),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(67),
      O => \dout[427]_INST_0_i_2_n_0\
    );
\dout[428]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[428]_INST_0_i_1_n_0\,
      I1 => \dout[428]_INST_0_i_2_n_0\,
      O => dout(68),
      S => dout_mux_sel_dly(2)
    );
\dout[428]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(68),
      I1 => p_57_out(68),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(68),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(68),
      O => \dout[428]_INST_0_i_1_n_0\
    );
\dout[428]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(68),
      I1 => p_17_out(68),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(68),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(68),
      O => \dout[428]_INST_0_i_2_n_0\
    );
\dout[429]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[429]_INST_0_i_1_n_0\,
      I1 => \dout[429]_INST_0_i_2_n_0\,
      O => dout(69),
      S => dout_mux_sel_dly(2)
    );
\dout[429]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(69),
      I1 => p_57_out(69),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(69),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(69),
      O => \dout[429]_INST_0_i_1_n_0\
    );
\dout[429]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(69),
      I1 => p_17_out(69),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(69),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(69),
      O => \dout[429]_INST_0_i_2_n_0\
    );
\dout[430]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[430]_INST_0_i_1_n_0\,
      I1 => \dout[430]_INST_0_i_2_n_0\,
      O => dout(70),
      S => dout_mux_sel_dly(2)
    );
\dout[430]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(70),
      I1 => p_57_out(70),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(70),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(70),
      O => \dout[430]_INST_0_i_1_n_0\
    );
\dout[430]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(70),
      I1 => p_17_out(70),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(70),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(70),
      O => \dout[430]_INST_0_i_2_n_0\
    );
\dout[431]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[431]_INST_0_i_1_n_0\,
      I1 => \dout[431]_INST_0_i_2_n_0\,
      O => dout(71),
      S => dout_mux_sel_dly(2)
    );
\dout[431]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(71),
      I1 => p_57_out(71),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(71),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(71),
      O => \dout[431]_INST_0_i_1_n_0\
    );
\dout[431]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(71),
      I1 => p_17_out(71),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(71),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(71),
      O => \dout[431]_INST_0_i_2_n_0\
    );
\gmult_prim.gll_chain.gp1[0].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_37
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_3_out => p_3_out,
      p_72_out => p_72_out,
      p_73_out => p_73_out,
      p_76_out => p_76_out,
      p_77_out(71 downto 0) => p_77_out(71 downto 0),
      re_0 => re_0,
      srst => srst,
      we_0 => we_0
    );
\gmult_prim.gll_chain.gp1[1].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_38
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      fifo_prim_rd_en(7) => p_0_in,
      fifo_prim_rd_en(6) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      fifo_prim_rd_en(5) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      fifo_prim_rd_en(4) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      fifo_prim_rd_en(3) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      fifo_prim_rd_en(2) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      fifo_prim_rd_en(1) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      fifo_prim_rd_en(0) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      fifo_prim_wr_en(7) => p_0_in2_in,
      fifo_prim_wr_en(6) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      fifo_prim_wr_en(5) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      fifo_prim_wr_en(4) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      fifo_prim_wr_en(3) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      fifo_prim_wr_en(2) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      fifo_prim_wr_en(1) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      fifo_prim_wr_en(0) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      \gf36e2_inst.sngfifo36e2_0\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      \gf36e2_inst.sngfifo36e2_1\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      p_53_out => p_53_out,
      p_58_out => p_58_out,
      p_62_out => p_62_out,
      p_63_out => p_63_out,
      p_66_out => p_66_out,
      p_67_out(71 downto 0) => p_67_out(71 downto 0),
      p_68_out => p_68_out,
      rd_en => rd_en,
      re_0 => re_0,
      re_2 => re_2,
      re_3 => re_3,
      re_4 => re_4,
      re_5 => re_5,
      re_6 => re_6,
      re_7 => re_7,
      srst => srst,
      we_0 => we_0,
      we_2 => we_2,
      we_3 => we_3,
      we_4 => we_4,
      we_5 => we_5,
      we_6 => we_6,
      we_7 => we_7,
      wr_en => wr_en
    );
\gmult_prim.gll_chain.gp1[2].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_39
     port map (
      E(0) => p_31_out,
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      p_52_out => p_52_out,
      p_53_out => p_53_out,
      p_56_out => p_56_out,
      p_57_out(71 downto 0) => p_57_out(71 downto 0),
      p_58_out => p_58_out,
      p_63_out => p_63_out,
      p_68_out => p_68_out,
      rd_en => rd_en,
      re_2 => re_2,
      srst => srst,
      we_2 => we_2,
      wr_en => wr_en,
      wr_en_0(0) => p_33_out
    );
\gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_40
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      clk_1 => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      din(71 downto 0) => din(71 downto 0),
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\,
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\ => \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\,
      p_13_out => p_13_out,
      p_18_out => p_18_out,
      p_23_out => p_23_out,
      p_28_out => p_28_out,
      p_38_out => p_38_out,
      p_3_out => p_3_out,
      p_42_out => p_42_out,
      p_46_out => p_46_out,
      p_47_out(71 downto 0) => p_47_out(71 downto 0),
      p_6_out => p_6_out,
      p_73_out => p_73_out,
      re_3 => re_3,
      srst => srst,
      we_3 => we_3
    );
\gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_41
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\,
      din(71 downto 0) => din(71 downto 0),
      p_32_out => p_32_out,
      p_36_out => p_36_out,
      p_37_out(71 downto 0) => p_37_out(71 downto 0),
      p_38_out => p_38_out,
      re_4 => re_4,
      srst => srst,
      we_4 => we_4
    );
\gmult_prim.gll_chain.gp1[5].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_42
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_22_out => p_22_out,
      p_23_out => p_23_out,
      p_26_out => p_26_out,
      p_27_out(71 downto 0) => p_27_out(71 downto 0),
      p_28_out => p_28_out,
      re_5 => re_5,
      srst => srst,
      we_5 => we_5
    );
\gmult_prim.gll_chain.gp1[6].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_43
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_12_out => p_12_out,
      p_13_out => p_13_out,
      p_16_out => p_16_out,
      p_17_out(71 downto 0) => p_17_out(71 downto 0),
      p_18_out => p_18_out,
      re_6 => re_6,
      srst => srst,
      we_6 => we_6
    );
\gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_44
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\,
      clk_1 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\,
      clk_2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\,
      din(71 downto 0) => din(71 downto 0),
      p_5_out(71 downto 0) => p_5_out(71 downto 0),
      p_6_out => p_6_out,
      re_7 => re_7,
      srst => srst,
      we_7 => we_7
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_52_out,
      I1 => p_42_out,
      I2 => p_72_out,
      I3 => p_62_out,
      I4 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\,
      O => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_22_out,
      I1 => p_32_out,
      I2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\,
      I3 => p_12_out,
      O => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_33_out,
      D => p_0_in2_in,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      S => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      Q => p_0_in2_in,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_mux_sel(0),
      O => plusOp(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      O => plusOp(1)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_56_out,
      I1 => p_46_out,
      I2 => p_76_out,
      I3 => p_66_out,
      I4 => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\,
      O => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      I2 => dout_mux_sel(2),
      O => plusOp(2)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_26_out,
      I1 => p_36_out,
      I2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\,
      I3 => p_16_out,
      O => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(0),
      Q => dout_mux_sel_dly(0),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(1),
      Q => dout_mux_sel_dly(1),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(2),
      Q => dout_mux_sel_dly(2),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(0),
      Q => dout_mux_sel(0),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(1),
      Q => dout_mux_sel(1),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(2),
      Q => dout_mux_sel(2),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_31_out,
      D => p_0_in,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      S => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      Q => p_0_in,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\rst_val_sym.gextw_sym[6].inst_extdi_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(1)
    );
\rst_val_sym.gextw_sym[6].inst_extdi_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_11 is
  port (
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_11 : entity is "builtin_extdepth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_11 is
  signal \dout[432]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[432]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[433]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[433]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[434]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[434]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[435]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[435]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[436]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[436]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[437]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[437]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[438]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[438]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[439]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[439]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[440]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[440]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[441]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[441]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[442]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[442]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[443]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[443]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[444]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[444]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[445]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[445]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[446]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[446]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[447]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[447]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[448]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[448]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[449]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[449]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[450]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[450]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[451]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[451]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[452]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[452]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[453]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[453]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[454]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[454]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[455]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[455]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[456]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[456]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[457]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[457]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[458]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[458]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[459]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[459]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[460]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[460]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[461]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[461]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[462]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[462]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[463]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[463]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[464]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[464]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[465]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[465]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[466]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[466]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[467]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[467]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[468]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[468]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[469]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[469]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[470]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[470]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[471]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[471]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[472]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[472]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[473]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[473]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[474]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[474]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[475]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[475]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[476]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[476]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[477]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[477]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[478]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[478]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[479]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[479]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[480]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[480]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[481]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[481]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[482]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[482]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[483]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[483]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[484]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[484]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[485]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[485]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[486]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[486]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[487]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[487]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[488]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[488]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[489]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[489]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[490]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[490]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[491]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[491]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[492]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[492]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[493]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[493]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[494]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[494]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[495]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[495]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[496]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[496]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[497]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[497]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[498]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[498]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[499]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[499]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[500]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[500]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[501]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[501]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[502]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[502]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[503]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[503]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal dout_mux_sel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout_mux_sel_dly : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_18_out : STD_LOGIC;
  signal p_22_out : STD_LOGIC;
  signal p_23_out : STD_LOGIC;
  signal p_26_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_28_out : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_33_out : STD_LOGIC;
  signal p_36_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_38_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_42_out : STD_LOGIC;
  signal p_46_out : STD_LOGIC;
  signal p_47_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_52_out : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_56_out : STD_LOGIC;
  signal p_57_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_58_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_62_out : STD_LOGIC;
  signal p_63_out : STD_LOGIC;
  signal p_66_out : STD_LOGIC;
  signal p_67_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_68_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_72_out : STD_LOGIC;
  signal p_73_out : STD_LOGIC;
  signal p_76_out : STD_LOGIC;
  signal p_77_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal re_0 : STD_LOGIC;
  signal re_2 : STD_LOGIC;
  signal re_3 : STD_LOGIC;
  signal re_4 : STD_LOGIC;
  signal re_5 : STD_LOGIC;
  signal re_6 : STD_LOGIC;
  signal re_7 : STD_LOGIC;
  signal srst_qr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of srst_qr : signal is "true";
  attribute msgon : string;
  attribute msgon of srst_qr : signal is "true";
  signal we_0 : STD_LOGIC;
  signal we_2 : STD_LOGIC;
  signal we_3 : STD_LOGIC;
  signal we_4 : STD_LOGIC;
  signal we_5 : STD_LOGIC;
  signal we_6 : STD_LOGIC;
  signal we_7 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[1]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_3\ : label is "soft_lutpair20";
begin
\dout[432]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[432]_INST_0_i_1_n_0\,
      I1 => \dout[432]_INST_0_i_2_n_0\,
      O => dout(0),
      S => dout_mux_sel_dly(2)
    );
\dout[432]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(0),
      I1 => p_57_out(0),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(0),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(0),
      O => \dout[432]_INST_0_i_1_n_0\
    );
\dout[432]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(0),
      I1 => p_17_out(0),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(0),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(0),
      O => \dout[432]_INST_0_i_2_n_0\
    );
\dout[433]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[433]_INST_0_i_1_n_0\,
      I1 => \dout[433]_INST_0_i_2_n_0\,
      O => dout(1),
      S => dout_mux_sel_dly(2)
    );
\dout[433]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(1),
      I1 => p_57_out(1),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(1),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(1),
      O => \dout[433]_INST_0_i_1_n_0\
    );
\dout[433]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(1),
      I1 => p_17_out(1),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(1),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(1),
      O => \dout[433]_INST_0_i_2_n_0\
    );
\dout[434]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[434]_INST_0_i_1_n_0\,
      I1 => \dout[434]_INST_0_i_2_n_0\,
      O => dout(2),
      S => dout_mux_sel_dly(2)
    );
\dout[434]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(2),
      I1 => p_57_out(2),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(2),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(2),
      O => \dout[434]_INST_0_i_1_n_0\
    );
\dout[434]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(2),
      I1 => p_17_out(2),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(2),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(2),
      O => \dout[434]_INST_0_i_2_n_0\
    );
\dout[435]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[435]_INST_0_i_1_n_0\,
      I1 => \dout[435]_INST_0_i_2_n_0\,
      O => dout(3),
      S => dout_mux_sel_dly(2)
    );
\dout[435]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(3),
      I1 => p_57_out(3),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(3),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(3),
      O => \dout[435]_INST_0_i_1_n_0\
    );
\dout[435]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(3),
      I1 => p_17_out(3),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(3),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(3),
      O => \dout[435]_INST_0_i_2_n_0\
    );
\dout[436]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[436]_INST_0_i_1_n_0\,
      I1 => \dout[436]_INST_0_i_2_n_0\,
      O => dout(4),
      S => dout_mux_sel_dly(2)
    );
\dout[436]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(4),
      I1 => p_57_out(4),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(4),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(4),
      O => \dout[436]_INST_0_i_1_n_0\
    );
\dout[436]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(4),
      I1 => p_17_out(4),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(4),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(4),
      O => \dout[436]_INST_0_i_2_n_0\
    );
\dout[437]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[437]_INST_0_i_1_n_0\,
      I1 => \dout[437]_INST_0_i_2_n_0\,
      O => dout(5),
      S => dout_mux_sel_dly(2)
    );
\dout[437]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(5),
      I1 => p_57_out(5),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(5),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(5),
      O => \dout[437]_INST_0_i_1_n_0\
    );
\dout[437]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(5),
      I1 => p_17_out(5),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(5),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(5),
      O => \dout[437]_INST_0_i_2_n_0\
    );
\dout[438]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[438]_INST_0_i_1_n_0\,
      I1 => \dout[438]_INST_0_i_2_n_0\,
      O => dout(6),
      S => dout_mux_sel_dly(2)
    );
\dout[438]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(6),
      I1 => p_57_out(6),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(6),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(6),
      O => \dout[438]_INST_0_i_1_n_0\
    );
\dout[438]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(6),
      I1 => p_17_out(6),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(6),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(6),
      O => \dout[438]_INST_0_i_2_n_0\
    );
\dout[439]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[439]_INST_0_i_1_n_0\,
      I1 => \dout[439]_INST_0_i_2_n_0\,
      O => dout(7),
      S => dout_mux_sel_dly(2)
    );
\dout[439]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(7),
      I1 => p_57_out(7),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(7),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(7),
      O => \dout[439]_INST_0_i_1_n_0\
    );
\dout[439]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(7),
      I1 => p_17_out(7),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(7),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(7),
      O => \dout[439]_INST_0_i_2_n_0\
    );
\dout[440]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[440]_INST_0_i_1_n_0\,
      I1 => \dout[440]_INST_0_i_2_n_0\,
      O => dout(8),
      S => dout_mux_sel_dly(2)
    );
\dout[440]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(8),
      I1 => p_57_out(8),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(8),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(8),
      O => \dout[440]_INST_0_i_1_n_0\
    );
\dout[440]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(8),
      I1 => p_17_out(8),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(8),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(8),
      O => \dout[440]_INST_0_i_2_n_0\
    );
\dout[441]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[441]_INST_0_i_1_n_0\,
      I1 => \dout[441]_INST_0_i_2_n_0\,
      O => dout(9),
      S => dout_mux_sel_dly(2)
    );
\dout[441]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(9),
      I1 => p_57_out(9),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(9),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(9),
      O => \dout[441]_INST_0_i_1_n_0\
    );
\dout[441]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(9),
      I1 => p_17_out(9),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(9),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(9),
      O => \dout[441]_INST_0_i_2_n_0\
    );
\dout[442]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[442]_INST_0_i_1_n_0\,
      I1 => \dout[442]_INST_0_i_2_n_0\,
      O => dout(10),
      S => dout_mux_sel_dly(2)
    );
\dout[442]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(10),
      I1 => p_57_out(10),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(10),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(10),
      O => \dout[442]_INST_0_i_1_n_0\
    );
\dout[442]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(10),
      I1 => p_17_out(10),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(10),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(10),
      O => \dout[442]_INST_0_i_2_n_0\
    );
\dout[443]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[443]_INST_0_i_1_n_0\,
      I1 => \dout[443]_INST_0_i_2_n_0\,
      O => dout(11),
      S => dout_mux_sel_dly(2)
    );
\dout[443]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(11),
      I1 => p_57_out(11),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(11),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(11),
      O => \dout[443]_INST_0_i_1_n_0\
    );
\dout[443]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(11),
      I1 => p_17_out(11),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(11),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(11),
      O => \dout[443]_INST_0_i_2_n_0\
    );
\dout[444]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[444]_INST_0_i_1_n_0\,
      I1 => \dout[444]_INST_0_i_2_n_0\,
      O => dout(12),
      S => dout_mux_sel_dly(2)
    );
\dout[444]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(12),
      I1 => p_57_out(12),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(12),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(12),
      O => \dout[444]_INST_0_i_1_n_0\
    );
\dout[444]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(12),
      I1 => p_17_out(12),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(12),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(12),
      O => \dout[444]_INST_0_i_2_n_0\
    );
\dout[445]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[445]_INST_0_i_1_n_0\,
      I1 => \dout[445]_INST_0_i_2_n_0\,
      O => dout(13),
      S => dout_mux_sel_dly(2)
    );
\dout[445]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(13),
      I1 => p_57_out(13),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(13),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(13),
      O => \dout[445]_INST_0_i_1_n_0\
    );
\dout[445]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(13),
      I1 => p_17_out(13),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(13),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(13),
      O => \dout[445]_INST_0_i_2_n_0\
    );
\dout[446]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[446]_INST_0_i_1_n_0\,
      I1 => \dout[446]_INST_0_i_2_n_0\,
      O => dout(14),
      S => dout_mux_sel_dly(2)
    );
\dout[446]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(14),
      I1 => p_57_out(14),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(14),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(14),
      O => \dout[446]_INST_0_i_1_n_0\
    );
\dout[446]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(14),
      I1 => p_17_out(14),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(14),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(14),
      O => \dout[446]_INST_0_i_2_n_0\
    );
\dout[447]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[447]_INST_0_i_1_n_0\,
      I1 => \dout[447]_INST_0_i_2_n_0\,
      O => dout(15),
      S => dout_mux_sel_dly(2)
    );
\dout[447]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(15),
      I1 => p_57_out(15),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(15),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(15),
      O => \dout[447]_INST_0_i_1_n_0\
    );
\dout[447]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(15),
      I1 => p_17_out(15),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(15),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(15),
      O => \dout[447]_INST_0_i_2_n_0\
    );
\dout[448]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[448]_INST_0_i_1_n_0\,
      I1 => \dout[448]_INST_0_i_2_n_0\,
      O => dout(16),
      S => dout_mux_sel_dly(2)
    );
\dout[448]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(16),
      I1 => p_57_out(16),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(16),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(16),
      O => \dout[448]_INST_0_i_1_n_0\
    );
\dout[448]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(16),
      I1 => p_17_out(16),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(16),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(16),
      O => \dout[448]_INST_0_i_2_n_0\
    );
\dout[449]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[449]_INST_0_i_1_n_0\,
      I1 => \dout[449]_INST_0_i_2_n_0\,
      O => dout(17),
      S => dout_mux_sel_dly(2)
    );
\dout[449]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(17),
      I1 => p_57_out(17),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(17),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(17),
      O => \dout[449]_INST_0_i_1_n_0\
    );
\dout[449]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(17),
      I1 => p_17_out(17),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(17),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(17),
      O => \dout[449]_INST_0_i_2_n_0\
    );
\dout[450]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[450]_INST_0_i_1_n_0\,
      I1 => \dout[450]_INST_0_i_2_n_0\,
      O => dout(18),
      S => dout_mux_sel_dly(2)
    );
\dout[450]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(18),
      I1 => p_57_out(18),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(18),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(18),
      O => \dout[450]_INST_0_i_1_n_0\
    );
\dout[450]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(18),
      I1 => p_17_out(18),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(18),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(18),
      O => \dout[450]_INST_0_i_2_n_0\
    );
\dout[451]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[451]_INST_0_i_1_n_0\,
      I1 => \dout[451]_INST_0_i_2_n_0\,
      O => dout(19),
      S => dout_mux_sel_dly(2)
    );
\dout[451]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(19),
      I1 => p_57_out(19),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(19),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(19),
      O => \dout[451]_INST_0_i_1_n_0\
    );
\dout[451]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(19),
      I1 => p_17_out(19),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(19),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(19),
      O => \dout[451]_INST_0_i_2_n_0\
    );
\dout[452]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[452]_INST_0_i_1_n_0\,
      I1 => \dout[452]_INST_0_i_2_n_0\,
      O => dout(20),
      S => dout_mux_sel_dly(2)
    );
\dout[452]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(20),
      I1 => p_57_out(20),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(20),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(20),
      O => \dout[452]_INST_0_i_1_n_0\
    );
\dout[452]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(20),
      I1 => p_17_out(20),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(20),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(20),
      O => \dout[452]_INST_0_i_2_n_0\
    );
\dout[453]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[453]_INST_0_i_1_n_0\,
      I1 => \dout[453]_INST_0_i_2_n_0\,
      O => dout(21),
      S => dout_mux_sel_dly(2)
    );
\dout[453]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(21),
      I1 => p_57_out(21),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(21),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(21),
      O => \dout[453]_INST_0_i_1_n_0\
    );
\dout[453]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(21),
      I1 => p_17_out(21),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(21),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(21),
      O => \dout[453]_INST_0_i_2_n_0\
    );
\dout[454]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[454]_INST_0_i_1_n_0\,
      I1 => \dout[454]_INST_0_i_2_n_0\,
      O => dout(22),
      S => dout_mux_sel_dly(2)
    );
\dout[454]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(22),
      I1 => p_57_out(22),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(22),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(22),
      O => \dout[454]_INST_0_i_1_n_0\
    );
\dout[454]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(22),
      I1 => p_17_out(22),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(22),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(22),
      O => \dout[454]_INST_0_i_2_n_0\
    );
\dout[455]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[455]_INST_0_i_1_n_0\,
      I1 => \dout[455]_INST_0_i_2_n_0\,
      O => dout(23),
      S => dout_mux_sel_dly(2)
    );
\dout[455]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(23),
      I1 => p_57_out(23),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(23),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(23),
      O => \dout[455]_INST_0_i_1_n_0\
    );
\dout[455]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(23),
      I1 => p_17_out(23),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(23),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(23),
      O => \dout[455]_INST_0_i_2_n_0\
    );
\dout[456]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[456]_INST_0_i_1_n_0\,
      I1 => \dout[456]_INST_0_i_2_n_0\,
      O => dout(24),
      S => dout_mux_sel_dly(2)
    );
\dout[456]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(24),
      I1 => p_57_out(24),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(24),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(24),
      O => \dout[456]_INST_0_i_1_n_0\
    );
\dout[456]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(24),
      I1 => p_17_out(24),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(24),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(24),
      O => \dout[456]_INST_0_i_2_n_0\
    );
\dout[457]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[457]_INST_0_i_1_n_0\,
      I1 => \dout[457]_INST_0_i_2_n_0\,
      O => dout(25),
      S => dout_mux_sel_dly(2)
    );
\dout[457]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(25),
      I1 => p_57_out(25),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(25),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(25),
      O => \dout[457]_INST_0_i_1_n_0\
    );
\dout[457]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(25),
      I1 => p_17_out(25),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(25),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(25),
      O => \dout[457]_INST_0_i_2_n_0\
    );
\dout[458]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[458]_INST_0_i_1_n_0\,
      I1 => \dout[458]_INST_0_i_2_n_0\,
      O => dout(26),
      S => dout_mux_sel_dly(2)
    );
\dout[458]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(26),
      I1 => p_57_out(26),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(26),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(26),
      O => \dout[458]_INST_0_i_1_n_0\
    );
\dout[458]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(26),
      I1 => p_17_out(26),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(26),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(26),
      O => \dout[458]_INST_0_i_2_n_0\
    );
\dout[459]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[459]_INST_0_i_1_n_0\,
      I1 => \dout[459]_INST_0_i_2_n_0\,
      O => dout(27),
      S => dout_mux_sel_dly(2)
    );
\dout[459]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(27),
      I1 => p_57_out(27),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(27),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(27),
      O => \dout[459]_INST_0_i_1_n_0\
    );
\dout[459]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(27),
      I1 => p_17_out(27),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(27),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(27),
      O => \dout[459]_INST_0_i_2_n_0\
    );
\dout[460]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[460]_INST_0_i_1_n_0\,
      I1 => \dout[460]_INST_0_i_2_n_0\,
      O => dout(28),
      S => dout_mux_sel_dly(2)
    );
\dout[460]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(28),
      I1 => p_57_out(28),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(28),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(28),
      O => \dout[460]_INST_0_i_1_n_0\
    );
\dout[460]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(28),
      I1 => p_17_out(28),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(28),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(28),
      O => \dout[460]_INST_0_i_2_n_0\
    );
\dout[461]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[461]_INST_0_i_1_n_0\,
      I1 => \dout[461]_INST_0_i_2_n_0\,
      O => dout(29),
      S => dout_mux_sel_dly(2)
    );
\dout[461]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(29),
      I1 => p_57_out(29),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(29),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(29),
      O => \dout[461]_INST_0_i_1_n_0\
    );
\dout[461]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(29),
      I1 => p_17_out(29),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(29),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(29),
      O => \dout[461]_INST_0_i_2_n_0\
    );
\dout[462]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[462]_INST_0_i_1_n_0\,
      I1 => \dout[462]_INST_0_i_2_n_0\,
      O => dout(30),
      S => dout_mux_sel_dly(2)
    );
\dout[462]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(30),
      I1 => p_57_out(30),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(30),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(30),
      O => \dout[462]_INST_0_i_1_n_0\
    );
\dout[462]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(30),
      I1 => p_17_out(30),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(30),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(30),
      O => \dout[462]_INST_0_i_2_n_0\
    );
\dout[463]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[463]_INST_0_i_1_n_0\,
      I1 => \dout[463]_INST_0_i_2_n_0\,
      O => dout(31),
      S => dout_mux_sel_dly(2)
    );
\dout[463]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(31),
      I1 => p_57_out(31),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(31),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(31),
      O => \dout[463]_INST_0_i_1_n_0\
    );
\dout[463]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(31),
      I1 => p_17_out(31),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(31),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(31),
      O => \dout[463]_INST_0_i_2_n_0\
    );
\dout[464]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[464]_INST_0_i_1_n_0\,
      I1 => \dout[464]_INST_0_i_2_n_0\,
      O => dout(32),
      S => dout_mux_sel_dly(2)
    );
\dout[464]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(32),
      I1 => p_57_out(32),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(32),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(32),
      O => \dout[464]_INST_0_i_1_n_0\
    );
\dout[464]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(32),
      I1 => p_17_out(32),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(32),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(32),
      O => \dout[464]_INST_0_i_2_n_0\
    );
\dout[465]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[465]_INST_0_i_1_n_0\,
      I1 => \dout[465]_INST_0_i_2_n_0\,
      O => dout(33),
      S => dout_mux_sel_dly(2)
    );
\dout[465]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(33),
      I1 => p_57_out(33),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(33),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(33),
      O => \dout[465]_INST_0_i_1_n_0\
    );
\dout[465]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(33),
      I1 => p_17_out(33),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(33),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(33),
      O => \dout[465]_INST_0_i_2_n_0\
    );
\dout[466]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[466]_INST_0_i_1_n_0\,
      I1 => \dout[466]_INST_0_i_2_n_0\,
      O => dout(34),
      S => dout_mux_sel_dly(2)
    );
\dout[466]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(34),
      I1 => p_57_out(34),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(34),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(34),
      O => \dout[466]_INST_0_i_1_n_0\
    );
\dout[466]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(34),
      I1 => p_17_out(34),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(34),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(34),
      O => \dout[466]_INST_0_i_2_n_0\
    );
\dout[467]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[467]_INST_0_i_1_n_0\,
      I1 => \dout[467]_INST_0_i_2_n_0\,
      O => dout(35),
      S => dout_mux_sel_dly(2)
    );
\dout[467]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(35),
      I1 => p_57_out(35),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(35),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(35),
      O => \dout[467]_INST_0_i_1_n_0\
    );
\dout[467]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(35),
      I1 => p_17_out(35),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(35),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(35),
      O => \dout[467]_INST_0_i_2_n_0\
    );
\dout[468]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[468]_INST_0_i_1_n_0\,
      I1 => \dout[468]_INST_0_i_2_n_0\,
      O => dout(36),
      S => dout_mux_sel_dly(2)
    );
\dout[468]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(36),
      I1 => p_57_out(36),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(36),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(36),
      O => \dout[468]_INST_0_i_1_n_0\
    );
\dout[468]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(36),
      I1 => p_17_out(36),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(36),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(36),
      O => \dout[468]_INST_0_i_2_n_0\
    );
\dout[469]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[469]_INST_0_i_1_n_0\,
      I1 => \dout[469]_INST_0_i_2_n_0\,
      O => dout(37),
      S => dout_mux_sel_dly(2)
    );
\dout[469]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(37),
      I1 => p_57_out(37),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(37),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(37),
      O => \dout[469]_INST_0_i_1_n_0\
    );
\dout[469]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(37),
      I1 => p_17_out(37),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(37),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(37),
      O => \dout[469]_INST_0_i_2_n_0\
    );
\dout[470]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[470]_INST_0_i_1_n_0\,
      I1 => \dout[470]_INST_0_i_2_n_0\,
      O => dout(38),
      S => dout_mux_sel_dly(2)
    );
\dout[470]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(38),
      I1 => p_57_out(38),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(38),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(38),
      O => \dout[470]_INST_0_i_1_n_0\
    );
\dout[470]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(38),
      I1 => p_17_out(38),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(38),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(38),
      O => \dout[470]_INST_0_i_2_n_0\
    );
\dout[471]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[471]_INST_0_i_1_n_0\,
      I1 => \dout[471]_INST_0_i_2_n_0\,
      O => dout(39),
      S => dout_mux_sel_dly(2)
    );
\dout[471]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(39),
      I1 => p_57_out(39),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(39),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(39),
      O => \dout[471]_INST_0_i_1_n_0\
    );
\dout[471]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(39),
      I1 => p_17_out(39),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(39),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(39),
      O => \dout[471]_INST_0_i_2_n_0\
    );
\dout[472]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[472]_INST_0_i_1_n_0\,
      I1 => \dout[472]_INST_0_i_2_n_0\,
      O => dout(40),
      S => dout_mux_sel_dly(2)
    );
\dout[472]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(40),
      I1 => p_57_out(40),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(40),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(40),
      O => \dout[472]_INST_0_i_1_n_0\
    );
\dout[472]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(40),
      I1 => p_17_out(40),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(40),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(40),
      O => \dout[472]_INST_0_i_2_n_0\
    );
\dout[473]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[473]_INST_0_i_1_n_0\,
      I1 => \dout[473]_INST_0_i_2_n_0\,
      O => dout(41),
      S => dout_mux_sel_dly(2)
    );
\dout[473]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(41),
      I1 => p_57_out(41),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(41),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(41),
      O => \dout[473]_INST_0_i_1_n_0\
    );
\dout[473]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(41),
      I1 => p_17_out(41),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(41),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(41),
      O => \dout[473]_INST_0_i_2_n_0\
    );
\dout[474]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[474]_INST_0_i_1_n_0\,
      I1 => \dout[474]_INST_0_i_2_n_0\,
      O => dout(42),
      S => dout_mux_sel_dly(2)
    );
\dout[474]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(42),
      I1 => p_57_out(42),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(42),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(42),
      O => \dout[474]_INST_0_i_1_n_0\
    );
\dout[474]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(42),
      I1 => p_17_out(42),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(42),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(42),
      O => \dout[474]_INST_0_i_2_n_0\
    );
\dout[475]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[475]_INST_0_i_1_n_0\,
      I1 => \dout[475]_INST_0_i_2_n_0\,
      O => dout(43),
      S => dout_mux_sel_dly(2)
    );
\dout[475]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(43),
      I1 => p_57_out(43),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(43),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(43),
      O => \dout[475]_INST_0_i_1_n_0\
    );
\dout[475]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(43),
      I1 => p_17_out(43),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(43),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(43),
      O => \dout[475]_INST_0_i_2_n_0\
    );
\dout[476]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[476]_INST_0_i_1_n_0\,
      I1 => \dout[476]_INST_0_i_2_n_0\,
      O => dout(44),
      S => dout_mux_sel_dly(2)
    );
\dout[476]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(44),
      I1 => p_57_out(44),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(44),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(44),
      O => \dout[476]_INST_0_i_1_n_0\
    );
\dout[476]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(44),
      I1 => p_17_out(44),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(44),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(44),
      O => \dout[476]_INST_0_i_2_n_0\
    );
\dout[477]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[477]_INST_0_i_1_n_0\,
      I1 => \dout[477]_INST_0_i_2_n_0\,
      O => dout(45),
      S => dout_mux_sel_dly(2)
    );
\dout[477]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(45),
      I1 => p_57_out(45),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(45),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(45),
      O => \dout[477]_INST_0_i_1_n_0\
    );
\dout[477]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(45),
      I1 => p_17_out(45),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(45),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(45),
      O => \dout[477]_INST_0_i_2_n_0\
    );
\dout[478]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[478]_INST_0_i_1_n_0\,
      I1 => \dout[478]_INST_0_i_2_n_0\,
      O => dout(46),
      S => dout_mux_sel_dly(2)
    );
\dout[478]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(46),
      I1 => p_57_out(46),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(46),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(46),
      O => \dout[478]_INST_0_i_1_n_0\
    );
\dout[478]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(46),
      I1 => p_17_out(46),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(46),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(46),
      O => \dout[478]_INST_0_i_2_n_0\
    );
\dout[479]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[479]_INST_0_i_1_n_0\,
      I1 => \dout[479]_INST_0_i_2_n_0\,
      O => dout(47),
      S => dout_mux_sel_dly(2)
    );
\dout[479]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(47),
      I1 => p_57_out(47),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(47),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(47),
      O => \dout[479]_INST_0_i_1_n_0\
    );
\dout[479]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(47),
      I1 => p_17_out(47),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(47),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(47),
      O => \dout[479]_INST_0_i_2_n_0\
    );
\dout[480]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[480]_INST_0_i_1_n_0\,
      I1 => \dout[480]_INST_0_i_2_n_0\,
      O => dout(48),
      S => dout_mux_sel_dly(2)
    );
\dout[480]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(48),
      I1 => p_57_out(48),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(48),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(48),
      O => \dout[480]_INST_0_i_1_n_0\
    );
\dout[480]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(48),
      I1 => p_17_out(48),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(48),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(48),
      O => \dout[480]_INST_0_i_2_n_0\
    );
\dout[481]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[481]_INST_0_i_1_n_0\,
      I1 => \dout[481]_INST_0_i_2_n_0\,
      O => dout(49),
      S => dout_mux_sel_dly(2)
    );
\dout[481]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(49),
      I1 => p_57_out(49),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(49),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(49),
      O => \dout[481]_INST_0_i_1_n_0\
    );
\dout[481]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(49),
      I1 => p_17_out(49),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(49),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(49),
      O => \dout[481]_INST_0_i_2_n_0\
    );
\dout[482]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[482]_INST_0_i_1_n_0\,
      I1 => \dout[482]_INST_0_i_2_n_0\,
      O => dout(50),
      S => dout_mux_sel_dly(2)
    );
\dout[482]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(50),
      I1 => p_57_out(50),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(50),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(50),
      O => \dout[482]_INST_0_i_1_n_0\
    );
\dout[482]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(50),
      I1 => p_17_out(50),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(50),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(50),
      O => \dout[482]_INST_0_i_2_n_0\
    );
\dout[483]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[483]_INST_0_i_1_n_0\,
      I1 => \dout[483]_INST_0_i_2_n_0\,
      O => dout(51),
      S => dout_mux_sel_dly(2)
    );
\dout[483]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(51),
      I1 => p_57_out(51),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(51),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(51),
      O => \dout[483]_INST_0_i_1_n_0\
    );
\dout[483]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(51),
      I1 => p_17_out(51),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(51),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(51),
      O => \dout[483]_INST_0_i_2_n_0\
    );
\dout[484]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[484]_INST_0_i_1_n_0\,
      I1 => \dout[484]_INST_0_i_2_n_0\,
      O => dout(52),
      S => dout_mux_sel_dly(2)
    );
\dout[484]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(52),
      I1 => p_57_out(52),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(52),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(52),
      O => \dout[484]_INST_0_i_1_n_0\
    );
\dout[484]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(52),
      I1 => p_17_out(52),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(52),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(52),
      O => \dout[484]_INST_0_i_2_n_0\
    );
\dout[485]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[485]_INST_0_i_1_n_0\,
      I1 => \dout[485]_INST_0_i_2_n_0\,
      O => dout(53),
      S => dout_mux_sel_dly(2)
    );
\dout[485]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(53),
      I1 => p_57_out(53),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(53),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(53),
      O => \dout[485]_INST_0_i_1_n_0\
    );
\dout[485]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(53),
      I1 => p_17_out(53),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(53),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(53),
      O => \dout[485]_INST_0_i_2_n_0\
    );
\dout[486]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[486]_INST_0_i_1_n_0\,
      I1 => \dout[486]_INST_0_i_2_n_0\,
      O => dout(54),
      S => dout_mux_sel_dly(2)
    );
\dout[486]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(54),
      I1 => p_57_out(54),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(54),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(54),
      O => \dout[486]_INST_0_i_1_n_0\
    );
\dout[486]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(54),
      I1 => p_17_out(54),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(54),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(54),
      O => \dout[486]_INST_0_i_2_n_0\
    );
\dout[487]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[487]_INST_0_i_1_n_0\,
      I1 => \dout[487]_INST_0_i_2_n_0\,
      O => dout(55),
      S => dout_mux_sel_dly(2)
    );
\dout[487]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(55),
      I1 => p_57_out(55),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(55),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(55),
      O => \dout[487]_INST_0_i_1_n_0\
    );
\dout[487]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(55),
      I1 => p_17_out(55),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(55),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(55),
      O => \dout[487]_INST_0_i_2_n_0\
    );
\dout[488]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[488]_INST_0_i_1_n_0\,
      I1 => \dout[488]_INST_0_i_2_n_0\,
      O => dout(56),
      S => dout_mux_sel_dly(2)
    );
\dout[488]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(56),
      I1 => p_57_out(56),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(56),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(56),
      O => \dout[488]_INST_0_i_1_n_0\
    );
\dout[488]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(56),
      I1 => p_17_out(56),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(56),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(56),
      O => \dout[488]_INST_0_i_2_n_0\
    );
\dout[489]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[489]_INST_0_i_1_n_0\,
      I1 => \dout[489]_INST_0_i_2_n_0\,
      O => dout(57),
      S => dout_mux_sel_dly(2)
    );
\dout[489]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(57),
      I1 => p_57_out(57),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(57),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(57),
      O => \dout[489]_INST_0_i_1_n_0\
    );
\dout[489]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(57),
      I1 => p_17_out(57),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(57),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(57),
      O => \dout[489]_INST_0_i_2_n_0\
    );
\dout[490]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[490]_INST_0_i_1_n_0\,
      I1 => \dout[490]_INST_0_i_2_n_0\,
      O => dout(58),
      S => dout_mux_sel_dly(2)
    );
\dout[490]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(58),
      I1 => p_57_out(58),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(58),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(58),
      O => \dout[490]_INST_0_i_1_n_0\
    );
\dout[490]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(58),
      I1 => p_17_out(58),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(58),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(58),
      O => \dout[490]_INST_0_i_2_n_0\
    );
\dout[491]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[491]_INST_0_i_1_n_0\,
      I1 => \dout[491]_INST_0_i_2_n_0\,
      O => dout(59),
      S => dout_mux_sel_dly(2)
    );
\dout[491]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(59),
      I1 => p_57_out(59),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(59),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(59),
      O => \dout[491]_INST_0_i_1_n_0\
    );
\dout[491]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(59),
      I1 => p_17_out(59),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(59),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(59),
      O => \dout[491]_INST_0_i_2_n_0\
    );
\dout[492]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[492]_INST_0_i_1_n_0\,
      I1 => \dout[492]_INST_0_i_2_n_0\,
      O => dout(60),
      S => dout_mux_sel_dly(2)
    );
\dout[492]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(60),
      I1 => p_57_out(60),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(60),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(60),
      O => \dout[492]_INST_0_i_1_n_0\
    );
\dout[492]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(60),
      I1 => p_17_out(60),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(60),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(60),
      O => \dout[492]_INST_0_i_2_n_0\
    );
\dout[493]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[493]_INST_0_i_1_n_0\,
      I1 => \dout[493]_INST_0_i_2_n_0\,
      O => dout(61),
      S => dout_mux_sel_dly(2)
    );
\dout[493]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(61),
      I1 => p_57_out(61),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(61),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(61),
      O => \dout[493]_INST_0_i_1_n_0\
    );
\dout[493]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(61),
      I1 => p_17_out(61),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(61),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(61),
      O => \dout[493]_INST_0_i_2_n_0\
    );
\dout[494]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[494]_INST_0_i_1_n_0\,
      I1 => \dout[494]_INST_0_i_2_n_0\,
      O => dout(62),
      S => dout_mux_sel_dly(2)
    );
\dout[494]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(62),
      I1 => p_57_out(62),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(62),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(62),
      O => \dout[494]_INST_0_i_1_n_0\
    );
\dout[494]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(62),
      I1 => p_17_out(62),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(62),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(62),
      O => \dout[494]_INST_0_i_2_n_0\
    );
\dout[495]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[495]_INST_0_i_1_n_0\,
      I1 => \dout[495]_INST_0_i_2_n_0\,
      O => dout(63),
      S => dout_mux_sel_dly(2)
    );
\dout[495]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(63),
      I1 => p_57_out(63),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(63),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(63),
      O => \dout[495]_INST_0_i_1_n_0\
    );
\dout[495]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(63),
      I1 => p_17_out(63),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(63),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(63),
      O => \dout[495]_INST_0_i_2_n_0\
    );
\dout[496]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[496]_INST_0_i_1_n_0\,
      I1 => \dout[496]_INST_0_i_2_n_0\,
      O => dout(64),
      S => dout_mux_sel_dly(2)
    );
\dout[496]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(64),
      I1 => p_57_out(64),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(64),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(64),
      O => \dout[496]_INST_0_i_1_n_0\
    );
\dout[496]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(64),
      I1 => p_17_out(64),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(64),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(64),
      O => \dout[496]_INST_0_i_2_n_0\
    );
\dout[497]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[497]_INST_0_i_1_n_0\,
      I1 => \dout[497]_INST_0_i_2_n_0\,
      O => dout(65),
      S => dout_mux_sel_dly(2)
    );
\dout[497]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(65),
      I1 => p_57_out(65),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(65),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(65),
      O => \dout[497]_INST_0_i_1_n_0\
    );
\dout[497]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(65),
      I1 => p_17_out(65),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(65),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(65),
      O => \dout[497]_INST_0_i_2_n_0\
    );
\dout[498]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[498]_INST_0_i_1_n_0\,
      I1 => \dout[498]_INST_0_i_2_n_0\,
      O => dout(66),
      S => dout_mux_sel_dly(2)
    );
\dout[498]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(66),
      I1 => p_57_out(66),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(66),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(66),
      O => \dout[498]_INST_0_i_1_n_0\
    );
\dout[498]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(66),
      I1 => p_17_out(66),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(66),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(66),
      O => \dout[498]_INST_0_i_2_n_0\
    );
\dout[499]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[499]_INST_0_i_1_n_0\,
      I1 => \dout[499]_INST_0_i_2_n_0\,
      O => dout(67),
      S => dout_mux_sel_dly(2)
    );
\dout[499]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(67),
      I1 => p_57_out(67),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(67),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(67),
      O => \dout[499]_INST_0_i_1_n_0\
    );
\dout[499]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(67),
      I1 => p_17_out(67),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(67),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(67),
      O => \dout[499]_INST_0_i_2_n_0\
    );
\dout[500]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[500]_INST_0_i_1_n_0\,
      I1 => \dout[500]_INST_0_i_2_n_0\,
      O => dout(68),
      S => dout_mux_sel_dly(2)
    );
\dout[500]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(68),
      I1 => p_57_out(68),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(68),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(68),
      O => \dout[500]_INST_0_i_1_n_0\
    );
\dout[500]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(68),
      I1 => p_17_out(68),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(68),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(68),
      O => \dout[500]_INST_0_i_2_n_0\
    );
\dout[501]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[501]_INST_0_i_1_n_0\,
      I1 => \dout[501]_INST_0_i_2_n_0\,
      O => dout(69),
      S => dout_mux_sel_dly(2)
    );
\dout[501]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(69),
      I1 => p_57_out(69),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(69),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(69),
      O => \dout[501]_INST_0_i_1_n_0\
    );
\dout[501]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(69),
      I1 => p_17_out(69),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(69),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(69),
      O => \dout[501]_INST_0_i_2_n_0\
    );
\dout[502]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[502]_INST_0_i_1_n_0\,
      I1 => \dout[502]_INST_0_i_2_n_0\,
      O => dout(70),
      S => dout_mux_sel_dly(2)
    );
\dout[502]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(70),
      I1 => p_57_out(70),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(70),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(70),
      O => \dout[502]_INST_0_i_1_n_0\
    );
\dout[502]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(70),
      I1 => p_17_out(70),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(70),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(70),
      O => \dout[502]_INST_0_i_2_n_0\
    );
\dout[503]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[503]_INST_0_i_1_n_0\,
      I1 => \dout[503]_INST_0_i_2_n_0\,
      O => dout(71),
      S => dout_mux_sel_dly(2)
    );
\dout[503]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(71),
      I1 => p_57_out(71),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(71),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(71),
      O => \dout[503]_INST_0_i_1_n_0\
    );
\dout[503]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(71),
      I1 => p_17_out(71),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(71),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(71),
      O => \dout[503]_INST_0_i_2_n_0\
    );
\gmult_prim.gll_chain.gp1[0].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_29
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_3_out => p_3_out,
      p_72_out => p_72_out,
      p_73_out => p_73_out,
      p_76_out => p_76_out,
      p_77_out(71 downto 0) => p_77_out(71 downto 0),
      re_0 => re_0,
      srst => srst,
      we_0 => we_0
    );
\gmult_prim.gll_chain.gp1[1].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_30
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      fifo_prim_rd_en(7) => p_0_in,
      fifo_prim_rd_en(6) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      fifo_prim_rd_en(5) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      fifo_prim_rd_en(4) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      fifo_prim_rd_en(3) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      fifo_prim_rd_en(2) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      fifo_prim_rd_en(1) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      fifo_prim_rd_en(0) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      fifo_prim_wr_en(7) => p_0_in2_in,
      fifo_prim_wr_en(6) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      fifo_prim_wr_en(5) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      fifo_prim_wr_en(4) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      fifo_prim_wr_en(3) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      fifo_prim_wr_en(2) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      fifo_prim_wr_en(1) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      fifo_prim_wr_en(0) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      \gf36e2_inst.sngfifo36e2_0\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      \gf36e2_inst.sngfifo36e2_1\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      p_53_out => p_53_out,
      p_58_out => p_58_out,
      p_62_out => p_62_out,
      p_63_out => p_63_out,
      p_66_out => p_66_out,
      p_67_out(71 downto 0) => p_67_out(71 downto 0),
      p_68_out => p_68_out,
      rd_en => rd_en,
      re_0 => re_0,
      re_2 => re_2,
      re_3 => re_3,
      re_4 => re_4,
      re_5 => re_5,
      re_6 => re_6,
      re_7 => re_7,
      srst => srst,
      we_0 => we_0,
      we_2 => we_2,
      we_3 => we_3,
      we_4 => we_4,
      we_5 => we_5,
      we_6 => we_6,
      we_7 => we_7,
      wr_en => wr_en
    );
\gmult_prim.gll_chain.gp1[2].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_31
     port map (
      E(0) => p_31_out,
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      p_52_out => p_52_out,
      p_53_out => p_53_out,
      p_56_out => p_56_out,
      p_57_out(71 downto 0) => p_57_out(71 downto 0),
      p_58_out => p_58_out,
      p_63_out => p_63_out,
      p_68_out => p_68_out,
      rd_en => rd_en,
      re_2 => re_2,
      srst => srst,
      we_2 => we_2,
      wr_en => wr_en,
      wr_en_0(0) => p_33_out
    );
\gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_32
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      clk_1 => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      din(71 downto 0) => din(71 downto 0),
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\,
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\ => \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\,
      p_13_out => p_13_out,
      p_18_out => p_18_out,
      p_23_out => p_23_out,
      p_28_out => p_28_out,
      p_38_out => p_38_out,
      p_3_out => p_3_out,
      p_42_out => p_42_out,
      p_46_out => p_46_out,
      p_47_out(71 downto 0) => p_47_out(71 downto 0),
      p_6_out => p_6_out,
      p_73_out => p_73_out,
      re_3 => re_3,
      srst => srst,
      we_3 => we_3
    );
\gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_33
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\,
      din(71 downto 0) => din(71 downto 0),
      p_32_out => p_32_out,
      p_36_out => p_36_out,
      p_37_out(71 downto 0) => p_37_out(71 downto 0),
      p_38_out => p_38_out,
      re_4 => re_4,
      srst => srst,
      we_4 => we_4
    );
\gmult_prim.gll_chain.gp1[5].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_34
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_22_out => p_22_out,
      p_23_out => p_23_out,
      p_26_out => p_26_out,
      p_27_out(71 downto 0) => p_27_out(71 downto 0),
      p_28_out => p_28_out,
      re_5 => re_5,
      srst => srst,
      we_5 => we_5
    );
\gmult_prim.gll_chain.gp1[6].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_35
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_12_out => p_12_out,
      p_13_out => p_13_out,
      p_16_out => p_16_out,
      p_17_out(71 downto 0) => p_17_out(71 downto 0),
      p_18_out => p_18_out,
      re_6 => re_6,
      srst => srst,
      we_6 => we_6
    );
\gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_36
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\,
      clk_1 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\,
      clk_2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\,
      din(71 downto 0) => din(71 downto 0),
      p_5_out(71 downto 0) => p_5_out(71 downto 0),
      p_6_out => p_6_out,
      re_7 => re_7,
      srst => srst,
      we_7 => we_7
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_52_out,
      I1 => p_42_out,
      I2 => p_72_out,
      I3 => p_62_out,
      I4 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\,
      O => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_22_out,
      I1 => p_32_out,
      I2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\,
      I3 => p_12_out,
      O => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_33_out,
      D => p_0_in2_in,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      S => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      Q => p_0_in2_in,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_mux_sel(0),
      O => plusOp(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      O => plusOp(1)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_56_out,
      I1 => p_46_out,
      I2 => p_76_out,
      I3 => p_66_out,
      I4 => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\,
      O => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      I2 => dout_mux_sel(2),
      O => plusOp(2)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_26_out,
      I1 => p_36_out,
      I2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\,
      I3 => p_16_out,
      O => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(0),
      Q => dout_mux_sel_dly(0),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(1),
      Q => dout_mux_sel_dly(1),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(2),
      Q => dout_mux_sel_dly(2),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(0),
      Q => dout_mux_sel(0),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(1),
      Q => dout_mux_sel(1),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(2),
      Q => dout_mux_sel(2),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_31_out,
      D => p_0_in,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      S => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      Q => p_0_in,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\rst_val_sym.gextw_sym[7].inst_extdi_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(1)
    );
\rst_val_sym.gextw_sym[7].inst_extdi_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_12 is
  port (
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_12 : entity is "builtin_extdepth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_12 is
  signal \dout[504]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[504]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[505]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[505]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[506]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[506]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[507]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[507]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[508]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[508]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[509]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[509]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[510]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[510]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[511]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[511]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[512]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[512]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[513]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[513]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[514]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[514]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[515]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[515]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[516]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[516]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[517]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[517]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[518]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[518]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[519]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[519]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[520]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[520]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[521]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[521]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[522]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[522]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[523]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[523]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[524]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[524]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[525]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[525]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[526]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[526]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[527]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[527]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[528]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[528]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[529]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[529]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[530]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[530]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[531]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[531]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[532]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[532]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[533]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[533]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[534]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[534]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[535]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[535]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[536]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[536]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[537]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[537]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[538]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[538]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[539]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[539]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[540]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[540]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[541]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[541]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[542]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[542]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[543]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[543]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[544]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[544]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[545]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[545]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[546]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[546]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[547]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[547]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[548]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[548]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[549]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[549]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[550]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[550]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[551]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[551]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[552]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[552]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[553]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[553]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[554]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[554]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[555]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[555]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[556]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[556]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[557]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[557]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[558]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[558]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[559]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[559]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[560]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[560]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[561]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[561]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[562]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[562]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[563]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[563]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[564]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[564]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[565]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[565]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[566]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[566]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[567]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[567]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[568]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[568]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[569]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[569]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[570]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[570]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[571]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[571]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[572]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[572]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[573]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[573]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[574]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[574]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[575]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[575]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal dout_mux_sel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout_mux_sel_dly : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_18_out : STD_LOGIC;
  signal p_22_out : STD_LOGIC;
  signal p_23_out : STD_LOGIC;
  signal p_26_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_28_out : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_33_out : STD_LOGIC;
  signal p_36_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_38_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_42_out : STD_LOGIC;
  signal p_46_out : STD_LOGIC;
  signal p_47_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_52_out : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_56_out : STD_LOGIC;
  signal p_57_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_58_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_62_out : STD_LOGIC;
  signal p_63_out : STD_LOGIC;
  signal p_66_out : STD_LOGIC;
  signal p_67_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_68_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_72_out : STD_LOGIC;
  signal p_73_out : STD_LOGIC;
  signal p_76_out : STD_LOGIC;
  signal p_77_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal re_0 : STD_LOGIC;
  signal re_2 : STD_LOGIC;
  signal re_3 : STD_LOGIC;
  signal re_4 : STD_LOGIC;
  signal re_5 : STD_LOGIC;
  signal re_6 : STD_LOGIC;
  signal re_7 : STD_LOGIC;
  signal srst_qr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of srst_qr : signal is "true";
  attribute msgon : string;
  attribute msgon of srst_qr : signal is "true";
  signal we_0 : STD_LOGIC;
  signal we_2 : STD_LOGIC;
  signal we_3 : STD_LOGIC;
  signal we_4 : STD_LOGIC;
  signal we_5 : STD_LOGIC;
  signal we_6 : STD_LOGIC;
  signal we_7 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_3\ : label is "soft_lutpair21";
begin
\dout[504]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[504]_INST_0_i_1_n_0\,
      I1 => \dout[504]_INST_0_i_2_n_0\,
      O => dout(0),
      S => dout_mux_sel_dly(2)
    );
\dout[504]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(0),
      I1 => p_57_out(0),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(0),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(0),
      O => \dout[504]_INST_0_i_1_n_0\
    );
\dout[504]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(0),
      I1 => p_17_out(0),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(0),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(0),
      O => \dout[504]_INST_0_i_2_n_0\
    );
\dout[505]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[505]_INST_0_i_1_n_0\,
      I1 => \dout[505]_INST_0_i_2_n_0\,
      O => dout(1),
      S => dout_mux_sel_dly(2)
    );
\dout[505]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(1),
      I1 => p_57_out(1),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(1),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(1),
      O => \dout[505]_INST_0_i_1_n_0\
    );
\dout[505]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(1),
      I1 => p_17_out(1),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(1),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(1),
      O => \dout[505]_INST_0_i_2_n_0\
    );
\dout[506]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[506]_INST_0_i_1_n_0\,
      I1 => \dout[506]_INST_0_i_2_n_0\,
      O => dout(2),
      S => dout_mux_sel_dly(2)
    );
\dout[506]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(2),
      I1 => p_57_out(2),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(2),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(2),
      O => \dout[506]_INST_0_i_1_n_0\
    );
\dout[506]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(2),
      I1 => p_17_out(2),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(2),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(2),
      O => \dout[506]_INST_0_i_2_n_0\
    );
\dout[507]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[507]_INST_0_i_1_n_0\,
      I1 => \dout[507]_INST_0_i_2_n_0\,
      O => dout(3),
      S => dout_mux_sel_dly(2)
    );
\dout[507]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(3),
      I1 => p_57_out(3),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(3),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(3),
      O => \dout[507]_INST_0_i_1_n_0\
    );
\dout[507]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(3),
      I1 => p_17_out(3),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(3),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(3),
      O => \dout[507]_INST_0_i_2_n_0\
    );
\dout[508]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[508]_INST_0_i_1_n_0\,
      I1 => \dout[508]_INST_0_i_2_n_0\,
      O => dout(4),
      S => dout_mux_sel_dly(2)
    );
\dout[508]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(4),
      I1 => p_57_out(4),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(4),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(4),
      O => \dout[508]_INST_0_i_1_n_0\
    );
\dout[508]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(4),
      I1 => p_17_out(4),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(4),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(4),
      O => \dout[508]_INST_0_i_2_n_0\
    );
\dout[509]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[509]_INST_0_i_1_n_0\,
      I1 => \dout[509]_INST_0_i_2_n_0\,
      O => dout(5),
      S => dout_mux_sel_dly(2)
    );
\dout[509]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(5),
      I1 => p_57_out(5),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(5),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(5),
      O => \dout[509]_INST_0_i_1_n_0\
    );
\dout[509]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(5),
      I1 => p_17_out(5),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(5),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(5),
      O => \dout[509]_INST_0_i_2_n_0\
    );
\dout[510]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[510]_INST_0_i_1_n_0\,
      I1 => \dout[510]_INST_0_i_2_n_0\,
      O => dout(6),
      S => dout_mux_sel_dly(2)
    );
\dout[510]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(6),
      I1 => p_57_out(6),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(6),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(6),
      O => \dout[510]_INST_0_i_1_n_0\
    );
\dout[510]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(6),
      I1 => p_17_out(6),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(6),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(6),
      O => \dout[510]_INST_0_i_2_n_0\
    );
\dout[511]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[511]_INST_0_i_1_n_0\,
      I1 => \dout[511]_INST_0_i_2_n_0\,
      O => dout(7),
      S => dout_mux_sel_dly(2)
    );
\dout[511]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(7),
      I1 => p_57_out(7),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(7),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(7),
      O => \dout[511]_INST_0_i_1_n_0\
    );
\dout[511]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(7),
      I1 => p_17_out(7),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(7),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(7),
      O => \dout[511]_INST_0_i_2_n_0\
    );
\dout[512]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[512]_INST_0_i_1_n_0\,
      I1 => \dout[512]_INST_0_i_2_n_0\,
      O => dout(8),
      S => dout_mux_sel_dly(2)
    );
\dout[512]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(8),
      I1 => p_57_out(8),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(8),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(8),
      O => \dout[512]_INST_0_i_1_n_0\
    );
\dout[512]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(8),
      I1 => p_17_out(8),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(8),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(8),
      O => \dout[512]_INST_0_i_2_n_0\
    );
\dout[513]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[513]_INST_0_i_1_n_0\,
      I1 => \dout[513]_INST_0_i_2_n_0\,
      O => dout(9),
      S => dout_mux_sel_dly(2)
    );
\dout[513]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(9),
      I1 => p_57_out(9),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(9),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(9),
      O => \dout[513]_INST_0_i_1_n_0\
    );
\dout[513]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(9),
      I1 => p_17_out(9),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(9),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(9),
      O => \dout[513]_INST_0_i_2_n_0\
    );
\dout[514]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[514]_INST_0_i_1_n_0\,
      I1 => \dout[514]_INST_0_i_2_n_0\,
      O => dout(10),
      S => dout_mux_sel_dly(2)
    );
\dout[514]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(10),
      I1 => p_57_out(10),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(10),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(10),
      O => \dout[514]_INST_0_i_1_n_0\
    );
\dout[514]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(10),
      I1 => p_17_out(10),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(10),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(10),
      O => \dout[514]_INST_0_i_2_n_0\
    );
\dout[515]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[515]_INST_0_i_1_n_0\,
      I1 => \dout[515]_INST_0_i_2_n_0\,
      O => dout(11),
      S => dout_mux_sel_dly(2)
    );
\dout[515]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(11),
      I1 => p_57_out(11),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(11),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(11),
      O => \dout[515]_INST_0_i_1_n_0\
    );
\dout[515]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(11),
      I1 => p_17_out(11),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(11),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(11),
      O => \dout[515]_INST_0_i_2_n_0\
    );
\dout[516]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[516]_INST_0_i_1_n_0\,
      I1 => \dout[516]_INST_0_i_2_n_0\,
      O => dout(12),
      S => dout_mux_sel_dly(2)
    );
\dout[516]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(12),
      I1 => p_57_out(12),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(12),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(12),
      O => \dout[516]_INST_0_i_1_n_0\
    );
\dout[516]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(12),
      I1 => p_17_out(12),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(12),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(12),
      O => \dout[516]_INST_0_i_2_n_0\
    );
\dout[517]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[517]_INST_0_i_1_n_0\,
      I1 => \dout[517]_INST_0_i_2_n_0\,
      O => dout(13),
      S => dout_mux_sel_dly(2)
    );
\dout[517]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(13),
      I1 => p_57_out(13),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(13),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(13),
      O => \dout[517]_INST_0_i_1_n_0\
    );
\dout[517]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(13),
      I1 => p_17_out(13),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(13),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(13),
      O => \dout[517]_INST_0_i_2_n_0\
    );
\dout[518]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[518]_INST_0_i_1_n_0\,
      I1 => \dout[518]_INST_0_i_2_n_0\,
      O => dout(14),
      S => dout_mux_sel_dly(2)
    );
\dout[518]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(14),
      I1 => p_57_out(14),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(14),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(14),
      O => \dout[518]_INST_0_i_1_n_0\
    );
\dout[518]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(14),
      I1 => p_17_out(14),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(14),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(14),
      O => \dout[518]_INST_0_i_2_n_0\
    );
\dout[519]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[519]_INST_0_i_1_n_0\,
      I1 => \dout[519]_INST_0_i_2_n_0\,
      O => dout(15),
      S => dout_mux_sel_dly(2)
    );
\dout[519]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(15),
      I1 => p_57_out(15),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(15),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(15),
      O => \dout[519]_INST_0_i_1_n_0\
    );
\dout[519]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(15),
      I1 => p_17_out(15),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(15),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(15),
      O => \dout[519]_INST_0_i_2_n_0\
    );
\dout[520]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[520]_INST_0_i_1_n_0\,
      I1 => \dout[520]_INST_0_i_2_n_0\,
      O => dout(16),
      S => dout_mux_sel_dly(2)
    );
\dout[520]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(16),
      I1 => p_57_out(16),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(16),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(16),
      O => \dout[520]_INST_0_i_1_n_0\
    );
\dout[520]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(16),
      I1 => p_17_out(16),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(16),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(16),
      O => \dout[520]_INST_0_i_2_n_0\
    );
\dout[521]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[521]_INST_0_i_1_n_0\,
      I1 => \dout[521]_INST_0_i_2_n_0\,
      O => dout(17),
      S => dout_mux_sel_dly(2)
    );
\dout[521]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(17),
      I1 => p_57_out(17),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(17),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(17),
      O => \dout[521]_INST_0_i_1_n_0\
    );
\dout[521]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(17),
      I1 => p_17_out(17),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(17),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(17),
      O => \dout[521]_INST_0_i_2_n_0\
    );
\dout[522]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[522]_INST_0_i_1_n_0\,
      I1 => \dout[522]_INST_0_i_2_n_0\,
      O => dout(18),
      S => dout_mux_sel_dly(2)
    );
\dout[522]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(18),
      I1 => p_57_out(18),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(18),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(18),
      O => \dout[522]_INST_0_i_1_n_0\
    );
\dout[522]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(18),
      I1 => p_17_out(18),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(18),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(18),
      O => \dout[522]_INST_0_i_2_n_0\
    );
\dout[523]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[523]_INST_0_i_1_n_0\,
      I1 => \dout[523]_INST_0_i_2_n_0\,
      O => dout(19),
      S => dout_mux_sel_dly(2)
    );
\dout[523]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(19),
      I1 => p_57_out(19),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(19),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(19),
      O => \dout[523]_INST_0_i_1_n_0\
    );
\dout[523]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(19),
      I1 => p_17_out(19),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(19),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(19),
      O => \dout[523]_INST_0_i_2_n_0\
    );
\dout[524]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[524]_INST_0_i_1_n_0\,
      I1 => \dout[524]_INST_0_i_2_n_0\,
      O => dout(20),
      S => dout_mux_sel_dly(2)
    );
\dout[524]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(20),
      I1 => p_57_out(20),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(20),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(20),
      O => \dout[524]_INST_0_i_1_n_0\
    );
\dout[524]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(20),
      I1 => p_17_out(20),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(20),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(20),
      O => \dout[524]_INST_0_i_2_n_0\
    );
\dout[525]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[525]_INST_0_i_1_n_0\,
      I1 => \dout[525]_INST_0_i_2_n_0\,
      O => dout(21),
      S => dout_mux_sel_dly(2)
    );
\dout[525]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(21),
      I1 => p_57_out(21),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(21),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(21),
      O => \dout[525]_INST_0_i_1_n_0\
    );
\dout[525]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(21),
      I1 => p_17_out(21),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(21),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(21),
      O => \dout[525]_INST_0_i_2_n_0\
    );
\dout[526]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[526]_INST_0_i_1_n_0\,
      I1 => \dout[526]_INST_0_i_2_n_0\,
      O => dout(22),
      S => dout_mux_sel_dly(2)
    );
\dout[526]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(22),
      I1 => p_57_out(22),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(22),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(22),
      O => \dout[526]_INST_0_i_1_n_0\
    );
\dout[526]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(22),
      I1 => p_17_out(22),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(22),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(22),
      O => \dout[526]_INST_0_i_2_n_0\
    );
\dout[527]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[527]_INST_0_i_1_n_0\,
      I1 => \dout[527]_INST_0_i_2_n_0\,
      O => dout(23),
      S => dout_mux_sel_dly(2)
    );
\dout[527]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(23),
      I1 => p_57_out(23),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(23),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(23),
      O => \dout[527]_INST_0_i_1_n_0\
    );
\dout[527]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(23),
      I1 => p_17_out(23),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(23),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(23),
      O => \dout[527]_INST_0_i_2_n_0\
    );
\dout[528]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[528]_INST_0_i_1_n_0\,
      I1 => \dout[528]_INST_0_i_2_n_0\,
      O => dout(24),
      S => dout_mux_sel_dly(2)
    );
\dout[528]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(24),
      I1 => p_57_out(24),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(24),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(24),
      O => \dout[528]_INST_0_i_1_n_0\
    );
\dout[528]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(24),
      I1 => p_17_out(24),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(24),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(24),
      O => \dout[528]_INST_0_i_2_n_0\
    );
\dout[529]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[529]_INST_0_i_1_n_0\,
      I1 => \dout[529]_INST_0_i_2_n_0\,
      O => dout(25),
      S => dout_mux_sel_dly(2)
    );
\dout[529]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(25),
      I1 => p_57_out(25),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(25),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(25),
      O => \dout[529]_INST_0_i_1_n_0\
    );
\dout[529]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(25),
      I1 => p_17_out(25),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(25),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(25),
      O => \dout[529]_INST_0_i_2_n_0\
    );
\dout[530]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[530]_INST_0_i_1_n_0\,
      I1 => \dout[530]_INST_0_i_2_n_0\,
      O => dout(26),
      S => dout_mux_sel_dly(2)
    );
\dout[530]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(26),
      I1 => p_57_out(26),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(26),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(26),
      O => \dout[530]_INST_0_i_1_n_0\
    );
\dout[530]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(26),
      I1 => p_17_out(26),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(26),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(26),
      O => \dout[530]_INST_0_i_2_n_0\
    );
\dout[531]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[531]_INST_0_i_1_n_0\,
      I1 => \dout[531]_INST_0_i_2_n_0\,
      O => dout(27),
      S => dout_mux_sel_dly(2)
    );
\dout[531]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(27),
      I1 => p_57_out(27),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(27),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(27),
      O => \dout[531]_INST_0_i_1_n_0\
    );
\dout[531]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(27),
      I1 => p_17_out(27),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(27),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(27),
      O => \dout[531]_INST_0_i_2_n_0\
    );
\dout[532]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[532]_INST_0_i_1_n_0\,
      I1 => \dout[532]_INST_0_i_2_n_0\,
      O => dout(28),
      S => dout_mux_sel_dly(2)
    );
\dout[532]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(28),
      I1 => p_57_out(28),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(28),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(28),
      O => \dout[532]_INST_0_i_1_n_0\
    );
\dout[532]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(28),
      I1 => p_17_out(28),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(28),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(28),
      O => \dout[532]_INST_0_i_2_n_0\
    );
\dout[533]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[533]_INST_0_i_1_n_0\,
      I1 => \dout[533]_INST_0_i_2_n_0\,
      O => dout(29),
      S => dout_mux_sel_dly(2)
    );
\dout[533]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(29),
      I1 => p_57_out(29),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(29),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(29),
      O => \dout[533]_INST_0_i_1_n_0\
    );
\dout[533]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(29),
      I1 => p_17_out(29),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(29),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(29),
      O => \dout[533]_INST_0_i_2_n_0\
    );
\dout[534]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[534]_INST_0_i_1_n_0\,
      I1 => \dout[534]_INST_0_i_2_n_0\,
      O => dout(30),
      S => dout_mux_sel_dly(2)
    );
\dout[534]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(30),
      I1 => p_57_out(30),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(30),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(30),
      O => \dout[534]_INST_0_i_1_n_0\
    );
\dout[534]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(30),
      I1 => p_17_out(30),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(30),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(30),
      O => \dout[534]_INST_0_i_2_n_0\
    );
\dout[535]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[535]_INST_0_i_1_n_0\,
      I1 => \dout[535]_INST_0_i_2_n_0\,
      O => dout(31),
      S => dout_mux_sel_dly(2)
    );
\dout[535]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(31),
      I1 => p_57_out(31),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(31),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(31),
      O => \dout[535]_INST_0_i_1_n_0\
    );
\dout[535]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(31),
      I1 => p_17_out(31),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(31),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(31),
      O => \dout[535]_INST_0_i_2_n_0\
    );
\dout[536]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[536]_INST_0_i_1_n_0\,
      I1 => \dout[536]_INST_0_i_2_n_0\,
      O => dout(32),
      S => dout_mux_sel_dly(2)
    );
\dout[536]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(32),
      I1 => p_57_out(32),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(32),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(32),
      O => \dout[536]_INST_0_i_1_n_0\
    );
\dout[536]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(32),
      I1 => p_17_out(32),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(32),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(32),
      O => \dout[536]_INST_0_i_2_n_0\
    );
\dout[537]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[537]_INST_0_i_1_n_0\,
      I1 => \dout[537]_INST_0_i_2_n_0\,
      O => dout(33),
      S => dout_mux_sel_dly(2)
    );
\dout[537]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(33),
      I1 => p_57_out(33),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(33),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(33),
      O => \dout[537]_INST_0_i_1_n_0\
    );
\dout[537]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(33),
      I1 => p_17_out(33),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(33),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(33),
      O => \dout[537]_INST_0_i_2_n_0\
    );
\dout[538]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[538]_INST_0_i_1_n_0\,
      I1 => \dout[538]_INST_0_i_2_n_0\,
      O => dout(34),
      S => dout_mux_sel_dly(2)
    );
\dout[538]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(34),
      I1 => p_57_out(34),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(34),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(34),
      O => \dout[538]_INST_0_i_1_n_0\
    );
\dout[538]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(34),
      I1 => p_17_out(34),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(34),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(34),
      O => \dout[538]_INST_0_i_2_n_0\
    );
\dout[539]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[539]_INST_0_i_1_n_0\,
      I1 => \dout[539]_INST_0_i_2_n_0\,
      O => dout(35),
      S => dout_mux_sel_dly(2)
    );
\dout[539]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(35),
      I1 => p_57_out(35),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(35),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(35),
      O => \dout[539]_INST_0_i_1_n_0\
    );
\dout[539]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(35),
      I1 => p_17_out(35),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(35),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(35),
      O => \dout[539]_INST_0_i_2_n_0\
    );
\dout[540]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[540]_INST_0_i_1_n_0\,
      I1 => \dout[540]_INST_0_i_2_n_0\,
      O => dout(36),
      S => dout_mux_sel_dly(2)
    );
\dout[540]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(36),
      I1 => p_57_out(36),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(36),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(36),
      O => \dout[540]_INST_0_i_1_n_0\
    );
\dout[540]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(36),
      I1 => p_17_out(36),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(36),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(36),
      O => \dout[540]_INST_0_i_2_n_0\
    );
\dout[541]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[541]_INST_0_i_1_n_0\,
      I1 => \dout[541]_INST_0_i_2_n_0\,
      O => dout(37),
      S => dout_mux_sel_dly(2)
    );
\dout[541]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(37),
      I1 => p_57_out(37),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(37),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(37),
      O => \dout[541]_INST_0_i_1_n_0\
    );
\dout[541]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(37),
      I1 => p_17_out(37),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(37),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(37),
      O => \dout[541]_INST_0_i_2_n_0\
    );
\dout[542]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[542]_INST_0_i_1_n_0\,
      I1 => \dout[542]_INST_0_i_2_n_0\,
      O => dout(38),
      S => dout_mux_sel_dly(2)
    );
\dout[542]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(38),
      I1 => p_57_out(38),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(38),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(38),
      O => \dout[542]_INST_0_i_1_n_0\
    );
\dout[542]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(38),
      I1 => p_17_out(38),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(38),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(38),
      O => \dout[542]_INST_0_i_2_n_0\
    );
\dout[543]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[543]_INST_0_i_1_n_0\,
      I1 => \dout[543]_INST_0_i_2_n_0\,
      O => dout(39),
      S => dout_mux_sel_dly(2)
    );
\dout[543]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(39),
      I1 => p_57_out(39),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(39),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(39),
      O => \dout[543]_INST_0_i_1_n_0\
    );
\dout[543]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(39),
      I1 => p_17_out(39),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(39),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(39),
      O => \dout[543]_INST_0_i_2_n_0\
    );
\dout[544]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[544]_INST_0_i_1_n_0\,
      I1 => \dout[544]_INST_0_i_2_n_0\,
      O => dout(40),
      S => dout_mux_sel_dly(2)
    );
\dout[544]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(40),
      I1 => p_57_out(40),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(40),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(40),
      O => \dout[544]_INST_0_i_1_n_0\
    );
\dout[544]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(40),
      I1 => p_17_out(40),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(40),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(40),
      O => \dout[544]_INST_0_i_2_n_0\
    );
\dout[545]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[545]_INST_0_i_1_n_0\,
      I1 => \dout[545]_INST_0_i_2_n_0\,
      O => dout(41),
      S => dout_mux_sel_dly(2)
    );
\dout[545]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(41),
      I1 => p_57_out(41),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(41),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(41),
      O => \dout[545]_INST_0_i_1_n_0\
    );
\dout[545]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(41),
      I1 => p_17_out(41),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(41),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(41),
      O => \dout[545]_INST_0_i_2_n_0\
    );
\dout[546]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[546]_INST_0_i_1_n_0\,
      I1 => \dout[546]_INST_0_i_2_n_0\,
      O => dout(42),
      S => dout_mux_sel_dly(2)
    );
\dout[546]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(42),
      I1 => p_57_out(42),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(42),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(42),
      O => \dout[546]_INST_0_i_1_n_0\
    );
\dout[546]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(42),
      I1 => p_17_out(42),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(42),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(42),
      O => \dout[546]_INST_0_i_2_n_0\
    );
\dout[547]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[547]_INST_0_i_1_n_0\,
      I1 => \dout[547]_INST_0_i_2_n_0\,
      O => dout(43),
      S => dout_mux_sel_dly(2)
    );
\dout[547]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(43),
      I1 => p_57_out(43),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(43),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(43),
      O => \dout[547]_INST_0_i_1_n_0\
    );
\dout[547]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(43),
      I1 => p_17_out(43),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(43),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(43),
      O => \dout[547]_INST_0_i_2_n_0\
    );
\dout[548]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[548]_INST_0_i_1_n_0\,
      I1 => \dout[548]_INST_0_i_2_n_0\,
      O => dout(44),
      S => dout_mux_sel_dly(2)
    );
\dout[548]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(44),
      I1 => p_57_out(44),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(44),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(44),
      O => \dout[548]_INST_0_i_1_n_0\
    );
\dout[548]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(44),
      I1 => p_17_out(44),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(44),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(44),
      O => \dout[548]_INST_0_i_2_n_0\
    );
\dout[549]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[549]_INST_0_i_1_n_0\,
      I1 => \dout[549]_INST_0_i_2_n_0\,
      O => dout(45),
      S => dout_mux_sel_dly(2)
    );
\dout[549]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(45),
      I1 => p_57_out(45),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(45),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(45),
      O => \dout[549]_INST_0_i_1_n_0\
    );
\dout[549]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(45),
      I1 => p_17_out(45),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(45),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(45),
      O => \dout[549]_INST_0_i_2_n_0\
    );
\dout[550]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[550]_INST_0_i_1_n_0\,
      I1 => \dout[550]_INST_0_i_2_n_0\,
      O => dout(46),
      S => dout_mux_sel_dly(2)
    );
\dout[550]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(46),
      I1 => p_57_out(46),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(46),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(46),
      O => \dout[550]_INST_0_i_1_n_0\
    );
\dout[550]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(46),
      I1 => p_17_out(46),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(46),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(46),
      O => \dout[550]_INST_0_i_2_n_0\
    );
\dout[551]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[551]_INST_0_i_1_n_0\,
      I1 => \dout[551]_INST_0_i_2_n_0\,
      O => dout(47),
      S => dout_mux_sel_dly(2)
    );
\dout[551]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(47),
      I1 => p_57_out(47),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(47),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(47),
      O => \dout[551]_INST_0_i_1_n_0\
    );
\dout[551]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(47),
      I1 => p_17_out(47),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(47),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(47),
      O => \dout[551]_INST_0_i_2_n_0\
    );
\dout[552]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[552]_INST_0_i_1_n_0\,
      I1 => \dout[552]_INST_0_i_2_n_0\,
      O => dout(48),
      S => dout_mux_sel_dly(2)
    );
\dout[552]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(48),
      I1 => p_57_out(48),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(48),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(48),
      O => \dout[552]_INST_0_i_1_n_0\
    );
\dout[552]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(48),
      I1 => p_17_out(48),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(48),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(48),
      O => \dout[552]_INST_0_i_2_n_0\
    );
\dout[553]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[553]_INST_0_i_1_n_0\,
      I1 => \dout[553]_INST_0_i_2_n_0\,
      O => dout(49),
      S => dout_mux_sel_dly(2)
    );
\dout[553]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(49),
      I1 => p_57_out(49),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(49),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(49),
      O => \dout[553]_INST_0_i_1_n_0\
    );
\dout[553]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(49),
      I1 => p_17_out(49),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(49),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(49),
      O => \dout[553]_INST_0_i_2_n_0\
    );
\dout[554]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[554]_INST_0_i_1_n_0\,
      I1 => \dout[554]_INST_0_i_2_n_0\,
      O => dout(50),
      S => dout_mux_sel_dly(2)
    );
\dout[554]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(50),
      I1 => p_57_out(50),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(50),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(50),
      O => \dout[554]_INST_0_i_1_n_0\
    );
\dout[554]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(50),
      I1 => p_17_out(50),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(50),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(50),
      O => \dout[554]_INST_0_i_2_n_0\
    );
\dout[555]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[555]_INST_0_i_1_n_0\,
      I1 => \dout[555]_INST_0_i_2_n_0\,
      O => dout(51),
      S => dout_mux_sel_dly(2)
    );
\dout[555]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(51),
      I1 => p_57_out(51),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(51),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(51),
      O => \dout[555]_INST_0_i_1_n_0\
    );
\dout[555]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(51),
      I1 => p_17_out(51),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(51),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(51),
      O => \dout[555]_INST_0_i_2_n_0\
    );
\dout[556]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[556]_INST_0_i_1_n_0\,
      I1 => \dout[556]_INST_0_i_2_n_0\,
      O => dout(52),
      S => dout_mux_sel_dly(2)
    );
\dout[556]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(52),
      I1 => p_57_out(52),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(52),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(52),
      O => \dout[556]_INST_0_i_1_n_0\
    );
\dout[556]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(52),
      I1 => p_17_out(52),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(52),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(52),
      O => \dout[556]_INST_0_i_2_n_0\
    );
\dout[557]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[557]_INST_0_i_1_n_0\,
      I1 => \dout[557]_INST_0_i_2_n_0\,
      O => dout(53),
      S => dout_mux_sel_dly(2)
    );
\dout[557]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(53),
      I1 => p_57_out(53),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(53),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(53),
      O => \dout[557]_INST_0_i_1_n_0\
    );
\dout[557]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(53),
      I1 => p_17_out(53),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(53),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(53),
      O => \dout[557]_INST_0_i_2_n_0\
    );
\dout[558]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[558]_INST_0_i_1_n_0\,
      I1 => \dout[558]_INST_0_i_2_n_0\,
      O => dout(54),
      S => dout_mux_sel_dly(2)
    );
\dout[558]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(54),
      I1 => p_57_out(54),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(54),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(54),
      O => \dout[558]_INST_0_i_1_n_0\
    );
\dout[558]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(54),
      I1 => p_17_out(54),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(54),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(54),
      O => \dout[558]_INST_0_i_2_n_0\
    );
\dout[559]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[559]_INST_0_i_1_n_0\,
      I1 => \dout[559]_INST_0_i_2_n_0\,
      O => dout(55),
      S => dout_mux_sel_dly(2)
    );
\dout[559]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(55),
      I1 => p_57_out(55),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(55),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(55),
      O => \dout[559]_INST_0_i_1_n_0\
    );
\dout[559]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(55),
      I1 => p_17_out(55),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(55),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(55),
      O => \dout[559]_INST_0_i_2_n_0\
    );
\dout[560]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[560]_INST_0_i_1_n_0\,
      I1 => \dout[560]_INST_0_i_2_n_0\,
      O => dout(56),
      S => dout_mux_sel_dly(2)
    );
\dout[560]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(56),
      I1 => p_57_out(56),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(56),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(56),
      O => \dout[560]_INST_0_i_1_n_0\
    );
\dout[560]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(56),
      I1 => p_17_out(56),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(56),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(56),
      O => \dout[560]_INST_0_i_2_n_0\
    );
\dout[561]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[561]_INST_0_i_1_n_0\,
      I1 => \dout[561]_INST_0_i_2_n_0\,
      O => dout(57),
      S => dout_mux_sel_dly(2)
    );
\dout[561]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(57),
      I1 => p_57_out(57),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(57),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(57),
      O => \dout[561]_INST_0_i_1_n_0\
    );
\dout[561]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(57),
      I1 => p_17_out(57),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(57),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(57),
      O => \dout[561]_INST_0_i_2_n_0\
    );
\dout[562]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[562]_INST_0_i_1_n_0\,
      I1 => \dout[562]_INST_0_i_2_n_0\,
      O => dout(58),
      S => dout_mux_sel_dly(2)
    );
\dout[562]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(58),
      I1 => p_57_out(58),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(58),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(58),
      O => \dout[562]_INST_0_i_1_n_0\
    );
\dout[562]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(58),
      I1 => p_17_out(58),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(58),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(58),
      O => \dout[562]_INST_0_i_2_n_0\
    );
\dout[563]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[563]_INST_0_i_1_n_0\,
      I1 => \dout[563]_INST_0_i_2_n_0\,
      O => dout(59),
      S => dout_mux_sel_dly(2)
    );
\dout[563]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(59),
      I1 => p_57_out(59),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(59),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(59),
      O => \dout[563]_INST_0_i_1_n_0\
    );
\dout[563]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(59),
      I1 => p_17_out(59),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(59),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(59),
      O => \dout[563]_INST_0_i_2_n_0\
    );
\dout[564]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[564]_INST_0_i_1_n_0\,
      I1 => \dout[564]_INST_0_i_2_n_0\,
      O => dout(60),
      S => dout_mux_sel_dly(2)
    );
\dout[564]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(60),
      I1 => p_57_out(60),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(60),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(60),
      O => \dout[564]_INST_0_i_1_n_0\
    );
\dout[564]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(60),
      I1 => p_17_out(60),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(60),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(60),
      O => \dout[564]_INST_0_i_2_n_0\
    );
\dout[565]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[565]_INST_0_i_1_n_0\,
      I1 => \dout[565]_INST_0_i_2_n_0\,
      O => dout(61),
      S => dout_mux_sel_dly(2)
    );
\dout[565]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(61),
      I1 => p_57_out(61),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(61),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(61),
      O => \dout[565]_INST_0_i_1_n_0\
    );
\dout[565]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(61),
      I1 => p_17_out(61),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(61),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(61),
      O => \dout[565]_INST_0_i_2_n_0\
    );
\dout[566]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[566]_INST_0_i_1_n_0\,
      I1 => \dout[566]_INST_0_i_2_n_0\,
      O => dout(62),
      S => dout_mux_sel_dly(2)
    );
\dout[566]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(62),
      I1 => p_57_out(62),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(62),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(62),
      O => \dout[566]_INST_0_i_1_n_0\
    );
\dout[566]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(62),
      I1 => p_17_out(62),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(62),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(62),
      O => \dout[566]_INST_0_i_2_n_0\
    );
\dout[567]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[567]_INST_0_i_1_n_0\,
      I1 => \dout[567]_INST_0_i_2_n_0\,
      O => dout(63),
      S => dout_mux_sel_dly(2)
    );
\dout[567]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(63),
      I1 => p_57_out(63),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(63),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(63),
      O => \dout[567]_INST_0_i_1_n_0\
    );
\dout[567]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(63),
      I1 => p_17_out(63),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(63),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(63),
      O => \dout[567]_INST_0_i_2_n_0\
    );
\dout[568]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[568]_INST_0_i_1_n_0\,
      I1 => \dout[568]_INST_0_i_2_n_0\,
      O => dout(64),
      S => dout_mux_sel_dly(2)
    );
\dout[568]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(64),
      I1 => p_57_out(64),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(64),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(64),
      O => \dout[568]_INST_0_i_1_n_0\
    );
\dout[568]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(64),
      I1 => p_17_out(64),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(64),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(64),
      O => \dout[568]_INST_0_i_2_n_0\
    );
\dout[569]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[569]_INST_0_i_1_n_0\,
      I1 => \dout[569]_INST_0_i_2_n_0\,
      O => dout(65),
      S => dout_mux_sel_dly(2)
    );
\dout[569]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(65),
      I1 => p_57_out(65),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(65),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(65),
      O => \dout[569]_INST_0_i_1_n_0\
    );
\dout[569]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(65),
      I1 => p_17_out(65),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(65),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(65),
      O => \dout[569]_INST_0_i_2_n_0\
    );
\dout[570]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[570]_INST_0_i_1_n_0\,
      I1 => \dout[570]_INST_0_i_2_n_0\,
      O => dout(66),
      S => dout_mux_sel_dly(2)
    );
\dout[570]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(66),
      I1 => p_57_out(66),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(66),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(66),
      O => \dout[570]_INST_0_i_1_n_0\
    );
\dout[570]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(66),
      I1 => p_17_out(66),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(66),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(66),
      O => \dout[570]_INST_0_i_2_n_0\
    );
\dout[571]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[571]_INST_0_i_1_n_0\,
      I1 => \dout[571]_INST_0_i_2_n_0\,
      O => dout(67),
      S => dout_mux_sel_dly(2)
    );
\dout[571]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(67),
      I1 => p_57_out(67),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(67),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(67),
      O => \dout[571]_INST_0_i_1_n_0\
    );
\dout[571]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(67),
      I1 => p_17_out(67),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(67),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(67),
      O => \dout[571]_INST_0_i_2_n_0\
    );
\dout[572]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[572]_INST_0_i_1_n_0\,
      I1 => \dout[572]_INST_0_i_2_n_0\,
      O => dout(68),
      S => dout_mux_sel_dly(2)
    );
\dout[572]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(68),
      I1 => p_57_out(68),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(68),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(68),
      O => \dout[572]_INST_0_i_1_n_0\
    );
\dout[572]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(68),
      I1 => p_17_out(68),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(68),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(68),
      O => \dout[572]_INST_0_i_2_n_0\
    );
\dout[573]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[573]_INST_0_i_1_n_0\,
      I1 => \dout[573]_INST_0_i_2_n_0\,
      O => dout(69),
      S => dout_mux_sel_dly(2)
    );
\dout[573]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(69),
      I1 => p_57_out(69),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(69),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(69),
      O => \dout[573]_INST_0_i_1_n_0\
    );
\dout[573]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(69),
      I1 => p_17_out(69),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(69),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(69),
      O => \dout[573]_INST_0_i_2_n_0\
    );
\dout[574]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[574]_INST_0_i_1_n_0\,
      I1 => \dout[574]_INST_0_i_2_n_0\,
      O => dout(70),
      S => dout_mux_sel_dly(2)
    );
\dout[574]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(70),
      I1 => p_57_out(70),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(70),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(70),
      O => \dout[574]_INST_0_i_1_n_0\
    );
\dout[574]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(70),
      I1 => p_17_out(70),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(70),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(70),
      O => \dout[574]_INST_0_i_2_n_0\
    );
\dout[575]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[575]_INST_0_i_1_n_0\,
      I1 => \dout[575]_INST_0_i_2_n_0\,
      O => dout(71),
      S => dout_mux_sel_dly(2)
    );
\dout[575]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(71),
      I1 => p_57_out(71),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(71),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(71),
      O => \dout[575]_INST_0_i_1_n_0\
    );
\dout[575]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(71),
      I1 => p_17_out(71),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(71),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(71),
      O => \dout[575]_INST_0_i_2_n_0\
    );
\gmult_prim.gll_chain.gp1[0].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_21
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_3_out => p_3_out,
      p_72_out => p_72_out,
      p_73_out => p_73_out,
      p_76_out => p_76_out,
      p_77_out(71 downto 0) => p_77_out(71 downto 0),
      re_0 => re_0,
      srst => srst,
      we_0 => we_0
    );
\gmult_prim.gll_chain.gp1[1].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_22
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      fifo_prim_rd_en(7) => p_0_in,
      fifo_prim_rd_en(6) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      fifo_prim_rd_en(5) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      fifo_prim_rd_en(4) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      fifo_prim_rd_en(3) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      fifo_prim_rd_en(2) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      fifo_prim_rd_en(1) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      fifo_prim_rd_en(0) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      fifo_prim_wr_en(7) => p_0_in2_in,
      fifo_prim_wr_en(6) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      fifo_prim_wr_en(5) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      fifo_prim_wr_en(4) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      fifo_prim_wr_en(3) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      fifo_prim_wr_en(2) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      fifo_prim_wr_en(1) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      fifo_prim_wr_en(0) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      \gf36e2_inst.sngfifo36e2_0\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      \gf36e2_inst.sngfifo36e2_1\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      p_53_out => p_53_out,
      p_58_out => p_58_out,
      p_62_out => p_62_out,
      p_63_out => p_63_out,
      p_66_out => p_66_out,
      p_67_out(71 downto 0) => p_67_out(71 downto 0),
      p_68_out => p_68_out,
      rd_en => rd_en,
      re_0 => re_0,
      re_2 => re_2,
      re_3 => re_3,
      re_4 => re_4,
      re_5 => re_5,
      re_6 => re_6,
      re_7 => re_7,
      srst => srst,
      we_0 => we_0,
      we_2 => we_2,
      we_3 => we_3,
      we_4 => we_4,
      we_5 => we_5,
      we_6 => we_6,
      we_7 => we_7,
      wr_en => wr_en
    );
\gmult_prim.gll_chain.gp1[2].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_23
     port map (
      E(0) => p_31_out,
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      p_52_out => p_52_out,
      p_53_out => p_53_out,
      p_56_out => p_56_out,
      p_57_out(71 downto 0) => p_57_out(71 downto 0),
      p_58_out => p_58_out,
      p_63_out => p_63_out,
      p_68_out => p_68_out,
      rd_en => rd_en,
      re_2 => re_2,
      srst => srst,
      we_2 => we_2,
      wr_en => wr_en,
      wr_en_0(0) => p_33_out
    );
\gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_24
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      clk_1 => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      din(71 downto 0) => din(71 downto 0),
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\,
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\ => \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\,
      p_13_out => p_13_out,
      p_18_out => p_18_out,
      p_23_out => p_23_out,
      p_28_out => p_28_out,
      p_38_out => p_38_out,
      p_3_out => p_3_out,
      p_42_out => p_42_out,
      p_46_out => p_46_out,
      p_47_out(71 downto 0) => p_47_out(71 downto 0),
      p_6_out => p_6_out,
      p_73_out => p_73_out,
      re_3 => re_3,
      srst => srst,
      we_3 => we_3
    );
\gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_25
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\,
      din(71 downto 0) => din(71 downto 0),
      p_32_out => p_32_out,
      p_36_out => p_36_out,
      p_37_out(71 downto 0) => p_37_out(71 downto 0),
      p_38_out => p_38_out,
      re_4 => re_4,
      srst => srst,
      we_4 => we_4
    );
\gmult_prim.gll_chain.gp1[5].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_26
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_22_out => p_22_out,
      p_23_out => p_23_out,
      p_26_out => p_26_out,
      p_27_out(71 downto 0) => p_27_out(71 downto 0),
      p_28_out => p_28_out,
      re_5 => re_5,
      srst => srst,
      we_5 => we_5
    );
\gmult_prim.gll_chain.gp1[6].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_27
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_12_out => p_12_out,
      p_13_out => p_13_out,
      p_16_out => p_16_out,
      p_17_out(71 downto 0) => p_17_out(71 downto 0),
      p_18_out => p_18_out,
      re_6 => re_6,
      srst => srst,
      we_6 => we_6
    );
\gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_28
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\,
      clk_1 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\,
      clk_2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\,
      din(71 downto 0) => din(71 downto 0),
      p_5_out(71 downto 0) => p_5_out(71 downto 0),
      p_6_out => p_6_out,
      re_7 => re_7,
      srst => srst,
      we_7 => we_7
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_52_out,
      I1 => p_42_out,
      I2 => p_72_out,
      I3 => p_62_out,
      I4 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\,
      O => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_22_out,
      I1 => p_32_out,
      I2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\,
      I3 => p_12_out,
      O => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_33_out,
      D => p_0_in2_in,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      S => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      Q => p_0_in2_in,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_mux_sel(0),
      O => plusOp(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      O => plusOp(1)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_56_out,
      I1 => p_46_out,
      I2 => p_76_out,
      I3 => p_66_out,
      I4 => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\,
      O => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      I2 => dout_mux_sel(2),
      O => plusOp(2)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_26_out,
      I1 => p_36_out,
      I2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\,
      I3 => p_16_out,
      O => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(0),
      Q => dout_mux_sel_dly(0),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(1),
      Q => dout_mux_sel_dly(1),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(2),
      Q => dout_mux_sel_dly(2),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(0),
      Q => dout_mux_sel(0),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(1),
      Q => dout_mux_sel(1),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(2),
      Q => dout_mux_sel(2),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_31_out,
      D => p_0_in,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      S => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      Q => p_0_in,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\rst_val_sym.gextw_sym[8].inst_extdi_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(1)
    );
\rst_val_sym.gextw_sym[8].inst_extdi_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_13 is
  port (
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_13 : entity is "builtin_extdepth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_13 is
  signal \dout[576]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[576]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[577]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[577]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[578]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[578]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[579]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[579]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[580]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[580]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[581]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[581]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[582]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[582]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[583]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[583]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[584]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[584]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[585]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[585]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[586]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[586]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[587]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[587]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[588]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[588]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[589]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[589]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[590]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[590]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[591]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[591]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[592]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[592]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[593]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[593]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[594]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[594]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[595]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[595]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[596]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[596]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[597]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[597]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[598]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[598]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[599]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[599]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[600]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[600]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[601]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[601]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[602]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[602]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[603]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[603]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[604]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[604]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[605]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[605]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[606]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[606]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[607]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[607]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[608]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[608]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[609]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[609]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[610]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[610]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[611]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[611]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[612]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[612]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[613]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[613]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[614]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[614]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[615]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[615]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[616]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[616]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[617]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[617]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[618]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[618]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[619]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[619]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[620]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[620]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[621]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[621]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[622]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[622]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[623]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[623]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[624]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[624]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[625]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[625]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[626]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[626]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[627]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[627]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[628]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[628]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[629]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[629]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[630]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[630]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[631]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[631]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[632]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[632]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[633]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[633]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[634]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[634]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[635]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[635]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[636]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[636]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[637]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[637]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[638]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[638]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[639]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[639]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[640]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[640]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[641]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[641]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[642]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[642]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[643]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[643]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[644]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[644]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[645]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[645]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[646]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[646]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[647]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[647]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal dout_mux_sel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout_mux_sel_dly : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_18_out : STD_LOGIC;
  signal p_22_out : STD_LOGIC;
  signal p_23_out : STD_LOGIC;
  signal p_26_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_28_out : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_33_out : STD_LOGIC;
  signal p_36_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_38_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_42_out : STD_LOGIC;
  signal p_46_out : STD_LOGIC;
  signal p_47_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_52_out : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_56_out : STD_LOGIC;
  signal p_57_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_58_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_62_out : STD_LOGIC;
  signal p_63_out : STD_LOGIC;
  signal p_66_out : STD_LOGIC;
  signal p_67_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_68_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_72_out : STD_LOGIC;
  signal p_73_out : STD_LOGIC;
  signal p_76_out : STD_LOGIC;
  signal p_77_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal re_0 : STD_LOGIC;
  signal re_2 : STD_LOGIC;
  signal re_3 : STD_LOGIC;
  signal re_4 : STD_LOGIC;
  signal re_5 : STD_LOGIC;
  signal re_6 : STD_LOGIC;
  signal re_7 : STD_LOGIC;
  signal srst_qr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of srst_qr : signal is "true";
  attribute msgon : string;
  attribute msgon of srst_qr : signal is "true";
  signal we_0 : STD_LOGIC;
  signal we_2 : STD_LOGIC;
  signal we_3 : STD_LOGIC;
  signal we_4 : STD_LOGIC;
  signal we_5 : STD_LOGIC;
  signal we_6 : STD_LOGIC;
  signal we_7 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_3\ : label is "soft_lutpair22";
begin
\dout[576]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[576]_INST_0_i_1_n_0\,
      I1 => \dout[576]_INST_0_i_2_n_0\,
      O => dout(0),
      S => dout_mux_sel_dly(2)
    );
\dout[576]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(0),
      I1 => p_57_out(0),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(0),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(0),
      O => \dout[576]_INST_0_i_1_n_0\
    );
\dout[576]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(0),
      I1 => p_17_out(0),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(0),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(0),
      O => \dout[576]_INST_0_i_2_n_0\
    );
\dout[577]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[577]_INST_0_i_1_n_0\,
      I1 => \dout[577]_INST_0_i_2_n_0\,
      O => dout(1),
      S => dout_mux_sel_dly(2)
    );
\dout[577]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(1),
      I1 => p_57_out(1),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(1),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(1),
      O => \dout[577]_INST_0_i_1_n_0\
    );
\dout[577]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(1),
      I1 => p_17_out(1),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(1),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(1),
      O => \dout[577]_INST_0_i_2_n_0\
    );
\dout[578]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[578]_INST_0_i_1_n_0\,
      I1 => \dout[578]_INST_0_i_2_n_0\,
      O => dout(2),
      S => dout_mux_sel_dly(2)
    );
\dout[578]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(2),
      I1 => p_57_out(2),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(2),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(2),
      O => \dout[578]_INST_0_i_1_n_0\
    );
\dout[578]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(2),
      I1 => p_17_out(2),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(2),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(2),
      O => \dout[578]_INST_0_i_2_n_0\
    );
\dout[579]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[579]_INST_0_i_1_n_0\,
      I1 => \dout[579]_INST_0_i_2_n_0\,
      O => dout(3),
      S => dout_mux_sel_dly(2)
    );
\dout[579]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(3),
      I1 => p_57_out(3),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(3),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(3),
      O => \dout[579]_INST_0_i_1_n_0\
    );
\dout[579]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(3),
      I1 => p_17_out(3),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(3),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(3),
      O => \dout[579]_INST_0_i_2_n_0\
    );
\dout[580]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[580]_INST_0_i_1_n_0\,
      I1 => \dout[580]_INST_0_i_2_n_0\,
      O => dout(4),
      S => dout_mux_sel_dly(2)
    );
\dout[580]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(4),
      I1 => p_57_out(4),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(4),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(4),
      O => \dout[580]_INST_0_i_1_n_0\
    );
\dout[580]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(4),
      I1 => p_17_out(4),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(4),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(4),
      O => \dout[580]_INST_0_i_2_n_0\
    );
\dout[581]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[581]_INST_0_i_1_n_0\,
      I1 => \dout[581]_INST_0_i_2_n_0\,
      O => dout(5),
      S => dout_mux_sel_dly(2)
    );
\dout[581]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(5),
      I1 => p_57_out(5),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(5),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(5),
      O => \dout[581]_INST_0_i_1_n_0\
    );
\dout[581]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(5),
      I1 => p_17_out(5),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(5),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(5),
      O => \dout[581]_INST_0_i_2_n_0\
    );
\dout[582]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[582]_INST_0_i_1_n_0\,
      I1 => \dout[582]_INST_0_i_2_n_0\,
      O => dout(6),
      S => dout_mux_sel_dly(2)
    );
\dout[582]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(6),
      I1 => p_57_out(6),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(6),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(6),
      O => \dout[582]_INST_0_i_1_n_0\
    );
\dout[582]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(6),
      I1 => p_17_out(6),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(6),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(6),
      O => \dout[582]_INST_0_i_2_n_0\
    );
\dout[583]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[583]_INST_0_i_1_n_0\,
      I1 => \dout[583]_INST_0_i_2_n_0\,
      O => dout(7),
      S => dout_mux_sel_dly(2)
    );
\dout[583]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(7),
      I1 => p_57_out(7),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(7),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(7),
      O => \dout[583]_INST_0_i_1_n_0\
    );
\dout[583]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(7),
      I1 => p_17_out(7),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(7),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(7),
      O => \dout[583]_INST_0_i_2_n_0\
    );
\dout[584]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[584]_INST_0_i_1_n_0\,
      I1 => \dout[584]_INST_0_i_2_n_0\,
      O => dout(8),
      S => dout_mux_sel_dly(2)
    );
\dout[584]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(8),
      I1 => p_57_out(8),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(8),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(8),
      O => \dout[584]_INST_0_i_1_n_0\
    );
\dout[584]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(8),
      I1 => p_17_out(8),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(8),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(8),
      O => \dout[584]_INST_0_i_2_n_0\
    );
\dout[585]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[585]_INST_0_i_1_n_0\,
      I1 => \dout[585]_INST_0_i_2_n_0\,
      O => dout(9),
      S => dout_mux_sel_dly(2)
    );
\dout[585]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(9),
      I1 => p_57_out(9),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(9),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(9),
      O => \dout[585]_INST_0_i_1_n_0\
    );
\dout[585]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(9),
      I1 => p_17_out(9),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(9),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(9),
      O => \dout[585]_INST_0_i_2_n_0\
    );
\dout[586]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[586]_INST_0_i_1_n_0\,
      I1 => \dout[586]_INST_0_i_2_n_0\,
      O => dout(10),
      S => dout_mux_sel_dly(2)
    );
\dout[586]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(10),
      I1 => p_57_out(10),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(10),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(10),
      O => \dout[586]_INST_0_i_1_n_0\
    );
\dout[586]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(10),
      I1 => p_17_out(10),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(10),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(10),
      O => \dout[586]_INST_0_i_2_n_0\
    );
\dout[587]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[587]_INST_0_i_1_n_0\,
      I1 => \dout[587]_INST_0_i_2_n_0\,
      O => dout(11),
      S => dout_mux_sel_dly(2)
    );
\dout[587]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(11),
      I1 => p_57_out(11),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(11),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(11),
      O => \dout[587]_INST_0_i_1_n_0\
    );
\dout[587]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(11),
      I1 => p_17_out(11),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(11),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(11),
      O => \dout[587]_INST_0_i_2_n_0\
    );
\dout[588]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[588]_INST_0_i_1_n_0\,
      I1 => \dout[588]_INST_0_i_2_n_0\,
      O => dout(12),
      S => dout_mux_sel_dly(2)
    );
\dout[588]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(12),
      I1 => p_57_out(12),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(12),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(12),
      O => \dout[588]_INST_0_i_1_n_0\
    );
\dout[588]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(12),
      I1 => p_17_out(12),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(12),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(12),
      O => \dout[588]_INST_0_i_2_n_0\
    );
\dout[589]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[589]_INST_0_i_1_n_0\,
      I1 => \dout[589]_INST_0_i_2_n_0\,
      O => dout(13),
      S => dout_mux_sel_dly(2)
    );
\dout[589]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(13),
      I1 => p_57_out(13),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(13),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(13),
      O => \dout[589]_INST_0_i_1_n_0\
    );
\dout[589]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(13),
      I1 => p_17_out(13),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(13),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(13),
      O => \dout[589]_INST_0_i_2_n_0\
    );
\dout[590]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[590]_INST_0_i_1_n_0\,
      I1 => \dout[590]_INST_0_i_2_n_0\,
      O => dout(14),
      S => dout_mux_sel_dly(2)
    );
\dout[590]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(14),
      I1 => p_57_out(14),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(14),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(14),
      O => \dout[590]_INST_0_i_1_n_0\
    );
\dout[590]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(14),
      I1 => p_17_out(14),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(14),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(14),
      O => \dout[590]_INST_0_i_2_n_0\
    );
\dout[591]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[591]_INST_0_i_1_n_0\,
      I1 => \dout[591]_INST_0_i_2_n_0\,
      O => dout(15),
      S => dout_mux_sel_dly(2)
    );
\dout[591]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(15),
      I1 => p_57_out(15),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(15),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(15),
      O => \dout[591]_INST_0_i_1_n_0\
    );
\dout[591]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(15),
      I1 => p_17_out(15),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(15),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(15),
      O => \dout[591]_INST_0_i_2_n_0\
    );
\dout[592]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[592]_INST_0_i_1_n_0\,
      I1 => \dout[592]_INST_0_i_2_n_0\,
      O => dout(16),
      S => dout_mux_sel_dly(2)
    );
\dout[592]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(16),
      I1 => p_57_out(16),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(16),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(16),
      O => \dout[592]_INST_0_i_1_n_0\
    );
\dout[592]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(16),
      I1 => p_17_out(16),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(16),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(16),
      O => \dout[592]_INST_0_i_2_n_0\
    );
\dout[593]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[593]_INST_0_i_1_n_0\,
      I1 => \dout[593]_INST_0_i_2_n_0\,
      O => dout(17),
      S => dout_mux_sel_dly(2)
    );
\dout[593]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(17),
      I1 => p_57_out(17),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(17),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(17),
      O => \dout[593]_INST_0_i_1_n_0\
    );
\dout[593]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(17),
      I1 => p_17_out(17),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(17),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(17),
      O => \dout[593]_INST_0_i_2_n_0\
    );
\dout[594]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[594]_INST_0_i_1_n_0\,
      I1 => \dout[594]_INST_0_i_2_n_0\,
      O => dout(18),
      S => dout_mux_sel_dly(2)
    );
\dout[594]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(18),
      I1 => p_57_out(18),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(18),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(18),
      O => \dout[594]_INST_0_i_1_n_0\
    );
\dout[594]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(18),
      I1 => p_17_out(18),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(18),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(18),
      O => \dout[594]_INST_0_i_2_n_0\
    );
\dout[595]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[595]_INST_0_i_1_n_0\,
      I1 => \dout[595]_INST_0_i_2_n_0\,
      O => dout(19),
      S => dout_mux_sel_dly(2)
    );
\dout[595]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(19),
      I1 => p_57_out(19),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(19),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(19),
      O => \dout[595]_INST_0_i_1_n_0\
    );
\dout[595]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(19),
      I1 => p_17_out(19),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(19),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(19),
      O => \dout[595]_INST_0_i_2_n_0\
    );
\dout[596]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[596]_INST_0_i_1_n_0\,
      I1 => \dout[596]_INST_0_i_2_n_0\,
      O => dout(20),
      S => dout_mux_sel_dly(2)
    );
\dout[596]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(20),
      I1 => p_57_out(20),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(20),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(20),
      O => \dout[596]_INST_0_i_1_n_0\
    );
\dout[596]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(20),
      I1 => p_17_out(20),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(20),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(20),
      O => \dout[596]_INST_0_i_2_n_0\
    );
\dout[597]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[597]_INST_0_i_1_n_0\,
      I1 => \dout[597]_INST_0_i_2_n_0\,
      O => dout(21),
      S => dout_mux_sel_dly(2)
    );
\dout[597]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(21),
      I1 => p_57_out(21),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(21),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(21),
      O => \dout[597]_INST_0_i_1_n_0\
    );
\dout[597]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(21),
      I1 => p_17_out(21),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(21),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(21),
      O => \dout[597]_INST_0_i_2_n_0\
    );
\dout[598]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[598]_INST_0_i_1_n_0\,
      I1 => \dout[598]_INST_0_i_2_n_0\,
      O => dout(22),
      S => dout_mux_sel_dly(2)
    );
\dout[598]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(22),
      I1 => p_57_out(22),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(22),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(22),
      O => \dout[598]_INST_0_i_1_n_0\
    );
\dout[598]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(22),
      I1 => p_17_out(22),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(22),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(22),
      O => \dout[598]_INST_0_i_2_n_0\
    );
\dout[599]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[599]_INST_0_i_1_n_0\,
      I1 => \dout[599]_INST_0_i_2_n_0\,
      O => dout(23),
      S => dout_mux_sel_dly(2)
    );
\dout[599]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(23),
      I1 => p_57_out(23),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(23),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(23),
      O => \dout[599]_INST_0_i_1_n_0\
    );
\dout[599]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(23),
      I1 => p_17_out(23),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(23),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(23),
      O => \dout[599]_INST_0_i_2_n_0\
    );
\dout[600]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[600]_INST_0_i_1_n_0\,
      I1 => \dout[600]_INST_0_i_2_n_0\,
      O => dout(24),
      S => dout_mux_sel_dly(2)
    );
\dout[600]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(24),
      I1 => p_57_out(24),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(24),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(24),
      O => \dout[600]_INST_0_i_1_n_0\
    );
\dout[600]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(24),
      I1 => p_17_out(24),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(24),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(24),
      O => \dout[600]_INST_0_i_2_n_0\
    );
\dout[601]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[601]_INST_0_i_1_n_0\,
      I1 => \dout[601]_INST_0_i_2_n_0\,
      O => dout(25),
      S => dout_mux_sel_dly(2)
    );
\dout[601]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(25),
      I1 => p_57_out(25),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(25),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(25),
      O => \dout[601]_INST_0_i_1_n_0\
    );
\dout[601]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(25),
      I1 => p_17_out(25),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(25),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(25),
      O => \dout[601]_INST_0_i_2_n_0\
    );
\dout[602]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[602]_INST_0_i_1_n_0\,
      I1 => \dout[602]_INST_0_i_2_n_0\,
      O => dout(26),
      S => dout_mux_sel_dly(2)
    );
\dout[602]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(26),
      I1 => p_57_out(26),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(26),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(26),
      O => \dout[602]_INST_0_i_1_n_0\
    );
\dout[602]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(26),
      I1 => p_17_out(26),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(26),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(26),
      O => \dout[602]_INST_0_i_2_n_0\
    );
\dout[603]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[603]_INST_0_i_1_n_0\,
      I1 => \dout[603]_INST_0_i_2_n_0\,
      O => dout(27),
      S => dout_mux_sel_dly(2)
    );
\dout[603]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(27),
      I1 => p_57_out(27),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(27),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(27),
      O => \dout[603]_INST_0_i_1_n_0\
    );
\dout[603]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(27),
      I1 => p_17_out(27),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(27),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(27),
      O => \dout[603]_INST_0_i_2_n_0\
    );
\dout[604]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[604]_INST_0_i_1_n_0\,
      I1 => \dout[604]_INST_0_i_2_n_0\,
      O => dout(28),
      S => dout_mux_sel_dly(2)
    );
\dout[604]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(28),
      I1 => p_57_out(28),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(28),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(28),
      O => \dout[604]_INST_0_i_1_n_0\
    );
\dout[604]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(28),
      I1 => p_17_out(28),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(28),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(28),
      O => \dout[604]_INST_0_i_2_n_0\
    );
\dout[605]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[605]_INST_0_i_1_n_0\,
      I1 => \dout[605]_INST_0_i_2_n_0\,
      O => dout(29),
      S => dout_mux_sel_dly(2)
    );
\dout[605]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(29),
      I1 => p_57_out(29),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(29),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(29),
      O => \dout[605]_INST_0_i_1_n_0\
    );
\dout[605]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(29),
      I1 => p_17_out(29),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(29),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(29),
      O => \dout[605]_INST_0_i_2_n_0\
    );
\dout[606]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[606]_INST_0_i_1_n_0\,
      I1 => \dout[606]_INST_0_i_2_n_0\,
      O => dout(30),
      S => dout_mux_sel_dly(2)
    );
\dout[606]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(30),
      I1 => p_57_out(30),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(30),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(30),
      O => \dout[606]_INST_0_i_1_n_0\
    );
\dout[606]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(30),
      I1 => p_17_out(30),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(30),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(30),
      O => \dout[606]_INST_0_i_2_n_0\
    );
\dout[607]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[607]_INST_0_i_1_n_0\,
      I1 => \dout[607]_INST_0_i_2_n_0\,
      O => dout(31),
      S => dout_mux_sel_dly(2)
    );
\dout[607]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(31),
      I1 => p_57_out(31),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(31),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(31),
      O => \dout[607]_INST_0_i_1_n_0\
    );
\dout[607]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(31),
      I1 => p_17_out(31),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(31),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(31),
      O => \dout[607]_INST_0_i_2_n_0\
    );
\dout[608]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[608]_INST_0_i_1_n_0\,
      I1 => \dout[608]_INST_0_i_2_n_0\,
      O => dout(32),
      S => dout_mux_sel_dly(2)
    );
\dout[608]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(32),
      I1 => p_57_out(32),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(32),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(32),
      O => \dout[608]_INST_0_i_1_n_0\
    );
\dout[608]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(32),
      I1 => p_17_out(32),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(32),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(32),
      O => \dout[608]_INST_0_i_2_n_0\
    );
\dout[609]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[609]_INST_0_i_1_n_0\,
      I1 => \dout[609]_INST_0_i_2_n_0\,
      O => dout(33),
      S => dout_mux_sel_dly(2)
    );
\dout[609]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(33),
      I1 => p_57_out(33),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(33),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(33),
      O => \dout[609]_INST_0_i_1_n_0\
    );
\dout[609]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(33),
      I1 => p_17_out(33),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(33),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(33),
      O => \dout[609]_INST_0_i_2_n_0\
    );
\dout[610]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[610]_INST_0_i_1_n_0\,
      I1 => \dout[610]_INST_0_i_2_n_0\,
      O => dout(34),
      S => dout_mux_sel_dly(2)
    );
\dout[610]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(34),
      I1 => p_57_out(34),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(34),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(34),
      O => \dout[610]_INST_0_i_1_n_0\
    );
\dout[610]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(34),
      I1 => p_17_out(34),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(34),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(34),
      O => \dout[610]_INST_0_i_2_n_0\
    );
\dout[611]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[611]_INST_0_i_1_n_0\,
      I1 => \dout[611]_INST_0_i_2_n_0\,
      O => dout(35),
      S => dout_mux_sel_dly(2)
    );
\dout[611]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(35),
      I1 => p_57_out(35),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(35),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(35),
      O => \dout[611]_INST_0_i_1_n_0\
    );
\dout[611]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(35),
      I1 => p_17_out(35),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(35),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(35),
      O => \dout[611]_INST_0_i_2_n_0\
    );
\dout[612]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[612]_INST_0_i_1_n_0\,
      I1 => \dout[612]_INST_0_i_2_n_0\,
      O => dout(36),
      S => dout_mux_sel_dly(2)
    );
\dout[612]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(36),
      I1 => p_57_out(36),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(36),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(36),
      O => \dout[612]_INST_0_i_1_n_0\
    );
\dout[612]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(36),
      I1 => p_17_out(36),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(36),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(36),
      O => \dout[612]_INST_0_i_2_n_0\
    );
\dout[613]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[613]_INST_0_i_1_n_0\,
      I1 => \dout[613]_INST_0_i_2_n_0\,
      O => dout(37),
      S => dout_mux_sel_dly(2)
    );
\dout[613]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(37),
      I1 => p_57_out(37),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(37),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(37),
      O => \dout[613]_INST_0_i_1_n_0\
    );
\dout[613]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(37),
      I1 => p_17_out(37),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(37),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(37),
      O => \dout[613]_INST_0_i_2_n_0\
    );
\dout[614]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[614]_INST_0_i_1_n_0\,
      I1 => \dout[614]_INST_0_i_2_n_0\,
      O => dout(38),
      S => dout_mux_sel_dly(2)
    );
\dout[614]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(38),
      I1 => p_57_out(38),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(38),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(38),
      O => \dout[614]_INST_0_i_1_n_0\
    );
\dout[614]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(38),
      I1 => p_17_out(38),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(38),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(38),
      O => \dout[614]_INST_0_i_2_n_0\
    );
\dout[615]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[615]_INST_0_i_1_n_0\,
      I1 => \dout[615]_INST_0_i_2_n_0\,
      O => dout(39),
      S => dout_mux_sel_dly(2)
    );
\dout[615]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(39),
      I1 => p_57_out(39),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(39),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(39),
      O => \dout[615]_INST_0_i_1_n_0\
    );
\dout[615]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(39),
      I1 => p_17_out(39),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(39),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(39),
      O => \dout[615]_INST_0_i_2_n_0\
    );
\dout[616]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[616]_INST_0_i_1_n_0\,
      I1 => \dout[616]_INST_0_i_2_n_0\,
      O => dout(40),
      S => dout_mux_sel_dly(2)
    );
\dout[616]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(40),
      I1 => p_57_out(40),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(40),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(40),
      O => \dout[616]_INST_0_i_1_n_0\
    );
\dout[616]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(40),
      I1 => p_17_out(40),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(40),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(40),
      O => \dout[616]_INST_0_i_2_n_0\
    );
\dout[617]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[617]_INST_0_i_1_n_0\,
      I1 => \dout[617]_INST_0_i_2_n_0\,
      O => dout(41),
      S => dout_mux_sel_dly(2)
    );
\dout[617]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(41),
      I1 => p_57_out(41),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(41),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(41),
      O => \dout[617]_INST_0_i_1_n_0\
    );
\dout[617]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(41),
      I1 => p_17_out(41),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(41),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(41),
      O => \dout[617]_INST_0_i_2_n_0\
    );
\dout[618]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[618]_INST_0_i_1_n_0\,
      I1 => \dout[618]_INST_0_i_2_n_0\,
      O => dout(42),
      S => dout_mux_sel_dly(2)
    );
\dout[618]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(42),
      I1 => p_57_out(42),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(42),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(42),
      O => \dout[618]_INST_0_i_1_n_0\
    );
\dout[618]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(42),
      I1 => p_17_out(42),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(42),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(42),
      O => \dout[618]_INST_0_i_2_n_0\
    );
\dout[619]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[619]_INST_0_i_1_n_0\,
      I1 => \dout[619]_INST_0_i_2_n_0\,
      O => dout(43),
      S => dout_mux_sel_dly(2)
    );
\dout[619]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(43),
      I1 => p_57_out(43),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(43),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(43),
      O => \dout[619]_INST_0_i_1_n_0\
    );
\dout[619]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(43),
      I1 => p_17_out(43),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(43),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(43),
      O => \dout[619]_INST_0_i_2_n_0\
    );
\dout[620]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[620]_INST_0_i_1_n_0\,
      I1 => \dout[620]_INST_0_i_2_n_0\,
      O => dout(44),
      S => dout_mux_sel_dly(2)
    );
\dout[620]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(44),
      I1 => p_57_out(44),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(44),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(44),
      O => \dout[620]_INST_0_i_1_n_0\
    );
\dout[620]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(44),
      I1 => p_17_out(44),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(44),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(44),
      O => \dout[620]_INST_0_i_2_n_0\
    );
\dout[621]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[621]_INST_0_i_1_n_0\,
      I1 => \dout[621]_INST_0_i_2_n_0\,
      O => dout(45),
      S => dout_mux_sel_dly(2)
    );
\dout[621]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(45),
      I1 => p_57_out(45),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(45),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(45),
      O => \dout[621]_INST_0_i_1_n_0\
    );
\dout[621]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(45),
      I1 => p_17_out(45),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(45),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(45),
      O => \dout[621]_INST_0_i_2_n_0\
    );
\dout[622]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[622]_INST_0_i_1_n_0\,
      I1 => \dout[622]_INST_0_i_2_n_0\,
      O => dout(46),
      S => dout_mux_sel_dly(2)
    );
\dout[622]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(46),
      I1 => p_57_out(46),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(46),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(46),
      O => \dout[622]_INST_0_i_1_n_0\
    );
\dout[622]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(46),
      I1 => p_17_out(46),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(46),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(46),
      O => \dout[622]_INST_0_i_2_n_0\
    );
\dout[623]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[623]_INST_0_i_1_n_0\,
      I1 => \dout[623]_INST_0_i_2_n_0\,
      O => dout(47),
      S => dout_mux_sel_dly(2)
    );
\dout[623]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(47),
      I1 => p_57_out(47),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(47),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(47),
      O => \dout[623]_INST_0_i_1_n_0\
    );
\dout[623]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(47),
      I1 => p_17_out(47),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(47),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(47),
      O => \dout[623]_INST_0_i_2_n_0\
    );
\dout[624]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[624]_INST_0_i_1_n_0\,
      I1 => \dout[624]_INST_0_i_2_n_0\,
      O => dout(48),
      S => dout_mux_sel_dly(2)
    );
\dout[624]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(48),
      I1 => p_57_out(48),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(48),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(48),
      O => \dout[624]_INST_0_i_1_n_0\
    );
\dout[624]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(48),
      I1 => p_17_out(48),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(48),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(48),
      O => \dout[624]_INST_0_i_2_n_0\
    );
\dout[625]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[625]_INST_0_i_1_n_0\,
      I1 => \dout[625]_INST_0_i_2_n_0\,
      O => dout(49),
      S => dout_mux_sel_dly(2)
    );
\dout[625]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(49),
      I1 => p_57_out(49),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(49),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(49),
      O => \dout[625]_INST_0_i_1_n_0\
    );
\dout[625]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(49),
      I1 => p_17_out(49),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(49),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(49),
      O => \dout[625]_INST_0_i_2_n_0\
    );
\dout[626]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[626]_INST_0_i_1_n_0\,
      I1 => \dout[626]_INST_0_i_2_n_0\,
      O => dout(50),
      S => dout_mux_sel_dly(2)
    );
\dout[626]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(50),
      I1 => p_57_out(50),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(50),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(50),
      O => \dout[626]_INST_0_i_1_n_0\
    );
\dout[626]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(50),
      I1 => p_17_out(50),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(50),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(50),
      O => \dout[626]_INST_0_i_2_n_0\
    );
\dout[627]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[627]_INST_0_i_1_n_0\,
      I1 => \dout[627]_INST_0_i_2_n_0\,
      O => dout(51),
      S => dout_mux_sel_dly(2)
    );
\dout[627]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(51),
      I1 => p_57_out(51),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(51),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(51),
      O => \dout[627]_INST_0_i_1_n_0\
    );
\dout[627]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(51),
      I1 => p_17_out(51),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(51),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(51),
      O => \dout[627]_INST_0_i_2_n_0\
    );
\dout[628]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[628]_INST_0_i_1_n_0\,
      I1 => \dout[628]_INST_0_i_2_n_0\,
      O => dout(52),
      S => dout_mux_sel_dly(2)
    );
\dout[628]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(52),
      I1 => p_57_out(52),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(52),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(52),
      O => \dout[628]_INST_0_i_1_n_0\
    );
\dout[628]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(52),
      I1 => p_17_out(52),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(52),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(52),
      O => \dout[628]_INST_0_i_2_n_0\
    );
\dout[629]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[629]_INST_0_i_1_n_0\,
      I1 => \dout[629]_INST_0_i_2_n_0\,
      O => dout(53),
      S => dout_mux_sel_dly(2)
    );
\dout[629]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(53),
      I1 => p_57_out(53),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(53),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(53),
      O => \dout[629]_INST_0_i_1_n_0\
    );
\dout[629]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(53),
      I1 => p_17_out(53),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(53),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(53),
      O => \dout[629]_INST_0_i_2_n_0\
    );
\dout[630]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[630]_INST_0_i_1_n_0\,
      I1 => \dout[630]_INST_0_i_2_n_0\,
      O => dout(54),
      S => dout_mux_sel_dly(2)
    );
\dout[630]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(54),
      I1 => p_57_out(54),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(54),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(54),
      O => \dout[630]_INST_0_i_1_n_0\
    );
\dout[630]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(54),
      I1 => p_17_out(54),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(54),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(54),
      O => \dout[630]_INST_0_i_2_n_0\
    );
\dout[631]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[631]_INST_0_i_1_n_0\,
      I1 => \dout[631]_INST_0_i_2_n_0\,
      O => dout(55),
      S => dout_mux_sel_dly(2)
    );
\dout[631]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(55),
      I1 => p_57_out(55),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(55),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(55),
      O => \dout[631]_INST_0_i_1_n_0\
    );
\dout[631]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(55),
      I1 => p_17_out(55),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(55),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(55),
      O => \dout[631]_INST_0_i_2_n_0\
    );
\dout[632]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[632]_INST_0_i_1_n_0\,
      I1 => \dout[632]_INST_0_i_2_n_0\,
      O => dout(56),
      S => dout_mux_sel_dly(2)
    );
\dout[632]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(56),
      I1 => p_57_out(56),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(56),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(56),
      O => \dout[632]_INST_0_i_1_n_0\
    );
\dout[632]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(56),
      I1 => p_17_out(56),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(56),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(56),
      O => \dout[632]_INST_0_i_2_n_0\
    );
\dout[633]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[633]_INST_0_i_1_n_0\,
      I1 => \dout[633]_INST_0_i_2_n_0\,
      O => dout(57),
      S => dout_mux_sel_dly(2)
    );
\dout[633]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(57),
      I1 => p_57_out(57),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(57),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(57),
      O => \dout[633]_INST_0_i_1_n_0\
    );
\dout[633]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(57),
      I1 => p_17_out(57),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(57),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(57),
      O => \dout[633]_INST_0_i_2_n_0\
    );
\dout[634]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[634]_INST_0_i_1_n_0\,
      I1 => \dout[634]_INST_0_i_2_n_0\,
      O => dout(58),
      S => dout_mux_sel_dly(2)
    );
\dout[634]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(58),
      I1 => p_57_out(58),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(58),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(58),
      O => \dout[634]_INST_0_i_1_n_0\
    );
\dout[634]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(58),
      I1 => p_17_out(58),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(58),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(58),
      O => \dout[634]_INST_0_i_2_n_0\
    );
\dout[635]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[635]_INST_0_i_1_n_0\,
      I1 => \dout[635]_INST_0_i_2_n_0\,
      O => dout(59),
      S => dout_mux_sel_dly(2)
    );
\dout[635]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(59),
      I1 => p_57_out(59),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(59),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(59),
      O => \dout[635]_INST_0_i_1_n_0\
    );
\dout[635]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(59),
      I1 => p_17_out(59),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(59),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(59),
      O => \dout[635]_INST_0_i_2_n_0\
    );
\dout[636]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[636]_INST_0_i_1_n_0\,
      I1 => \dout[636]_INST_0_i_2_n_0\,
      O => dout(60),
      S => dout_mux_sel_dly(2)
    );
\dout[636]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(60),
      I1 => p_57_out(60),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(60),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(60),
      O => \dout[636]_INST_0_i_1_n_0\
    );
\dout[636]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(60),
      I1 => p_17_out(60),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(60),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(60),
      O => \dout[636]_INST_0_i_2_n_0\
    );
\dout[637]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[637]_INST_0_i_1_n_0\,
      I1 => \dout[637]_INST_0_i_2_n_0\,
      O => dout(61),
      S => dout_mux_sel_dly(2)
    );
\dout[637]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(61),
      I1 => p_57_out(61),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(61),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(61),
      O => \dout[637]_INST_0_i_1_n_0\
    );
\dout[637]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(61),
      I1 => p_17_out(61),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(61),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(61),
      O => \dout[637]_INST_0_i_2_n_0\
    );
\dout[638]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[638]_INST_0_i_1_n_0\,
      I1 => \dout[638]_INST_0_i_2_n_0\,
      O => dout(62),
      S => dout_mux_sel_dly(2)
    );
\dout[638]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(62),
      I1 => p_57_out(62),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(62),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(62),
      O => \dout[638]_INST_0_i_1_n_0\
    );
\dout[638]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(62),
      I1 => p_17_out(62),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(62),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(62),
      O => \dout[638]_INST_0_i_2_n_0\
    );
\dout[639]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[639]_INST_0_i_1_n_0\,
      I1 => \dout[639]_INST_0_i_2_n_0\,
      O => dout(63),
      S => dout_mux_sel_dly(2)
    );
\dout[639]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(63),
      I1 => p_57_out(63),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(63),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(63),
      O => \dout[639]_INST_0_i_1_n_0\
    );
\dout[639]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(63),
      I1 => p_17_out(63),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(63),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(63),
      O => \dout[639]_INST_0_i_2_n_0\
    );
\dout[640]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[640]_INST_0_i_1_n_0\,
      I1 => \dout[640]_INST_0_i_2_n_0\,
      O => dout(64),
      S => dout_mux_sel_dly(2)
    );
\dout[640]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(64),
      I1 => p_57_out(64),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(64),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(64),
      O => \dout[640]_INST_0_i_1_n_0\
    );
\dout[640]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(64),
      I1 => p_17_out(64),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(64),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(64),
      O => \dout[640]_INST_0_i_2_n_0\
    );
\dout[641]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[641]_INST_0_i_1_n_0\,
      I1 => \dout[641]_INST_0_i_2_n_0\,
      O => dout(65),
      S => dout_mux_sel_dly(2)
    );
\dout[641]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(65),
      I1 => p_57_out(65),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(65),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(65),
      O => \dout[641]_INST_0_i_1_n_0\
    );
\dout[641]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(65),
      I1 => p_17_out(65),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(65),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(65),
      O => \dout[641]_INST_0_i_2_n_0\
    );
\dout[642]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[642]_INST_0_i_1_n_0\,
      I1 => \dout[642]_INST_0_i_2_n_0\,
      O => dout(66),
      S => dout_mux_sel_dly(2)
    );
\dout[642]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(66),
      I1 => p_57_out(66),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(66),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(66),
      O => \dout[642]_INST_0_i_1_n_0\
    );
\dout[642]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(66),
      I1 => p_17_out(66),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(66),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(66),
      O => \dout[642]_INST_0_i_2_n_0\
    );
\dout[643]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[643]_INST_0_i_1_n_0\,
      I1 => \dout[643]_INST_0_i_2_n_0\,
      O => dout(67),
      S => dout_mux_sel_dly(2)
    );
\dout[643]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(67),
      I1 => p_57_out(67),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(67),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(67),
      O => \dout[643]_INST_0_i_1_n_0\
    );
\dout[643]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(67),
      I1 => p_17_out(67),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(67),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(67),
      O => \dout[643]_INST_0_i_2_n_0\
    );
\dout[644]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[644]_INST_0_i_1_n_0\,
      I1 => \dout[644]_INST_0_i_2_n_0\,
      O => dout(68),
      S => dout_mux_sel_dly(2)
    );
\dout[644]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(68),
      I1 => p_57_out(68),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(68),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(68),
      O => \dout[644]_INST_0_i_1_n_0\
    );
\dout[644]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(68),
      I1 => p_17_out(68),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(68),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(68),
      O => \dout[644]_INST_0_i_2_n_0\
    );
\dout[645]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[645]_INST_0_i_1_n_0\,
      I1 => \dout[645]_INST_0_i_2_n_0\,
      O => dout(69),
      S => dout_mux_sel_dly(2)
    );
\dout[645]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(69),
      I1 => p_57_out(69),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(69),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(69),
      O => \dout[645]_INST_0_i_1_n_0\
    );
\dout[645]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(69),
      I1 => p_17_out(69),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(69),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(69),
      O => \dout[645]_INST_0_i_2_n_0\
    );
\dout[646]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[646]_INST_0_i_1_n_0\,
      I1 => \dout[646]_INST_0_i_2_n_0\,
      O => dout(70),
      S => dout_mux_sel_dly(2)
    );
\dout[646]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(70),
      I1 => p_57_out(70),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(70),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(70),
      O => \dout[646]_INST_0_i_1_n_0\
    );
\dout[646]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(70),
      I1 => p_17_out(70),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(70),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(70),
      O => \dout[646]_INST_0_i_2_n_0\
    );
\dout[647]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[647]_INST_0_i_1_n_0\,
      I1 => \dout[647]_INST_0_i_2_n_0\,
      O => dout(71),
      S => dout_mux_sel_dly(2)
    );
\dout[647]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(71),
      I1 => p_57_out(71),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(71),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(71),
      O => \dout[647]_INST_0_i_1_n_0\
    );
\dout[647]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(71),
      I1 => p_17_out(71),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(71),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(71),
      O => \dout[647]_INST_0_i_2_n_0\
    );
\gmult_prim.gll_chain.gp1[0].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_3_out => p_3_out,
      p_72_out => p_72_out,
      p_73_out => p_73_out,
      p_76_out => p_76_out,
      p_77_out(71 downto 0) => p_77_out(71 downto 0),
      re_0 => re_0,
      srst => srst,
      we_0 => we_0
    );
\gmult_prim.gll_chain.gp1[1].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_14
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      fifo_prim_rd_en(7) => p_0_in,
      fifo_prim_rd_en(6) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      fifo_prim_rd_en(5) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      fifo_prim_rd_en(4) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      fifo_prim_rd_en(3) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      fifo_prim_rd_en(2) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      fifo_prim_rd_en(1) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      fifo_prim_rd_en(0) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      fifo_prim_wr_en(7) => p_0_in2_in,
      fifo_prim_wr_en(6) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      fifo_prim_wr_en(5) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      fifo_prim_wr_en(4) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      fifo_prim_wr_en(3) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      fifo_prim_wr_en(2) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      fifo_prim_wr_en(1) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      fifo_prim_wr_en(0) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      \gf36e2_inst.sngfifo36e2_0\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      \gf36e2_inst.sngfifo36e2_1\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      p_53_out => p_53_out,
      p_58_out => p_58_out,
      p_62_out => p_62_out,
      p_63_out => p_63_out,
      p_66_out => p_66_out,
      p_67_out(71 downto 0) => p_67_out(71 downto 0),
      p_68_out => p_68_out,
      rd_en => rd_en,
      re_0 => re_0,
      re_2 => re_2,
      re_3 => re_3,
      re_4 => re_4,
      re_5 => re_5,
      re_6 => re_6,
      re_7 => re_7,
      srst => srst,
      we_0 => we_0,
      we_2 => we_2,
      we_3 => we_3,
      we_4 => we_4,
      we_5 => we_5,
      we_6 => we_6,
      we_7 => we_7,
      wr_en => wr_en
    );
\gmult_prim.gll_chain.gp1[2].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_15
     port map (
      E(0) => p_31_out,
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      p_52_out => p_52_out,
      p_53_out => p_53_out,
      p_56_out => p_56_out,
      p_57_out(71 downto 0) => p_57_out(71 downto 0),
      p_58_out => p_58_out,
      p_63_out => p_63_out,
      p_68_out => p_68_out,
      rd_en => rd_en,
      re_2 => re_2,
      srst => srst,
      we_2 => we_2,
      wr_en => wr_en,
      wr_en_0(0) => p_33_out
    );
\gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_16
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      clk_1 => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      din(71 downto 0) => din(71 downto 0),
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\,
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\ => \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\,
      p_13_out => p_13_out,
      p_18_out => p_18_out,
      p_23_out => p_23_out,
      p_28_out => p_28_out,
      p_38_out => p_38_out,
      p_3_out => p_3_out,
      p_42_out => p_42_out,
      p_46_out => p_46_out,
      p_47_out(71 downto 0) => p_47_out(71 downto 0),
      p_6_out => p_6_out,
      p_73_out => p_73_out,
      re_3 => re_3,
      srst => srst,
      we_3 => we_3
    );
\gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_17
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\,
      din(71 downto 0) => din(71 downto 0),
      p_32_out => p_32_out,
      p_36_out => p_36_out,
      p_37_out(71 downto 0) => p_37_out(71 downto 0),
      p_38_out => p_38_out,
      re_4 => re_4,
      srst => srst,
      we_4 => we_4
    );
\gmult_prim.gll_chain.gp1[5].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_18
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_22_out => p_22_out,
      p_23_out => p_23_out,
      p_26_out => p_26_out,
      p_27_out(71 downto 0) => p_27_out(71 downto 0),
      p_28_out => p_28_out,
      re_5 => re_5,
      srst => srst,
      we_5 => we_5
    );
\gmult_prim.gll_chain.gp1[6].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_19
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_12_out => p_12_out,
      p_13_out => p_13_out,
      p_16_out => p_16_out,
      p_17_out(71 downto 0) => p_17_out(71 downto 0),
      p_18_out => p_18_out,
      re_6 => re_6,
      srst => srst,
      we_6 => we_6
    );
\gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_20
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\,
      clk_1 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\,
      clk_2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\,
      din(71 downto 0) => din(71 downto 0),
      p_5_out(71 downto 0) => p_5_out(71 downto 0),
      p_6_out => p_6_out,
      re_7 => re_7,
      srst => srst,
      we_7 => we_7
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_52_out,
      I1 => p_42_out,
      I2 => p_72_out,
      I3 => p_62_out,
      I4 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\,
      O => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_22_out,
      I1 => p_32_out,
      I2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\,
      I3 => p_12_out,
      O => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_33_out,
      D => p_0_in2_in,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      S => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      Q => p_0_in2_in,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_mux_sel(0),
      O => plusOp(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      O => plusOp(1)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_56_out,
      I1 => p_46_out,
      I2 => p_76_out,
      I3 => p_66_out,
      I4 => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\,
      O => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      I2 => dout_mux_sel(2),
      O => plusOp(2)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_26_out,
      I1 => p_36_out,
      I2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\,
      I3 => p_16_out,
      O => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(0),
      Q => dout_mux_sel_dly(0),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(1),
      Q => dout_mux_sel_dly(1),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(2),
      Q => dout_mux_sel_dly(2),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(0),
      Q => dout_mux_sel(0),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(1),
      Q => dout_mux_sel(1),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(2),
      Q => dout_mux_sel(2),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_31_out,
      D => p_0_in,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      S => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      Q => p_0_in,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\rst_val_sym.gextw_sym[9].inst_extdi_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(1)
    );
\rst_val_sym.gextw_sym[9].inst_extdi_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_2 is
  port (
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_2 : entity is "builtin_extdepth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_2 is
  signal \dout[864]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[864]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[865]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[865]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[866]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[866]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[867]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[867]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[868]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[868]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[869]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[869]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[870]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[870]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[871]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[871]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[872]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[872]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[873]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[873]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[874]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[874]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[875]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[875]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[876]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[876]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[877]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[877]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[878]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[878]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[879]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[879]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[880]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[880]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[881]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[881]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[882]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[882]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[883]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[883]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[884]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[884]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[885]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[885]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[886]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[886]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[887]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[887]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[888]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[888]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[889]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[889]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[890]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[890]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[891]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[891]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[892]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[892]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[893]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[893]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[894]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[894]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[895]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[895]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[896]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[896]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[897]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[897]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[898]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[898]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[899]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[899]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[900]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[900]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[901]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[901]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[902]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[902]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[903]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[903]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[904]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[904]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[905]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[905]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[906]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[906]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[907]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[907]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[908]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[908]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[909]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[909]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[910]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[910]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[911]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[911]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[912]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[912]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[913]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[913]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[914]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[914]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[915]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[915]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[916]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[916]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[917]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[917]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[918]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[918]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[919]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[919]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[920]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[920]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[921]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[921]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[922]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[922]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[923]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[923]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[924]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[924]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[925]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[925]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[926]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[926]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[927]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[927]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[928]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[928]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[929]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[929]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[930]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[930]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[931]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[931]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[932]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[932]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[933]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[933]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[934]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[934]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[935]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[935]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal dout_mux_sel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout_mux_sel_dly : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_18_out : STD_LOGIC;
  signal p_22_out : STD_LOGIC;
  signal p_23_out : STD_LOGIC;
  signal p_26_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_28_out : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_33_out : STD_LOGIC;
  signal p_36_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_38_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_42_out : STD_LOGIC;
  signal p_46_out : STD_LOGIC;
  signal p_47_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_52_out : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_56_out : STD_LOGIC;
  signal p_57_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_58_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_62_out : STD_LOGIC;
  signal p_63_out : STD_LOGIC;
  signal p_66_out : STD_LOGIC;
  signal p_67_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_68_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_72_out : STD_LOGIC;
  signal p_73_out : STD_LOGIC;
  signal p_76_out : STD_LOGIC;
  signal p_77_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal re_0 : STD_LOGIC;
  signal re_2 : STD_LOGIC;
  signal re_3 : STD_LOGIC;
  signal re_4 : STD_LOGIC;
  signal re_5 : STD_LOGIC;
  signal re_6 : STD_LOGIC;
  signal re_7 : STD_LOGIC;
  signal srst_qr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of srst_qr : signal is "true";
  attribute msgon : string;
  attribute msgon of srst_qr : signal is "true";
  signal we_0 : STD_LOGIC;
  signal we_2 : STD_LOGIC;
  signal we_3 : STD_LOGIC;
  signal we_4 : STD_LOGIC;
  signal we_5 : STD_LOGIC;
  signal we_6 : STD_LOGIC;
  signal we_7 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[1]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_3\ : label is "soft_lutpair3";
begin
\dout[864]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[864]_INST_0_i_1_n_0\,
      I1 => \dout[864]_INST_0_i_2_n_0\,
      O => dout(0),
      S => dout_mux_sel_dly(2)
    );
\dout[864]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(0),
      I1 => p_57_out(0),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(0),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(0),
      O => \dout[864]_INST_0_i_1_n_0\
    );
\dout[864]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(0),
      I1 => p_17_out(0),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(0),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(0),
      O => \dout[864]_INST_0_i_2_n_0\
    );
\dout[865]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[865]_INST_0_i_1_n_0\,
      I1 => \dout[865]_INST_0_i_2_n_0\,
      O => dout(1),
      S => dout_mux_sel_dly(2)
    );
\dout[865]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(1),
      I1 => p_57_out(1),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(1),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(1),
      O => \dout[865]_INST_0_i_1_n_0\
    );
\dout[865]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(1),
      I1 => p_17_out(1),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(1),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(1),
      O => \dout[865]_INST_0_i_2_n_0\
    );
\dout[866]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[866]_INST_0_i_1_n_0\,
      I1 => \dout[866]_INST_0_i_2_n_0\,
      O => dout(2),
      S => dout_mux_sel_dly(2)
    );
\dout[866]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(2),
      I1 => p_57_out(2),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(2),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(2),
      O => \dout[866]_INST_0_i_1_n_0\
    );
\dout[866]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(2),
      I1 => p_17_out(2),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(2),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(2),
      O => \dout[866]_INST_0_i_2_n_0\
    );
\dout[867]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[867]_INST_0_i_1_n_0\,
      I1 => \dout[867]_INST_0_i_2_n_0\,
      O => dout(3),
      S => dout_mux_sel_dly(2)
    );
\dout[867]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(3),
      I1 => p_57_out(3),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(3),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(3),
      O => \dout[867]_INST_0_i_1_n_0\
    );
\dout[867]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(3),
      I1 => p_17_out(3),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(3),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(3),
      O => \dout[867]_INST_0_i_2_n_0\
    );
\dout[868]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[868]_INST_0_i_1_n_0\,
      I1 => \dout[868]_INST_0_i_2_n_0\,
      O => dout(4),
      S => dout_mux_sel_dly(2)
    );
\dout[868]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(4),
      I1 => p_57_out(4),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(4),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(4),
      O => \dout[868]_INST_0_i_1_n_0\
    );
\dout[868]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(4),
      I1 => p_17_out(4),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(4),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(4),
      O => \dout[868]_INST_0_i_2_n_0\
    );
\dout[869]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[869]_INST_0_i_1_n_0\,
      I1 => \dout[869]_INST_0_i_2_n_0\,
      O => dout(5),
      S => dout_mux_sel_dly(2)
    );
\dout[869]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(5),
      I1 => p_57_out(5),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(5),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(5),
      O => \dout[869]_INST_0_i_1_n_0\
    );
\dout[869]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(5),
      I1 => p_17_out(5),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(5),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(5),
      O => \dout[869]_INST_0_i_2_n_0\
    );
\dout[870]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[870]_INST_0_i_1_n_0\,
      I1 => \dout[870]_INST_0_i_2_n_0\,
      O => dout(6),
      S => dout_mux_sel_dly(2)
    );
\dout[870]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(6),
      I1 => p_57_out(6),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(6),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(6),
      O => \dout[870]_INST_0_i_1_n_0\
    );
\dout[870]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(6),
      I1 => p_17_out(6),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(6),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(6),
      O => \dout[870]_INST_0_i_2_n_0\
    );
\dout[871]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[871]_INST_0_i_1_n_0\,
      I1 => \dout[871]_INST_0_i_2_n_0\,
      O => dout(7),
      S => dout_mux_sel_dly(2)
    );
\dout[871]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(7),
      I1 => p_57_out(7),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(7),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(7),
      O => \dout[871]_INST_0_i_1_n_0\
    );
\dout[871]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(7),
      I1 => p_17_out(7),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(7),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(7),
      O => \dout[871]_INST_0_i_2_n_0\
    );
\dout[872]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[872]_INST_0_i_1_n_0\,
      I1 => \dout[872]_INST_0_i_2_n_0\,
      O => dout(8),
      S => dout_mux_sel_dly(2)
    );
\dout[872]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(8),
      I1 => p_57_out(8),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(8),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(8),
      O => \dout[872]_INST_0_i_1_n_0\
    );
\dout[872]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(8),
      I1 => p_17_out(8),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(8),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(8),
      O => \dout[872]_INST_0_i_2_n_0\
    );
\dout[873]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[873]_INST_0_i_1_n_0\,
      I1 => \dout[873]_INST_0_i_2_n_0\,
      O => dout(9),
      S => dout_mux_sel_dly(2)
    );
\dout[873]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(9),
      I1 => p_57_out(9),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(9),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(9),
      O => \dout[873]_INST_0_i_1_n_0\
    );
\dout[873]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(9),
      I1 => p_17_out(9),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(9),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(9),
      O => \dout[873]_INST_0_i_2_n_0\
    );
\dout[874]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[874]_INST_0_i_1_n_0\,
      I1 => \dout[874]_INST_0_i_2_n_0\,
      O => dout(10),
      S => dout_mux_sel_dly(2)
    );
\dout[874]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(10),
      I1 => p_57_out(10),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(10),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(10),
      O => \dout[874]_INST_0_i_1_n_0\
    );
\dout[874]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(10),
      I1 => p_17_out(10),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(10),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(10),
      O => \dout[874]_INST_0_i_2_n_0\
    );
\dout[875]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[875]_INST_0_i_1_n_0\,
      I1 => \dout[875]_INST_0_i_2_n_0\,
      O => dout(11),
      S => dout_mux_sel_dly(2)
    );
\dout[875]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(11),
      I1 => p_57_out(11),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(11),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(11),
      O => \dout[875]_INST_0_i_1_n_0\
    );
\dout[875]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(11),
      I1 => p_17_out(11),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(11),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(11),
      O => \dout[875]_INST_0_i_2_n_0\
    );
\dout[876]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[876]_INST_0_i_1_n_0\,
      I1 => \dout[876]_INST_0_i_2_n_0\,
      O => dout(12),
      S => dout_mux_sel_dly(2)
    );
\dout[876]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(12),
      I1 => p_57_out(12),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(12),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(12),
      O => \dout[876]_INST_0_i_1_n_0\
    );
\dout[876]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(12),
      I1 => p_17_out(12),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(12),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(12),
      O => \dout[876]_INST_0_i_2_n_0\
    );
\dout[877]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[877]_INST_0_i_1_n_0\,
      I1 => \dout[877]_INST_0_i_2_n_0\,
      O => dout(13),
      S => dout_mux_sel_dly(2)
    );
\dout[877]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(13),
      I1 => p_57_out(13),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(13),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(13),
      O => \dout[877]_INST_0_i_1_n_0\
    );
\dout[877]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(13),
      I1 => p_17_out(13),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(13),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(13),
      O => \dout[877]_INST_0_i_2_n_0\
    );
\dout[878]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[878]_INST_0_i_1_n_0\,
      I1 => \dout[878]_INST_0_i_2_n_0\,
      O => dout(14),
      S => dout_mux_sel_dly(2)
    );
\dout[878]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(14),
      I1 => p_57_out(14),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(14),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(14),
      O => \dout[878]_INST_0_i_1_n_0\
    );
\dout[878]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(14),
      I1 => p_17_out(14),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(14),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(14),
      O => \dout[878]_INST_0_i_2_n_0\
    );
\dout[879]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[879]_INST_0_i_1_n_0\,
      I1 => \dout[879]_INST_0_i_2_n_0\,
      O => dout(15),
      S => dout_mux_sel_dly(2)
    );
\dout[879]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(15),
      I1 => p_57_out(15),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(15),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(15),
      O => \dout[879]_INST_0_i_1_n_0\
    );
\dout[879]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(15),
      I1 => p_17_out(15),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(15),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(15),
      O => \dout[879]_INST_0_i_2_n_0\
    );
\dout[880]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[880]_INST_0_i_1_n_0\,
      I1 => \dout[880]_INST_0_i_2_n_0\,
      O => dout(16),
      S => dout_mux_sel_dly(2)
    );
\dout[880]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(16),
      I1 => p_57_out(16),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(16),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(16),
      O => \dout[880]_INST_0_i_1_n_0\
    );
\dout[880]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(16),
      I1 => p_17_out(16),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(16),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(16),
      O => \dout[880]_INST_0_i_2_n_0\
    );
\dout[881]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[881]_INST_0_i_1_n_0\,
      I1 => \dout[881]_INST_0_i_2_n_0\,
      O => dout(17),
      S => dout_mux_sel_dly(2)
    );
\dout[881]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(17),
      I1 => p_57_out(17),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(17),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(17),
      O => \dout[881]_INST_0_i_1_n_0\
    );
\dout[881]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(17),
      I1 => p_17_out(17),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(17),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(17),
      O => \dout[881]_INST_0_i_2_n_0\
    );
\dout[882]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[882]_INST_0_i_1_n_0\,
      I1 => \dout[882]_INST_0_i_2_n_0\,
      O => dout(18),
      S => dout_mux_sel_dly(2)
    );
\dout[882]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(18),
      I1 => p_57_out(18),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(18),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(18),
      O => \dout[882]_INST_0_i_1_n_0\
    );
\dout[882]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(18),
      I1 => p_17_out(18),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(18),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(18),
      O => \dout[882]_INST_0_i_2_n_0\
    );
\dout[883]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[883]_INST_0_i_1_n_0\,
      I1 => \dout[883]_INST_0_i_2_n_0\,
      O => dout(19),
      S => dout_mux_sel_dly(2)
    );
\dout[883]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(19),
      I1 => p_57_out(19),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(19),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(19),
      O => \dout[883]_INST_0_i_1_n_0\
    );
\dout[883]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(19),
      I1 => p_17_out(19),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(19),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(19),
      O => \dout[883]_INST_0_i_2_n_0\
    );
\dout[884]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[884]_INST_0_i_1_n_0\,
      I1 => \dout[884]_INST_0_i_2_n_0\,
      O => dout(20),
      S => dout_mux_sel_dly(2)
    );
\dout[884]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(20),
      I1 => p_57_out(20),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(20),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(20),
      O => \dout[884]_INST_0_i_1_n_0\
    );
\dout[884]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(20),
      I1 => p_17_out(20),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(20),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(20),
      O => \dout[884]_INST_0_i_2_n_0\
    );
\dout[885]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[885]_INST_0_i_1_n_0\,
      I1 => \dout[885]_INST_0_i_2_n_0\,
      O => dout(21),
      S => dout_mux_sel_dly(2)
    );
\dout[885]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(21),
      I1 => p_57_out(21),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(21),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(21),
      O => \dout[885]_INST_0_i_1_n_0\
    );
\dout[885]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(21),
      I1 => p_17_out(21),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(21),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(21),
      O => \dout[885]_INST_0_i_2_n_0\
    );
\dout[886]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[886]_INST_0_i_1_n_0\,
      I1 => \dout[886]_INST_0_i_2_n_0\,
      O => dout(22),
      S => dout_mux_sel_dly(2)
    );
\dout[886]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(22),
      I1 => p_57_out(22),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(22),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(22),
      O => \dout[886]_INST_0_i_1_n_0\
    );
\dout[886]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(22),
      I1 => p_17_out(22),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(22),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(22),
      O => \dout[886]_INST_0_i_2_n_0\
    );
\dout[887]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[887]_INST_0_i_1_n_0\,
      I1 => \dout[887]_INST_0_i_2_n_0\,
      O => dout(23),
      S => dout_mux_sel_dly(2)
    );
\dout[887]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(23),
      I1 => p_57_out(23),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(23),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(23),
      O => \dout[887]_INST_0_i_1_n_0\
    );
\dout[887]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(23),
      I1 => p_17_out(23),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(23),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(23),
      O => \dout[887]_INST_0_i_2_n_0\
    );
\dout[888]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[888]_INST_0_i_1_n_0\,
      I1 => \dout[888]_INST_0_i_2_n_0\,
      O => dout(24),
      S => dout_mux_sel_dly(2)
    );
\dout[888]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(24),
      I1 => p_57_out(24),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(24),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(24),
      O => \dout[888]_INST_0_i_1_n_0\
    );
\dout[888]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(24),
      I1 => p_17_out(24),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(24),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(24),
      O => \dout[888]_INST_0_i_2_n_0\
    );
\dout[889]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[889]_INST_0_i_1_n_0\,
      I1 => \dout[889]_INST_0_i_2_n_0\,
      O => dout(25),
      S => dout_mux_sel_dly(2)
    );
\dout[889]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(25),
      I1 => p_57_out(25),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(25),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(25),
      O => \dout[889]_INST_0_i_1_n_0\
    );
\dout[889]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(25),
      I1 => p_17_out(25),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(25),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(25),
      O => \dout[889]_INST_0_i_2_n_0\
    );
\dout[890]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[890]_INST_0_i_1_n_0\,
      I1 => \dout[890]_INST_0_i_2_n_0\,
      O => dout(26),
      S => dout_mux_sel_dly(2)
    );
\dout[890]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(26),
      I1 => p_57_out(26),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(26),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(26),
      O => \dout[890]_INST_0_i_1_n_0\
    );
\dout[890]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(26),
      I1 => p_17_out(26),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(26),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(26),
      O => \dout[890]_INST_0_i_2_n_0\
    );
\dout[891]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[891]_INST_0_i_1_n_0\,
      I1 => \dout[891]_INST_0_i_2_n_0\,
      O => dout(27),
      S => dout_mux_sel_dly(2)
    );
\dout[891]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(27),
      I1 => p_57_out(27),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(27),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(27),
      O => \dout[891]_INST_0_i_1_n_0\
    );
\dout[891]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(27),
      I1 => p_17_out(27),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(27),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(27),
      O => \dout[891]_INST_0_i_2_n_0\
    );
\dout[892]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[892]_INST_0_i_1_n_0\,
      I1 => \dout[892]_INST_0_i_2_n_0\,
      O => dout(28),
      S => dout_mux_sel_dly(2)
    );
\dout[892]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(28),
      I1 => p_57_out(28),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(28),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(28),
      O => \dout[892]_INST_0_i_1_n_0\
    );
\dout[892]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(28),
      I1 => p_17_out(28),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(28),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(28),
      O => \dout[892]_INST_0_i_2_n_0\
    );
\dout[893]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[893]_INST_0_i_1_n_0\,
      I1 => \dout[893]_INST_0_i_2_n_0\,
      O => dout(29),
      S => dout_mux_sel_dly(2)
    );
\dout[893]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(29),
      I1 => p_57_out(29),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(29),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(29),
      O => \dout[893]_INST_0_i_1_n_0\
    );
\dout[893]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(29),
      I1 => p_17_out(29),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(29),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(29),
      O => \dout[893]_INST_0_i_2_n_0\
    );
\dout[894]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[894]_INST_0_i_1_n_0\,
      I1 => \dout[894]_INST_0_i_2_n_0\,
      O => dout(30),
      S => dout_mux_sel_dly(2)
    );
\dout[894]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(30),
      I1 => p_57_out(30),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(30),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(30),
      O => \dout[894]_INST_0_i_1_n_0\
    );
\dout[894]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(30),
      I1 => p_17_out(30),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(30),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(30),
      O => \dout[894]_INST_0_i_2_n_0\
    );
\dout[895]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[895]_INST_0_i_1_n_0\,
      I1 => \dout[895]_INST_0_i_2_n_0\,
      O => dout(31),
      S => dout_mux_sel_dly(2)
    );
\dout[895]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(31),
      I1 => p_57_out(31),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(31),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(31),
      O => \dout[895]_INST_0_i_1_n_0\
    );
\dout[895]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(31),
      I1 => p_17_out(31),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(31),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(31),
      O => \dout[895]_INST_0_i_2_n_0\
    );
\dout[896]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[896]_INST_0_i_1_n_0\,
      I1 => \dout[896]_INST_0_i_2_n_0\,
      O => dout(32),
      S => dout_mux_sel_dly(2)
    );
\dout[896]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(32),
      I1 => p_57_out(32),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(32),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(32),
      O => \dout[896]_INST_0_i_1_n_0\
    );
\dout[896]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(32),
      I1 => p_17_out(32),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(32),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(32),
      O => \dout[896]_INST_0_i_2_n_0\
    );
\dout[897]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[897]_INST_0_i_1_n_0\,
      I1 => \dout[897]_INST_0_i_2_n_0\,
      O => dout(33),
      S => dout_mux_sel_dly(2)
    );
\dout[897]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(33),
      I1 => p_57_out(33),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(33),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(33),
      O => \dout[897]_INST_0_i_1_n_0\
    );
\dout[897]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(33),
      I1 => p_17_out(33),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(33),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(33),
      O => \dout[897]_INST_0_i_2_n_0\
    );
\dout[898]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[898]_INST_0_i_1_n_0\,
      I1 => \dout[898]_INST_0_i_2_n_0\,
      O => dout(34),
      S => dout_mux_sel_dly(2)
    );
\dout[898]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(34),
      I1 => p_57_out(34),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(34),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(34),
      O => \dout[898]_INST_0_i_1_n_0\
    );
\dout[898]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(34),
      I1 => p_17_out(34),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(34),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(34),
      O => \dout[898]_INST_0_i_2_n_0\
    );
\dout[899]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[899]_INST_0_i_1_n_0\,
      I1 => \dout[899]_INST_0_i_2_n_0\,
      O => dout(35),
      S => dout_mux_sel_dly(2)
    );
\dout[899]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(35),
      I1 => p_57_out(35),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(35),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(35),
      O => \dout[899]_INST_0_i_1_n_0\
    );
\dout[899]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(35),
      I1 => p_17_out(35),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(35),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(35),
      O => \dout[899]_INST_0_i_2_n_0\
    );
\dout[900]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[900]_INST_0_i_1_n_0\,
      I1 => \dout[900]_INST_0_i_2_n_0\,
      O => dout(36),
      S => dout_mux_sel_dly(2)
    );
\dout[900]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(36),
      I1 => p_57_out(36),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(36),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(36),
      O => \dout[900]_INST_0_i_1_n_0\
    );
\dout[900]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(36),
      I1 => p_17_out(36),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(36),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(36),
      O => \dout[900]_INST_0_i_2_n_0\
    );
\dout[901]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[901]_INST_0_i_1_n_0\,
      I1 => \dout[901]_INST_0_i_2_n_0\,
      O => dout(37),
      S => dout_mux_sel_dly(2)
    );
\dout[901]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(37),
      I1 => p_57_out(37),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(37),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(37),
      O => \dout[901]_INST_0_i_1_n_0\
    );
\dout[901]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(37),
      I1 => p_17_out(37),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(37),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(37),
      O => \dout[901]_INST_0_i_2_n_0\
    );
\dout[902]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[902]_INST_0_i_1_n_0\,
      I1 => \dout[902]_INST_0_i_2_n_0\,
      O => dout(38),
      S => dout_mux_sel_dly(2)
    );
\dout[902]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(38),
      I1 => p_57_out(38),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(38),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(38),
      O => \dout[902]_INST_0_i_1_n_0\
    );
\dout[902]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(38),
      I1 => p_17_out(38),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(38),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(38),
      O => \dout[902]_INST_0_i_2_n_0\
    );
\dout[903]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[903]_INST_0_i_1_n_0\,
      I1 => \dout[903]_INST_0_i_2_n_0\,
      O => dout(39),
      S => dout_mux_sel_dly(2)
    );
\dout[903]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(39),
      I1 => p_57_out(39),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(39),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(39),
      O => \dout[903]_INST_0_i_1_n_0\
    );
\dout[903]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(39),
      I1 => p_17_out(39),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(39),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(39),
      O => \dout[903]_INST_0_i_2_n_0\
    );
\dout[904]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[904]_INST_0_i_1_n_0\,
      I1 => \dout[904]_INST_0_i_2_n_0\,
      O => dout(40),
      S => dout_mux_sel_dly(2)
    );
\dout[904]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(40),
      I1 => p_57_out(40),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(40),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(40),
      O => \dout[904]_INST_0_i_1_n_0\
    );
\dout[904]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(40),
      I1 => p_17_out(40),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(40),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(40),
      O => \dout[904]_INST_0_i_2_n_0\
    );
\dout[905]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[905]_INST_0_i_1_n_0\,
      I1 => \dout[905]_INST_0_i_2_n_0\,
      O => dout(41),
      S => dout_mux_sel_dly(2)
    );
\dout[905]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(41),
      I1 => p_57_out(41),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(41),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(41),
      O => \dout[905]_INST_0_i_1_n_0\
    );
\dout[905]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(41),
      I1 => p_17_out(41),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(41),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(41),
      O => \dout[905]_INST_0_i_2_n_0\
    );
\dout[906]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[906]_INST_0_i_1_n_0\,
      I1 => \dout[906]_INST_0_i_2_n_0\,
      O => dout(42),
      S => dout_mux_sel_dly(2)
    );
\dout[906]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(42),
      I1 => p_57_out(42),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(42),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(42),
      O => \dout[906]_INST_0_i_1_n_0\
    );
\dout[906]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(42),
      I1 => p_17_out(42),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(42),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(42),
      O => \dout[906]_INST_0_i_2_n_0\
    );
\dout[907]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[907]_INST_0_i_1_n_0\,
      I1 => \dout[907]_INST_0_i_2_n_0\,
      O => dout(43),
      S => dout_mux_sel_dly(2)
    );
\dout[907]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(43),
      I1 => p_57_out(43),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(43),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(43),
      O => \dout[907]_INST_0_i_1_n_0\
    );
\dout[907]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(43),
      I1 => p_17_out(43),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(43),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(43),
      O => \dout[907]_INST_0_i_2_n_0\
    );
\dout[908]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[908]_INST_0_i_1_n_0\,
      I1 => \dout[908]_INST_0_i_2_n_0\,
      O => dout(44),
      S => dout_mux_sel_dly(2)
    );
\dout[908]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(44),
      I1 => p_57_out(44),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(44),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(44),
      O => \dout[908]_INST_0_i_1_n_0\
    );
\dout[908]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(44),
      I1 => p_17_out(44),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(44),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(44),
      O => \dout[908]_INST_0_i_2_n_0\
    );
\dout[909]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[909]_INST_0_i_1_n_0\,
      I1 => \dout[909]_INST_0_i_2_n_0\,
      O => dout(45),
      S => dout_mux_sel_dly(2)
    );
\dout[909]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(45),
      I1 => p_57_out(45),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(45),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(45),
      O => \dout[909]_INST_0_i_1_n_0\
    );
\dout[909]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(45),
      I1 => p_17_out(45),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(45),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(45),
      O => \dout[909]_INST_0_i_2_n_0\
    );
\dout[910]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[910]_INST_0_i_1_n_0\,
      I1 => \dout[910]_INST_0_i_2_n_0\,
      O => dout(46),
      S => dout_mux_sel_dly(2)
    );
\dout[910]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(46),
      I1 => p_57_out(46),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(46),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(46),
      O => \dout[910]_INST_0_i_1_n_0\
    );
\dout[910]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(46),
      I1 => p_17_out(46),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(46),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(46),
      O => \dout[910]_INST_0_i_2_n_0\
    );
\dout[911]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[911]_INST_0_i_1_n_0\,
      I1 => \dout[911]_INST_0_i_2_n_0\,
      O => dout(47),
      S => dout_mux_sel_dly(2)
    );
\dout[911]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(47),
      I1 => p_57_out(47),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(47),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(47),
      O => \dout[911]_INST_0_i_1_n_0\
    );
\dout[911]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(47),
      I1 => p_17_out(47),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(47),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(47),
      O => \dout[911]_INST_0_i_2_n_0\
    );
\dout[912]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[912]_INST_0_i_1_n_0\,
      I1 => \dout[912]_INST_0_i_2_n_0\,
      O => dout(48),
      S => dout_mux_sel_dly(2)
    );
\dout[912]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(48),
      I1 => p_57_out(48),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(48),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(48),
      O => \dout[912]_INST_0_i_1_n_0\
    );
\dout[912]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(48),
      I1 => p_17_out(48),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(48),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(48),
      O => \dout[912]_INST_0_i_2_n_0\
    );
\dout[913]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[913]_INST_0_i_1_n_0\,
      I1 => \dout[913]_INST_0_i_2_n_0\,
      O => dout(49),
      S => dout_mux_sel_dly(2)
    );
\dout[913]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(49),
      I1 => p_57_out(49),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(49),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(49),
      O => \dout[913]_INST_0_i_1_n_0\
    );
\dout[913]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(49),
      I1 => p_17_out(49),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(49),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(49),
      O => \dout[913]_INST_0_i_2_n_0\
    );
\dout[914]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[914]_INST_0_i_1_n_0\,
      I1 => \dout[914]_INST_0_i_2_n_0\,
      O => dout(50),
      S => dout_mux_sel_dly(2)
    );
\dout[914]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(50),
      I1 => p_57_out(50),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(50),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(50),
      O => \dout[914]_INST_0_i_1_n_0\
    );
\dout[914]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(50),
      I1 => p_17_out(50),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(50),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(50),
      O => \dout[914]_INST_0_i_2_n_0\
    );
\dout[915]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[915]_INST_0_i_1_n_0\,
      I1 => \dout[915]_INST_0_i_2_n_0\,
      O => dout(51),
      S => dout_mux_sel_dly(2)
    );
\dout[915]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(51),
      I1 => p_57_out(51),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(51),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(51),
      O => \dout[915]_INST_0_i_1_n_0\
    );
\dout[915]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(51),
      I1 => p_17_out(51),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(51),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(51),
      O => \dout[915]_INST_0_i_2_n_0\
    );
\dout[916]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[916]_INST_0_i_1_n_0\,
      I1 => \dout[916]_INST_0_i_2_n_0\,
      O => dout(52),
      S => dout_mux_sel_dly(2)
    );
\dout[916]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(52),
      I1 => p_57_out(52),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(52),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(52),
      O => \dout[916]_INST_0_i_1_n_0\
    );
\dout[916]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(52),
      I1 => p_17_out(52),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(52),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(52),
      O => \dout[916]_INST_0_i_2_n_0\
    );
\dout[917]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[917]_INST_0_i_1_n_0\,
      I1 => \dout[917]_INST_0_i_2_n_0\,
      O => dout(53),
      S => dout_mux_sel_dly(2)
    );
\dout[917]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(53),
      I1 => p_57_out(53),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(53),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(53),
      O => \dout[917]_INST_0_i_1_n_0\
    );
\dout[917]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(53),
      I1 => p_17_out(53),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(53),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(53),
      O => \dout[917]_INST_0_i_2_n_0\
    );
\dout[918]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[918]_INST_0_i_1_n_0\,
      I1 => \dout[918]_INST_0_i_2_n_0\,
      O => dout(54),
      S => dout_mux_sel_dly(2)
    );
\dout[918]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(54),
      I1 => p_57_out(54),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(54),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(54),
      O => \dout[918]_INST_0_i_1_n_0\
    );
\dout[918]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(54),
      I1 => p_17_out(54),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(54),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(54),
      O => \dout[918]_INST_0_i_2_n_0\
    );
\dout[919]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[919]_INST_0_i_1_n_0\,
      I1 => \dout[919]_INST_0_i_2_n_0\,
      O => dout(55),
      S => dout_mux_sel_dly(2)
    );
\dout[919]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(55),
      I1 => p_57_out(55),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(55),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(55),
      O => \dout[919]_INST_0_i_1_n_0\
    );
\dout[919]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(55),
      I1 => p_17_out(55),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(55),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(55),
      O => \dout[919]_INST_0_i_2_n_0\
    );
\dout[920]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[920]_INST_0_i_1_n_0\,
      I1 => \dout[920]_INST_0_i_2_n_0\,
      O => dout(56),
      S => dout_mux_sel_dly(2)
    );
\dout[920]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(56),
      I1 => p_57_out(56),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(56),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(56),
      O => \dout[920]_INST_0_i_1_n_0\
    );
\dout[920]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(56),
      I1 => p_17_out(56),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(56),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(56),
      O => \dout[920]_INST_0_i_2_n_0\
    );
\dout[921]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[921]_INST_0_i_1_n_0\,
      I1 => \dout[921]_INST_0_i_2_n_0\,
      O => dout(57),
      S => dout_mux_sel_dly(2)
    );
\dout[921]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(57),
      I1 => p_57_out(57),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(57),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(57),
      O => \dout[921]_INST_0_i_1_n_0\
    );
\dout[921]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(57),
      I1 => p_17_out(57),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(57),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(57),
      O => \dout[921]_INST_0_i_2_n_0\
    );
\dout[922]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[922]_INST_0_i_1_n_0\,
      I1 => \dout[922]_INST_0_i_2_n_0\,
      O => dout(58),
      S => dout_mux_sel_dly(2)
    );
\dout[922]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(58),
      I1 => p_57_out(58),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(58),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(58),
      O => \dout[922]_INST_0_i_1_n_0\
    );
\dout[922]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(58),
      I1 => p_17_out(58),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(58),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(58),
      O => \dout[922]_INST_0_i_2_n_0\
    );
\dout[923]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[923]_INST_0_i_1_n_0\,
      I1 => \dout[923]_INST_0_i_2_n_0\,
      O => dout(59),
      S => dout_mux_sel_dly(2)
    );
\dout[923]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(59),
      I1 => p_57_out(59),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(59),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(59),
      O => \dout[923]_INST_0_i_1_n_0\
    );
\dout[923]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(59),
      I1 => p_17_out(59),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(59),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(59),
      O => \dout[923]_INST_0_i_2_n_0\
    );
\dout[924]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[924]_INST_0_i_1_n_0\,
      I1 => \dout[924]_INST_0_i_2_n_0\,
      O => dout(60),
      S => dout_mux_sel_dly(2)
    );
\dout[924]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(60),
      I1 => p_57_out(60),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(60),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(60),
      O => \dout[924]_INST_0_i_1_n_0\
    );
\dout[924]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(60),
      I1 => p_17_out(60),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(60),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(60),
      O => \dout[924]_INST_0_i_2_n_0\
    );
\dout[925]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[925]_INST_0_i_1_n_0\,
      I1 => \dout[925]_INST_0_i_2_n_0\,
      O => dout(61),
      S => dout_mux_sel_dly(2)
    );
\dout[925]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(61),
      I1 => p_57_out(61),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(61),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(61),
      O => \dout[925]_INST_0_i_1_n_0\
    );
\dout[925]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(61),
      I1 => p_17_out(61),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(61),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(61),
      O => \dout[925]_INST_0_i_2_n_0\
    );
\dout[926]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[926]_INST_0_i_1_n_0\,
      I1 => \dout[926]_INST_0_i_2_n_0\,
      O => dout(62),
      S => dout_mux_sel_dly(2)
    );
\dout[926]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(62),
      I1 => p_57_out(62),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(62),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(62),
      O => \dout[926]_INST_0_i_1_n_0\
    );
\dout[926]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(62),
      I1 => p_17_out(62),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(62),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(62),
      O => \dout[926]_INST_0_i_2_n_0\
    );
\dout[927]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[927]_INST_0_i_1_n_0\,
      I1 => \dout[927]_INST_0_i_2_n_0\,
      O => dout(63),
      S => dout_mux_sel_dly(2)
    );
\dout[927]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(63),
      I1 => p_57_out(63),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(63),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(63),
      O => \dout[927]_INST_0_i_1_n_0\
    );
\dout[927]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(63),
      I1 => p_17_out(63),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(63),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(63),
      O => \dout[927]_INST_0_i_2_n_0\
    );
\dout[928]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[928]_INST_0_i_1_n_0\,
      I1 => \dout[928]_INST_0_i_2_n_0\,
      O => dout(64),
      S => dout_mux_sel_dly(2)
    );
\dout[928]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(64),
      I1 => p_57_out(64),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(64),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(64),
      O => \dout[928]_INST_0_i_1_n_0\
    );
\dout[928]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(64),
      I1 => p_17_out(64),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(64),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(64),
      O => \dout[928]_INST_0_i_2_n_0\
    );
\dout[929]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[929]_INST_0_i_1_n_0\,
      I1 => \dout[929]_INST_0_i_2_n_0\,
      O => dout(65),
      S => dout_mux_sel_dly(2)
    );
\dout[929]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(65),
      I1 => p_57_out(65),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(65),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(65),
      O => \dout[929]_INST_0_i_1_n_0\
    );
\dout[929]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(65),
      I1 => p_17_out(65),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(65),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(65),
      O => \dout[929]_INST_0_i_2_n_0\
    );
\dout[930]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[930]_INST_0_i_1_n_0\,
      I1 => \dout[930]_INST_0_i_2_n_0\,
      O => dout(66),
      S => dout_mux_sel_dly(2)
    );
\dout[930]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(66),
      I1 => p_57_out(66),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(66),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(66),
      O => \dout[930]_INST_0_i_1_n_0\
    );
\dout[930]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(66),
      I1 => p_17_out(66),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(66),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(66),
      O => \dout[930]_INST_0_i_2_n_0\
    );
\dout[931]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[931]_INST_0_i_1_n_0\,
      I1 => \dout[931]_INST_0_i_2_n_0\,
      O => dout(67),
      S => dout_mux_sel_dly(2)
    );
\dout[931]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(67),
      I1 => p_57_out(67),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(67),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(67),
      O => \dout[931]_INST_0_i_1_n_0\
    );
\dout[931]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(67),
      I1 => p_17_out(67),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(67),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(67),
      O => \dout[931]_INST_0_i_2_n_0\
    );
\dout[932]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[932]_INST_0_i_1_n_0\,
      I1 => \dout[932]_INST_0_i_2_n_0\,
      O => dout(68),
      S => dout_mux_sel_dly(2)
    );
\dout[932]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(68),
      I1 => p_57_out(68),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(68),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(68),
      O => \dout[932]_INST_0_i_1_n_0\
    );
\dout[932]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(68),
      I1 => p_17_out(68),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(68),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(68),
      O => \dout[932]_INST_0_i_2_n_0\
    );
\dout[933]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[933]_INST_0_i_1_n_0\,
      I1 => \dout[933]_INST_0_i_2_n_0\,
      O => dout(69),
      S => dout_mux_sel_dly(2)
    );
\dout[933]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(69),
      I1 => p_57_out(69),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(69),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(69),
      O => \dout[933]_INST_0_i_1_n_0\
    );
\dout[933]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(69),
      I1 => p_17_out(69),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(69),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(69),
      O => \dout[933]_INST_0_i_2_n_0\
    );
\dout[934]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[934]_INST_0_i_1_n_0\,
      I1 => \dout[934]_INST_0_i_2_n_0\,
      O => dout(70),
      S => dout_mux_sel_dly(2)
    );
\dout[934]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(70),
      I1 => p_57_out(70),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(70),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(70),
      O => \dout[934]_INST_0_i_1_n_0\
    );
\dout[934]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(70),
      I1 => p_17_out(70),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(70),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(70),
      O => \dout[934]_INST_0_i_2_n_0\
    );
\dout[935]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[935]_INST_0_i_1_n_0\,
      I1 => \dout[935]_INST_0_i_2_n_0\,
      O => dout(71),
      S => dout_mux_sel_dly(2)
    );
\dout[935]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(71),
      I1 => p_57_out(71),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(71),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(71),
      O => \dout[935]_INST_0_i_1_n_0\
    );
\dout[935]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(71),
      I1 => p_17_out(71),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(71),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(71),
      O => \dout[935]_INST_0_i_2_n_0\
    );
\gmult_prim.gll_chain.gp1[0].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_101
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_3_out => p_3_out,
      p_72_out => p_72_out,
      p_73_out => p_73_out,
      p_76_out => p_76_out,
      p_77_out(71 downto 0) => p_77_out(71 downto 0),
      re_0 => re_0,
      srst => srst,
      we_0 => we_0
    );
\gmult_prim.gll_chain.gp1[1].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_102
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      fifo_prim_rd_en(7) => p_0_in,
      fifo_prim_rd_en(6) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      fifo_prim_rd_en(5) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      fifo_prim_rd_en(4) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      fifo_prim_rd_en(3) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      fifo_prim_rd_en(2) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      fifo_prim_rd_en(1) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      fifo_prim_rd_en(0) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      fifo_prim_wr_en(7) => p_0_in2_in,
      fifo_prim_wr_en(6) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      fifo_prim_wr_en(5) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      fifo_prim_wr_en(4) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      fifo_prim_wr_en(3) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      fifo_prim_wr_en(2) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      fifo_prim_wr_en(1) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      fifo_prim_wr_en(0) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      \gf36e2_inst.sngfifo36e2_0\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      \gf36e2_inst.sngfifo36e2_1\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      p_53_out => p_53_out,
      p_58_out => p_58_out,
      p_62_out => p_62_out,
      p_63_out => p_63_out,
      p_66_out => p_66_out,
      p_67_out(71 downto 0) => p_67_out(71 downto 0),
      p_68_out => p_68_out,
      rd_en => rd_en,
      re_0 => re_0,
      re_2 => re_2,
      re_3 => re_3,
      re_4 => re_4,
      re_5 => re_5,
      re_6 => re_6,
      re_7 => re_7,
      srst => srst,
      we_0 => we_0,
      we_2 => we_2,
      we_3 => we_3,
      we_4 => we_4,
      we_5 => we_5,
      we_6 => we_6,
      we_7 => we_7,
      wr_en => wr_en
    );
\gmult_prim.gll_chain.gp1[2].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_103
     port map (
      E(0) => p_31_out,
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      p_52_out => p_52_out,
      p_53_out => p_53_out,
      p_56_out => p_56_out,
      p_57_out(71 downto 0) => p_57_out(71 downto 0),
      p_58_out => p_58_out,
      p_63_out => p_63_out,
      p_68_out => p_68_out,
      rd_en => rd_en,
      re_2 => re_2,
      srst => srst,
      we_2 => we_2,
      wr_en => wr_en,
      wr_en_0(0) => p_33_out
    );
\gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_104
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      clk_1 => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      din(71 downto 0) => din(71 downto 0),
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\,
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\ => \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\,
      p_13_out => p_13_out,
      p_18_out => p_18_out,
      p_23_out => p_23_out,
      p_28_out => p_28_out,
      p_38_out => p_38_out,
      p_3_out => p_3_out,
      p_42_out => p_42_out,
      p_46_out => p_46_out,
      p_47_out(71 downto 0) => p_47_out(71 downto 0),
      p_6_out => p_6_out,
      p_73_out => p_73_out,
      re_3 => re_3,
      srst => srst,
      we_3 => we_3
    );
\gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_105
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\,
      din(71 downto 0) => din(71 downto 0),
      p_32_out => p_32_out,
      p_36_out => p_36_out,
      p_37_out(71 downto 0) => p_37_out(71 downto 0),
      p_38_out => p_38_out,
      re_4 => re_4,
      srst => srst,
      we_4 => we_4
    );
\gmult_prim.gll_chain.gp1[5].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_106
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_22_out => p_22_out,
      p_23_out => p_23_out,
      p_26_out => p_26_out,
      p_27_out(71 downto 0) => p_27_out(71 downto 0),
      p_28_out => p_28_out,
      re_5 => re_5,
      srst => srst,
      we_5 => we_5
    );
\gmult_prim.gll_chain.gp1[6].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_107
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_12_out => p_12_out,
      p_13_out => p_13_out,
      p_16_out => p_16_out,
      p_17_out(71 downto 0) => p_17_out(71 downto 0),
      p_18_out => p_18_out,
      re_6 => re_6,
      srst => srst,
      we_6 => we_6
    );
\gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_108
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\,
      clk_1 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\,
      clk_2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\,
      din(71 downto 0) => din(71 downto 0),
      p_5_out(71 downto 0) => p_5_out(71 downto 0),
      p_6_out => p_6_out,
      re_7 => re_7,
      srst => srst,
      we_7 => we_7
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_52_out,
      I1 => p_42_out,
      I2 => p_72_out,
      I3 => p_62_out,
      I4 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\,
      O => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_22_out,
      I1 => p_32_out,
      I2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\,
      I3 => p_12_out,
      O => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_33_out,
      D => p_0_in2_in,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      S => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      Q => p_0_in2_in,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_mux_sel(0),
      O => plusOp(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      O => plusOp(1)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_56_out,
      I1 => p_46_out,
      I2 => p_76_out,
      I3 => p_66_out,
      I4 => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\,
      O => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      I2 => dout_mux_sel(2),
      O => plusOp(2)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_26_out,
      I1 => p_36_out,
      I2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\,
      I3 => p_16_out,
      O => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(0),
      Q => dout_mux_sel_dly(0),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(1),
      Q => dout_mux_sel_dly(1),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(2),
      Q => dout_mux_sel_dly(2),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(0),
      Q => dout_mux_sel(0),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(1),
      Q => dout_mux_sel(1),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(2),
      Q => dout_mux_sel(2),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_31_out,
      D => p_0_in,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      S => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      Q => p_0_in,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\rst_val_sym.gextw_sym[13].inst_extdi_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(1)
    );
\rst_val_sym.gextw_sym[13].inst_extdi_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_3 is
  port (
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_3 : entity is "builtin_extdepth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_3 is
  signal \dout[1000]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[1000]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[1001]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[1001]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[1002]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[1002]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[1003]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[1003]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[1004]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[1004]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[1005]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[1005]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[1006]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[1006]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[1007]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[1007]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[936]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[936]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[937]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[937]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[938]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[938]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[939]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[939]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[940]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[940]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[941]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[941]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[942]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[942]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[943]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[943]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[944]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[944]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[945]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[945]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[946]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[946]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[947]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[947]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[948]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[948]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[949]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[949]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[950]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[950]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[951]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[951]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[952]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[952]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[953]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[953]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[954]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[954]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[955]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[955]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[956]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[956]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[957]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[957]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[958]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[958]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[959]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[959]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[960]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[960]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[961]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[961]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[962]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[962]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[963]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[963]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[964]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[964]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[965]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[965]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[966]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[966]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[967]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[967]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[968]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[968]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[969]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[969]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[970]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[970]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[971]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[971]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[972]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[972]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[973]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[973]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[974]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[974]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[975]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[975]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[976]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[976]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[977]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[977]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[978]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[978]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[979]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[979]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[980]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[980]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[981]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[981]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[982]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[982]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[983]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[983]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[984]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[984]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[985]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[985]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[986]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[986]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[987]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[987]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[988]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[988]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[989]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[989]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[990]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[990]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[991]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[991]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[992]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[992]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[993]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[993]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[994]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[994]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[995]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[995]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[996]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[996]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[997]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[997]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[998]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[998]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[999]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[999]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal dout_mux_sel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout_mux_sel_dly : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_18_out : STD_LOGIC;
  signal p_22_out : STD_LOGIC;
  signal p_23_out : STD_LOGIC;
  signal p_26_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_28_out : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_33_out : STD_LOGIC;
  signal p_36_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_38_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_42_out : STD_LOGIC;
  signal p_46_out : STD_LOGIC;
  signal p_47_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_52_out : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_56_out : STD_LOGIC;
  signal p_57_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_58_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_62_out : STD_LOGIC;
  signal p_63_out : STD_LOGIC;
  signal p_66_out : STD_LOGIC;
  signal p_67_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_68_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_72_out : STD_LOGIC;
  signal p_73_out : STD_LOGIC;
  signal p_76_out : STD_LOGIC;
  signal p_77_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal re_0 : STD_LOGIC;
  signal re_2 : STD_LOGIC;
  signal re_3 : STD_LOGIC;
  signal re_4 : STD_LOGIC;
  signal re_5 : STD_LOGIC;
  signal re_6 : STD_LOGIC;
  signal re_7 : STD_LOGIC;
  signal srst_qr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of srst_qr : signal is "true";
  attribute msgon : string;
  attribute msgon of srst_qr : signal is "true";
  signal we_0 : STD_LOGIC;
  signal we_2 : STD_LOGIC;
  signal we_3 : STD_LOGIC;
  signal we_4 : STD_LOGIC;
  signal we_5 : STD_LOGIC;
  signal we_6 : STD_LOGIC;
  signal we_7 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_3\ : label is "soft_lutpair4";
begin
\dout[1000]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1000]_INST_0_i_1_n_0\,
      I1 => \dout[1000]_INST_0_i_2_n_0\,
      O => dout(64),
      S => dout_mux_sel_dly(2)
    );
\dout[1000]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(64),
      I1 => p_57_out(64),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(64),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(64),
      O => \dout[1000]_INST_0_i_1_n_0\
    );
\dout[1000]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(64),
      I1 => p_17_out(64),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(64),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(64),
      O => \dout[1000]_INST_0_i_2_n_0\
    );
\dout[1001]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1001]_INST_0_i_1_n_0\,
      I1 => \dout[1001]_INST_0_i_2_n_0\,
      O => dout(65),
      S => dout_mux_sel_dly(2)
    );
\dout[1001]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(65),
      I1 => p_57_out(65),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(65),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(65),
      O => \dout[1001]_INST_0_i_1_n_0\
    );
\dout[1001]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(65),
      I1 => p_17_out(65),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(65),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(65),
      O => \dout[1001]_INST_0_i_2_n_0\
    );
\dout[1002]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1002]_INST_0_i_1_n_0\,
      I1 => \dout[1002]_INST_0_i_2_n_0\,
      O => dout(66),
      S => dout_mux_sel_dly(2)
    );
\dout[1002]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(66),
      I1 => p_57_out(66),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(66),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(66),
      O => \dout[1002]_INST_0_i_1_n_0\
    );
\dout[1002]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(66),
      I1 => p_17_out(66),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(66),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(66),
      O => \dout[1002]_INST_0_i_2_n_0\
    );
\dout[1003]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1003]_INST_0_i_1_n_0\,
      I1 => \dout[1003]_INST_0_i_2_n_0\,
      O => dout(67),
      S => dout_mux_sel_dly(2)
    );
\dout[1003]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(67),
      I1 => p_57_out(67),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(67),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(67),
      O => \dout[1003]_INST_0_i_1_n_0\
    );
\dout[1003]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(67),
      I1 => p_17_out(67),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(67),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(67),
      O => \dout[1003]_INST_0_i_2_n_0\
    );
\dout[1004]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1004]_INST_0_i_1_n_0\,
      I1 => \dout[1004]_INST_0_i_2_n_0\,
      O => dout(68),
      S => dout_mux_sel_dly(2)
    );
\dout[1004]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(68),
      I1 => p_57_out(68),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(68),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(68),
      O => \dout[1004]_INST_0_i_1_n_0\
    );
\dout[1004]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(68),
      I1 => p_17_out(68),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(68),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(68),
      O => \dout[1004]_INST_0_i_2_n_0\
    );
\dout[1005]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1005]_INST_0_i_1_n_0\,
      I1 => \dout[1005]_INST_0_i_2_n_0\,
      O => dout(69),
      S => dout_mux_sel_dly(2)
    );
\dout[1005]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(69),
      I1 => p_57_out(69),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(69),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(69),
      O => \dout[1005]_INST_0_i_1_n_0\
    );
\dout[1005]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(69),
      I1 => p_17_out(69),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(69),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(69),
      O => \dout[1005]_INST_0_i_2_n_0\
    );
\dout[1006]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1006]_INST_0_i_1_n_0\,
      I1 => \dout[1006]_INST_0_i_2_n_0\,
      O => dout(70),
      S => dout_mux_sel_dly(2)
    );
\dout[1006]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(70),
      I1 => p_57_out(70),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(70),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(70),
      O => \dout[1006]_INST_0_i_1_n_0\
    );
\dout[1006]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(70),
      I1 => p_17_out(70),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(70),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(70),
      O => \dout[1006]_INST_0_i_2_n_0\
    );
\dout[1007]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1007]_INST_0_i_1_n_0\,
      I1 => \dout[1007]_INST_0_i_2_n_0\,
      O => dout(71),
      S => dout_mux_sel_dly(2)
    );
\dout[1007]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(71),
      I1 => p_57_out(71),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(71),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(71),
      O => \dout[1007]_INST_0_i_1_n_0\
    );
\dout[1007]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(71),
      I1 => p_17_out(71),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(71),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(71),
      O => \dout[1007]_INST_0_i_2_n_0\
    );
\dout[936]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[936]_INST_0_i_1_n_0\,
      I1 => \dout[936]_INST_0_i_2_n_0\,
      O => dout(0),
      S => dout_mux_sel_dly(2)
    );
\dout[936]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(0),
      I1 => p_57_out(0),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(0),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(0),
      O => \dout[936]_INST_0_i_1_n_0\
    );
\dout[936]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(0),
      I1 => p_17_out(0),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(0),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(0),
      O => \dout[936]_INST_0_i_2_n_0\
    );
\dout[937]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[937]_INST_0_i_1_n_0\,
      I1 => \dout[937]_INST_0_i_2_n_0\,
      O => dout(1),
      S => dout_mux_sel_dly(2)
    );
\dout[937]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(1),
      I1 => p_57_out(1),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(1),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(1),
      O => \dout[937]_INST_0_i_1_n_0\
    );
\dout[937]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(1),
      I1 => p_17_out(1),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(1),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(1),
      O => \dout[937]_INST_0_i_2_n_0\
    );
\dout[938]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[938]_INST_0_i_1_n_0\,
      I1 => \dout[938]_INST_0_i_2_n_0\,
      O => dout(2),
      S => dout_mux_sel_dly(2)
    );
\dout[938]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(2),
      I1 => p_57_out(2),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(2),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(2),
      O => \dout[938]_INST_0_i_1_n_0\
    );
\dout[938]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(2),
      I1 => p_17_out(2),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(2),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(2),
      O => \dout[938]_INST_0_i_2_n_0\
    );
\dout[939]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[939]_INST_0_i_1_n_0\,
      I1 => \dout[939]_INST_0_i_2_n_0\,
      O => dout(3),
      S => dout_mux_sel_dly(2)
    );
\dout[939]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(3),
      I1 => p_57_out(3),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(3),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(3),
      O => \dout[939]_INST_0_i_1_n_0\
    );
\dout[939]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(3),
      I1 => p_17_out(3),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(3),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(3),
      O => \dout[939]_INST_0_i_2_n_0\
    );
\dout[940]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[940]_INST_0_i_1_n_0\,
      I1 => \dout[940]_INST_0_i_2_n_0\,
      O => dout(4),
      S => dout_mux_sel_dly(2)
    );
\dout[940]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(4),
      I1 => p_57_out(4),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(4),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(4),
      O => \dout[940]_INST_0_i_1_n_0\
    );
\dout[940]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(4),
      I1 => p_17_out(4),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(4),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(4),
      O => \dout[940]_INST_0_i_2_n_0\
    );
\dout[941]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[941]_INST_0_i_1_n_0\,
      I1 => \dout[941]_INST_0_i_2_n_0\,
      O => dout(5),
      S => dout_mux_sel_dly(2)
    );
\dout[941]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(5),
      I1 => p_57_out(5),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(5),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(5),
      O => \dout[941]_INST_0_i_1_n_0\
    );
\dout[941]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(5),
      I1 => p_17_out(5),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(5),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(5),
      O => \dout[941]_INST_0_i_2_n_0\
    );
\dout[942]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[942]_INST_0_i_1_n_0\,
      I1 => \dout[942]_INST_0_i_2_n_0\,
      O => dout(6),
      S => dout_mux_sel_dly(2)
    );
\dout[942]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(6),
      I1 => p_57_out(6),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(6),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(6),
      O => \dout[942]_INST_0_i_1_n_0\
    );
\dout[942]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(6),
      I1 => p_17_out(6),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(6),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(6),
      O => \dout[942]_INST_0_i_2_n_0\
    );
\dout[943]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[943]_INST_0_i_1_n_0\,
      I1 => \dout[943]_INST_0_i_2_n_0\,
      O => dout(7),
      S => dout_mux_sel_dly(2)
    );
\dout[943]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(7),
      I1 => p_57_out(7),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(7),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(7),
      O => \dout[943]_INST_0_i_1_n_0\
    );
\dout[943]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(7),
      I1 => p_17_out(7),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(7),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(7),
      O => \dout[943]_INST_0_i_2_n_0\
    );
\dout[944]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[944]_INST_0_i_1_n_0\,
      I1 => \dout[944]_INST_0_i_2_n_0\,
      O => dout(8),
      S => dout_mux_sel_dly(2)
    );
\dout[944]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(8),
      I1 => p_57_out(8),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(8),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(8),
      O => \dout[944]_INST_0_i_1_n_0\
    );
\dout[944]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(8),
      I1 => p_17_out(8),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(8),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(8),
      O => \dout[944]_INST_0_i_2_n_0\
    );
\dout[945]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[945]_INST_0_i_1_n_0\,
      I1 => \dout[945]_INST_0_i_2_n_0\,
      O => dout(9),
      S => dout_mux_sel_dly(2)
    );
\dout[945]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(9),
      I1 => p_57_out(9),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(9),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(9),
      O => \dout[945]_INST_0_i_1_n_0\
    );
\dout[945]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(9),
      I1 => p_17_out(9),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(9),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(9),
      O => \dout[945]_INST_0_i_2_n_0\
    );
\dout[946]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[946]_INST_0_i_1_n_0\,
      I1 => \dout[946]_INST_0_i_2_n_0\,
      O => dout(10),
      S => dout_mux_sel_dly(2)
    );
\dout[946]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(10),
      I1 => p_57_out(10),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(10),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(10),
      O => \dout[946]_INST_0_i_1_n_0\
    );
\dout[946]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(10),
      I1 => p_17_out(10),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(10),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(10),
      O => \dout[946]_INST_0_i_2_n_0\
    );
\dout[947]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[947]_INST_0_i_1_n_0\,
      I1 => \dout[947]_INST_0_i_2_n_0\,
      O => dout(11),
      S => dout_mux_sel_dly(2)
    );
\dout[947]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(11),
      I1 => p_57_out(11),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(11),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(11),
      O => \dout[947]_INST_0_i_1_n_0\
    );
\dout[947]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(11),
      I1 => p_17_out(11),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(11),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(11),
      O => \dout[947]_INST_0_i_2_n_0\
    );
\dout[948]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[948]_INST_0_i_1_n_0\,
      I1 => \dout[948]_INST_0_i_2_n_0\,
      O => dout(12),
      S => dout_mux_sel_dly(2)
    );
\dout[948]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(12),
      I1 => p_57_out(12),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(12),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(12),
      O => \dout[948]_INST_0_i_1_n_0\
    );
\dout[948]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(12),
      I1 => p_17_out(12),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(12),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(12),
      O => \dout[948]_INST_0_i_2_n_0\
    );
\dout[949]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[949]_INST_0_i_1_n_0\,
      I1 => \dout[949]_INST_0_i_2_n_0\,
      O => dout(13),
      S => dout_mux_sel_dly(2)
    );
\dout[949]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(13),
      I1 => p_57_out(13),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(13),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(13),
      O => \dout[949]_INST_0_i_1_n_0\
    );
\dout[949]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(13),
      I1 => p_17_out(13),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(13),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(13),
      O => \dout[949]_INST_0_i_2_n_0\
    );
\dout[950]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[950]_INST_0_i_1_n_0\,
      I1 => \dout[950]_INST_0_i_2_n_0\,
      O => dout(14),
      S => dout_mux_sel_dly(2)
    );
\dout[950]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(14),
      I1 => p_57_out(14),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(14),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(14),
      O => \dout[950]_INST_0_i_1_n_0\
    );
\dout[950]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(14),
      I1 => p_17_out(14),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(14),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(14),
      O => \dout[950]_INST_0_i_2_n_0\
    );
\dout[951]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[951]_INST_0_i_1_n_0\,
      I1 => \dout[951]_INST_0_i_2_n_0\,
      O => dout(15),
      S => dout_mux_sel_dly(2)
    );
\dout[951]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(15),
      I1 => p_57_out(15),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(15),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(15),
      O => \dout[951]_INST_0_i_1_n_0\
    );
\dout[951]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(15),
      I1 => p_17_out(15),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(15),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(15),
      O => \dout[951]_INST_0_i_2_n_0\
    );
\dout[952]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[952]_INST_0_i_1_n_0\,
      I1 => \dout[952]_INST_0_i_2_n_0\,
      O => dout(16),
      S => dout_mux_sel_dly(2)
    );
\dout[952]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(16),
      I1 => p_57_out(16),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(16),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(16),
      O => \dout[952]_INST_0_i_1_n_0\
    );
\dout[952]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(16),
      I1 => p_17_out(16),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(16),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(16),
      O => \dout[952]_INST_0_i_2_n_0\
    );
\dout[953]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[953]_INST_0_i_1_n_0\,
      I1 => \dout[953]_INST_0_i_2_n_0\,
      O => dout(17),
      S => dout_mux_sel_dly(2)
    );
\dout[953]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(17),
      I1 => p_57_out(17),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(17),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(17),
      O => \dout[953]_INST_0_i_1_n_0\
    );
\dout[953]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(17),
      I1 => p_17_out(17),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(17),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(17),
      O => \dout[953]_INST_0_i_2_n_0\
    );
\dout[954]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[954]_INST_0_i_1_n_0\,
      I1 => \dout[954]_INST_0_i_2_n_0\,
      O => dout(18),
      S => dout_mux_sel_dly(2)
    );
\dout[954]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(18),
      I1 => p_57_out(18),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(18),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(18),
      O => \dout[954]_INST_0_i_1_n_0\
    );
\dout[954]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(18),
      I1 => p_17_out(18),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(18),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(18),
      O => \dout[954]_INST_0_i_2_n_0\
    );
\dout[955]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[955]_INST_0_i_1_n_0\,
      I1 => \dout[955]_INST_0_i_2_n_0\,
      O => dout(19),
      S => dout_mux_sel_dly(2)
    );
\dout[955]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(19),
      I1 => p_57_out(19),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(19),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(19),
      O => \dout[955]_INST_0_i_1_n_0\
    );
\dout[955]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(19),
      I1 => p_17_out(19),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(19),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(19),
      O => \dout[955]_INST_0_i_2_n_0\
    );
\dout[956]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[956]_INST_0_i_1_n_0\,
      I1 => \dout[956]_INST_0_i_2_n_0\,
      O => dout(20),
      S => dout_mux_sel_dly(2)
    );
\dout[956]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(20),
      I1 => p_57_out(20),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(20),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(20),
      O => \dout[956]_INST_0_i_1_n_0\
    );
\dout[956]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(20),
      I1 => p_17_out(20),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(20),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(20),
      O => \dout[956]_INST_0_i_2_n_0\
    );
\dout[957]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[957]_INST_0_i_1_n_0\,
      I1 => \dout[957]_INST_0_i_2_n_0\,
      O => dout(21),
      S => dout_mux_sel_dly(2)
    );
\dout[957]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(21),
      I1 => p_57_out(21),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(21),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(21),
      O => \dout[957]_INST_0_i_1_n_0\
    );
\dout[957]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(21),
      I1 => p_17_out(21),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(21),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(21),
      O => \dout[957]_INST_0_i_2_n_0\
    );
\dout[958]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[958]_INST_0_i_1_n_0\,
      I1 => \dout[958]_INST_0_i_2_n_0\,
      O => dout(22),
      S => dout_mux_sel_dly(2)
    );
\dout[958]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(22),
      I1 => p_57_out(22),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(22),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(22),
      O => \dout[958]_INST_0_i_1_n_0\
    );
\dout[958]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(22),
      I1 => p_17_out(22),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(22),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(22),
      O => \dout[958]_INST_0_i_2_n_0\
    );
\dout[959]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[959]_INST_0_i_1_n_0\,
      I1 => \dout[959]_INST_0_i_2_n_0\,
      O => dout(23),
      S => dout_mux_sel_dly(2)
    );
\dout[959]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(23),
      I1 => p_57_out(23),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(23),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(23),
      O => \dout[959]_INST_0_i_1_n_0\
    );
\dout[959]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(23),
      I1 => p_17_out(23),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(23),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(23),
      O => \dout[959]_INST_0_i_2_n_0\
    );
\dout[960]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[960]_INST_0_i_1_n_0\,
      I1 => \dout[960]_INST_0_i_2_n_0\,
      O => dout(24),
      S => dout_mux_sel_dly(2)
    );
\dout[960]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(24),
      I1 => p_57_out(24),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(24),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(24),
      O => \dout[960]_INST_0_i_1_n_0\
    );
\dout[960]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(24),
      I1 => p_17_out(24),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(24),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(24),
      O => \dout[960]_INST_0_i_2_n_0\
    );
\dout[961]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[961]_INST_0_i_1_n_0\,
      I1 => \dout[961]_INST_0_i_2_n_0\,
      O => dout(25),
      S => dout_mux_sel_dly(2)
    );
\dout[961]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(25),
      I1 => p_57_out(25),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(25),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(25),
      O => \dout[961]_INST_0_i_1_n_0\
    );
\dout[961]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(25),
      I1 => p_17_out(25),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(25),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(25),
      O => \dout[961]_INST_0_i_2_n_0\
    );
\dout[962]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[962]_INST_0_i_1_n_0\,
      I1 => \dout[962]_INST_0_i_2_n_0\,
      O => dout(26),
      S => dout_mux_sel_dly(2)
    );
\dout[962]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(26),
      I1 => p_57_out(26),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(26),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(26),
      O => \dout[962]_INST_0_i_1_n_0\
    );
\dout[962]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(26),
      I1 => p_17_out(26),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(26),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(26),
      O => \dout[962]_INST_0_i_2_n_0\
    );
\dout[963]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[963]_INST_0_i_1_n_0\,
      I1 => \dout[963]_INST_0_i_2_n_0\,
      O => dout(27),
      S => dout_mux_sel_dly(2)
    );
\dout[963]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(27),
      I1 => p_57_out(27),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(27),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(27),
      O => \dout[963]_INST_0_i_1_n_0\
    );
\dout[963]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(27),
      I1 => p_17_out(27),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(27),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(27),
      O => \dout[963]_INST_0_i_2_n_0\
    );
\dout[964]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[964]_INST_0_i_1_n_0\,
      I1 => \dout[964]_INST_0_i_2_n_0\,
      O => dout(28),
      S => dout_mux_sel_dly(2)
    );
\dout[964]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(28),
      I1 => p_57_out(28),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(28),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(28),
      O => \dout[964]_INST_0_i_1_n_0\
    );
\dout[964]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(28),
      I1 => p_17_out(28),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(28),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(28),
      O => \dout[964]_INST_0_i_2_n_0\
    );
\dout[965]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[965]_INST_0_i_1_n_0\,
      I1 => \dout[965]_INST_0_i_2_n_0\,
      O => dout(29),
      S => dout_mux_sel_dly(2)
    );
\dout[965]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(29),
      I1 => p_57_out(29),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(29),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(29),
      O => \dout[965]_INST_0_i_1_n_0\
    );
\dout[965]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(29),
      I1 => p_17_out(29),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(29),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(29),
      O => \dout[965]_INST_0_i_2_n_0\
    );
\dout[966]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[966]_INST_0_i_1_n_0\,
      I1 => \dout[966]_INST_0_i_2_n_0\,
      O => dout(30),
      S => dout_mux_sel_dly(2)
    );
\dout[966]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(30),
      I1 => p_57_out(30),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(30),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(30),
      O => \dout[966]_INST_0_i_1_n_0\
    );
\dout[966]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(30),
      I1 => p_17_out(30),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(30),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(30),
      O => \dout[966]_INST_0_i_2_n_0\
    );
\dout[967]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[967]_INST_0_i_1_n_0\,
      I1 => \dout[967]_INST_0_i_2_n_0\,
      O => dout(31),
      S => dout_mux_sel_dly(2)
    );
\dout[967]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(31),
      I1 => p_57_out(31),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(31),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(31),
      O => \dout[967]_INST_0_i_1_n_0\
    );
\dout[967]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(31),
      I1 => p_17_out(31),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(31),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(31),
      O => \dout[967]_INST_0_i_2_n_0\
    );
\dout[968]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[968]_INST_0_i_1_n_0\,
      I1 => \dout[968]_INST_0_i_2_n_0\,
      O => dout(32),
      S => dout_mux_sel_dly(2)
    );
\dout[968]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(32),
      I1 => p_57_out(32),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(32),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(32),
      O => \dout[968]_INST_0_i_1_n_0\
    );
\dout[968]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(32),
      I1 => p_17_out(32),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(32),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(32),
      O => \dout[968]_INST_0_i_2_n_0\
    );
\dout[969]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[969]_INST_0_i_1_n_0\,
      I1 => \dout[969]_INST_0_i_2_n_0\,
      O => dout(33),
      S => dout_mux_sel_dly(2)
    );
\dout[969]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(33),
      I1 => p_57_out(33),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(33),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(33),
      O => \dout[969]_INST_0_i_1_n_0\
    );
\dout[969]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(33),
      I1 => p_17_out(33),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(33),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(33),
      O => \dout[969]_INST_0_i_2_n_0\
    );
\dout[970]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[970]_INST_0_i_1_n_0\,
      I1 => \dout[970]_INST_0_i_2_n_0\,
      O => dout(34),
      S => dout_mux_sel_dly(2)
    );
\dout[970]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(34),
      I1 => p_57_out(34),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(34),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(34),
      O => \dout[970]_INST_0_i_1_n_0\
    );
\dout[970]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(34),
      I1 => p_17_out(34),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(34),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(34),
      O => \dout[970]_INST_0_i_2_n_0\
    );
\dout[971]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[971]_INST_0_i_1_n_0\,
      I1 => \dout[971]_INST_0_i_2_n_0\,
      O => dout(35),
      S => dout_mux_sel_dly(2)
    );
\dout[971]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(35),
      I1 => p_57_out(35),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(35),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(35),
      O => \dout[971]_INST_0_i_1_n_0\
    );
\dout[971]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(35),
      I1 => p_17_out(35),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(35),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(35),
      O => \dout[971]_INST_0_i_2_n_0\
    );
\dout[972]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[972]_INST_0_i_1_n_0\,
      I1 => \dout[972]_INST_0_i_2_n_0\,
      O => dout(36),
      S => dout_mux_sel_dly(2)
    );
\dout[972]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(36),
      I1 => p_57_out(36),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(36),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(36),
      O => \dout[972]_INST_0_i_1_n_0\
    );
\dout[972]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(36),
      I1 => p_17_out(36),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(36),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(36),
      O => \dout[972]_INST_0_i_2_n_0\
    );
\dout[973]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[973]_INST_0_i_1_n_0\,
      I1 => \dout[973]_INST_0_i_2_n_0\,
      O => dout(37),
      S => dout_mux_sel_dly(2)
    );
\dout[973]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(37),
      I1 => p_57_out(37),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(37),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(37),
      O => \dout[973]_INST_0_i_1_n_0\
    );
\dout[973]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(37),
      I1 => p_17_out(37),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(37),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(37),
      O => \dout[973]_INST_0_i_2_n_0\
    );
\dout[974]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[974]_INST_0_i_1_n_0\,
      I1 => \dout[974]_INST_0_i_2_n_0\,
      O => dout(38),
      S => dout_mux_sel_dly(2)
    );
\dout[974]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(38),
      I1 => p_57_out(38),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(38),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(38),
      O => \dout[974]_INST_0_i_1_n_0\
    );
\dout[974]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(38),
      I1 => p_17_out(38),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(38),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(38),
      O => \dout[974]_INST_0_i_2_n_0\
    );
\dout[975]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[975]_INST_0_i_1_n_0\,
      I1 => \dout[975]_INST_0_i_2_n_0\,
      O => dout(39),
      S => dout_mux_sel_dly(2)
    );
\dout[975]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(39),
      I1 => p_57_out(39),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(39),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(39),
      O => \dout[975]_INST_0_i_1_n_0\
    );
\dout[975]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(39),
      I1 => p_17_out(39),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(39),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(39),
      O => \dout[975]_INST_0_i_2_n_0\
    );
\dout[976]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[976]_INST_0_i_1_n_0\,
      I1 => \dout[976]_INST_0_i_2_n_0\,
      O => dout(40),
      S => dout_mux_sel_dly(2)
    );
\dout[976]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(40),
      I1 => p_57_out(40),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(40),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(40),
      O => \dout[976]_INST_0_i_1_n_0\
    );
\dout[976]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(40),
      I1 => p_17_out(40),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(40),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(40),
      O => \dout[976]_INST_0_i_2_n_0\
    );
\dout[977]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[977]_INST_0_i_1_n_0\,
      I1 => \dout[977]_INST_0_i_2_n_0\,
      O => dout(41),
      S => dout_mux_sel_dly(2)
    );
\dout[977]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(41),
      I1 => p_57_out(41),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(41),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(41),
      O => \dout[977]_INST_0_i_1_n_0\
    );
\dout[977]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(41),
      I1 => p_17_out(41),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(41),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(41),
      O => \dout[977]_INST_0_i_2_n_0\
    );
\dout[978]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[978]_INST_0_i_1_n_0\,
      I1 => \dout[978]_INST_0_i_2_n_0\,
      O => dout(42),
      S => dout_mux_sel_dly(2)
    );
\dout[978]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(42),
      I1 => p_57_out(42),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(42),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(42),
      O => \dout[978]_INST_0_i_1_n_0\
    );
\dout[978]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(42),
      I1 => p_17_out(42),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(42),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(42),
      O => \dout[978]_INST_0_i_2_n_0\
    );
\dout[979]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[979]_INST_0_i_1_n_0\,
      I1 => \dout[979]_INST_0_i_2_n_0\,
      O => dout(43),
      S => dout_mux_sel_dly(2)
    );
\dout[979]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(43),
      I1 => p_57_out(43),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(43),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(43),
      O => \dout[979]_INST_0_i_1_n_0\
    );
\dout[979]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(43),
      I1 => p_17_out(43),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(43),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(43),
      O => \dout[979]_INST_0_i_2_n_0\
    );
\dout[980]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[980]_INST_0_i_1_n_0\,
      I1 => \dout[980]_INST_0_i_2_n_0\,
      O => dout(44),
      S => dout_mux_sel_dly(2)
    );
\dout[980]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(44),
      I1 => p_57_out(44),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(44),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(44),
      O => \dout[980]_INST_0_i_1_n_0\
    );
\dout[980]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(44),
      I1 => p_17_out(44),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(44),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(44),
      O => \dout[980]_INST_0_i_2_n_0\
    );
\dout[981]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[981]_INST_0_i_1_n_0\,
      I1 => \dout[981]_INST_0_i_2_n_0\,
      O => dout(45),
      S => dout_mux_sel_dly(2)
    );
\dout[981]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(45),
      I1 => p_57_out(45),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(45),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(45),
      O => \dout[981]_INST_0_i_1_n_0\
    );
\dout[981]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(45),
      I1 => p_17_out(45),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(45),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(45),
      O => \dout[981]_INST_0_i_2_n_0\
    );
\dout[982]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[982]_INST_0_i_1_n_0\,
      I1 => \dout[982]_INST_0_i_2_n_0\,
      O => dout(46),
      S => dout_mux_sel_dly(2)
    );
\dout[982]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(46),
      I1 => p_57_out(46),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(46),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(46),
      O => \dout[982]_INST_0_i_1_n_0\
    );
\dout[982]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(46),
      I1 => p_17_out(46),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(46),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(46),
      O => \dout[982]_INST_0_i_2_n_0\
    );
\dout[983]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[983]_INST_0_i_1_n_0\,
      I1 => \dout[983]_INST_0_i_2_n_0\,
      O => dout(47),
      S => dout_mux_sel_dly(2)
    );
\dout[983]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(47),
      I1 => p_57_out(47),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(47),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(47),
      O => \dout[983]_INST_0_i_1_n_0\
    );
\dout[983]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(47),
      I1 => p_17_out(47),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(47),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(47),
      O => \dout[983]_INST_0_i_2_n_0\
    );
\dout[984]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[984]_INST_0_i_1_n_0\,
      I1 => \dout[984]_INST_0_i_2_n_0\,
      O => dout(48),
      S => dout_mux_sel_dly(2)
    );
\dout[984]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(48),
      I1 => p_57_out(48),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(48),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(48),
      O => \dout[984]_INST_0_i_1_n_0\
    );
\dout[984]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(48),
      I1 => p_17_out(48),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(48),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(48),
      O => \dout[984]_INST_0_i_2_n_0\
    );
\dout[985]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[985]_INST_0_i_1_n_0\,
      I1 => \dout[985]_INST_0_i_2_n_0\,
      O => dout(49),
      S => dout_mux_sel_dly(2)
    );
\dout[985]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(49),
      I1 => p_57_out(49),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(49),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(49),
      O => \dout[985]_INST_0_i_1_n_0\
    );
\dout[985]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(49),
      I1 => p_17_out(49),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(49),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(49),
      O => \dout[985]_INST_0_i_2_n_0\
    );
\dout[986]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[986]_INST_0_i_1_n_0\,
      I1 => \dout[986]_INST_0_i_2_n_0\,
      O => dout(50),
      S => dout_mux_sel_dly(2)
    );
\dout[986]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(50),
      I1 => p_57_out(50),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(50),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(50),
      O => \dout[986]_INST_0_i_1_n_0\
    );
\dout[986]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(50),
      I1 => p_17_out(50),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(50),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(50),
      O => \dout[986]_INST_0_i_2_n_0\
    );
\dout[987]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[987]_INST_0_i_1_n_0\,
      I1 => \dout[987]_INST_0_i_2_n_0\,
      O => dout(51),
      S => dout_mux_sel_dly(2)
    );
\dout[987]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(51),
      I1 => p_57_out(51),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(51),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(51),
      O => \dout[987]_INST_0_i_1_n_0\
    );
\dout[987]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(51),
      I1 => p_17_out(51),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(51),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(51),
      O => \dout[987]_INST_0_i_2_n_0\
    );
\dout[988]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[988]_INST_0_i_1_n_0\,
      I1 => \dout[988]_INST_0_i_2_n_0\,
      O => dout(52),
      S => dout_mux_sel_dly(2)
    );
\dout[988]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(52),
      I1 => p_57_out(52),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(52),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(52),
      O => \dout[988]_INST_0_i_1_n_0\
    );
\dout[988]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(52),
      I1 => p_17_out(52),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(52),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(52),
      O => \dout[988]_INST_0_i_2_n_0\
    );
\dout[989]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[989]_INST_0_i_1_n_0\,
      I1 => \dout[989]_INST_0_i_2_n_0\,
      O => dout(53),
      S => dout_mux_sel_dly(2)
    );
\dout[989]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(53),
      I1 => p_57_out(53),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(53),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(53),
      O => \dout[989]_INST_0_i_1_n_0\
    );
\dout[989]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(53),
      I1 => p_17_out(53),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(53),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(53),
      O => \dout[989]_INST_0_i_2_n_0\
    );
\dout[990]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[990]_INST_0_i_1_n_0\,
      I1 => \dout[990]_INST_0_i_2_n_0\,
      O => dout(54),
      S => dout_mux_sel_dly(2)
    );
\dout[990]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(54),
      I1 => p_57_out(54),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(54),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(54),
      O => \dout[990]_INST_0_i_1_n_0\
    );
\dout[990]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(54),
      I1 => p_17_out(54),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(54),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(54),
      O => \dout[990]_INST_0_i_2_n_0\
    );
\dout[991]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[991]_INST_0_i_1_n_0\,
      I1 => \dout[991]_INST_0_i_2_n_0\,
      O => dout(55),
      S => dout_mux_sel_dly(2)
    );
\dout[991]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(55),
      I1 => p_57_out(55),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(55),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(55),
      O => \dout[991]_INST_0_i_1_n_0\
    );
\dout[991]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(55),
      I1 => p_17_out(55),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(55),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(55),
      O => \dout[991]_INST_0_i_2_n_0\
    );
\dout[992]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[992]_INST_0_i_1_n_0\,
      I1 => \dout[992]_INST_0_i_2_n_0\,
      O => dout(56),
      S => dout_mux_sel_dly(2)
    );
\dout[992]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(56),
      I1 => p_57_out(56),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(56),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(56),
      O => \dout[992]_INST_0_i_1_n_0\
    );
\dout[992]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(56),
      I1 => p_17_out(56),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(56),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(56),
      O => \dout[992]_INST_0_i_2_n_0\
    );
\dout[993]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[993]_INST_0_i_1_n_0\,
      I1 => \dout[993]_INST_0_i_2_n_0\,
      O => dout(57),
      S => dout_mux_sel_dly(2)
    );
\dout[993]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(57),
      I1 => p_57_out(57),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(57),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(57),
      O => \dout[993]_INST_0_i_1_n_0\
    );
\dout[993]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(57),
      I1 => p_17_out(57),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(57),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(57),
      O => \dout[993]_INST_0_i_2_n_0\
    );
\dout[994]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[994]_INST_0_i_1_n_0\,
      I1 => \dout[994]_INST_0_i_2_n_0\,
      O => dout(58),
      S => dout_mux_sel_dly(2)
    );
\dout[994]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(58),
      I1 => p_57_out(58),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(58),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(58),
      O => \dout[994]_INST_0_i_1_n_0\
    );
\dout[994]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(58),
      I1 => p_17_out(58),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(58),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(58),
      O => \dout[994]_INST_0_i_2_n_0\
    );
\dout[995]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[995]_INST_0_i_1_n_0\,
      I1 => \dout[995]_INST_0_i_2_n_0\,
      O => dout(59),
      S => dout_mux_sel_dly(2)
    );
\dout[995]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(59),
      I1 => p_57_out(59),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(59),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(59),
      O => \dout[995]_INST_0_i_1_n_0\
    );
\dout[995]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(59),
      I1 => p_17_out(59),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(59),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(59),
      O => \dout[995]_INST_0_i_2_n_0\
    );
\dout[996]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[996]_INST_0_i_1_n_0\,
      I1 => \dout[996]_INST_0_i_2_n_0\,
      O => dout(60),
      S => dout_mux_sel_dly(2)
    );
\dout[996]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(60),
      I1 => p_57_out(60),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(60),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(60),
      O => \dout[996]_INST_0_i_1_n_0\
    );
\dout[996]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(60),
      I1 => p_17_out(60),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(60),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(60),
      O => \dout[996]_INST_0_i_2_n_0\
    );
\dout[997]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[997]_INST_0_i_1_n_0\,
      I1 => \dout[997]_INST_0_i_2_n_0\,
      O => dout(61),
      S => dout_mux_sel_dly(2)
    );
\dout[997]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(61),
      I1 => p_57_out(61),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(61),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(61),
      O => \dout[997]_INST_0_i_1_n_0\
    );
\dout[997]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(61),
      I1 => p_17_out(61),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(61),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(61),
      O => \dout[997]_INST_0_i_2_n_0\
    );
\dout[998]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[998]_INST_0_i_1_n_0\,
      I1 => \dout[998]_INST_0_i_2_n_0\,
      O => dout(62),
      S => dout_mux_sel_dly(2)
    );
\dout[998]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(62),
      I1 => p_57_out(62),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(62),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(62),
      O => \dout[998]_INST_0_i_1_n_0\
    );
\dout[998]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(62),
      I1 => p_17_out(62),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(62),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(62),
      O => \dout[998]_INST_0_i_2_n_0\
    );
\dout[999]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[999]_INST_0_i_1_n_0\,
      I1 => \dout[999]_INST_0_i_2_n_0\,
      O => dout(63),
      S => dout_mux_sel_dly(2)
    );
\dout[999]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(63),
      I1 => p_57_out(63),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(63),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(63),
      O => \dout[999]_INST_0_i_1_n_0\
    );
\dout[999]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(63),
      I1 => p_17_out(63),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(63),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(63),
      O => \dout[999]_INST_0_i_2_n_0\
    );
\gmult_prim.gll_chain.gp1[0].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_93
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_3_out => p_3_out,
      p_72_out => p_72_out,
      p_73_out => p_73_out,
      p_76_out => p_76_out,
      p_77_out(71 downto 0) => p_77_out(71 downto 0),
      re_0 => re_0,
      srst => srst,
      we_0 => we_0
    );
\gmult_prim.gll_chain.gp1[1].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_94
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      fifo_prim_rd_en(7) => p_0_in,
      fifo_prim_rd_en(6) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      fifo_prim_rd_en(5) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      fifo_prim_rd_en(4) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      fifo_prim_rd_en(3) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      fifo_prim_rd_en(2) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      fifo_prim_rd_en(1) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      fifo_prim_rd_en(0) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      fifo_prim_wr_en(7) => p_0_in2_in,
      fifo_prim_wr_en(6) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      fifo_prim_wr_en(5) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      fifo_prim_wr_en(4) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      fifo_prim_wr_en(3) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      fifo_prim_wr_en(2) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      fifo_prim_wr_en(1) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      fifo_prim_wr_en(0) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      \gf36e2_inst.sngfifo36e2_0\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      \gf36e2_inst.sngfifo36e2_1\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      p_53_out => p_53_out,
      p_58_out => p_58_out,
      p_62_out => p_62_out,
      p_63_out => p_63_out,
      p_66_out => p_66_out,
      p_67_out(71 downto 0) => p_67_out(71 downto 0),
      p_68_out => p_68_out,
      rd_en => rd_en,
      re_0 => re_0,
      re_2 => re_2,
      re_3 => re_3,
      re_4 => re_4,
      re_5 => re_5,
      re_6 => re_6,
      re_7 => re_7,
      srst => srst,
      we_0 => we_0,
      we_2 => we_2,
      we_3 => we_3,
      we_4 => we_4,
      we_5 => we_5,
      we_6 => we_6,
      we_7 => we_7,
      wr_en => wr_en
    );
\gmult_prim.gll_chain.gp1[2].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_95
     port map (
      E(0) => p_31_out,
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      p_52_out => p_52_out,
      p_53_out => p_53_out,
      p_56_out => p_56_out,
      p_57_out(71 downto 0) => p_57_out(71 downto 0),
      p_58_out => p_58_out,
      p_63_out => p_63_out,
      p_68_out => p_68_out,
      rd_en => rd_en,
      re_2 => re_2,
      srst => srst,
      we_2 => we_2,
      wr_en => wr_en,
      wr_en_0(0) => p_33_out
    );
\gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_96
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      clk_1 => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      din(71 downto 0) => din(71 downto 0),
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\,
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\ => \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\,
      p_13_out => p_13_out,
      p_18_out => p_18_out,
      p_23_out => p_23_out,
      p_28_out => p_28_out,
      p_38_out => p_38_out,
      p_3_out => p_3_out,
      p_42_out => p_42_out,
      p_46_out => p_46_out,
      p_47_out(71 downto 0) => p_47_out(71 downto 0),
      p_6_out => p_6_out,
      p_73_out => p_73_out,
      re_3 => re_3,
      srst => srst,
      we_3 => we_3
    );
\gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_97
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\,
      din(71 downto 0) => din(71 downto 0),
      p_32_out => p_32_out,
      p_36_out => p_36_out,
      p_37_out(71 downto 0) => p_37_out(71 downto 0),
      p_38_out => p_38_out,
      re_4 => re_4,
      srst => srst,
      we_4 => we_4
    );
\gmult_prim.gll_chain.gp1[5].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_98
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_22_out => p_22_out,
      p_23_out => p_23_out,
      p_26_out => p_26_out,
      p_27_out(71 downto 0) => p_27_out(71 downto 0),
      p_28_out => p_28_out,
      re_5 => re_5,
      srst => srst,
      we_5 => we_5
    );
\gmult_prim.gll_chain.gp1[6].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_99
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_12_out => p_12_out,
      p_13_out => p_13_out,
      p_16_out => p_16_out,
      p_17_out(71 downto 0) => p_17_out(71 downto 0),
      p_18_out => p_18_out,
      re_6 => re_6,
      srst => srst,
      we_6 => we_6
    );
\gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_100
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\,
      clk_1 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\,
      clk_2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\,
      din(71 downto 0) => din(71 downto 0),
      p_5_out(71 downto 0) => p_5_out(71 downto 0),
      p_6_out => p_6_out,
      re_7 => re_7,
      srst => srst,
      we_7 => we_7
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_52_out,
      I1 => p_42_out,
      I2 => p_72_out,
      I3 => p_62_out,
      I4 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\,
      O => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_22_out,
      I1 => p_32_out,
      I2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\,
      I3 => p_12_out,
      O => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_33_out,
      D => p_0_in2_in,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      S => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      Q => p_0_in2_in,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_mux_sel(0),
      O => plusOp(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      O => plusOp(1)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_56_out,
      I1 => p_46_out,
      I2 => p_76_out,
      I3 => p_66_out,
      I4 => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\,
      O => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      I2 => dout_mux_sel(2),
      O => plusOp(2)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_26_out,
      I1 => p_36_out,
      I2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\,
      I3 => p_16_out,
      O => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(0),
      Q => dout_mux_sel_dly(0),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(1),
      Q => dout_mux_sel_dly(1),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(2),
      Q => dout_mux_sel_dly(2),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(0),
      Q => dout_mux_sel(0),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(1),
      Q => dout_mux_sel(1),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(2),
      Q => dout_mux_sel(2),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_31_out,
      D => p_0_in,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      S => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      Q => p_0_in,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\rst_val_sym.gextw_sym[14].inst_extdi_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(1)
    );
\rst_val_sym.gextw_sym[14].inst_extdi_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_4 is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_4 : entity is "builtin_extdepth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_4 is
  signal \dout[1008]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[1008]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[1009]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[1009]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[1010]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[1010]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[1011]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[1011]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[1012]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[1012]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[1013]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[1013]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[1014]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[1014]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[1015]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[1015]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[1016]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[1016]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[1017]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[1017]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[1018]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[1018]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[1019]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[1019]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[1020]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[1020]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[1021]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[1021]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[1022]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[1022]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[1023]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[1023]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal dout_mux_sel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout_mux_sel_dly : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_18\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_19\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_18_out : STD_LOGIC;
  signal p_22_out : STD_LOGIC;
  signal p_23_out : STD_LOGIC;
  signal p_26_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_28_out : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_33_out : STD_LOGIC;
  signal p_36_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_38_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_42_out : STD_LOGIC;
  signal p_46_out : STD_LOGIC;
  signal p_47_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_52_out : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_56_out : STD_LOGIC;
  signal p_57_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_58_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_62_out : STD_LOGIC;
  signal p_63_out : STD_LOGIC;
  signal p_66_out : STD_LOGIC;
  signal p_67_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_68_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_72_out : STD_LOGIC;
  signal p_73_out : STD_LOGIC;
  signal p_76_out : STD_LOGIC;
  signal p_77_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal re_0 : STD_LOGIC;
  signal re_2 : STD_LOGIC;
  signal re_3 : STD_LOGIC;
  signal re_4 : STD_LOGIC;
  signal re_5 : STD_LOGIC;
  signal re_6 : STD_LOGIC;
  signal re_7 : STD_LOGIC;
  signal srst_qr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of srst_qr : signal is "true";
  attribute msgon : string;
  attribute msgon of srst_qr : signal is "true";
  signal we_0 : STD_LOGIC;
  signal we_2 : STD_LOGIC;
  signal we_3 : STD_LOGIC;
  signal we_4 : STD_LOGIC;
  signal we_5 : STD_LOGIC;
  signal we_6 : STD_LOGIC;
  signal we_7 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_3\ : label is "soft_lutpair5";
begin
\dout[1008]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1008]_INST_0_i_1_n_0\,
      I1 => \dout[1008]_INST_0_i_2_n_0\,
      O => dout(0),
      S => dout_mux_sel_dly(2)
    );
\dout[1008]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(0),
      I1 => p_57_out(0),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(0),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(0),
      O => \dout[1008]_INST_0_i_1_n_0\
    );
\dout[1008]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(0),
      I1 => p_17_out(0),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(0),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(0),
      O => \dout[1008]_INST_0_i_2_n_0\
    );
\dout[1009]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1009]_INST_0_i_1_n_0\,
      I1 => \dout[1009]_INST_0_i_2_n_0\,
      O => dout(1),
      S => dout_mux_sel_dly(2)
    );
\dout[1009]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(1),
      I1 => p_57_out(1),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(1),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(1),
      O => \dout[1009]_INST_0_i_1_n_0\
    );
\dout[1009]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(1),
      I1 => p_17_out(1),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(1),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(1),
      O => \dout[1009]_INST_0_i_2_n_0\
    );
\dout[1010]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1010]_INST_0_i_1_n_0\,
      I1 => \dout[1010]_INST_0_i_2_n_0\,
      O => dout(2),
      S => dout_mux_sel_dly(2)
    );
\dout[1010]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(2),
      I1 => p_57_out(2),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(2),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(2),
      O => \dout[1010]_INST_0_i_1_n_0\
    );
\dout[1010]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(2),
      I1 => p_17_out(2),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(2),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(2),
      O => \dout[1010]_INST_0_i_2_n_0\
    );
\dout[1011]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1011]_INST_0_i_1_n_0\,
      I1 => \dout[1011]_INST_0_i_2_n_0\,
      O => dout(3),
      S => dout_mux_sel_dly(2)
    );
\dout[1011]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(3),
      I1 => p_57_out(3),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(3),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(3),
      O => \dout[1011]_INST_0_i_1_n_0\
    );
\dout[1011]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(3),
      I1 => p_17_out(3),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(3),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(3),
      O => \dout[1011]_INST_0_i_2_n_0\
    );
\dout[1012]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1012]_INST_0_i_1_n_0\,
      I1 => \dout[1012]_INST_0_i_2_n_0\,
      O => dout(4),
      S => dout_mux_sel_dly(2)
    );
\dout[1012]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(4),
      I1 => p_57_out(4),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(4),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(4),
      O => \dout[1012]_INST_0_i_1_n_0\
    );
\dout[1012]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(4),
      I1 => p_17_out(4),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(4),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(4),
      O => \dout[1012]_INST_0_i_2_n_0\
    );
\dout[1013]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1013]_INST_0_i_1_n_0\,
      I1 => \dout[1013]_INST_0_i_2_n_0\,
      O => dout(5),
      S => dout_mux_sel_dly(2)
    );
\dout[1013]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(5),
      I1 => p_57_out(5),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(5),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(5),
      O => \dout[1013]_INST_0_i_1_n_0\
    );
\dout[1013]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(5),
      I1 => p_17_out(5),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(5),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(5),
      O => \dout[1013]_INST_0_i_2_n_0\
    );
\dout[1014]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1014]_INST_0_i_1_n_0\,
      I1 => \dout[1014]_INST_0_i_2_n_0\,
      O => dout(6),
      S => dout_mux_sel_dly(2)
    );
\dout[1014]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(6),
      I1 => p_57_out(6),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(6),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(6),
      O => \dout[1014]_INST_0_i_1_n_0\
    );
\dout[1014]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(6),
      I1 => p_17_out(6),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(6),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(6),
      O => \dout[1014]_INST_0_i_2_n_0\
    );
\dout[1015]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1015]_INST_0_i_1_n_0\,
      I1 => \dout[1015]_INST_0_i_2_n_0\,
      O => dout(7),
      S => dout_mux_sel_dly(2)
    );
\dout[1015]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(7),
      I1 => p_57_out(7),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(7),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(7),
      O => \dout[1015]_INST_0_i_1_n_0\
    );
\dout[1015]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(7),
      I1 => p_17_out(7),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(7),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(7),
      O => \dout[1015]_INST_0_i_2_n_0\
    );
\dout[1016]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1016]_INST_0_i_1_n_0\,
      I1 => \dout[1016]_INST_0_i_2_n_0\,
      O => dout(8),
      S => dout_mux_sel_dly(2)
    );
\dout[1016]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(8),
      I1 => p_57_out(8),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(8),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(8),
      O => \dout[1016]_INST_0_i_1_n_0\
    );
\dout[1016]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(8),
      I1 => p_17_out(8),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(8),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(8),
      O => \dout[1016]_INST_0_i_2_n_0\
    );
\dout[1017]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1017]_INST_0_i_1_n_0\,
      I1 => \dout[1017]_INST_0_i_2_n_0\,
      O => dout(9),
      S => dout_mux_sel_dly(2)
    );
\dout[1017]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(9),
      I1 => p_57_out(9),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(9),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(9),
      O => \dout[1017]_INST_0_i_1_n_0\
    );
\dout[1017]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(9),
      I1 => p_17_out(9),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(9),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(9),
      O => \dout[1017]_INST_0_i_2_n_0\
    );
\dout[1018]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1018]_INST_0_i_1_n_0\,
      I1 => \dout[1018]_INST_0_i_2_n_0\,
      O => dout(10),
      S => dout_mux_sel_dly(2)
    );
\dout[1018]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(10),
      I1 => p_57_out(10),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(10),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(10),
      O => \dout[1018]_INST_0_i_1_n_0\
    );
\dout[1018]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(10),
      I1 => p_17_out(10),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(10),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(10),
      O => \dout[1018]_INST_0_i_2_n_0\
    );
\dout[1019]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1019]_INST_0_i_1_n_0\,
      I1 => \dout[1019]_INST_0_i_2_n_0\,
      O => dout(11),
      S => dout_mux_sel_dly(2)
    );
\dout[1019]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(11),
      I1 => p_57_out(11),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(11),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(11),
      O => \dout[1019]_INST_0_i_1_n_0\
    );
\dout[1019]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(11),
      I1 => p_17_out(11),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(11),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(11),
      O => \dout[1019]_INST_0_i_2_n_0\
    );
\dout[1020]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1020]_INST_0_i_1_n_0\,
      I1 => \dout[1020]_INST_0_i_2_n_0\,
      O => dout(12),
      S => dout_mux_sel_dly(2)
    );
\dout[1020]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(12),
      I1 => p_57_out(12),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(12),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(12),
      O => \dout[1020]_INST_0_i_1_n_0\
    );
\dout[1020]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(12),
      I1 => p_17_out(12),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(12),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(12),
      O => \dout[1020]_INST_0_i_2_n_0\
    );
\dout[1021]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1021]_INST_0_i_1_n_0\,
      I1 => \dout[1021]_INST_0_i_2_n_0\,
      O => dout(13),
      S => dout_mux_sel_dly(2)
    );
\dout[1021]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(13),
      I1 => p_57_out(13),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(13),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(13),
      O => \dout[1021]_INST_0_i_1_n_0\
    );
\dout[1021]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(13),
      I1 => p_17_out(13),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(13),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(13),
      O => \dout[1021]_INST_0_i_2_n_0\
    );
\dout[1022]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1022]_INST_0_i_1_n_0\,
      I1 => \dout[1022]_INST_0_i_2_n_0\,
      O => dout(14),
      S => dout_mux_sel_dly(2)
    );
\dout[1022]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(14),
      I1 => p_57_out(14),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(14),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(14),
      O => \dout[1022]_INST_0_i_1_n_0\
    );
\dout[1022]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(14),
      I1 => p_17_out(14),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(14),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(14),
      O => \dout[1022]_INST_0_i_2_n_0\
    );
\dout[1023]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1023]_INST_0_i_1_n_0\,
      I1 => \dout[1023]_INST_0_i_2_n_0\,
      O => dout(15),
      S => dout_mux_sel_dly(2)
    );
\dout[1023]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(15),
      I1 => p_57_out(15),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(15),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(15),
      O => \dout[1023]_INST_0_i_1_n_0\
    );
\dout[1023]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(15),
      I1 => p_17_out(15),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(15),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(15),
      O => \dout[1023]_INST_0_i_2_n_0\
    );
\gmult_prim.gll_chain.gp1[0].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_85
     port map (
      DOUT(15 downto 0) => p_77_out(15 downto 0),
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      p_3_out => p_3_out,
      p_72_out => p_72_out,
      p_73_out => p_73_out,
      p_76_out => p_76_out,
      re_0 => re_0,
      srst => srst,
      we_0 => we_0
    );
\gmult_prim.gll_chain.gp1[1].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_86
     port map (
      DOUT(15 downto 0) => p_67_out(15 downto 0),
      Q(7) => p_0_in,
      Q(6) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      Q(5) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      Q(4) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      Q(3) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      Q(2) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      Q(1) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      Q(0) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      \gf36e2_inst.sngfifo36e2_0\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_18\,
      \gf36e2_inst.sngfifo36e2_1\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_19\,
      \gf36e2_inst.sngfifo36e2_2\(7) => p_0_in2_in,
      \gf36e2_inst.sngfifo36e2_2\(6) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      \gf36e2_inst.sngfifo36e2_2\(5) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      \gf36e2_inst.sngfifo36e2_2\(4) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      \gf36e2_inst.sngfifo36e2_2\(3) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      \gf36e2_inst.sngfifo36e2_2\(2) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      \gf36e2_inst.sngfifo36e2_2\(1) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      \gf36e2_inst.sngfifo36e2_2\(0) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      p_53_out => p_53_out,
      p_58_out => p_58_out,
      p_62_out => p_62_out,
      p_63_out => p_63_out,
      p_66_out => p_66_out,
      p_68_out => p_68_out,
      rd_en => rd_en,
      re_0 => re_0,
      re_2 => re_2,
      re_3 => re_3,
      re_4 => re_4,
      re_5 => re_5,
      re_6 => re_6,
      re_7 => re_7,
      srst => srst,
      we_0 => we_0,
      we_2 => we_2,
      we_3 => we_3,
      we_4 => we_4,
      we_5 => we_5,
      we_6 => we_6,
      we_7 => we_7,
      wr_en => wr_en
    );
\gmult_prim.gll_chain.gp1[2].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_87
     port map (
      DOUT(15 downto 0) => p_57_out(15 downto 0),
      E(0) => p_31_out,
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_19\,
      \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_18\,
      p_52_out => p_52_out,
      p_53_out => p_53_out,
      p_56_out => p_56_out,
      p_58_out => p_58_out,
      p_63_out => p_63_out,
      p_68_out => p_68_out,
      rd_en => rd_en,
      re_2 => re_2,
      srst => srst,
      we_2 => we_2,
      wr_en => wr_en,
      wr_en_0(0) => p_33_out
    );
\gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_88
     port map (
      DOUT(15 downto 0) => p_47_out(15 downto 0),
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_18\,
      clk_1 => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_19\,
      din(15 downto 0) => din(15 downto 0),
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\,
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\ => \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\,
      p_13_out => p_13_out,
      p_18_out => p_18_out,
      p_23_out => p_23_out,
      p_28_out => p_28_out,
      p_38_out => p_38_out,
      p_3_out => p_3_out,
      p_42_out => p_42_out,
      p_46_out => p_46_out,
      p_6_out => p_6_out,
      p_73_out => p_73_out,
      re_3 => re_3,
      srst => srst,
      we_3 => we_3
    );
\gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_89
     port map (
      DOUT(15 downto 0) => p_37_out(15 downto 0),
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\,
      din(15 downto 0) => din(15 downto 0),
      p_32_out => p_32_out,
      p_36_out => p_36_out,
      p_38_out => p_38_out,
      re_4 => re_4,
      srst => srst,
      we_4 => we_4
    );
\gmult_prim.gll_chain.gp1[5].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_90
     port map (
      DOUT(15 downto 0) => p_27_out(15 downto 0),
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      p_22_out => p_22_out,
      p_23_out => p_23_out,
      p_26_out => p_26_out,
      p_28_out => p_28_out,
      re_5 => re_5,
      srst => srst,
      we_5 => we_5
    );
\gmult_prim.gll_chain.gp1[6].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_91
     port map (
      DOUT(15 downto 0) => p_17_out(15 downto 0),
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      p_12_out => p_12_out,
      p_13_out => p_13_out,
      p_16_out => p_16_out,
      p_18_out => p_18_out,
      re_6 => re_6,
      srst => srst,
      we_6 => we_6
    );
\gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_92
     port map (
      DOUT(15 downto 0) => p_5_out(15 downto 0),
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\,
      clk_1 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\,
      clk_2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\,
      din(15 downto 0) => din(15 downto 0),
      p_6_out => p_6_out,
      re_7 => re_7,
      srst => srst,
      we_7 => we_7
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_52_out,
      I1 => p_42_out,
      I2 => p_72_out,
      I3 => p_62_out,
      I4 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\,
      O => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_22_out,
      I1 => p_32_out,
      I2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\,
      I3 => p_12_out,
      O => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_33_out,
      D => p_0_in2_in,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      S => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      Q => p_0_in2_in,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_mux_sel(0),
      O => plusOp(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      O => plusOp(1)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_56_out,
      I1 => p_46_out,
      I2 => p_76_out,
      I3 => p_66_out,
      I4 => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\,
      O => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      I2 => dout_mux_sel(2),
      O => plusOp(2)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_26_out,
      I1 => p_36_out,
      I2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\,
      I3 => p_16_out,
      O => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(0),
      Q => dout_mux_sel_dly(0),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(1),
      Q => dout_mux_sel_dly(1),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(2),
      Q => dout_mux_sel_dly(2),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(0),
      Q => dout_mux_sel(0),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(1),
      Q => dout_mux_sel(1),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(2),
      Q => dout_mux_sel(2),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_31_out,
      D => p_0_in,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      S => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      Q => p_0_in,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\rst_val_sym.gextw_sym[15].inst_extdi_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(1)
    );
\rst_val_sym.gextw_sym[15].inst_extdi_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_5 is
  port (
    p_3_out : out STD_LOGIC;
    p_28_out : out STD_LOGIC;
    p_18_out : out STD_LOGIC;
    p_6_out : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk_1 : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_5 : entity is "builtin_extdepth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_5 is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^clk_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^clk_1\ : STD_LOGIC;
  signal \dout[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[10]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[11]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[12]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[13]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[13]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[14]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[14]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[15]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[15]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[16]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[16]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[17]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[17]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[18]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[18]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[19]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[19]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[20]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[20]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[21]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[21]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[22]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[22]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[23]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[23]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[24]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[24]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[25]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[25]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[26]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[26]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[27]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[27]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[28]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[28]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[29]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[29]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[30]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[30]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[31]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[31]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[32]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[32]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[33]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[33]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[34]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[34]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[35]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[35]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[36]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[36]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[37]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[37]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[38]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[38]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[39]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[39]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[40]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[40]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[41]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[41]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[42]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[42]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[43]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[43]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[44]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[44]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[45]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[45]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[46]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[46]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[47]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[47]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[48]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[48]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[49]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[49]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[50]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[50]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[51]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[51]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[52]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[52]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[53]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[53]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[54]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[54]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[55]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[55]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[56]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[56]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[57]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[57]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[58]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[58]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[59]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[59]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[60]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[60]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[61]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[61]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[62]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[62]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[63]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[63]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[64]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[64]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[65]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[65]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[66]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[66]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[67]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[67]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[68]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[68]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[69]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[69]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[70]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[70]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[71]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[71]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal dout_mux_sel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout_mux_sel_dly : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_76\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal \^p_18_out\ : STD_LOGIC;
  signal p_22_out : STD_LOGIC;
  signal p_23_out : STD_LOGIC;
  signal p_26_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal \^p_28_out\ : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_33_out : STD_LOGIC;
  signal p_36_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_38_out : STD_LOGIC;
  signal \^p_3_out\ : STD_LOGIC;
  signal p_42_out : STD_LOGIC;
  signal p_46_out : STD_LOGIC;
  signal p_47_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_52_out : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_56_out : STD_LOGIC;
  signal p_57_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_58_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_62_out : STD_LOGIC;
  signal p_63_out : STD_LOGIC;
  signal p_66_out : STD_LOGIC;
  signal p_67_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_68_out : STD_LOGIC;
  signal \^p_6_out\ : STD_LOGIC;
  signal p_72_out : STD_LOGIC;
  signal p_73_out : STD_LOGIC;
  signal p_76_out : STD_LOGIC;
  signal p_77_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rd_rst_busy_INST_0_i_1_n_0 : STD_LOGIC;
  signal re_0 : STD_LOGIC;
  signal re_1 : STD_LOGIC;
  signal re_2 : STD_LOGIC;
  signal re_3 : STD_LOGIC;
  signal re_4 : STD_LOGIC;
  signal re_5 : STD_LOGIC;
  signal re_6 : STD_LOGIC;
  signal srst_qr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of srst_qr : signal is "true";
  attribute msgon : string;
  attribute msgon of srst_qr : signal is "true";
  signal we_0 : STD_LOGIC;
  signal we_1 : STD_LOGIC;
  signal we_2 : STD_LOGIC;
  signal we_3 : STD_LOGIC;
  signal we_4 : STD_LOGIC;
  signal we_5 : STD_LOGIC;
  signal we_6 : STD_LOGIC;
  signal wr_rst_busy_INST_0_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1\ : label is "soft_lutpair14";
begin
  SR(0) <= \^sr\(0);
  clk_0(0) <= \^clk_0\(0);
  clk_1 <= \^clk_1\;
  p_18_out <= \^p_18_out\;
  p_28_out <= \^p_28_out\;
  p_3_out <= \^p_3_out\;
  p_6_out <= \^p_6_out\;
\dout[0]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[0]_INST_0_i_1_n_0\,
      I1 => \dout[0]_INST_0_i_2_n_0\,
      O => dout(0),
      S => dout_mux_sel_dly(2)
    );
\dout[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(0),
      I1 => p_57_out(0),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(0),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(0),
      O => \dout[0]_INST_0_i_1_n_0\
    );
\dout[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(0),
      I1 => p_17_out(0),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(0),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(0),
      O => \dout[0]_INST_0_i_2_n_0\
    );
\dout[10]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[10]_INST_0_i_1_n_0\,
      I1 => \dout[10]_INST_0_i_2_n_0\,
      O => dout(10),
      S => dout_mux_sel_dly(2)
    );
\dout[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(10),
      I1 => p_57_out(10),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(10),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(10),
      O => \dout[10]_INST_0_i_1_n_0\
    );
\dout[10]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(10),
      I1 => p_17_out(10),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(10),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(10),
      O => \dout[10]_INST_0_i_2_n_0\
    );
\dout[11]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[11]_INST_0_i_1_n_0\,
      I1 => \dout[11]_INST_0_i_2_n_0\,
      O => dout(11),
      S => dout_mux_sel_dly(2)
    );
\dout[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(11),
      I1 => p_57_out(11),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(11),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(11),
      O => \dout[11]_INST_0_i_1_n_0\
    );
\dout[11]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(11),
      I1 => p_17_out(11),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(11),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(11),
      O => \dout[11]_INST_0_i_2_n_0\
    );
\dout[12]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[12]_INST_0_i_1_n_0\,
      I1 => \dout[12]_INST_0_i_2_n_0\,
      O => dout(12),
      S => dout_mux_sel_dly(2)
    );
\dout[12]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(12),
      I1 => p_57_out(12),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(12),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(12),
      O => \dout[12]_INST_0_i_1_n_0\
    );
\dout[12]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(12),
      I1 => p_17_out(12),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(12),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(12),
      O => \dout[12]_INST_0_i_2_n_0\
    );
\dout[13]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[13]_INST_0_i_1_n_0\,
      I1 => \dout[13]_INST_0_i_2_n_0\,
      O => dout(13),
      S => dout_mux_sel_dly(2)
    );
\dout[13]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(13),
      I1 => p_57_out(13),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(13),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(13),
      O => \dout[13]_INST_0_i_1_n_0\
    );
\dout[13]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(13),
      I1 => p_17_out(13),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(13),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(13),
      O => \dout[13]_INST_0_i_2_n_0\
    );
\dout[14]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[14]_INST_0_i_1_n_0\,
      I1 => \dout[14]_INST_0_i_2_n_0\,
      O => dout(14),
      S => dout_mux_sel_dly(2)
    );
\dout[14]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(14),
      I1 => p_57_out(14),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(14),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(14),
      O => \dout[14]_INST_0_i_1_n_0\
    );
\dout[14]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(14),
      I1 => p_17_out(14),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(14),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(14),
      O => \dout[14]_INST_0_i_2_n_0\
    );
\dout[15]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[15]_INST_0_i_1_n_0\,
      I1 => \dout[15]_INST_0_i_2_n_0\,
      O => dout(15),
      S => dout_mux_sel_dly(2)
    );
\dout[15]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(15),
      I1 => p_57_out(15),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(15),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(15),
      O => \dout[15]_INST_0_i_1_n_0\
    );
\dout[15]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(15),
      I1 => p_17_out(15),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(15),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(15),
      O => \dout[15]_INST_0_i_2_n_0\
    );
\dout[16]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[16]_INST_0_i_1_n_0\,
      I1 => \dout[16]_INST_0_i_2_n_0\,
      O => dout(16),
      S => dout_mux_sel_dly(2)
    );
\dout[16]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(16),
      I1 => p_57_out(16),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(16),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(16),
      O => \dout[16]_INST_0_i_1_n_0\
    );
\dout[16]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(16),
      I1 => p_17_out(16),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(16),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(16),
      O => \dout[16]_INST_0_i_2_n_0\
    );
\dout[17]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[17]_INST_0_i_1_n_0\,
      I1 => \dout[17]_INST_0_i_2_n_0\,
      O => dout(17),
      S => dout_mux_sel_dly(2)
    );
\dout[17]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(17),
      I1 => p_57_out(17),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(17),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(17),
      O => \dout[17]_INST_0_i_1_n_0\
    );
\dout[17]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(17),
      I1 => p_17_out(17),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(17),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(17),
      O => \dout[17]_INST_0_i_2_n_0\
    );
\dout[18]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[18]_INST_0_i_1_n_0\,
      I1 => \dout[18]_INST_0_i_2_n_0\,
      O => dout(18),
      S => dout_mux_sel_dly(2)
    );
\dout[18]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(18),
      I1 => p_57_out(18),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(18),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(18),
      O => \dout[18]_INST_0_i_1_n_0\
    );
\dout[18]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(18),
      I1 => p_17_out(18),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(18),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(18),
      O => \dout[18]_INST_0_i_2_n_0\
    );
\dout[19]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[19]_INST_0_i_1_n_0\,
      I1 => \dout[19]_INST_0_i_2_n_0\,
      O => dout(19),
      S => dout_mux_sel_dly(2)
    );
\dout[19]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(19),
      I1 => p_57_out(19),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(19),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(19),
      O => \dout[19]_INST_0_i_1_n_0\
    );
\dout[19]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(19),
      I1 => p_17_out(19),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(19),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(19),
      O => \dout[19]_INST_0_i_2_n_0\
    );
\dout[1]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[1]_INST_0_i_1_n_0\,
      I1 => \dout[1]_INST_0_i_2_n_0\,
      O => dout(1),
      S => dout_mux_sel_dly(2)
    );
\dout[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(1),
      I1 => p_57_out(1),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(1),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(1),
      O => \dout[1]_INST_0_i_1_n_0\
    );
\dout[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(1),
      I1 => p_17_out(1),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(1),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(1),
      O => \dout[1]_INST_0_i_2_n_0\
    );
\dout[20]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[20]_INST_0_i_1_n_0\,
      I1 => \dout[20]_INST_0_i_2_n_0\,
      O => dout(20),
      S => dout_mux_sel_dly(2)
    );
\dout[20]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(20),
      I1 => p_57_out(20),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(20),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(20),
      O => \dout[20]_INST_0_i_1_n_0\
    );
\dout[20]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(20),
      I1 => p_17_out(20),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(20),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(20),
      O => \dout[20]_INST_0_i_2_n_0\
    );
\dout[21]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[21]_INST_0_i_1_n_0\,
      I1 => \dout[21]_INST_0_i_2_n_0\,
      O => dout(21),
      S => dout_mux_sel_dly(2)
    );
\dout[21]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(21),
      I1 => p_57_out(21),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(21),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(21),
      O => \dout[21]_INST_0_i_1_n_0\
    );
\dout[21]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(21),
      I1 => p_17_out(21),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(21),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(21),
      O => \dout[21]_INST_0_i_2_n_0\
    );
\dout[22]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[22]_INST_0_i_1_n_0\,
      I1 => \dout[22]_INST_0_i_2_n_0\,
      O => dout(22),
      S => dout_mux_sel_dly(2)
    );
\dout[22]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(22),
      I1 => p_57_out(22),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(22),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(22),
      O => \dout[22]_INST_0_i_1_n_0\
    );
\dout[22]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(22),
      I1 => p_17_out(22),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(22),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(22),
      O => \dout[22]_INST_0_i_2_n_0\
    );
\dout[23]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[23]_INST_0_i_1_n_0\,
      I1 => \dout[23]_INST_0_i_2_n_0\,
      O => dout(23),
      S => dout_mux_sel_dly(2)
    );
\dout[23]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(23),
      I1 => p_57_out(23),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(23),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(23),
      O => \dout[23]_INST_0_i_1_n_0\
    );
\dout[23]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(23),
      I1 => p_17_out(23),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(23),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(23),
      O => \dout[23]_INST_0_i_2_n_0\
    );
\dout[24]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[24]_INST_0_i_1_n_0\,
      I1 => \dout[24]_INST_0_i_2_n_0\,
      O => dout(24),
      S => dout_mux_sel_dly(2)
    );
\dout[24]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(24),
      I1 => p_57_out(24),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(24),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(24),
      O => \dout[24]_INST_0_i_1_n_0\
    );
\dout[24]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(24),
      I1 => p_17_out(24),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(24),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(24),
      O => \dout[24]_INST_0_i_2_n_0\
    );
\dout[25]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[25]_INST_0_i_1_n_0\,
      I1 => \dout[25]_INST_0_i_2_n_0\,
      O => dout(25),
      S => dout_mux_sel_dly(2)
    );
\dout[25]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(25),
      I1 => p_57_out(25),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(25),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(25),
      O => \dout[25]_INST_0_i_1_n_0\
    );
\dout[25]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(25),
      I1 => p_17_out(25),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(25),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(25),
      O => \dout[25]_INST_0_i_2_n_0\
    );
\dout[26]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[26]_INST_0_i_1_n_0\,
      I1 => \dout[26]_INST_0_i_2_n_0\,
      O => dout(26),
      S => dout_mux_sel_dly(2)
    );
\dout[26]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(26),
      I1 => p_57_out(26),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(26),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(26),
      O => \dout[26]_INST_0_i_1_n_0\
    );
\dout[26]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(26),
      I1 => p_17_out(26),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(26),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(26),
      O => \dout[26]_INST_0_i_2_n_0\
    );
\dout[27]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[27]_INST_0_i_1_n_0\,
      I1 => \dout[27]_INST_0_i_2_n_0\,
      O => dout(27),
      S => dout_mux_sel_dly(2)
    );
\dout[27]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(27),
      I1 => p_57_out(27),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(27),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(27),
      O => \dout[27]_INST_0_i_1_n_0\
    );
\dout[27]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(27),
      I1 => p_17_out(27),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(27),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(27),
      O => \dout[27]_INST_0_i_2_n_0\
    );
\dout[28]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[28]_INST_0_i_1_n_0\,
      I1 => \dout[28]_INST_0_i_2_n_0\,
      O => dout(28),
      S => dout_mux_sel_dly(2)
    );
\dout[28]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(28),
      I1 => p_57_out(28),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(28),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(28),
      O => \dout[28]_INST_0_i_1_n_0\
    );
\dout[28]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(28),
      I1 => p_17_out(28),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(28),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(28),
      O => \dout[28]_INST_0_i_2_n_0\
    );
\dout[29]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[29]_INST_0_i_1_n_0\,
      I1 => \dout[29]_INST_0_i_2_n_0\,
      O => dout(29),
      S => dout_mux_sel_dly(2)
    );
\dout[29]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(29),
      I1 => p_57_out(29),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(29),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(29),
      O => \dout[29]_INST_0_i_1_n_0\
    );
\dout[29]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(29),
      I1 => p_17_out(29),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(29),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(29),
      O => \dout[29]_INST_0_i_2_n_0\
    );
\dout[2]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[2]_INST_0_i_1_n_0\,
      I1 => \dout[2]_INST_0_i_2_n_0\,
      O => dout(2),
      S => dout_mux_sel_dly(2)
    );
\dout[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(2),
      I1 => p_57_out(2),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(2),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(2),
      O => \dout[2]_INST_0_i_1_n_0\
    );
\dout[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(2),
      I1 => p_17_out(2),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(2),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(2),
      O => \dout[2]_INST_0_i_2_n_0\
    );
\dout[30]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[30]_INST_0_i_1_n_0\,
      I1 => \dout[30]_INST_0_i_2_n_0\,
      O => dout(30),
      S => dout_mux_sel_dly(2)
    );
\dout[30]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(30),
      I1 => p_57_out(30),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(30),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(30),
      O => \dout[30]_INST_0_i_1_n_0\
    );
\dout[30]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(30),
      I1 => p_17_out(30),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(30),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(30),
      O => \dout[30]_INST_0_i_2_n_0\
    );
\dout[31]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[31]_INST_0_i_1_n_0\,
      I1 => \dout[31]_INST_0_i_2_n_0\,
      O => dout(31),
      S => dout_mux_sel_dly(2)
    );
\dout[31]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(31),
      I1 => p_57_out(31),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(31),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(31),
      O => \dout[31]_INST_0_i_1_n_0\
    );
\dout[31]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(31),
      I1 => p_17_out(31),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(31),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(31),
      O => \dout[31]_INST_0_i_2_n_0\
    );
\dout[32]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[32]_INST_0_i_1_n_0\,
      I1 => \dout[32]_INST_0_i_2_n_0\,
      O => dout(32),
      S => dout_mux_sel_dly(2)
    );
\dout[32]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(32),
      I1 => p_57_out(32),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(32),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(32),
      O => \dout[32]_INST_0_i_1_n_0\
    );
\dout[32]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(32),
      I1 => p_17_out(32),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(32),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(32),
      O => \dout[32]_INST_0_i_2_n_0\
    );
\dout[33]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[33]_INST_0_i_1_n_0\,
      I1 => \dout[33]_INST_0_i_2_n_0\,
      O => dout(33),
      S => dout_mux_sel_dly(2)
    );
\dout[33]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(33),
      I1 => p_57_out(33),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(33),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(33),
      O => \dout[33]_INST_0_i_1_n_0\
    );
\dout[33]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(33),
      I1 => p_17_out(33),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(33),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(33),
      O => \dout[33]_INST_0_i_2_n_0\
    );
\dout[34]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[34]_INST_0_i_1_n_0\,
      I1 => \dout[34]_INST_0_i_2_n_0\,
      O => dout(34),
      S => dout_mux_sel_dly(2)
    );
\dout[34]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(34),
      I1 => p_57_out(34),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(34),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(34),
      O => \dout[34]_INST_0_i_1_n_0\
    );
\dout[34]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(34),
      I1 => p_17_out(34),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(34),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(34),
      O => \dout[34]_INST_0_i_2_n_0\
    );
\dout[35]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[35]_INST_0_i_1_n_0\,
      I1 => \dout[35]_INST_0_i_2_n_0\,
      O => dout(35),
      S => dout_mux_sel_dly(2)
    );
\dout[35]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(35),
      I1 => p_57_out(35),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(35),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(35),
      O => \dout[35]_INST_0_i_1_n_0\
    );
\dout[35]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(35),
      I1 => p_17_out(35),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(35),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(35),
      O => \dout[35]_INST_0_i_2_n_0\
    );
\dout[36]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[36]_INST_0_i_1_n_0\,
      I1 => \dout[36]_INST_0_i_2_n_0\,
      O => dout(36),
      S => dout_mux_sel_dly(2)
    );
\dout[36]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(36),
      I1 => p_57_out(36),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(36),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(36),
      O => \dout[36]_INST_0_i_1_n_0\
    );
\dout[36]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(36),
      I1 => p_17_out(36),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(36),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(36),
      O => \dout[36]_INST_0_i_2_n_0\
    );
\dout[37]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[37]_INST_0_i_1_n_0\,
      I1 => \dout[37]_INST_0_i_2_n_0\,
      O => dout(37),
      S => dout_mux_sel_dly(2)
    );
\dout[37]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(37),
      I1 => p_57_out(37),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(37),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(37),
      O => \dout[37]_INST_0_i_1_n_0\
    );
\dout[37]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(37),
      I1 => p_17_out(37),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(37),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(37),
      O => \dout[37]_INST_0_i_2_n_0\
    );
\dout[38]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[38]_INST_0_i_1_n_0\,
      I1 => \dout[38]_INST_0_i_2_n_0\,
      O => dout(38),
      S => dout_mux_sel_dly(2)
    );
\dout[38]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(38),
      I1 => p_57_out(38),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(38),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(38),
      O => \dout[38]_INST_0_i_1_n_0\
    );
\dout[38]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(38),
      I1 => p_17_out(38),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(38),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(38),
      O => \dout[38]_INST_0_i_2_n_0\
    );
\dout[39]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[39]_INST_0_i_1_n_0\,
      I1 => \dout[39]_INST_0_i_2_n_0\,
      O => dout(39),
      S => dout_mux_sel_dly(2)
    );
\dout[39]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(39),
      I1 => p_57_out(39),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(39),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(39),
      O => \dout[39]_INST_0_i_1_n_0\
    );
\dout[39]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(39),
      I1 => p_17_out(39),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(39),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(39),
      O => \dout[39]_INST_0_i_2_n_0\
    );
\dout[3]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[3]_INST_0_i_1_n_0\,
      I1 => \dout[3]_INST_0_i_2_n_0\,
      O => dout(3),
      S => dout_mux_sel_dly(2)
    );
\dout[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(3),
      I1 => p_57_out(3),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(3),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(3),
      O => \dout[3]_INST_0_i_1_n_0\
    );
\dout[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(3),
      I1 => p_17_out(3),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(3),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(3),
      O => \dout[3]_INST_0_i_2_n_0\
    );
\dout[40]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[40]_INST_0_i_1_n_0\,
      I1 => \dout[40]_INST_0_i_2_n_0\,
      O => dout(40),
      S => dout_mux_sel_dly(2)
    );
\dout[40]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(40),
      I1 => p_57_out(40),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(40),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(40),
      O => \dout[40]_INST_0_i_1_n_0\
    );
\dout[40]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(40),
      I1 => p_17_out(40),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(40),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(40),
      O => \dout[40]_INST_0_i_2_n_0\
    );
\dout[41]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[41]_INST_0_i_1_n_0\,
      I1 => \dout[41]_INST_0_i_2_n_0\,
      O => dout(41),
      S => dout_mux_sel_dly(2)
    );
\dout[41]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(41),
      I1 => p_57_out(41),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(41),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(41),
      O => \dout[41]_INST_0_i_1_n_0\
    );
\dout[41]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(41),
      I1 => p_17_out(41),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(41),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(41),
      O => \dout[41]_INST_0_i_2_n_0\
    );
\dout[42]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[42]_INST_0_i_1_n_0\,
      I1 => \dout[42]_INST_0_i_2_n_0\,
      O => dout(42),
      S => dout_mux_sel_dly(2)
    );
\dout[42]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(42),
      I1 => p_57_out(42),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(42),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(42),
      O => \dout[42]_INST_0_i_1_n_0\
    );
\dout[42]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(42),
      I1 => p_17_out(42),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(42),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(42),
      O => \dout[42]_INST_0_i_2_n_0\
    );
\dout[43]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[43]_INST_0_i_1_n_0\,
      I1 => \dout[43]_INST_0_i_2_n_0\,
      O => dout(43),
      S => dout_mux_sel_dly(2)
    );
\dout[43]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(43),
      I1 => p_57_out(43),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(43),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(43),
      O => \dout[43]_INST_0_i_1_n_0\
    );
\dout[43]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(43),
      I1 => p_17_out(43),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(43),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(43),
      O => \dout[43]_INST_0_i_2_n_0\
    );
\dout[44]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[44]_INST_0_i_1_n_0\,
      I1 => \dout[44]_INST_0_i_2_n_0\,
      O => dout(44),
      S => dout_mux_sel_dly(2)
    );
\dout[44]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(44),
      I1 => p_57_out(44),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(44),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(44),
      O => \dout[44]_INST_0_i_1_n_0\
    );
\dout[44]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(44),
      I1 => p_17_out(44),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(44),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(44),
      O => \dout[44]_INST_0_i_2_n_0\
    );
\dout[45]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[45]_INST_0_i_1_n_0\,
      I1 => \dout[45]_INST_0_i_2_n_0\,
      O => dout(45),
      S => dout_mux_sel_dly(2)
    );
\dout[45]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(45),
      I1 => p_57_out(45),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(45),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(45),
      O => \dout[45]_INST_0_i_1_n_0\
    );
\dout[45]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(45),
      I1 => p_17_out(45),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(45),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(45),
      O => \dout[45]_INST_0_i_2_n_0\
    );
\dout[46]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[46]_INST_0_i_1_n_0\,
      I1 => \dout[46]_INST_0_i_2_n_0\,
      O => dout(46),
      S => dout_mux_sel_dly(2)
    );
\dout[46]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(46),
      I1 => p_57_out(46),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(46),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(46),
      O => \dout[46]_INST_0_i_1_n_0\
    );
\dout[46]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(46),
      I1 => p_17_out(46),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(46),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(46),
      O => \dout[46]_INST_0_i_2_n_0\
    );
\dout[47]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[47]_INST_0_i_1_n_0\,
      I1 => \dout[47]_INST_0_i_2_n_0\,
      O => dout(47),
      S => dout_mux_sel_dly(2)
    );
\dout[47]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(47),
      I1 => p_57_out(47),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(47),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(47),
      O => \dout[47]_INST_0_i_1_n_0\
    );
\dout[47]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(47),
      I1 => p_17_out(47),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(47),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(47),
      O => \dout[47]_INST_0_i_2_n_0\
    );
\dout[48]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[48]_INST_0_i_1_n_0\,
      I1 => \dout[48]_INST_0_i_2_n_0\,
      O => dout(48),
      S => dout_mux_sel_dly(2)
    );
\dout[48]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(48),
      I1 => p_57_out(48),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(48),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(48),
      O => \dout[48]_INST_0_i_1_n_0\
    );
\dout[48]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(48),
      I1 => p_17_out(48),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(48),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(48),
      O => \dout[48]_INST_0_i_2_n_0\
    );
\dout[49]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[49]_INST_0_i_1_n_0\,
      I1 => \dout[49]_INST_0_i_2_n_0\,
      O => dout(49),
      S => dout_mux_sel_dly(2)
    );
\dout[49]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(49),
      I1 => p_57_out(49),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(49),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(49),
      O => \dout[49]_INST_0_i_1_n_0\
    );
\dout[49]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(49),
      I1 => p_17_out(49),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(49),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(49),
      O => \dout[49]_INST_0_i_2_n_0\
    );
\dout[4]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[4]_INST_0_i_1_n_0\,
      I1 => \dout[4]_INST_0_i_2_n_0\,
      O => dout(4),
      S => dout_mux_sel_dly(2)
    );
\dout[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(4),
      I1 => p_57_out(4),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(4),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(4),
      O => \dout[4]_INST_0_i_1_n_0\
    );
\dout[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(4),
      I1 => p_17_out(4),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(4),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(4),
      O => \dout[4]_INST_0_i_2_n_0\
    );
\dout[50]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[50]_INST_0_i_1_n_0\,
      I1 => \dout[50]_INST_0_i_2_n_0\,
      O => dout(50),
      S => dout_mux_sel_dly(2)
    );
\dout[50]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(50),
      I1 => p_57_out(50),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(50),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(50),
      O => \dout[50]_INST_0_i_1_n_0\
    );
\dout[50]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(50),
      I1 => p_17_out(50),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(50),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(50),
      O => \dout[50]_INST_0_i_2_n_0\
    );
\dout[51]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[51]_INST_0_i_1_n_0\,
      I1 => \dout[51]_INST_0_i_2_n_0\,
      O => dout(51),
      S => dout_mux_sel_dly(2)
    );
\dout[51]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(51),
      I1 => p_57_out(51),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(51),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(51),
      O => \dout[51]_INST_0_i_1_n_0\
    );
\dout[51]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(51),
      I1 => p_17_out(51),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(51),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(51),
      O => \dout[51]_INST_0_i_2_n_0\
    );
\dout[52]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[52]_INST_0_i_1_n_0\,
      I1 => \dout[52]_INST_0_i_2_n_0\,
      O => dout(52),
      S => dout_mux_sel_dly(2)
    );
\dout[52]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(52),
      I1 => p_57_out(52),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(52),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(52),
      O => \dout[52]_INST_0_i_1_n_0\
    );
\dout[52]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(52),
      I1 => p_17_out(52),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(52),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(52),
      O => \dout[52]_INST_0_i_2_n_0\
    );
\dout[53]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[53]_INST_0_i_1_n_0\,
      I1 => \dout[53]_INST_0_i_2_n_0\,
      O => dout(53),
      S => dout_mux_sel_dly(2)
    );
\dout[53]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(53),
      I1 => p_57_out(53),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(53),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(53),
      O => \dout[53]_INST_0_i_1_n_0\
    );
\dout[53]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(53),
      I1 => p_17_out(53),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(53),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(53),
      O => \dout[53]_INST_0_i_2_n_0\
    );
\dout[54]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[54]_INST_0_i_1_n_0\,
      I1 => \dout[54]_INST_0_i_2_n_0\,
      O => dout(54),
      S => dout_mux_sel_dly(2)
    );
\dout[54]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(54),
      I1 => p_57_out(54),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(54),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(54),
      O => \dout[54]_INST_0_i_1_n_0\
    );
\dout[54]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(54),
      I1 => p_17_out(54),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(54),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(54),
      O => \dout[54]_INST_0_i_2_n_0\
    );
\dout[55]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[55]_INST_0_i_1_n_0\,
      I1 => \dout[55]_INST_0_i_2_n_0\,
      O => dout(55),
      S => dout_mux_sel_dly(2)
    );
\dout[55]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(55),
      I1 => p_57_out(55),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(55),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(55),
      O => \dout[55]_INST_0_i_1_n_0\
    );
\dout[55]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(55),
      I1 => p_17_out(55),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(55),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(55),
      O => \dout[55]_INST_0_i_2_n_0\
    );
\dout[56]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[56]_INST_0_i_1_n_0\,
      I1 => \dout[56]_INST_0_i_2_n_0\,
      O => dout(56),
      S => dout_mux_sel_dly(2)
    );
\dout[56]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(56),
      I1 => p_57_out(56),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(56),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(56),
      O => \dout[56]_INST_0_i_1_n_0\
    );
\dout[56]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(56),
      I1 => p_17_out(56),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(56),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(56),
      O => \dout[56]_INST_0_i_2_n_0\
    );
\dout[57]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[57]_INST_0_i_1_n_0\,
      I1 => \dout[57]_INST_0_i_2_n_0\,
      O => dout(57),
      S => dout_mux_sel_dly(2)
    );
\dout[57]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(57),
      I1 => p_57_out(57),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(57),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(57),
      O => \dout[57]_INST_0_i_1_n_0\
    );
\dout[57]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(57),
      I1 => p_17_out(57),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(57),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(57),
      O => \dout[57]_INST_0_i_2_n_0\
    );
\dout[58]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[58]_INST_0_i_1_n_0\,
      I1 => \dout[58]_INST_0_i_2_n_0\,
      O => dout(58),
      S => dout_mux_sel_dly(2)
    );
\dout[58]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(58),
      I1 => p_57_out(58),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(58),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(58),
      O => \dout[58]_INST_0_i_1_n_0\
    );
\dout[58]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(58),
      I1 => p_17_out(58),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(58),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(58),
      O => \dout[58]_INST_0_i_2_n_0\
    );
\dout[59]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[59]_INST_0_i_1_n_0\,
      I1 => \dout[59]_INST_0_i_2_n_0\,
      O => dout(59),
      S => dout_mux_sel_dly(2)
    );
\dout[59]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(59),
      I1 => p_57_out(59),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(59),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(59),
      O => \dout[59]_INST_0_i_1_n_0\
    );
\dout[59]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(59),
      I1 => p_17_out(59),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(59),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(59),
      O => \dout[59]_INST_0_i_2_n_0\
    );
\dout[5]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[5]_INST_0_i_1_n_0\,
      I1 => \dout[5]_INST_0_i_2_n_0\,
      O => dout(5),
      S => dout_mux_sel_dly(2)
    );
\dout[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(5),
      I1 => p_57_out(5),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(5),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(5),
      O => \dout[5]_INST_0_i_1_n_0\
    );
\dout[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(5),
      I1 => p_17_out(5),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(5),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(5),
      O => \dout[5]_INST_0_i_2_n_0\
    );
\dout[60]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[60]_INST_0_i_1_n_0\,
      I1 => \dout[60]_INST_0_i_2_n_0\,
      O => dout(60),
      S => dout_mux_sel_dly(2)
    );
\dout[60]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(60),
      I1 => p_57_out(60),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(60),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(60),
      O => \dout[60]_INST_0_i_1_n_0\
    );
\dout[60]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(60),
      I1 => p_17_out(60),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(60),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(60),
      O => \dout[60]_INST_0_i_2_n_0\
    );
\dout[61]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[61]_INST_0_i_1_n_0\,
      I1 => \dout[61]_INST_0_i_2_n_0\,
      O => dout(61),
      S => dout_mux_sel_dly(2)
    );
\dout[61]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(61),
      I1 => p_57_out(61),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(61),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(61),
      O => \dout[61]_INST_0_i_1_n_0\
    );
\dout[61]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(61),
      I1 => p_17_out(61),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(61),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(61),
      O => \dout[61]_INST_0_i_2_n_0\
    );
\dout[62]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[62]_INST_0_i_1_n_0\,
      I1 => \dout[62]_INST_0_i_2_n_0\,
      O => dout(62),
      S => dout_mux_sel_dly(2)
    );
\dout[62]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(62),
      I1 => p_57_out(62),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(62),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(62),
      O => \dout[62]_INST_0_i_1_n_0\
    );
\dout[62]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(62),
      I1 => p_17_out(62),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(62),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(62),
      O => \dout[62]_INST_0_i_2_n_0\
    );
\dout[63]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[63]_INST_0_i_1_n_0\,
      I1 => \dout[63]_INST_0_i_2_n_0\,
      O => dout(63),
      S => dout_mux_sel_dly(2)
    );
\dout[63]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(63),
      I1 => p_57_out(63),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(63),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(63),
      O => \dout[63]_INST_0_i_1_n_0\
    );
\dout[63]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(63),
      I1 => p_17_out(63),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(63),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(63),
      O => \dout[63]_INST_0_i_2_n_0\
    );
\dout[64]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[64]_INST_0_i_1_n_0\,
      I1 => \dout[64]_INST_0_i_2_n_0\,
      O => dout(64),
      S => dout_mux_sel_dly(2)
    );
\dout[64]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(64),
      I1 => p_57_out(64),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(64),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(64),
      O => \dout[64]_INST_0_i_1_n_0\
    );
\dout[64]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(64),
      I1 => p_17_out(64),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(64),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(64),
      O => \dout[64]_INST_0_i_2_n_0\
    );
\dout[65]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[65]_INST_0_i_1_n_0\,
      I1 => \dout[65]_INST_0_i_2_n_0\,
      O => dout(65),
      S => dout_mux_sel_dly(2)
    );
\dout[65]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(65),
      I1 => p_57_out(65),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(65),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(65),
      O => \dout[65]_INST_0_i_1_n_0\
    );
\dout[65]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(65),
      I1 => p_17_out(65),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(65),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(65),
      O => \dout[65]_INST_0_i_2_n_0\
    );
\dout[66]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[66]_INST_0_i_1_n_0\,
      I1 => \dout[66]_INST_0_i_2_n_0\,
      O => dout(66),
      S => dout_mux_sel_dly(2)
    );
\dout[66]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(66),
      I1 => p_57_out(66),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(66),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(66),
      O => \dout[66]_INST_0_i_1_n_0\
    );
\dout[66]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(66),
      I1 => p_17_out(66),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(66),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(66),
      O => \dout[66]_INST_0_i_2_n_0\
    );
\dout[67]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[67]_INST_0_i_1_n_0\,
      I1 => \dout[67]_INST_0_i_2_n_0\,
      O => dout(67),
      S => dout_mux_sel_dly(2)
    );
\dout[67]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(67),
      I1 => p_57_out(67),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(67),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(67),
      O => \dout[67]_INST_0_i_1_n_0\
    );
\dout[67]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(67),
      I1 => p_17_out(67),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(67),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(67),
      O => \dout[67]_INST_0_i_2_n_0\
    );
\dout[68]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[68]_INST_0_i_1_n_0\,
      I1 => \dout[68]_INST_0_i_2_n_0\,
      O => dout(68),
      S => dout_mux_sel_dly(2)
    );
\dout[68]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(68),
      I1 => p_57_out(68),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(68),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(68),
      O => \dout[68]_INST_0_i_1_n_0\
    );
\dout[68]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(68),
      I1 => p_17_out(68),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(68),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(68),
      O => \dout[68]_INST_0_i_2_n_0\
    );
\dout[69]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[69]_INST_0_i_1_n_0\,
      I1 => \dout[69]_INST_0_i_2_n_0\,
      O => dout(69),
      S => dout_mux_sel_dly(2)
    );
\dout[69]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(69),
      I1 => p_57_out(69),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(69),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(69),
      O => \dout[69]_INST_0_i_1_n_0\
    );
\dout[69]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(69),
      I1 => p_17_out(69),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(69),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(69),
      O => \dout[69]_INST_0_i_2_n_0\
    );
\dout[6]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[6]_INST_0_i_1_n_0\,
      I1 => \dout[6]_INST_0_i_2_n_0\,
      O => dout(6),
      S => dout_mux_sel_dly(2)
    );
\dout[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(6),
      I1 => p_57_out(6),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(6),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(6),
      O => \dout[6]_INST_0_i_1_n_0\
    );
\dout[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(6),
      I1 => p_17_out(6),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(6),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(6),
      O => \dout[6]_INST_0_i_2_n_0\
    );
\dout[70]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[70]_INST_0_i_1_n_0\,
      I1 => \dout[70]_INST_0_i_2_n_0\,
      O => dout(70),
      S => dout_mux_sel_dly(2)
    );
\dout[70]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(70),
      I1 => p_57_out(70),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(70),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(70),
      O => \dout[70]_INST_0_i_1_n_0\
    );
\dout[70]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(70),
      I1 => p_17_out(70),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(70),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(70),
      O => \dout[70]_INST_0_i_2_n_0\
    );
\dout[71]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[71]_INST_0_i_1_n_0\,
      I1 => \dout[71]_INST_0_i_2_n_0\,
      O => dout(71),
      S => dout_mux_sel_dly(2)
    );
\dout[71]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(71),
      I1 => p_57_out(71),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(71),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(71),
      O => \dout[71]_INST_0_i_1_n_0\
    );
\dout[71]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(71),
      I1 => p_17_out(71),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(71),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(71),
      O => \dout[71]_INST_0_i_2_n_0\
    );
\dout[7]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[7]_INST_0_i_1_n_0\,
      I1 => \dout[7]_INST_0_i_2_n_0\,
      O => dout(7),
      S => dout_mux_sel_dly(2)
    );
\dout[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(7),
      I1 => p_57_out(7),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(7),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(7),
      O => \dout[7]_INST_0_i_1_n_0\
    );
\dout[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(7),
      I1 => p_17_out(7),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(7),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(7),
      O => \dout[7]_INST_0_i_2_n_0\
    );
\dout[8]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[8]_INST_0_i_1_n_0\,
      I1 => \dout[8]_INST_0_i_2_n_0\,
      O => dout(8),
      S => dout_mux_sel_dly(2)
    );
\dout[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(8),
      I1 => p_57_out(8),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(8),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(8),
      O => \dout[8]_INST_0_i_1_n_0\
    );
\dout[8]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(8),
      I1 => p_17_out(8),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(8),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(8),
      O => \dout[8]_INST_0_i_2_n_0\
    );
\dout[9]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[9]_INST_0_i_1_n_0\,
      I1 => \dout[9]_INST_0_i_2_n_0\,
      O => dout(9),
      S => dout_mux_sel_dly(2)
    );
\dout[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(9),
      I1 => p_57_out(9),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(9),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(9),
      O => \dout[9]_INST_0_i_1_n_0\
    );
\dout[9]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(9),
      I1 => p_17_out(9),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(9),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(9),
      O => \dout[9]_INST_0_i_2_n_0\
    );
\gmult_prim.gll_chain.gp1[0].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_77
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_3_out => \^p_3_out\,
      p_72_out => p_72_out,
      p_73_out => p_73_out,
      p_76_out => p_76_out,
      p_77_out(71 downto 0) => p_77_out(71 downto 0),
      re_0 => re_0,
      srst => srst,
      we_0 => we_0
    );
\gmult_prim.gll_chain.gp1[1].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_78
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_62_out => p_62_out,
      p_63_out => p_63_out,
      p_66_out => p_66_out,
      p_67_out(71 downto 0) => p_67_out(71 downto 0),
      p_68_out => p_68_out,
      re_1 => re_1,
      srst => srst,
      we_1 => we_1
    );
\gmult_prim.gll_chain.gp1[2].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_79
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_52_out => p_52_out,
      p_53_out => p_53_out,
      p_56_out => p_56_out,
      p_57_out(71 downto 0) => p_57_out(71 downto 0),
      p_58_out => p_58_out,
      re_2 => re_2,
      srst => srst,
      we_2 => we_2
    );
\gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_80
     port map (
      E(0) => p_33_out,
      clk => clk,
      clk_0 => \^clk_1\,
      clk_1 => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_76\,
      din(71 downto 0) => din(71 downto 0),
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\,
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\ => \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\,
      p_13_out => p_13_out,
      p_23_out => p_23_out,
      p_38_out => p_38_out,
      p_42_out => p_42_out,
      p_46_out => p_46_out,
      p_47_out(71 downto 0) => p_47_out(71 downto 0),
      p_53_out => p_53_out,
      p_58_out => p_58_out,
      p_63_out => p_63_out,
      p_68_out => p_68_out,
      p_73_out => p_73_out,
      re_3 => re_3,
      srst => srst,
      we_3 => we_3,
      wr_en => wr_en
    );
\gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_81
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\,
      din(71 downto 0) => din(71 downto 0),
      p_32_out => p_32_out,
      p_36_out => p_36_out,
      p_37_out(71 downto 0) => p_37_out(71 downto 0),
      p_38_out => p_38_out,
      re_4 => re_4,
      srst => srst,
      we_4 => we_4
    );
\gmult_prim.gll_chain.gp1[5].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_82
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_22_out => p_22_out,
      p_23_out => p_23_out,
      p_26_out => p_26_out,
      p_27_out(71 downto 0) => p_27_out(71 downto 0),
      p_28_out => \^p_28_out\,
      re_5 => re_5,
      srst => srst,
      we_5 => we_5
    );
\gmult_prim.gll_chain.gp1[6].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_83
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      empty => empty,
      empty_0 => \^clk_1\,
      full => full,
      full_0 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\,
      full_1 => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_76\,
      p_12_out => p_12_out,
      p_13_out => p_13_out,
      p_16_out => p_16_out,
      p_17_out(71 downto 0) => p_17_out(71 downto 0),
      p_18_out => \^p_18_out\,
      p_23_out => p_23_out,
      p_28_out => \^p_28_out\,
      p_3_out => \^p_3_out\,
      p_6_out => \^p_6_out\,
      p_73_out => p_73_out,
      re_6 => re_6,
      srst => srst,
      we_6 => we_6
    );
\gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_84
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\,
      clk_1 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\,
      clk_2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\,
      din(71 downto 0) => din(71 downto 0),
      fifo_prim_rd_en(7) => p_0_in,
      fifo_prim_rd_en(6) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      fifo_prim_rd_en(5) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      fifo_prim_rd_en(4) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      fifo_prim_rd_en(3) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      fifo_prim_rd_en(2) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      fifo_prim_rd_en(1) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      fifo_prim_rd_en(0) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      fifo_prim_wr_en(7) => p_0_in2_in,
      fifo_prim_wr_en(6) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      fifo_prim_wr_en(5) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      fifo_prim_wr_en(4) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      fifo_prim_wr_en(3) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      fifo_prim_wr_en(2) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      fifo_prim_wr_en(1) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      fifo_prim_wr_en(0) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      \gf36e2_inst.sngfifo36e2_0\ => \^clk_1\,
      \gf36e2_inst.sngfifo36e2_1\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_76\,
      p_13_out => p_13_out,
      p_18_out => \^p_18_out\,
      p_23_out => p_23_out,
      p_28_out => \^p_28_out\,
      p_3_out => \^p_3_out\,
      p_5_out(71 downto 0) => p_5_out(71 downto 0),
      p_6_out => \^p_6_out\,
      p_73_out => p_73_out,
      rd_en => rd_en,
      re_0 => re_0,
      re_1 => re_1,
      re_2 => re_2,
      re_3 => re_3,
      re_4 => re_4,
      re_5 => re_5,
      re_6 => re_6,
      srst => srst,
      we_0 => we_0,
      we_1 => we_1,
      we_2 => we_2,
      we_3 => we_3,
      we_4 => we_4,
      we_5 => we_5,
      we_6 => we_6,
      wr_en => wr_en
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_33_out,
      D => p_0_in2_in,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      S => \^clk_0\(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      R => \^clk_0\(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      R => \^clk_0\(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      R => \^clk_0\(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      R => \^clk_0\(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      R => \^clk_0\(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      R => \^clk_0\(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      Q => p_0_in2_in,
      R => \^clk_0\(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_mux_sel(0),
      O => plusOp(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      O => plusOp(1)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      I2 => dout_mux_sel(2),
      O => plusOp(2)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mux_sel(0),
      Q => dout_mux_sel_dly(0),
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mux_sel(1),
      Q => dout_mux_sel_dly(1),
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_mux_sel(2),
      Q => dout_mux_sel_dly(2),
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      Q => dout_mux_sel(0),
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(1),
      Q => dout_mux_sel(1),
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(2),
      Q => dout_mux_sel(2),
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => E(0),
      D => p_0_in,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      S => \^sr\(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      Q => p_0_in,
      R => \^sr\(0)
    );
rd_rst_busy_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_56_out,
      I1 => p_46_out,
      I2 => p_76_out,
      I3 => p_66_out,
      I4 => rd_rst_busy_INST_0_i_1_n_0,
      O => \^sr\(0)
    );
rd_rst_busy_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_26_out,
      I1 => p_36_out,
      I2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\,
      I3 => p_16_out,
      O => rd_rst_busy_INST_0_i_1_n_0
    );
\rst_val_sym.gextw_sym[1].inst_extdi_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(1)
    );
\rst_val_sym.gextw_sym[1].inst_extdi_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(0)
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_52_out,
      I1 => p_42_out,
      I2 => p_72_out,
      I3 => p_62_out,
      I4 => wr_rst_busy_INST_0_i_1_n_0,
      O => \^clk_0\(0)
    );
wr_rst_busy_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_22_out,
      I1 => p_32_out,
      I2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\,
      I3 => p_12_out,
      O => wr_rst_busy_INST_0_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_6 is
  port (
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_6 : entity is "builtin_extdepth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_6 is
  signal \dout[100]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[100]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[101]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[101]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[102]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[102]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[103]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[103]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[104]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[104]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[105]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[105]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[106]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[106]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[107]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[107]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[108]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[108]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[109]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[109]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[110]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[110]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[111]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[111]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[112]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[112]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[113]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[113]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[114]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[114]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[115]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[115]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[116]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[116]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[117]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[117]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[118]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[118]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[119]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[119]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[120]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[120]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[121]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[121]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[122]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[122]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[123]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[123]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[124]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[124]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[125]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[125]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[126]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[126]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[127]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[127]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[128]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[128]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[129]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[129]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[130]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[130]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[131]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[131]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[132]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[132]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[133]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[133]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[134]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[134]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[135]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[135]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[136]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[136]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[137]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[137]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[138]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[138]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[139]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[139]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[140]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[140]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[141]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[141]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[142]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[142]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[143]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[143]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[72]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[72]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[73]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[73]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[74]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[74]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[75]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[75]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[76]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[76]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[77]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[77]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[78]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[78]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[79]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[79]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[80]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[80]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[81]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[81]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[82]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[82]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[83]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[83]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[84]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[84]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[85]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[85]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[86]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[86]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[87]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[87]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[88]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[88]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[89]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[89]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[90]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[90]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[91]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[91]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[92]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[92]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[93]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[93]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[94]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[94]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[95]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[95]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[96]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[96]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[97]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[97]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[98]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[98]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[99]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[99]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal dout_mux_sel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout_mux_sel_dly : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_18_out : STD_LOGIC;
  signal p_22_out : STD_LOGIC;
  signal p_23_out : STD_LOGIC;
  signal p_26_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_28_out : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_33_out : STD_LOGIC;
  signal p_36_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_38_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_42_out : STD_LOGIC;
  signal p_46_out : STD_LOGIC;
  signal p_47_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_52_out : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_56_out : STD_LOGIC;
  signal p_57_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_58_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_62_out : STD_LOGIC;
  signal p_63_out : STD_LOGIC;
  signal p_66_out : STD_LOGIC;
  signal p_67_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_68_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_72_out : STD_LOGIC;
  signal p_73_out : STD_LOGIC;
  signal p_76_out : STD_LOGIC;
  signal p_77_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal re_0 : STD_LOGIC;
  signal re_2 : STD_LOGIC;
  signal re_3 : STD_LOGIC;
  signal re_4 : STD_LOGIC;
  signal re_5 : STD_LOGIC;
  signal re_6 : STD_LOGIC;
  signal re_7 : STD_LOGIC;
  signal srst_qr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of srst_qr : signal is "true";
  attribute msgon : string;
  attribute msgon of srst_qr : signal is "true";
  signal we_0 : STD_LOGIC;
  signal we_2 : STD_LOGIC;
  signal we_3 : STD_LOGIC;
  signal we_4 : STD_LOGIC;
  signal we_5 : STD_LOGIC;
  signal we_6 : STD_LOGIC;
  signal we_7 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_3\ : label is "soft_lutpair15";
begin
\dout[100]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[100]_INST_0_i_1_n_0\,
      I1 => \dout[100]_INST_0_i_2_n_0\,
      O => dout(28),
      S => dout_mux_sel_dly(2)
    );
\dout[100]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(28),
      I1 => p_57_out(28),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(28),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(28),
      O => \dout[100]_INST_0_i_1_n_0\
    );
\dout[100]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(28),
      I1 => p_17_out(28),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(28),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(28),
      O => \dout[100]_INST_0_i_2_n_0\
    );
\dout[101]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[101]_INST_0_i_1_n_0\,
      I1 => \dout[101]_INST_0_i_2_n_0\,
      O => dout(29),
      S => dout_mux_sel_dly(2)
    );
\dout[101]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(29),
      I1 => p_57_out(29),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(29),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(29),
      O => \dout[101]_INST_0_i_1_n_0\
    );
\dout[101]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(29),
      I1 => p_17_out(29),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(29),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(29),
      O => \dout[101]_INST_0_i_2_n_0\
    );
\dout[102]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[102]_INST_0_i_1_n_0\,
      I1 => \dout[102]_INST_0_i_2_n_0\,
      O => dout(30),
      S => dout_mux_sel_dly(2)
    );
\dout[102]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(30),
      I1 => p_57_out(30),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(30),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(30),
      O => \dout[102]_INST_0_i_1_n_0\
    );
\dout[102]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(30),
      I1 => p_17_out(30),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(30),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(30),
      O => \dout[102]_INST_0_i_2_n_0\
    );
\dout[103]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[103]_INST_0_i_1_n_0\,
      I1 => \dout[103]_INST_0_i_2_n_0\,
      O => dout(31),
      S => dout_mux_sel_dly(2)
    );
\dout[103]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(31),
      I1 => p_57_out(31),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(31),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(31),
      O => \dout[103]_INST_0_i_1_n_0\
    );
\dout[103]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(31),
      I1 => p_17_out(31),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(31),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(31),
      O => \dout[103]_INST_0_i_2_n_0\
    );
\dout[104]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[104]_INST_0_i_1_n_0\,
      I1 => \dout[104]_INST_0_i_2_n_0\,
      O => dout(32),
      S => dout_mux_sel_dly(2)
    );
\dout[104]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(32),
      I1 => p_57_out(32),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(32),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(32),
      O => \dout[104]_INST_0_i_1_n_0\
    );
\dout[104]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(32),
      I1 => p_17_out(32),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(32),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(32),
      O => \dout[104]_INST_0_i_2_n_0\
    );
\dout[105]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[105]_INST_0_i_1_n_0\,
      I1 => \dout[105]_INST_0_i_2_n_0\,
      O => dout(33),
      S => dout_mux_sel_dly(2)
    );
\dout[105]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(33),
      I1 => p_57_out(33),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(33),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(33),
      O => \dout[105]_INST_0_i_1_n_0\
    );
\dout[105]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(33),
      I1 => p_17_out(33),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(33),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(33),
      O => \dout[105]_INST_0_i_2_n_0\
    );
\dout[106]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[106]_INST_0_i_1_n_0\,
      I1 => \dout[106]_INST_0_i_2_n_0\,
      O => dout(34),
      S => dout_mux_sel_dly(2)
    );
\dout[106]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(34),
      I1 => p_57_out(34),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(34),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(34),
      O => \dout[106]_INST_0_i_1_n_0\
    );
\dout[106]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(34),
      I1 => p_17_out(34),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(34),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(34),
      O => \dout[106]_INST_0_i_2_n_0\
    );
\dout[107]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[107]_INST_0_i_1_n_0\,
      I1 => \dout[107]_INST_0_i_2_n_0\,
      O => dout(35),
      S => dout_mux_sel_dly(2)
    );
\dout[107]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(35),
      I1 => p_57_out(35),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(35),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(35),
      O => \dout[107]_INST_0_i_1_n_0\
    );
\dout[107]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(35),
      I1 => p_17_out(35),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(35),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(35),
      O => \dout[107]_INST_0_i_2_n_0\
    );
\dout[108]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[108]_INST_0_i_1_n_0\,
      I1 => \dout[108]_INST_0_i_2_n_0\,
      O => dout(36),
      S => dout_mux_sel_dly(2)
    );
\dout[108]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(36),
      I1 => p_57_out(36),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(36),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(36),
      O => \dout[108]_INST_0_i_1_n_0\
    );
\dout[108]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(36),
      I1 => p_17_out(36),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(36),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(36),
      O => \dout[108]_INST_0_i_2_n_0\
    );
\dout[109]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[109]_INST_0_i_1_n_0\,
      I1 => \dout[109]_INST_0_i_2_n_0\,
      O => dout(37),
      S => dout_mux_sel_dly(2)
    );
\dout[109]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(37),
      I1 => p_57_out(37),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(37),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(37),
      O => \dout[109]_INST_0_i_1_n_0\
    );
\dout[109]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(37),
      I1 => p_17_out(37),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(37),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(37),
      O => \dout[109]_INST_0_i_2_n_0\
    );
\dout[110]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[110]_INST_0_i_1_n_0\,
      I1 => \dout[110]_INST_0_i_2_n_0\,
      O => dout(38),
      S => dout_mux_sel_dly(2)
    );
\dout[110]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(38),
      I1 => p_57_out(38),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(38),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(38),
      O => \dout[110]_INST_0_i_1_n_0\
    );
\dout[110]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(38),
      I1 => p_17_out(38),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(38),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(38),
      O => \dout[110]_INST_0_i_2_n_0\
    );
\dout[111]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[111]_INST_0_i_1_n_0\,
      I1 => \dout[111]_INST_0_i_2_n_0\,
      O => dout(39),
      S => dout_mux_sel_dly(2)
    );
\dout[111]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(39),
      I1 => p_57_out(39),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(39),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(39),
      O => \dout[111]_INST_0_i_1_n_0\
    );
\dout[111]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(39),
      I1 => p_17_out(39),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(39),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(39),
      O => \dout[111]_INST_0_i_2_n_0\
    );
\dout[112]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[112]_INST_0_i_1_n_0\,
      I1 => \dout[112]_INST_0_i_2_n_0\,
      O => dout(40),
      S => dout_mux_sel_dly(2)
    );
\dout[112]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(40),
      I1 => p_57_out(40),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(40),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(40),
      O => \dout[112]_INST_0_i_1_n_0\
    );
\dout[112]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(40),
      I1 => p_17_out(40),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(40),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(40),
      O => \dout[112]_INST_0_i_2_n_0\
    );
\dout[113]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[113]_INST_0_i_1_n_0\,
      I1 => \dout[113]_INST_0_i_2_n_0\,
      O => dout(41),
      S => dout_mux_sel_dly(2)
    );
\dout[113]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(41),
      I1 => p_57_out(41),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(41),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(41),
      O => \dout[113]_INST_0_i_1_n_0\
    );
\dout[113]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(41),
      I1 => p_17_out(41),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(41),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(41),
      O => \dout[113]_INST_0_i_2_n_0\
    );
\dout[114]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[114]_INST_0_i_1_n_0\,
      I1 => \dout[114]_INST_0_i_2_n_0\,
      O => dout(42),
      S => dout_mux_sel_dly(2)
    );
\dout[114]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(42),
      I1 => p_57_out(42),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(42),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(42),
      O => \dout[114]_INST_0_i_1_n_0\
    );
\dout[114]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(42),
      I1 => p_17_out(42),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(42),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(42),
      O => \dout[114]_INST_0_i_2_n_0\
    );
\dout[115]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[115]_INST_0_i_1_n_0\,
      I1 => \dout[115]_INST_0_i_2_n_0\,
      O => dout(43),
      S => dout_mux_sel_dly(2)
    );
\dout[115]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(43),
      I1 => p_57_out(43),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(43),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(43),
      O => \dout[115]_INST_0_i_1_n_0\
    );
\dout[115]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(43),
      I1 => p_17_out(43),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(43),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(43),
      O => \dout[115]_INST_0_i_2_n_0\
    );
\dout[116]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[116]_INST_0_i_1_n_0\,
      I1 => \dout[116]_INST_0_i_2_n_0\,
      O => dout(44),
      S => dout_mux_sel_dly(2)
    );
\dout[116]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(44),
      I1 => p_57_out(44),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(44),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(44),
      O => \dout[116]_INST_0_i_1_n_0\
    );
\dout[116]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(44),
      I1 => p_17_out(44),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(44),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(44),
      O => \dout[116]_INST_0_i_2_n_0\
    );
\dout[117]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[117]_INST_0_i_1_n_0\,
      I1 => \dout[117]_INST_0_i_2_n_0\,
      O => dout(45),
      S => dout_mux_sel_dly(2)
    );
\dout[117]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(45),
      I1 => p_57_out(45),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(45),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(45),
      O => \dout[117]_INST_0_i_1_n_0\
    );
\dout[117]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(45),
      I1 => p_17_out(45),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(45),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(45),
      O => \dout[117]_INST_0_i_2_n_0\
    );
\dout[118]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[118]_INST_0_i_1_n_0\,
      I1 => \dout[118]_INST_0_i_2_n_0\,
      O => dout(46),
      S => dout_mux_sel_dly(2)
    );
\dout[118]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(46),
      I1 => p_57_out(46),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(46),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(46),
      O => \dout[118]_INST_0_i_1_n_0\
    );
\dout[118]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(46),
      I1 => p_17_out(46),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(46),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(46),
      O => \dout[118]_INST_0_i_2_n_0\
    );
\dout[119]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[119]_INST_0_i_1_n_0\,
      I1 => \dout[119]_INST_0_i_2_n_0\,
      O => dout(47),
      S => dout_mux_sel_dly(2)
    );
\dout[119]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(47),
      I1 => p_57_out(47),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(47),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(47),
      O => \dout[119]_INST_0_i_1_n_0\
    );
\dout[119]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(47),
      I1 => p_17_out(47),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(47),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(47),
      O => \dout[119]_INST_0_i_2_n_0\
    );
\dout[120]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[120]_INST_0_i_1_n_0\,
      I1 => \dout[120]_INST_0_i_2_n_0\,
      O => dout(48),
      S => dout_mux_sel_dly(2)
    );
\dout[120]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(48),
      I1 => p_57_out(48),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(48),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(48),
      O => \dout[120]_INST_0_i_1_n_0\
    );
\dout[120]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(48),
      I1 => p_17_out(48),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(48),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(48),
      O => \dout[120]_INST_0_i_2_n_0\
    );
\dout[121]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[121]_INST_0_i_1_n_0\,
      I1 => \dout[121]_INST_0_i_2_n_0\,
      O => dout(49),
      S => dout_mux_sel_dly(2)
    );
\dout[121]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(49),
      I1 => p_57_out(49),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(49),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(49),
      O => \dout[121]_INST_0_i_1_n_0\
    );
\dout[121]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(49),
      I1 => p_17_out(49),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(49),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(49),
      O => \dout[121]_INST_0_i_2_n_0\
    );
\dout[122]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[122]_INST_0_i_1_n_0\,
      I1 => \dout[122]_INST_0_i_2_n_0\,
      O => dout(50),
      S => dout_mux_sel_dly(2)
    );
\dout[122]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(50),
      I1 => p_57_out(50),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(50),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(50),
      O => \dout[122]_INST_0_i_1_n_0\
    );
\dout[122]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(50),
      I1 => p_17_out(50),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(50),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(50),
      O => \dout[122]_INST_0_i_2_n_0\
    );
\dout[123]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[123]_INST_0_i_1_n_0\,
      I1 => \dout[123]_INST_0_i_2_n_0\,
      O => dout(51),
      S => dout_mux_sel_dly(2)
    );
\dout[123]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(51),
      I1 => p_57_out(51),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(51),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(51),
      O => \dout[123]_INST_0_i_1_n_0\
    );
\dout[123]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(51),
      I1 => p_17_out(51),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(51),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(51),
      O => \dout[123]_INST_0_i_2_n_0\
    );
\dout[124]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[124]_INST_0_i_1_n_0\,
      I1 => \dout[124]_INST_0_i_2_n_0\,
      O => dout(52),
      S => dout_mux_sel_dly(2)
    );
\dout[124]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(52),
      I1 => p_57_out(52),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(52),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(52),
      O => \dout[124]_INST_0_i_1_n_0\
    );
\dout[124]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(52),
      I1 => p_17_out(52),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(52),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(52),
      O => \dout[124]_INST_0_i_2_n_0\
    );
\dout[125]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[125]_INST_0_i_1_n_0\,
      I1 => \dout[125]_INST_0_i_2_n_0\,
      O => dout(53),
      S => dout_mux_sel_dly(2)
    );
\dout[125]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(53),
      I1 => p_57_out(53),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(53),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(53),
      O => \dout[125]_INST_0_i_1_n_0\
    );
\dout[125]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(53),
      I1 => p_17_out(53),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(53),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(53),
      O => \dout[125]_INST_0_i_2_n_0\
    );
\dout[126]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[126]_INST_0_i_1_n_0\,
      I1 => \dout[126]_INST_0_i_2_n_0\,
      O => dout(54),
      S => dout_mux_sel_dly(2)
    );
\dout[126]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(54),
      I1 => p_57_out(54),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(54),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(54),
      O => \dout[126]_INST_0_i_1_n_0\
    );
\dout[126]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(54),
      I1 => p_17_out(54),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(54),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(54),
      O => \dout[126]_INST_0_i_2_n_0\
    );
\dout[127]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[127]_INST_0_i_1_n_0\,
      I1 => \dout[127]_INST_0_i_2_n_0\,
      O => dout(55),
      S => dout_mux_sel_dly(2)
    );
\dout[127]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(55),
      I1 => p_57_out(55),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(55),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(55),
      O => \dout[127]_INST_0_i_1_n_0\
    );
\dout[127]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(55),
      I1 => p_17_out(55),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(55),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(55),
      O => \dout[127]_INST_0_i_2_n_0\
    );
\dout[128]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[128]_INST_0_i_1_n_0\,
      I1 => \dout[128]_INST_0_i_2_n_0\,
      O => dout(56),
      S => dout_mux_sel_dly(2)
    );
\dout[128]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(56),
      I1 => p_57_out(56),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(56),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(56),
      O => \dout[128]_INST_0_i_1_n_0\
    );
\dout[128]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(56),
      I1 => p_17_out(56),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(56),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(56),
      O => \dout[128]_INST_0_i_2_n_0\
    );
\dout[129]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[129]_INST_0_i_1_n_0\,
      I1 => \dout[129]_INST_0_i_2_n_0\,
      O => dout(57),
      S => dout_mux_sel_dly(2)
    );
\dout[129]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(57),
      I1 => p_57_out(57),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(57),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(57),
      O => \dout[129]_INST_0_i_1_n_0\
    );
\dout[129]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(57),
      I1 => p_17_out(57),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(57),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(57),
      O => \dout[129]_INST_0_i_2_n_0\
    );
\dout[130]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[130]_INST_0_i_1_n_0\,
      I1 => \dout[130]_INST_0_i_2_n_0\,
      O => dout(58),
      S => dout_mux_sel_dly(2)
    );
\dout[130]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(58),
      I1 => p_57_out(58),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(58),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(58),
      O => \dout[130]_INST_0_i_1_n_0\
    );
\dout[130]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(58),
      I1 => p_17_out(58),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(58),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(58),
      O => \dout[130]_INST_0_i_2_n_0\
    );
\dout[131]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[131]_INST_0_i_1_n_0\,
      I1 => \dout[131]_INST_0_i_2_n_0\,
      O => dout(59),
      S => dout_mux_sel_dly(2)
    );
\dout[131]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(59),
      I1 => p_57_out(59),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(59),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(59),
      O => \dout[131]_INST_0_i_1_n_0\
    );
\dout[131]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(59),
      I1 => p_17_out(59),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(59),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(59),
      O => \dout[131]_INST_0_i_2_n_0\
    );
\dout[132]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[132]_INST_0_i_1_n_0\,
      I1 => \dout[132]_INST_0_i_2_n_0\,
      O => dout(60),
      S => dout_mux_sel_dly(2)
    );
\dout[132]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(60),
      I1 => p_57_out(60),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(60),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(60),
      O => \dout[132]_INST_0_i_1_n_0\
    );
\dout[132]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(60),
      I1 => p_17_out(60),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(60),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(60),
      O => \dout[132]_INST_0_i_2_n_0\
    );
\dout[133]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[133]_INST_0_i_1_n_0\,
      I1 => \dout[133]_INST_0_i_2_n_0\,
      O => dout(61),
      S => dout_mux_sel_dly(2)
    );
\dout[133]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(61),
      I1 => p_57_out(61),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(61),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(61),
      O => \dout[133]_INST_0_i_1_n_0\
    );
\dout[133]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(61),
      I1 => p_17_out(61),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(61),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(61),
      O => \dout[133]_INST_0_i_2_n_0\
    );
\dout[134]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[134]_INST_0_i_1_n_0\,
      I1 => \dout[134]_INST_0_i_2_n_0\,
      O => dout(62),
      S => dout_mux_sel_dly(2)
    );
\dout[134]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(62),
      I1 => p_57_out(62),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(62),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(62),
      O => \dout[134]_INST_0_i_1_n_0\
    );
\dout[134]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(62),
      I1 => p_17_out(62),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(62),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(62),
      O => \dout[134]_INST_0_i_2_n_0\
    );
\dout[135]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[135]_INST_0_i_1_n_0\,
      I1 => \dout[135]_INST_0_i_2_n_0\,
      O => dout(63),
      S => dout_mux_sel_dly(2)
    );
\dout[135]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(63),
      I1 => p_57_out(63),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(63),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(63),
      O => \dout[135]_INST_0_i_1_n_0\
    );
\dout[135]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(63),
      I1 => p_17_out(63),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(63),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(63),
      O => \dout[135]_INST_0_i_2_n_0\
    );
\dout[136]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[136]_INST_0_i_1_n_0\,
      I1 => \dout[136]_INST_0_i_2_n_0\,
      O => dout(64),
      S => dout_mux_sel_dly(2)
    );
\dout[136]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(64),
      I1 => p_57_out(64),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(64),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(64),
      O => \dout[136]_INST_0_i_1_n_0\
    );
\dout[136]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(64),
      I1 => p_17_out(64),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(64),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(64),
      O => \dout[136]_INST_0_i_2_n_0\
    );
\dout[137]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[137]_INST_0_i_1_n_0\,
      I1 => \dout[137]_INST_0_i_2_n_0\,
      O => dout(65),
      S => dout_mux_sel_dly(2)
    );
\dout[137]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(65),
      I1 => p_57_out(65),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(65),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(65),
      O => \dout[137]_INST_0_i_1_n_0\
    );
\dout[137]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(65),
      I1 => p_17_out(65),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(65),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(65),
      O => \dout[137]_INST_0_i_2_n_0\
    );
\dout[138]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[138]_INST_0_i_1_n_0\,
      I1 => \dout[138]_INST_0_i_2_n_0\,
      O => dout(66),
      S => dout_mux_sel_dly(2)
    );
\dout[138]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(66),
      I1 => p_57_out(66),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(66),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(66),
      O => \dout[138]_INST_0_i_1_n_0\
    );
\dout[138]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(66),
      I1 => p_17_out(66),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(66),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(66),
      O => \dout[138]_INST_0_i_2_n_0\
    );
\dout[139]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[139]_INST_0_i_1_n_0\,
      I1 => \dout[139]_INST_0_i_2_n_0\,
      O => dout(67),
      S => dout_mux_sel_dly(2)
    );
\dout[139]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(67),
      I1 => p_57_out(67),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(67),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(67),
      O => \dout[139]_INST_0_i_1_n_0\
    );
\dout[139]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(67),
      I1 => p_17_out(67),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(67),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(67),
      O => \dout[139]_INST_0_i_2_n_0\
    );
\dout[140]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[140]_INST_0_i_1_n_0\,
      I1 => \dout[140]_INST_0_i_2_n_0\,
      O => dout(68),
      S => dout_mux_sel_dly(2)
    );
\dout[140]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(68),
      I1 => p_57_out(68),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(68),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(68),
      O => \dout[140]_INST_0_i_1_n_0\
    );
\dout[140]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(68),
      I1 => p_17_out(68),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(68),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(68),
      O => \dout[140]_INST_0_i_2_n_0\
    );
\dout[141]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[141]_INST_0_i_1_n_0\,
      I1 => \dout[141]_INST_0_i_2_n_0\,
      O => dout(69),
      S => dout_mux_sel_dly(2)
    );
\dout[141]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(69),
      I1 => p_57_out(69),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(69),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(69),
      O => \dout[141]_INST_0_i_1_n_0\
    );
\dout[141]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(69),
      I1 => p_17_out(69),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(69),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(69),
      O => \dout[141]_INST_0_i_2_n_0\
    );
\dout[142]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[142]_INST_0_i_1_n_0\,
      I1 => \dout[142]_INST_0_i_2_n_0\,
      O => dout(70),
      S => dout_mux_sel_dly(2)
    );
\dout[142]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(70),
      I1 => p_57_out(70),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(70),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(70),
      O => \dout[142]_INST_0_i_1_n_0\
    );
\dout[142]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(70),
      I1 => p_17_out(70),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(70),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(70),
      O => \dout[142]_INST_0_i_2_n_0\
    );
\dout[143]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[143]_INST_0_i_1_n_0\,
      I1 => \dout[143]_INST_0_i_2_n_0\,
      O => dout(71),
      S => dout_mux_sel_dly(2)
    );
\dout[143]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(71),
      I1 => p_57_out(71),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(71),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(71),
      O => \dout[143]_INST_0_i_1_n_0\
    );
\dout[143]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(71),
      I1 => p_17_out(71),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(71),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(71),
      O => \dout[143]_INST_0_i_2_n_0\
    );
\dout[72]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[72]_INST_0_i_1_n_0\,
      I1 => \dout[72]_INST_0_i_2_n_0\,
      O => dout(0),
      S => dout_mux_sel_dly(2)
    );
\dout[72]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(0),
      I1 => p_57_out(0),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(0),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(0),
      O => \dout[72]_INST_0_i_1_n_0\
    );
\dout[72]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(0),
      I1 => p_17_out(0),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(0),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(0),
      O => \dout[72]_INST_0_i_2_n_0\
    );
\dout[73]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[73]_INST_0_i_1_n_0\,
      I1 => \dout[73]_INST_0_i_2_n_0\,
      O => dout(1),
      S => dout_mux_sel_dly(2)
    );
\dout[73]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(1),
      I1 => p_57_out(1),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(1),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(1),
      O => \dout[73]_INST_0_i_1_n_0\
    );
\dout[73]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(1),
      I1 => p_17_out(1),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(1),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(1),
      O => \dout[73]_INST_0_i_2_n_0\
    );
\dout[74]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[74]_INST_0_i_1_n_0\,
      I1 => \dout[74]_INST_0_i_2_n_0\,
      O => dout(2),
      S => dout_mux_sel_dly(2)
    );
\dout[74]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(2),
      I1 => p_57_out(2),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(2),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(2),
      O => \dout[74]_INST_0_i_1_n_0\
    );
\dout[74]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(2),
      I1 => p_17_out(2),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(2),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(2),
      O => \dout[74]_INST_0_i_2_n_0\
    );
\dout[75]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[75]_INST_0_i_1_n_0\,
      I1 => \dout[75]_INST_0_i_2_n_0\,
      O => dout(3),
      S => dout_mux_sel_dly(2)
    );
\dout[75]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(3),
      I1 => p_57_out(3),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(3),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(3),
      O => \dout[75]_INST_0_i_1_n_0\
    );
\dout[75]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(3),
      I1 => p_17_out(3),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(3),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(3),
      O => \dout[75]_INST_0_i_2_n_0\
    );
\dout[76]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[76]_INST_0_i_1_n_0\,
      I1 => \dout[76]_INST_0_i_2_n_0\,
      O => dout(4),
      S => dout_mux_sel_dly(2)
    );
\dout[76]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(4),
      I1 => p_57_out(4),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(4),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(4),
      O => \dout[76]_INST_0_i_1_n_0\
    );
\dout[76]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(4),
      I1 => p_17_out(4),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(4),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(4),
      O => \dout[76]_INST_0_i_2_n_0\
    );
\dout[77]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[77]_INST_0_i_1_n_0\,
      I1 => \dout[77]_INST_0_i_2_n_0\,
      O => dout(5),
      S => dout_mux_sel_dly(2)
    );
\dout[77]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(5),
      I1 => p_57_out(5),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(5),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(5),
      O => \dout[77]_INST_0_i_1_n_0\
    );
\dout[77]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(5),
      I1 => p_17_out(5),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(5),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(5),
      O => \dout[77]_INST_0_i_2_n_0\
    );
\dout[78]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[78]_INST_0_i_1_n_0\,
      I1 => \dout[78]_INST_0_i_2_n_0\,
      O => dout(6),
      S => dout_mux_sel_dly(2)
    );
\dout[78]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(6),
      I1 => p_57_out(6),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(6),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(6),
      O => \dout[78]_INST_0_i_1_n_0\
    );
\dout[78]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(6),
      I1 => p_17_out(6),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(6),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(6),
      O => \dout[78]_INST_0_i_2_n_0\
    );
\dout[79]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[79]_INST_0_i_1_n_0\,
      I1 => \dout[79]_INST_0_i_2_n_0\,
      O => dout(7),
      S => dout_mux_sel_dly(2)
    );
\dout[79]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(7),
      I1 => p_57_out(7),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(7),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(7),
      O => \dout[79]_INST_0_i_1_n_0\
    );
\dout[79]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(7),
      I1 => p_17_out(7),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(7),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(7),
      O => \dout[79]_INST_0_i_2_n_0\
    );
\dout[80]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[80]_INST_0_i_1_n_0\,
      I1 => \dout[80]_INST_0_i_2_n_0\,
      O => dout(8),
      S => dout_mux_sel_dly(2)
    );
\dout[80]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(8),
      I1 => p_57_out(8),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(8),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(8),
      O => \dout[80]_INST_0_i_1_n_0\
    );
\dout[80]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(8),
      I1 => p_17_out(8),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(8),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(8),
      O => \dout[80]_INST_0_i_2_n_0\
    );
\dout[81]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[81]_INST_0_i_1_n_0\,
      I1 => \dout[81]_INST_0_i_2_n_0\,
      O => dout(9),
      S => dout_mux_sel_dly(2)
    );
\dout[81]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(9),
      I1 => p_57_out(9),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(9),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(9),
      O => \dout[81]_INST_0_i_1_n_0\
    );
\dout[81]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(9),
      I1 => p_17_out(9),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(9),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(9),
      O => \dout[81]_INST_0_i_2_n_0\
    );
\dout[82]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[82]_INST_0_i_1_n_0\,
      I1 => \dout[82]_INST_0_i_2_n_0\,
      O => dout(10),
      S => dout_mux_sel_dly(2)
    );
\dout[82]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(10),
      I1 => p_57_out(10),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(10),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(10),
      O => \dout[82]_INST_0_i_1_n_0\
    );
\dout[82]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(10),
      I1 => p_17_out(10),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(10),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(10),
      O => \dout[82]_INST_0_i_2_n_0\
    );
\dout[83]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[83]_INST_0_i_1_n_0\,
      I1 => \dout[83]_INST_0_i_2_n_0\,
      O => dout(11),
      S => dout_mux_sel_dly(2)
    );
\dout[83]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(11),
      I1 => p_57_out(11),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(11),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(11),
      O => \dout[83]_INST_0_i_1_n_0\
    );
\dout[83]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(11),
      I1 => p_17_out(11),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(11),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(11),
      O => \dout[83]_INST_0_i_2_n_0\
    );
\dout[84]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[84]_INST_0_i_1_n_0\,
      I1 => \dout[84]_INST_0_i_2_n_0\,
      O => dout(12),
      S => dout_mux_sel_dly(2)
    );
\dout[84]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(12),
      I1 => p_57_out(12),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(12),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(12),
      O => \dout[84]_INST_0_i_1_n_0\
    );
\dout[84]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(12),
      I1 => p_17_out(12),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(12),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(12),
      O => \dout[84]_INST_0_i_2_n_0\
    );
\dout[85]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[85]_INST_0_i_1_n_0\,
      I1 => \dout[85]_INST_0_i_2_n_0\,
      O => dout(13),
      S => dout_mux_sel_dly(2)
    );
\dout[85]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(13),
      I1 => p_57_out(13),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(13),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(13),
      O => \dout[85]_INST_0_i_1_n_0\
    );
\dout[85]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(13),
      I1 => p_17_out(13),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(13),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(13),
      O => \dout[85]_INST_0_i_2_n_0\
    );
\dout[86]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[86]_INST_0_i_1_n_0\,
      I1 => \dout[86]_INST_0_i_2_n_0\,
      O => dout(14),
      S => dout_mux_sel_dly(2)
    );
\dout[86]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(14),
      I1 => p_57_out(14),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(14),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(14),
      O => \dout[86]_INST_0_i_1_n_0\
    );
\dout[86]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(14),
      I1 => p_17_out(14),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(14),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(14),
      O => \dout[86]_INST_0_i_2_n_0\
    );
\dout[87]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[87]_INST_0_i_1_n_0\,
      I1 => \dout[87]_INST_0_i_2_n_0\,
      O => dout(15),
      S => dout_mux_sel_dly(2)
    );
\dout[87]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(15),
      I1 => p_57_out(15),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(15),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(15),
      O => \dout[87]_INST_0_i_1_n_0\
    );
\dout[87]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(15),
      I1 => p_17_out(15),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(15),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(15),
      O => \dout[87]_INST_0_i_2_n_0\
    );
\dout[88]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[88]_INST_0_i_1_n_0\,
      I1 => \dout[88]_INST_0_i_2_n_0\,
      O => dout(16),
      S => dout_mux_sel_dly(2)
    );
\dout[88]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(16),
      I1 => p_57_out(16),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(16),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(16),
      O => \dout[88]_INST_0_i_1_n_0\
    );
\dout[88]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(16),
      I1 => p_17_out(16),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(16),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(16),
      O => \dout[88]_INST_0_i_2_n_0\
    );
\dout[89]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[89]_INST_0_i_1_n_0\,
      I1 => \dout[89]_INST_0_i_2_n_0\,
      O => dout(17),
      S => dout_mux_sel_dly(2)
    );
\dout[89]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(17),
      I1 => p_57_out(17),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(17),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(17),
      O => \dout[89]_INST_0_i_1_n_0\
    );
\dout[89]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(17),
      I1 => p_17_out(17),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(17),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(17),
      O => \dout[89]_INST_0_i_2_n_0\
    );
\dout[90]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[90]_INST_0_i_1_n_0\,
      I1 => \dout[90]_INST_0_i_2_n_0\,
      O => dout(18),
      S => dout_mux_sel_dly(2)
    );
\dout[90]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(18),
      I1 => p_57_out(18),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(18),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(18),
      O => \dout[90]_INST_0_i_1_n_0\
    );
\dout[90]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(18),
      I1 => p_17_out(18),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(18),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(18),
      O => \dout[90]_INST_0_i_2_n_0\
    );
\dout[91]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[91]_INST_0_i_1_n_0\,
      I1 => \dout[91]_INST_0_i_2_n_0\,
      O => dout(19),
      S => dout_mux_sel_dly(2)
    );
\dout[91]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(19),
      I1 => p_57_out(19),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(19),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(19),
      O => \dout[91]_INST_0_i_1_n_0\
    );
\dout[91]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(19),
      I1 => p_17_out(19),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(19),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(19),
      O => \dout[91]_INST_0_i_2_n_0\
    );
\dout[92]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[92]_INST_0_i_1_n_0\,
      I1 => \dout[92]_INST_0_i_2_n_0\,
      O => dout(20),
      S => dout_mux_sel_dly(2)
    );
\dout[92]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(20),
      I1 => p_57_out(20),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(20),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(20),
      O => \dout[92]_INST_0_i_1_n_0\
    );
\dout[92]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(20),
      I1 => p_17_out(20),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(20),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(20),
      O => \dout[92]_INST_0_i_2_n_0\
    );
\dout[93]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[93]_INST_0_i_1_n_0\,
      I1 => \dout[93]_INST_0_i_2_n_0\,
      O => dout(21),
      S => dout_mux_sel_dly(2)
    );
\dout[93]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(21),
      I1 => p_57_out(21),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(21),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(21),
      O => \dout[93]_INST_0_i_1_n_0\
    );
\dout[93]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(21),
      I1 => p_17_out(21),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(21),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(21),
      O => \dout[93]_INST_0_i_2_n_0\
    );
\dout[94]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[94]_INST_0_i_1_n_0\,
      I1 => \dout[94]_INST_0_i_2_n_0\,
      O => dout(22),
      S => dout_mux_sel_dly(2)
    );
\dout[94]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(22),
      I1 => p_57_out(22),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(22),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(22),
      O => \dout[94]_INST_0_i_1_n_0\
    );
\dout[94]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(22),
      I1 => p_17_out(22),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(22),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(22),
      O => \dout[94]_INST_0_i_2_n_0\
    );
\dout[95]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[95]_INST_0_i_1_n_0\,
      I1 => \dout[95]_INST_0_i_2_n_0\,
      O => dout(23),
      S => dout_mux_sel_dly(2)
    );
\dout[95]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(23),
      I1 => p_57_out(23),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(23),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(23),
      O => \dout[95]_INST_0_i_1_n_0\
    );
\dout[95]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(23),
      I1 => p_17_out(23),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(23),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(23),
      O => \dout[95]_INST_0_i_2_n_0\
    );
\dout[96]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[96]_INST_0_i_1_n_0\,
      I1 => \dout[96]_INST_0_i_2_n_0\,
      O => dout(24),
      S => dout_mux_sel_dly(2)
    );
\dout[96]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(24),
      I1 => p_57_out(24),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(24),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(24),
      O => \dout[96]_INST_0_i_1_n_0\
    );
\dout[96]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(24),
      I1 => p_17_out(24),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(24),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(24),
      O => \dout[96]_INST_0_i_2_n_0\
    );
\dout[97]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[97]_INST_0_i_1_n_0\,
      I1 => \dout[97]_INST_0_i_2_n_0\,
      O => dout(25),
      S => dout_mux_sel_dly(2)
    );
\dout[97]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(25),
      I1 => p_57_out(25),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(25),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(25),
      O => \dout[97]_INST_0_i_1_n_0\
    );
\dout[97]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(25),
      I1 => p_17_out(25),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(25),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(25),
      O => \dout[97]_INST_0_i_2_n_0\
    );
\dout[98]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[98]_INST_0_i_1_n_0\,
      I1 => \dout[98]_INST_0_i_2_n_0\,
      O => dout(26),
      S => dout_mux_sel_dly(2)
    );
\dout[98]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(26),
      I1 => p_57_out(26),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(26),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(26),
      O => \dout[98]_INST_0_i_1_n_0\
    );
\dout[98]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(26),
      I1 => p_17_out(26),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(26),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(26),
      O => \dout[98]_INST_0_i_2_n_0\
    );
\dout[99]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[99]_INST_0_i_1_n_0\,
      I1 => \dout[99]_INST_0_i_2_n_0\,
      O => dout(27),
      S => dout_mux_sel_dly(2)
    );
\dout[99]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(27),
      I1 => p_57_out(27),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(27),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(27),
      O => \dout[99]_INST_0_i_1_n_0\
    );
\dout[99]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(27),
      I1 => p_17_out(27),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(27),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(27),
      O => \dout[99]_INST_0_i_2_n_0\
    );
\gmult_prim.gll_chain.gp1[0].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_69
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_3_out => p_3_out,
      p_72_out => p_72_out,
      p_73_out => p_73_out,
      p_76_out => p_76_out,
      p_77_out(71 downto 0) => p_77_out(71 downto 0),
      re_0 => re_0,
      srst => srst,
      we_0 => we_0
    );
\gmult_prim.gll_chain.gp1[1].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_70
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      fifo_prim_rd_en(7) => p_0_in,
      fifo_prim_rd_en(6) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      fifo_prim_rd_en(5) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      fifo_prim_rd_en(4) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      fifo_prim_rd_en(3) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      fifo_prim_rd_en(2) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      fifo_prim_rd_en(1) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      fifo_prim_rd_en(0) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      fifo_prim_wr_en(7) => p_0_in2_in,
      fifo_prim_wr_en(6) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      fifo_prim_wr_en(5) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      fifo_prim_wr_en(4) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      fifo_prim_wr_en(3) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      fifo_prim_wr_en(2) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      fifo_prim_wr_en(1) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      fifo_prim_wr_en(0) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      \gf36e2_inst.sngfifo36e2_0\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      \gf36e2_inst.sngfifo36e2_1\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      p_53_out => p_53_out,
      p_58_out => p_58_out,
      p_62_out => p_62_out,
      p_63_out => p_63_out,
      p_66_out => p_66_out,
      p_67_out(71 downto 0) => p_67_out(71 downto 0),
      p_68_out => p_68_out,
      rd_en => rd_en,
      re_0 => re_0,
      re_2 => re_2,
      re_3 => re_3,
      re_4 => re_4,
      re_5 => re_5,
      re_6 => re_6,
      re_7 => re_7,
      srst => srst,
      we_0 => we_0,
      we_2 => we_2,
      we_3 => we_3,
      we_4 => we_4,
      we_5 => we_5,
      we_6 => we_6,
      we_7 => we_7,
      wr_en => wr_en
    );
\gmult_prim.gll_chain.gp1[2].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_71
     port map (
      E(0) => p_31_out,
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      p_52_out => p_52_out,
      p_53_out => p_53_out,
      p_56_out => p_56_out,
      p_57_out(71 downto 0) => p_57_out(71 downto 0),
      p_58_out => p_58_out,
      p_63_out => p_63_out,
      p_68_out => p_68_out,
      rd_en => rd_en,
      re_2 => re_2,
      srst => srst,
      we_2 => we_2,
      wr_en => wr_en,
      wr_en_0(0) => p_33_out
    );
\gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_72
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      clk_1 => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      din(71 downto 0) => din(71 downto 0),
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\,
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\ => \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\,
      p_13_out => p_13_out,
      p_18_out => p_18_out,
      p_23_out => p_23_out,
      p_28_out => p_28_out,
      p_38_out => p_38_out,
      p_3_out => p_3_out,
      p_42_out => p_42_out,
      p_46_out => p_46_out,
      p_47_out(71 downto 0) => p_47_out(71 downto 0),
      p_6_out => p_6_out,
      p_73_out => p_73_out,
      re_3 => re_3,
      srst => srst,
      we_3 => we_3
    );
\gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_73
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\,
      din(71 downto 0) => din(71 downto 0),
      p_32_out => p_32_out,
      p_36_out => p_36_out,
      p_37_out(71 downto 0) => p_37_out(71 downto 0),
      p_38_out => p_38_out,
      re_4 => re_4,
      srst => srst,
      we_4 => we_4
    );
\gmult_prim.gll_chain.gp1[5].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_74
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_22_out => p_22_out,
      p_23_out => p_23_out,
      p_26_out => p_26_out,
      p_27_out(71 downto 0) => p_27_out(71 downto 0),
      p_28_out => p_28_out,
      re_5 => re_5,
      srst => srst,
      we_5 => we_5
    );
\gmult_prim.gll_chain.gp1[6].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_75
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_12_out => p_12_out,
      p_13_out => p_13_out,
      p_16_out => p_16_out,
      p_17_out(71 downto 0) => p_17_out(71 downto 0),
      p_18_out => p_18_out,
      re_6 => re_6,
      srst => srst,
      we_6 => we_6
    );
\gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_76
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\,
      clk_1 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\,
      clk_2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\,
      din(71 downto 0) => din(71 downto 0),
      p_5_out(71 downto 0) => p_5_out(71 downto 0),
      p_6_out => p_6_out,
      re_7 => re_7,
      srst => srst,
      we_7 => we_7
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_52_out,
      I1 => p_42_out,
      I2 => p_72_out,
      I3 => p_62_out,
      I4 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\,
      O => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_22_out,
      I1 => p_32_out,
      I2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\,
      I3 => p_12_out,
      O => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_33_out,
      D => p_0_in2_in,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      S => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      Q => p_0_in2_in,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_mux_sel(0),
      O => plusOp(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      O => plusOp(1)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_56_out,
      I1 => p_46_out,
      I2 => p_76_out,
      I3 => p_66_out,
      I4 => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\,
      O => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      I2 => dout_mux_sel(2),
      O => plusOp(2)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_26_out,
      I1 => p_36_out,
      I2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\,
      I3 => p_16_out,
      O => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(0),
      Q => dout_mux_sel_dly(0),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(1),
      Q => dout_mux_sel_dly(1),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(2),
      Q => dout_mux_sel_dly(2),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(0),
      Q => dout_mux_sel(0),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(1),
      Q => dout_mux_sel(1),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(2),
      Q => dout_mux_sel(2),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_31_out,
      D => p_0_in,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      S => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      Q => p_0_in,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\rst_val_sym.gextw_sym[2].inst_extdi_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(1)
    );
\rst_val_sym.gextw_sym[2].inst_extdi_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_7 is
  port (
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_7 : entity is "builtin_extdepth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_7 is
  signal \dout[144]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[144]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[145]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[145]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[146]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[146]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[147]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[147]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[148]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[148]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[149]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[149]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[150]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[150]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[151]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[151]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[152]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[152]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[153]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[153]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[154]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[154]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[155]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[155]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[156]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[156]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[157]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[157]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[158]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[158]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[159]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[159]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[160]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[160]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[161]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[161]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[162]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[162]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[163]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[163]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[164]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[164]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[165]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[165]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[166]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[166]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[167]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[167]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[168]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[168]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[169]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[169]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[170]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[170]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[171]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[171]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[172]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[172]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[173]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[173]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[174]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[174]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[175]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[175]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[176]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[176]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[177]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[177]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[178]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[178]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[179]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[179]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[180]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[180]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[181]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[181]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[182]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[182]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[183]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[183]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[184]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[184]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[185]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[185]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[186]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[186]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[187]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[187]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[188]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[188]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[189]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[189]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[190]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[190]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[191]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[191]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[192]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[192]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[193]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[193]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[194]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[194]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[195]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[195]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[196]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[196]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[197]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[197]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[198]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[198]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[199]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[199]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[200]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[200]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[201]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[201]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[202]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[202]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[203]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[203]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[204]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[204]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[205]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[205]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[206]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[206]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[207]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[207]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[208]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[208]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[209]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[209]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[210]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[210]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[211]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[211]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[212]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[212]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[213]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[213]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[214]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[214]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[215]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[215]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal dout_mux_sel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout_mux_sel_dly : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_18_out : STD_LOGIC;
  signal p_22_out : STD_LOGIC;
  signal p_23_out : STD_LOGIC;
  signal p_26_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_28_out : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_33_out : STD_LOGIC;
  signal p_36_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_38_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_42_out : STD_LOGIC;
  signal p_46_out : STD_LOGIC;
  signal p_47_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_52_out : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_56_out : STD_LOGIC;
  signal p_57_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_58_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_62_out : STD_LOGIC;
  signal p_63_out : STD_LOGIC;
  signal p_66_out : STD_LOGIC;
  signal p_67_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_68_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_72_out : STD_LOGIC;
  signal p_73_out : STD_LOGIC;
  signal p_76_out : STD_LOGIC;
  signal p_77_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal re_0 : STD_LOGIC;
  signal re_2 : STD_LOGIC;
  signal re_3 : STD_LOGIC;
  signal re_4 : STD_LOGIC;
  signal re_5 : STD_LOGIC;
  signal re_6 : STD_LOGIC;
  signal re_7 : STD_LOGIC;
  signal srst_qr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of srst_qr : signal is "true";
  attribute msgon : string;
  attribute msgon of srst_qr : signal is "true";
  signal we_0 : STD_LOGIC;
  signal we_2 : STD_LOGIC;
  signal we_3 : STD_LOGIC;
  signal we_4 : STD_LOGIC;
  signal we_5 : STD_LOGIC;
  signal we_6 : STD_LOGIC;
  signal we_7 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_3\ : label is "soft_lutpair16";
begin
\dout[144]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[144]_INST_0_i_1_n_0\,
      I1 => \dout[144]_INST_0_i_2_n_0\,
      O => dout(0),
      S => dout_mux_sel_dly(2)
    );
\dout[144]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(0),
      I1 => p_57_out(0),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(0),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(0),
      O => \dout[144]_INST_0_i_1_n_0\
    );
\dout[144]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(0),
      I1 => p_17_out(0),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(0),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(0),
      O => \dout[144]_INST_0_i_2_n_0\
    );
\dout[145]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[145]_INST_0_i_1_n_0\,
      I1 => \dout[145]_INST_0_i_2_n_0\,
      O => dout(1),
      S => dout_mux_sel_dly(2)
    );
\dout[145]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(1),
      I1 => p_57_out(1),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(1),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(1),
      O => \dout[145]_INST_0_i_1_n_0\
    );
\dout[145]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(1),
      I1 => p_17_out(1),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(1),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(1),
      O => \dout[145]_INST_0_i_2_n_0\
    );
\dout[146]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[146]_INST_0_i_1_n_0\,
      I1 => \dout[146]_INST_0_i_2_n_0\,
      O => dout(2),
      S => dout_mux_sel_dly(2)
    );
\dout[146]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(2),
      I1 => p_57_out(2),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(2),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(2),
      O => \dout[146]_INST_0_i_1_n_0\
    );
\dout[146]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(2),
      I1 => p_17_out(2),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(2),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(2),
      O => \dout[146]_INST_0_i_2_n_0\
    );
\dout[147]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[147]_INST_0_i_1_n_0\,
      I1 => \dout[147]_INST_0_i_2_n_0\,
      O => dout(3),
      S => dout_mux_sel_dly(2)
    );
\dout[147]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(3),
      I1 => p_57_out(3),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(3),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(3),
      O => \dout[147]_INST_0_i_1_n_0\
    );
\dout[147]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(3),
      I1 => p_17_out(3),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(3),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(3),
      O => \dout[147]_INST_0_i_2_n_0\
    );
\dout[148]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[148]_INST_0_i_1_n_0\,
      I1 => \dout[148]_INST_0_i_2_n_0\,
      O => dout(4),
      S => dout_mux_sel_dly(2)
    );
\dout[148]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(4),
      I1 => p_57_out(4),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(4),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(4),
      O => \dout[148]_INST_0_i_1_n_0\
    );
\dout[148]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(4),
      I1 => p_17_out(4),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(4),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(4),
      O => \dout[148]_INST_0_i_2_n_0\
    );
\dout[149]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[149]_INST_0_i_1_n_0\,
      I1 => \dout[149]_INST_0_i_2_n_0\,
      O => dout(5),
      S => dout_mux_sel_dly(2)
    );
\dout[149]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(5),
      I1 => p_57_out(5),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(5),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(5),
      O => \dout[149]_INST_0_i_1_n_0\
    );
\dout[149]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(5),
      I1 => p_17_out(5),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(5),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(5),
      O => \dout[149]_INST_0_i_2_n_0\
    );
\dout[150]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[150]_INST_0_i_1_n_0\,
      I1 => \dout[150]_INST_0_i_2_n_0\,
      O => dout(6),
      S => dout_mux_sel_dly(2)
    );
\dout[150]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(6),
      I1 => p_57_out(6),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(6),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(6),
      O => \dout[150]_INST_0_i_1_n_0\
    );
\dout[150]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(6),
      I1 => p_17_out(6),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(6),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(6),
      O => \dout[150]_INST_0_i_2_n_0\
    );
\dout[151]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[151]_INST_0_i_1_n_0\,
      I1 => \dout[151]_INST_0_i_2_n_0\,
      O => dout(7),
      S => dout_mux_sel_dly(2)
    );
\dout[151]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(7),
      I1 => p_57_out(7),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(7),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(7),
      O => \dout[151]_INST_0_i_1_n_0\
    );
\dout[151]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(7),
      I1 => p_17_out(7),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(7),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(7),
      O => \dout[151]_INST_0_i_2_n_0\
    );
\dout[152]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[152]_INST_0_i_1_n_0\,
      I1 => \dout[152]_INST_0_i_2_n_0\,
      O => dout(8),
      S => dout_mux_sel_dly(2)
    );
\dout[152]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(8),
      I1 => p_57_out(8),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(8),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(8),
      O => \dout[152]_INST_0_i_1_n_0\
    );
\dout[152]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(8),
      I1 => p_17_out(8),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(8),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(8),
      O => \dout[152]_INST_0_i_2_n_0\
    );
\dout[153]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[153]_INST_0_i_1_n_0\,
      I1 => \dout[153]_INST_0_i_2_n_0\,
      O => dout(9),
      S => dout_mux_sel_dly(2)
    );
\dout[153]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(9),
      I1 => p_57_out(9),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(9),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(9),
      O => \dout[153]_INST_0_i_1_n_0\
    );
\dout[153]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(9),
      I1 => p_17_out(9),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(9),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(9),
      O => \dout[153]_INST_0_i_2_n_0\
    );
\dout[154]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[154]_INST_0_i_1_n_0\,
      I1 => \dout[154]_INST_0_i_2_n_0\,
      O => dout(10),
      S => dout_mux_sel_dly(2)
    );
\dout[154]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(10),
      I1 => p_57_out(10),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(10),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(10),
      O => \dout[154]_INST_0_i_1_n_0\
    );
\dout[154]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(10),
      I1 => p_17_out(10),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(10),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(10),
      O => \dout[154]_INST_0_i_2_n_0\
    );
\dout[155]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[155]_INST_0_i_1_n_0\,
      I1 => \dout[155]_INST_0_i_2_n_0\,
      O => dout(11),
      S => dout_mux_sel_dly(2)
    );
\dout[155]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(11),
      I1 => p_57_out(11),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(11),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(11),
      O => \dout[155]_INST_0_i_1_n_0\
    );
\dout[155]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(11),
      I1 => p_17_out(11),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(11),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(11),
      O => \dout[155]_INST_0_i_2_n_0\
    );
\dout[156]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[156]_INST_0_i_1_n_0\,
      I1 => \dout[156]_INST_0_i_2_n_0\,
      O => dout(12),
      S => dout_mux_sel_dly(2)
    );
\dout[156]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(12),
      I1 => p_57_out(12),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(12),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(12),
      O => \dout[156]_INST_0_i_1_n_0\
    );
\dout[156]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(12),
      I1 => p_17_out(12),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(12),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(12),
      O => \dout[156]_INST_0_i_2_n_0\
    );
\dout[157]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[157]_INST_0_i_1_n_0\,
      I1 => \dout[157]_INST_0_i_2_n_0\,
      O => dout(13),
      S => dout_mux_sel_dly(2)
    );
\dout[157]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(13),
      I1 => p_57_out(13),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(13),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(13),
      O => \dout[157]_INST_0_i_1_n_0\
    );
\dout[157]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(13),
      I1 => p_17_out(13),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(13),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(13),
      O => \dout[157]_INST_0_i_2_n_0\
    );
\dout[158]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[158]_INST_0_i_1_n_0\,
      I1 => \dout[158]_INST_0_i_2_n_0\,
      O => dout(14),
      S => dout_mux_sel_dly(2)
    );
\dout[158]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(14),
      I1 => p_57_out(14),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(14),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(14),
      O => \dout[158]_INST_0_i_1_n_0\
    );
\dout[158]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(14),
      I1 => p_17_out(14),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(14),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(14),
      O => \dout[158]_INST_0_i_2_n_0\
    );
\dout[159]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[159]_INST_0_i_1_n_0\,
      I1 => \dout[159]_INST_0_i_2_n_0\,
      O => dout(15),
      S => dout_mux_sel_dly(2)
    );
\dout[159]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(15),
      I1 => p_57_out(15),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(15),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(15),
      O => \dout[159]_INST_0_i_1_n_0\
    );
\dout[159]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(15),
      I1 => p_17_out(15),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(15),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(15),
      O => \dout[159]_INST_0_i_2_n_0\
    );
\dout[160]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[160]_INST_0_i_1_n_0\,
      I1 => \dout[160]_INST_0_i_2_n_0\,
      O => dout(16),
      S => dout_mux_sel_dly(2)
    );
\dout[160]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(16),
      I1 => p_57_out(16),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(16),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(16),
      O => \dout[160]_INST_0_i_1_n_0\
    );
\dout[160]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(16),
      I1 => p_17_out(16),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(16),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(16),
      O => \dout[160]_INST_0_i_2_n_0\
    );
\dout[161]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[161]_INST_0_i_1_n_0\,
      I1 => \dout[161]_INST_0_i_2_n_0\,
      O => dout(17),
      S => dout_mux_sel_dly(2)
    );
\dout[161]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(17),
      I1 => p_57_out(17),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(17),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(17),
      O => \dout[161]_INST_0_i_1_n_0\
    );
\dout[161]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(17),
      I1 => p_17_out(17),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(17),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(17),
      O => \dout[161]_INST_0_i_2_n_0\
    );
\dout[162]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[162]_INST_0_i_1_n_0\,
      I1 => \dout[162]_INST_0_i_2_n_0\,
      O => dout(18),
      S => dout_mux_sel_dly(2)
    );
\dout[162]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(18),
      I1 => p_57_out(18),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(18),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(18),
      O => \dout[162]_INST_0_i_1_n_0\
    );
\dout[162]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(18),
      I1 => p_17_out(18),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(18),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(18),
      O => \dout[162]_INST_0_i_2_n_0\
    );
\dout[163]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[163]_INST_0_i_1_n_0\,
      I1 => \dout[163]_INST_0_i_2_n_0\,
      O => dout(19),
      S => dout_mux_sel_dly(2)
    );
\dout[163]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(19),
      I1 => p_57_out(19),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(19),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(19),
      O => \dout[163]_INST_0_i_1_n_0\
    );
\dout[163]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(19),
      I1 => p_17_out(19),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(19),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(19),
      O => \dout[163]_INST_0_i_2_n_0\
    );
\dout[164]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[164]_INST_0_i_1_n_0\,
      I1 => \dout[164]_INST_0_i_2_n_0\,
      O => dout(20),
      S => dout_mux_sel_dly(2)
    );
\dout[164]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(20),
      I1 => p_57_out(20),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(20),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(20),
      O => \dout[164]_INST_0_i_1_n_0\
    );
\dout[164]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(20),
      I1 => p_17_out(20),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(20),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(20),
      O => \dout[164]_INST_0_i_2_n_0\
    );
\dout[165]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[165]_INST_0_i_1_n_0\,
      I1 => \dout[165]_INST_0_i_2_n_0\,
      O => dout(21),
      S => dout_mux_sel_dly(2)
    );
\dout[165]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(21),
      I1 => p_57_out(21),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(21),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(21),
      O => \dout[165]_INST_0_i_1_n_0\
    );
\dout[165]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(21),
      I1 => p_17_out(21),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(21),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(21),
      O => \dout[165]_INST_0_i_2_n_0\
    );
\dout[166]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[166]_INST_0_i_1_n_0\,
      I1 => \dout[166]_INST_0_i_2_n_0\,
      O => dout(22),
      S => dout_mux_sel_dly(2)
    );
\dout[166]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(22),
      I1 => p_57_out(22),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(22),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(22),
      O => \dout[166]_INST_0_i_1_n_0\
    );
\dout[166]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(22),
      I1 => p_17_out(22),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(22),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(22),
      O => \dout[166]_INST_0_i_2_n_0\
    );
\dout[167]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[167]_INST_0_i_1_n_0\,
      I1 => \dout[167]_INST_0_i_2_n_0\,
      O => dout(23),
      S => dout_mux_sel_dly(2)
    );
\dout[167]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(23),
      I1 => p_57_out(23),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(23),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(23),
      O => \dout[167]_INST_0_i_1_n_0\
    );
\dout[167]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(23),
      I1 => p_17_out(23),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(23),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(23),
      O => \dout[167]_INST_0_i_2_n_0\
    );
\dout[168]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[168]_INST_0_i_1_n_0\,
      I1 => \dout[168]_INST_0_i_2_n_0\,
      O => dout(24),
      S => dout_mux_sel_dly(2)
    );
\dout[168]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(24),
      I1 => p_57_out(24),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(24),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(24),
      O => \dout[168]_INST_0_i_1_n_0\
    );
\dout[168]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(24),
      I1 => p_17_out(24),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(24),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(24),
      O => \dout[168]_INST_0_i_2_n_0\
    );
\dout[169]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[169]_INST_0_i_1_n_0\,
      I1 => \dout[169]_INST_0_i_2_n_0\,
      O => dout(25),
      S => dout_mux_sel_dly(2)
    );
\dout[169]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(25),
      I1 => p_57_out(25),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(25),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(25),
      O => \dout[169]_INST_0_i_1_n_0\
    );
\dout[169]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(25),
      I1 => p_17_out(25),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(25),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(25),
      O => \dout[169]_INST_0_i_2_n_0\
    );
\dout[170]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[170]_INST_0_i_1_n_0\,
      I1 => \dout[170]_INST_0_i_2_n_0\,
      O => dout(26),
      S => dout_mux_sel_dly(2)
    );
\dout[170]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(26),
      I1 => p_57_out(26),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(26),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(26),
      O => \dout[170]_INST_0_i_1_n_0\
    );
\dout[170]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(26),
      I1 => p_17_out(26),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(26),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(26),
      O => \dout[170]_INST_0_i_2_n_0\
    );
\dout[171]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[171]_INST_0_i_1_n_0\,
      I1 => \dout[171]_INST_0_i_2_n_0\,
      O => dout(27),
      S => dout_mux_sel_dly(2)
    );
\dout[171]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(27),
      I1 => p_57_out(27),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(27),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(27),
      O => \dout[171]_INST_0_i_1_n_0\
    );
\dout[171]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(27),
      I1 => p_17_out(27),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(27),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(27),
      O => \dout[171]_INST_0_i_2_n_0\
    );
\dout[172]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[172]_INST_0_i_1_n_0\,
      I1 => \dout[172]_INST_0_i_2_n_0\,
      O => dout(28),
      S => dout_mux_sel_dly(2)
    );
\dout[172]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(28),
      I1 => p_57_out(28),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(28),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(28),
      O => \dout[172]_INST_0_i_1_n_0\
    );
\dout[172]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(28),
      I1 => p_17_out(28),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(28),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(28),
      O => \dout[172]_INST_0_i_2_n_0\
    );
\dout[173]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[173]_INST_0_i_1_n_0\,
      I1 => \dout[173]_INST_0_i_2_n_0\,
      O => dout(29),
      S => dout_mux_sel_dly(2)
    );
\dout[173]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(29),
      I1 => p_57_out(29),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(29),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(29),
      O => \dout[173]_INST_0_i_1_n_0\
    );
\dout[173]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(29),
      I1 => p_17_out(29),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(29),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(29),
      O => \dout[173]_INST_0_i_2_n_0\
    );
\dout[174]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[174]_INST_0_i_1_n_0\,
      I1 => \dout[174]_INST_0_i_2_n_0\,
      O => dout(30),
      S => dout_mux_sel_dly(2)
    );
\dout[174]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(30),
      I1 => p_57_out(30),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(30),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(30),
      O => \dout[174]_INST_0_i_1_n_0\
    );
\dout[174]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(30),
      I1 => p_17_out(30),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(30),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(30),
      O => \dout[174]_INST_0_i_2_n_0\
    );
\dout[175]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[175]_INST_0_i_1_n_0\,
      I1 => \dout[175]_INST_0_i_2_n_0\,
      O => dout(31),
      S => dout_mux_sel_dly(2)
    );
\dout[175]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(31),
      I1 => p_57_out(31),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(31),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(31),
      O => \dout[175]_INST_0_i_1_n_0\
    );
\dout[175]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(31),
      I1 => p_17_out(31),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(31),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(31),
      O => \dout[175]_INST_0_i_2_n_0\
    );
\dout[176]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[176]_INST_0_i_1_n_0\,
      I1 => \dout[176]_INST_0_i_2_n_0\,
      O => dout(32),
      S => dout_mux_sel_dly(2)
    );
\dout[176]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(32),
      I1 => p_57_out(32),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(32),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(32),
      O => \dout[176]_INST_0_i_1_n_0\
    );
\dout[176]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(32),
      I1 => p_17_out(32),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(32),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(32),
      O => \dout[176]_INST_0_i_2_n_0\
    );
\dout[177]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[177]_INST_0_i_1_n_0\,
      I1 => \dout[177]_INST_0_i_2_n_0\,
      O => dout(33),
      S => dout_mux_sel_dly(2)
    );
\dout[177]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(33),
      I1 => p_57_out(33),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(33),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(33),
      O => \dout[177]_INST_0_i_1_n_0\
    );
\dout[177]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(33),
      I1 => p_17_out(33),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(33),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(33),
      O => \dout[177]_INST_0_i_2_n_0\
    );
\dout[178]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[178]_INST_0_i_1_n_0\,
      I1 => \dout[178]_INST_0_i_2_n_0\,
      O => dout(34),
      S => dout_mux_sel_dly(2)
    );
\dout[178]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(34),
      I1 => p_57_out(34),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(34),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(34),
      O => \dout[178]_INST_0_i_1_n_0\
    );
\dout[178]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(34),
      I1 => p_17_out(34),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(34),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(34),
      O => \dout[178]_INST_0_i_2_n_0\
    );
\dout[179]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[179]_INST_0_i_1_n_0\,
      I1 => \dout[179]_INST_0_i_2_n_0\,
      O => dout(35),
      S => dout_mux_sel_dly(2)
    );
\dout[179]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(35),
      I1 => p_57_out(35),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(35),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(35),
      O => \dout[179]_INST_0_i_1_n_0\
    );
\dout[179]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(35),
      I1 => p_17_out(35),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(35),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(35),
      O => \dout[179]_INST_0_i_2_n_0\
    );
\dout[180]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[180]_INST_0_i_1_n_0\,
      I1 => \dout[180]_INST_0_i_2_n_0\,
      O => dout(36),
      S => dout_mux_sel_dly(2)
    );
\dout[180]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(36),
      I1 => p_57_out(36),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(36),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(36),
      O => \dout[180]_INST_0_i_1_n_0\
    );
\dout[180]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(36),
      I1 => p_17_out(36),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(36),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(36),
      O => \dout[180]_INST_0_i_2_n_0\
    );
\dout[181]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[181]_INST_0_i_1_n_0\,
      I1 => \dout[181]_INST_0_i_2_n_0\,
      O => dout(37),
      S => dout_mux_sel_dly(2)
    );
\dout[181]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(37),
      I1 => p_57_out(37),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(37),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(37),
      O => \dout[181]_INST_0_i_1_n_0\
    );
\dout[181]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(37),
      I1 => p_17_out(37),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(37),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(37),
      O => \dout[181]_INST_0_i_2_n_0\
    );
\dout[182]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[182]_INST_0_i_1_n_0\,
      I1 => \dout[182]_INST_0_i_2_n_0\,
      O => dout(38),
      S => dout_mux_sel_dly(2)
    );
\dout[182]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(38),
      I1 => p_57_out(38),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(38),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(38),
      O => \dout[182]_INST_0_i_1_n_0\
    );
\dout[182]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(38),
      I1 => p_17_out(38),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(38),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(38),
      O => \dout[182]_INST_0_i_2_n_0\
    );
\dout[183]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[183]_INST_0_i_1_n_0\,
      I1 => \dout[183]_INST_0_i_2_n_0\,
      O => dout(39),
      S => dout_mux_sel_dly(2)
    );
\dout[183]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(39),
      I1 => p_57_out(39),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(39),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(39),
      O => \dout[183]_INST_0_i_1_n_0\
    );
\dout[183]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(39),
      I1 => p_17_out(39),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(39),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(39),
      O => \dout[183]_INST_0_i_2_n_0\
    );
\dout[184]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[184]_INST_0_i_1_n_0\,
      I1 => \dout[184]_INST_0_i_2_n_0\,
      O => dout(40),
      S => dout_mux_sel_dly(2)
    );
\dout[184]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(40),
      I1 => p_57_out(40),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(40),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(40),
      O => \dout[184]_INST_0_i_1_n_0\
    );
\dout[184]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(40),
      I1 => p_17_out(40),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(40),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(40),
      O => \dout[184]_INST_0_i_2_n_0\
    );
\dout[185]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[185]_INST_0_i_1_n_0\,
      I1 => \dout[185]_INST_0_i_2_n_0\,
      O => dout(41),
      S => dout_mux_sel_dly(2)
    );
\dout[185]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(41),
      I1 => p_57_out(41),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(41),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(41),
      O => \dout[185]_INST_0_i_1_n_0\
    );
\dout[185]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(41),
      I1 => p_17_out(41),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(41),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(41),
      O => \dout[185]_INST_0_i_2_n_0\
    );
\dout[186]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[186]_INST_0_i_1_n_0\,
      I1 => \dout[186]_INST_0_i_2_n_0\,
      O => dout(42),
      S => dout_mux_sel_dly(2)
    );
\dout[186]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(42),
      I1 => p_57_out(42),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(42),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(42),
      O => \dout[186]_INST_0_i_1_n_0\
    );
\dout[186]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(42),
      I1 => p_17_out(42),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(42),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(42),
      O => \dout[186]_INST_0_i_2_n_0\
    );
\dout[187]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[187]_INST_0_i_1_n_0\,
      I1 => \dout[187]_INST_0_i_2_n_0\,
      O => dout(43),
      S => dout_mux_sel_dly(2)
    );
\dout[187]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(43),
      I1 => p_57_out(43),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(43),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(43),
      O => \dout[187]_INST_0_i_1_n_0\
    );
\dout[187]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(43),
      I1 => p_17_out(43),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(43),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(43),
      O => \dout[187]_INST_0_i_2_n_0\
    );
\dout[188]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[188]_INST_0_i_1_n_0\,
      I1 => \dout[188]_INST_0_i_2_n_0\,
      O => dout(44),
      S => dout_mux_sel_dly(2)
    );
\dout[188]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(44),
      I1 => p_57_out(44),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(44),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(44),
      O => \dout[188]_INST_0_i_1_n_0\
    );
\dout[188]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(44),
      I1 => p_17_out(44),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(44),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(44),
      O => \dout[188]_INST_0_i_2_n_0\
    );
\dout[189]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[189]_INST_0_i_1_n_0\,
      I1 => \dout[189]_INST_0_i_2_n_0\,
      O => dout(45),
      S => dout_mux_sel_dly(2)
    );
\dout[189]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(45),
      I1 => p_57_out(45),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(45),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(45),
      O => \dout[189]_INST_0_i_1_n_0\
    );
\dout[189]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(45),
      I1 => p_17_out(45),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(45),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(45),
      O => \dout[189]_INST_0_i_2_n_0\
    );
\dout[190]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[190]_INST_0_i_1_n_0\,
      I1 => \dout[190]_INST_0_i_2_n_0\,
      O => dout(46),
      S => dout_mux_sel_dly(2)
    );
\dout[190]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(46),
      I1 => p_57_out(46),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(46),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(46),
      O => \dout[190]_INST_0_i_1_n_0\
    );
\dout[190]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(46),
      I1 => p_17_out(46),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(46),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(46),
      O => \dout[190]_INST_0_i_2_n_0\
    );
\dout[191]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[191]_INST_0_i_1_n_0\,
      I1 => \dout[191]_INST_0_i_2_n_0\,
      O => dout(47),
      S => dout_mux_sel_dly(2)
    );
\dout[191]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(47),
      I1 => p_57_out(47),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(47),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(47),
      O => \dout[191]_INST_0_i_1_n_0\
    );
\dout[191]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(47),
      I1 => p_17_out(47),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(47),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(47),
      O => \dout[191]_INST_0_i_2_n_0\
    );
\dout[192]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[192]_INST_0_i_1_n_0\,
      I1 => \dout[192]_INST_0_i_2_n_0\,
      O => dout(48),
      S => dout_mux_sel_dly(2)
    );
\dout[192]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(48),
      I1 => p_57_out(48),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(48),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(48),
      O => \dout[192]_INST_0_i_1_n_0\
    );
\dout[192]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(48),
      I1 => p_17_out(48),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(48),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(48),
      O => \dout[192]_INST_0_i_2_n_0\
    );
\dout[193]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[193]_INST_0_i_1_n_0\,
      I1 => \dout[193]_INST_0_i_2_n_0\,
      O => dout(49),
      S => dout_mux_sel_dly(2)
    );
\dout[193]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(49),
      I1 => p_57_out(49),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(49),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(49),
      O => \dout[193]_INST_0_i_1_n_0\
    );
\dout[193]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(49),
      I1 => p_17_out(49),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(49),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(49),
      O => \dout[193]_INST_0_i_2_n_0\
    );
\dout[194]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[194]_INST_0_i_1_n_0\,
      I1 => \dout[194]_INST_0_i_2_n_0\,
      O => dout(50),
      S => dout_mux_sel_dly(2)
    );
\dout[194]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(50),
      I1 => p_57_out(50),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(50),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(50),
      O => \dout[194]_INST_0_i_1_n_0\
    );
\dout[194]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(50),
      I1 => p_17_out(50),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(50),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(50),
      O => \dout[194]_INST_0_i_2_n_0\
    );
\dout[195]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[195]_INST_0_i_1_n_0\,
      I1 => \dout[195]_INST_0_i_2_n_0\,
      O => dout(51),
      S => dout_mux_sel_dly(2)
    );
\dout[195]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(51),
      I1 => p_57_out(51),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(51),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(51),
      O => \dout[195]_INST_0_i_1_n_0\
    );
\dout[195]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(51),
      I1 => p_17_out(51),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(51),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(51),
      O => \dout[195]_INST_0_i_2_n_0\
    );
\dout[196]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[196]_INST_0_i_1_n_0\,
      I1 => \dout[196]_INST_0_i_2_n_0\,
      O => dout(52),
      S => dout_mux_sel_dly(2)
    );
\dout[196]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(52),
      I1 => p_57_out(52),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(52),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(52),
      O => \dout[196]_INST_0_i_1_n_0\
    );
\dout[196]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(52),
      I1 => p_17_out(52),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(52),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(52),
      O => \dout[196]_INST_0_i_2_n_0\
    );
\dout[197]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[197]_INST_0_i_1_n_0\,
      I1 => \dout[197]_INST_0_i_2_n_0\,
      O => dout(53),
      S => dout_mux_sel_dly(2)
    );
\dout[197]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(53),
      I1 => p_57_out(53),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(53),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(53),
      O => \dout[197]_INST_0_i_1_n_0\
    );
\dout[197]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(53),
      I1 => p_17_out(53),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(53),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(53),
      O => \dout[197]_INST_0_i_2_n_0\
    );
\dout[198]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[198]_INST_0_i_1_n_0\,
      I1 => \dout[198]_INST_0_i_2_n_0\,
      O => dout(54),
      S => dout_mux_sel_dly(2)
    );
\dout[198]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(54),
      I1 => p_57_out(54),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(54),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(54),
      O => \dout[198]_INST_0_i_1_n_0\
    );
\dout[198]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(54),
      I1 => p_17_out(54),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(54),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(54),
      O => \dout[198]_INST_0_i_2_n_0\
    );
\dout[199]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[199]_INST_0_i_1_n_0\,
      I1 => \dout[199]_INST_0_i_2_n_0\,
      O => dout(55),
      S => dout_mux_sel_dly(2)
    );
\dout[199]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(55),
      I1 => p_57_out(55),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(55),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(55),
      O => \dout[199]_INST_0_i_1_n_0\
    );
\dout[199]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(55),
      I1 => p_17_out(55),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(55),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(55),
      O => \dout[199]_INST_0_i_2_n_0\
    );
\dout[200]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[200]_INST_0_i_1_n_0\,
      I1 => \dout[200]_INST_0_i_2_n_0\,
      O => dout(56),
      S => dout_mux_sel_dly(2)
    );
\dout[200]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(56),
      I1 => p_57_out(56),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(56),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(56),
      O => \dout[200]_INST_0_i_1_n_0\
    );
\dout[200]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(56),
      I1 => p_17_out(56),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(56),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(56),
      O => \dout[200]_INST_0_i_2_n_0\
    );
\dout[201]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[201]_INST_0_i_1_n_0\,
      I1 => \dout[201]_INST_0_i_2_n_0\,
      O => dout(57),
      S => dout_mux_sel_dly(2)
    );
\dout[201]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(57),
      I1 => p_57_out(57),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(57),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(57),
      O => \dout[201]_INST_0_i_1_n_0\
    );
\dout[201]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(57),
      I1 => p_17_out(57),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(57),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(57),
      O => \dout[201]_INST_0_i_2_n_0\
    );
\dout[202]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[202]_INST_0_i_1_n_0\,
      I1 => \dout[202]_INST_0_i_2_n_0\,
      O => dout(58),
      S => dout_mux_sel_dly(2)
    );
\dout[202]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(58),
      I1 => p_57_out(58),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(58),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(58),
      O => \dout[202]_INST_0_i_1_n_0\
    );
\dout[202]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(58),
      I1 => p_17_out(58),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(58),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(58),
      O => \dout[202]_INST_0_i_2_n_0\
    );
\dout[203]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[203]_INST_0_i_1_n_0\,
      I1 => \dout[203]_INST_0_i_2_n_0\,
      O => dout(59),
      S => dout_mux_sel_dly(2)
    );
\dout[203]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(59),
      I1 => p_57_out(59),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(59),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(59),
      O => \dout[203]_INST_0_i_1_n_0\
    );
\dout[203]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(59),
      I1 => p_17_out(59),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(59),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(59),
      O => \dout[203]_INST_0_i_2_n_0\
    );
\dout[204]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[204]_INST_0_i_1_n_0\,
      I1 => \dout[204]_INST_0_i_2_n_0\,
      O => dout(60),
      S => dout_mux_sel_dly(2)
    );
\dout[204]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(60),
      I1 => p_57_out(60),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(60),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(60),
      O => \dout[204]_INST_0_i_1_n_0\
    );
\dout[204]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(60),
      I1 => p_17_out(60),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(60),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(60),
      O => \dout[204]_INST_0_i_2_n_0\
    );
\dout[205]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[205]_INST_0_i_1_n_0\,
      I1 => \dout[205]_INST_0_i_2_n_0\,
      O => dout(61),
      S => dout_mux_sel_dly(2)
    );
\dout[205]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(61),
      I1 => p_57_out(61),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(61),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(61),
      O => \dout[205]_INST_0_i_1_n_0\
    );
\dout[205]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(61),
      I1 => p_17_out(61),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(61),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(61),
      O => \dout[205]_INST_0_i_2_n_0\
    );
\dout[206]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[206]_INST_0_i_1_n_0\,
      I1 => \dout[206]_INST_0_i_2_n_0\,
      O => dout(62),
      S => dout_mux_sel_dly(2)
    );
\dout[206]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(62),
      I1 => p_57_out(62),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(62),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(62),
      O => \dout[206]_INST_0_i_1_n_0\
    );
\dout[206]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(62),
      I1 => p_17_out(62),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(62),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(62),
      O => \dout[206]_INST_0_i_2_n_0\
    );
\dout[207]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[207]_INST_0_i_1_n_0\,
      I1 => \dout[207]_INST_0_i_2_n_0\,
      O => dout(63),
      S => dout_mux_sel_dly(2)
    );
\dout[207]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(63),
      I1 => p_57_out(63),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(63),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(63),
      O => \dout[207]_INST_0_i_1_n_0\
    );
\dout[207]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(63),
      I1 => p_17_out(63),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(63),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(63),
      O => \dout[207]_INST_0_i_2_n_0\
    );
\dout[208]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[208]_INST_0_i_1_n_0\,
      I1 => \dout[208]_INST_0_i_2_n_0\,
      O => dout(64),
      S => dout_mux_sel_dly(2)
    );
\dout[208]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(64),
      I1 => p_57_out(64),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(64),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(64),
      O => \dout[208]_INST_0_i_1_n_0\
    );
\dout[208]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(64),
      I1 => p_17_out(64),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(64),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(64),
      O => \dout[208]_INST_0_i_2_n_0\
    );
\dout[209]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[209]_INST_0_i_1_n_0\,
      I1 => \dout[209]_INST_0_i_2_n_0\,
      O => dout(65),
      S => dout_mux_sel_dly(2)
    );
\dout[209]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(65),
      I1 => p_57_out(65),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(65),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(65),
      O => \dout[209]_INST_0_i_1_n_0\
    );
\dout[209]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(65),
      I1 => p_17_out(65),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(65),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(65),
      O => \dout[209]_INST_0_i_2_n_0\
    );
\dout[210]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[210]_INST_0_i_1_n_0\,
      I1 => \dout[210]_INST_0_i_2_n_0\,
      O => dout(66),
      S => dout_mux_sel_dly(2)
    );
\dout[210]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(66),
      I1 => p_57_out(66),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(66),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(66),
      O => \dout[210]_INST_0_i_1_n_0\
    );
\dout[210]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(66),
      I1 => p_17_out(66),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(66),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(66),
      O => \dout[210]_INST_0_i_2_n_0\
    );
\dout[211]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[211]_INST_0_i_1_n_0\,
      I1 => \dout[211]_INST_0_i_2_n_0\,
      O => dout(67),
      S => dout_mux_sel_dly(2)
    );
\dout[211]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(67),
      I1 => p_57_out(67),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(67),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(67),
      O => \dout[211]_INST_0_i_1_n_0\
    );
\dout[211]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(67),
      I1 => p_17_out(67),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(67),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(67),
      O => \dout[211]_INST_0_i_2_n_0\
    );
\dout[212]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[212]_INST_0_i_1_n_0\,
      I1 => \dout[212]_INST_0_i_2_n_0\,
      O => dout(68),
      S => dout_mux_sel_dly(2)
    );
\dout[212]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(68),
      I1 => p_57_out(68),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(68),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(68),
      O => \dout[212]_INST_0_i_1_n_0\
    );
\dout[212]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(68),
      I1 => p_17_out(68),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(68),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(68),
      O => \dout[212]_INST_0_i_2_n_0\
    );
\dout[213]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[213]_INST_0_i_1_n_0\,
      I1 => \dout[213]_INST_0_i_2_n_0\,
      O => dout(69),
      S => dout_mux_sel_dly(2)
    );
\dout[213]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(69),
      I1 => p_57_out(69),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(69),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(69),
      O => \dout[213]_INST_0_i_1_n_0\
    );
\dout[213]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(69),
      I1 => p_17_out(69),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(69),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(69),
      O => \dout[213]_INST_0_i_2_n_0\
    );
\dout[214]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[214]_INST_0_i_1_n_0\,
      I1 => \dout[214]_INST_0_i_2_n_0\,
      O => dout(70),
      S => dout_mux_sel_dly(2)
    );
\dout[214]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(70),
      I1 => p_57_out(70),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(70),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(70),
      O => \dout[214]_INST_0_i_1_n_0\
    );
\dout[214]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(70),
      I1 => p_17_out(70),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(70),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(70),
      O => \dout[214]_INST_0_i_2_n_0\
    );
\dout[215]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[215]_INST_0_i_1_n_0\,
      I1 => \dout[215]_INST_0_i_2_n_0\,
      O => dout(71),
      S => dout_mux_sel_dly(2)
    );
\dout[215]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(71),
      I1 => p_57_out(71),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(71),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(71),
      O => \dout[215]_INST_0_i_1_n_0\
    );
\dout[215]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(71),
      I1 => p_17_out(71),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(71),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(71),
      O => \dout[215]_INST_0_i_2_n_0\
    );
\gmult_prim.gll_chain.gp1[0].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_61
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_3_out => p_3_out,
      p_72_out => p_72_out,
      p_73_out => p_73_out,
      p_76_out => p_76_out,
      p_77_out(71 downto 0) => p_77_out(71 downto 0),
      re_0 => re_0,
      srst => srst,
      we_0 => we_0
    );
\gmult_prim.gll_chain.gp1[1].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_62
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      fifo_prim_rd_en(7) => p_0_in,
      fifo_prim_rd_en(6) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      fifo_prim_rd_en(5) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      fifo_prim_rd_en(4) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      fifo_prim_rd_en(3) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      fifo_prim_rd_en(2) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      fifo_prim_rd_en(1) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      fifo_prim_rd_en(0) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      fifo_prim_wr_en(7) => p_0_in2_in,
      fifo_prim_wr_en(6) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      fifo_prim_wr_en(5) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      fifo_prim_wr_en(4) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      fifo_prim_wr_en(3) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      fifo_prim_wr_en(2) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      fifo_prim_wr_en(1) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      fifo_prim_wr_en(0) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      \gf36e2_inst.sngfifo36e2_0\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      \gf36e2_inst.sngfifo36e2_1\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      p_53_out => p_53_out,
      p_58_out => p_58_out,
      p_62_out => p_62_out,
      p_63_out => p_63_out,
      p_66_out => p_66_out,
      p_67_out(71 downto 0) => p_67_out(71 downto 0),
      p_68_out => p_68_out,
      rd_en => rd_en,
      re_0 => re_0,
      re_2 => re_2,
      re_3 => re_3,
      re_4 => re_4,
      re_5 => re_5,
      re_6 => re_6,
      re_7 => re_7,
      srst => srst,
      we_0 => we_0,
      we_2 => we_2,
      we_3 => we_3,
      we_4 => we_4,
      we_5 => we_5,
      we_6 => we_6,
      we_7 => we_7,
      wr_en => wr_en
    );
\gmult_prim.gll_chain.gp1[2].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_63
     port map (
      E(0) => p_31_out,
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      p_52_out => p_52_out,
      p_53_out => p_53_out,
      p_56_out => p_56_out,
      p_57_out(71 downto 0) => p_57_out(71 downto 0),
      p_58_out => p_58_out,
      p_63_out => p_63_out,
      p_68_out => p_68_out,
      rd_en => rd_en,
      re_2 => re_2,
      srst => srst,
      we_2 => we_2,
      wr_en => wr_en,
      wr_en_0(0) => p_33_out
    );
\gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_64
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      clk_1 => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      din(71 downto 0) => din(71 downto 0),
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\,
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\ => \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\,
      p_13_out => p_13_out,
      p_18_out => p_18_out,
      p_23_out => p_23_out,
      p_28_out => p_28_out,
      p_38_out => p_38_out,
      p_3_out => p_3_out,
      p_42_out => p_42_out,
      p_46_out => p_46_out,
      p_47_out(71 downto 0) => p_47_out(71 downto 0),
      p_6_out => p_6_out,
      p_73_out => p_73_out,
      re_3 => re_3,
      srst => srst,
      we_3 => we_3
    );
\gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_65
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\,
      din(71 downto 0) => din(71 downto 0),
      p_32_out => p_32_out,
      p_36_out => p_36_out,
      p_37_out(71 downto 0) => p_37_out(71 downto 0),
      p_38_out => p_38_out,
      re_4 => re_4,
      srst => srst,
      we_4 => we_4
    );
\gmult_prim.gll_chain.gp1[5].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_66
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_22_out => p_22_out,
      p_23_out => p_23_out,
      p_26_out => p_26_out,
      p_27_out(71 downto 0) => p_27_out(71 downto 0),
      p_28_out => p_28_out,
      re_5 => re_5,
      srst => srst,
      we_5 => we_5
    );
\gmult_prim.gll_chain.gp1[6].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_67
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_12_out => p_12_out,
      p_13_out => p_13_out,
      p_16_out => p_16_out,
      p_17_out(71 downto 0) => p_17_out(71 downto 0),
      p_18_out => p_18_out,
      re_6 => re_6,
      srst => srst,
      we_6 => we_6
    );
\gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_68
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\,
      clk_1 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\,
      clk_2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\,
      din(71 downto 0) => din(71 downto 0),
      p_5_out(71 downto 0) => p_5_out(71 downto 0),
      p_6_out => p_6_out,
      re_7 => re_7,
      srst => srst,
      we_7 => we_7
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_52_out,
      I1 => p_42_out,
      I2 => p_72_out,
      I3 => p_62_out,
      I4 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\,
      O => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_22_out,
      I1 => p_32_out,
      I2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\,
      I3 => p_12_out,
      O => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_33_out,
      D => p_0_in2_in,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      S => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      Q => p_0_in2_in,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_mux_sel(0),
      O => plusOp(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      O => plusOp(1)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_56_out,
      I1 => p_46_out,
      I2 => p_76_out,
      I3 => p_66_out,
      I4 => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\,
      O => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      I2 => dout_mux_sel(2),
      O => plusOp(2)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_26_out,
      I1 => p_36_out,
      I2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\,
      I3 => p_16_out,
      O => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(0),
      Q => dout_mux_sel_dly(0),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(1),
      Q => dout_mux_sel_dly(1),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(2),
      Q => dout_mux_sel_dly(2),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(0),
      Q => dout_mux_sel(0),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(1),
      Q => dout_mux_sel(1),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(2),
      Q => dout_mux_sel(2),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_31_out,
      D => p_0_in,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      S => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      Q => p_0_in,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\rst_val_sym.gextw_sym[3].inst_extdi_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(1)
    );
\rst_val_sym.gextw_sym[3].inst_extdi_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_8 is
  port (
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_8 : entity is "builtin_extdepth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_8 is
  signal \dout[216]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[216]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[217]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[217]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[218]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[218]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[219]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[219]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[220]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[220]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[221]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[221]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[222]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[222]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[223]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[223]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[224]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[224]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[225]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[225]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[226]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[226]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[227]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[227]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[228]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[228]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[229]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[229]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[230]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[230]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[231]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[231]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[232]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[232]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[233]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[233]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[234]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[234]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[235]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[235]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[236]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[236]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[237]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[237]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[238]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[238]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[239]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[239]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[240]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[240]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[241]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[241]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[242]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[242]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[243]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[243]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[244]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[244]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[245]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[245]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[246]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[246]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[247]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[247]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[248]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[248]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[249]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[249]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[250]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[250]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[251]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[251]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[252]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[252]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[253]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[253]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[254]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[254]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[255]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[255]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[256]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[256]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[257]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[257]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[258]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[258]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[259]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[259]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[260]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[260]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[261]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[261]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[262]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[262]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[263]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[263]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[264]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[264]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[265]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[265]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[266]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[266]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[267]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[267]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[268]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[268]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[269]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[269]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[270]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[270]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[271]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[271]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[272]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[272]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[273]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[273]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[274]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[274]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[275]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[275]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[276]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[276]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[277]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[277]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[278]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[278]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[279]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[279]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[280]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[280]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[281]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[281]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[282]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[282]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[283]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[283]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[284]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[284]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[285]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[285]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[286]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[286]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[287]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[287]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal dout_mux_sel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout_mux_sel_dly : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_18_out : STD_LOGIC;
  signal p_22_out : STD_LOGIC;
  signal p_23_out : STD_LOGIC;
  signal p_26_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_28_out : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_33_out : STD_LOGIC;
  signal p_36_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_38_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_42_out : STD_LOGIC;
  signal p_46_out : STD_LOGIC;
  signal p_47_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_52_out : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_56_out : STD_LOGIC;
  signal p_57_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_58_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_62_out : STD_LOGIC;
  signal p_63_out : STD_LOGIC;
  signal p_66_out : STD_LOGIC;
  signal p_67_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_68_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_72_out : STD_LOGIC;
  signal p_73_out : STD_LOGIC;
  signal p_76_out : STD_LOGIC;
  signal p_77_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal re_0 : STD_LOGIC;
  signal re_2 : STD_LOGIC;
  signal re_3 : STD_LOGIC;
  signal re_4 : STD_LOGIC;
  signal re_5 : STD_LOGIC;
  signal re_6 : STD_LOGIC;
  signal re_7 : STD_LOGIC;
  signal srst_qr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of srst_qr : signal is "true";
  attribute msgon : string;
  attribute msgon of srst_qr : signal is "true";
  signal we_0 : STD_LOGIC;
  signal we_2 : STD_LOGIC;
  signal we_3 : STD_LOGIC;
  signal we_4 : STD_LOGIC;
  signal we_5 : STD_LOGIC;
  signal we_6 : STD_LOGIC;
  signal we_7 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_3\ : label is "soft_lutpair17";
begin
\dout[216]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[216]_INST_0_i_1_n_0\,
      I1 => \dout[216]_INST_0_i_2_n_0\,
      O => dout(0),
      S => dout_mux_sel_dly(2)
    );
\dout[216]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(0),
      I1 => p_57_out(0),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(0),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(0),
      O => \dout[216]_INST_0_i_1_n_0\
    );
\dout[216]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(0),
      I1 => p_17_out(0),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(0),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(0),
      O => \dout[216]_INST_0_i_2_n_0\
    );
\dout[217]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[217]_INST_0_i_1_n_0\,
      I1 => \dout[217]_INST_0_i_2_n_0\,
      O => dout(1),
      S => dout_mux_sel_dly(2)
    );
\dout[217]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(1),
      I1 => p_57_out(1),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(1),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(1),
      O => \dout[217]_INST_0_i_1_n_0\
    );
\dout[217]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(1),
      I1 => p_17_out(1),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(1),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(1),
      O => \dout[217]_INST_0_i_2_n_0\
    );
\dout[218]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[218]_INST_0_i_1_n_0\,
      I1 => \dout[218]_INST_0_i_2_n_0\,
      O => dout(2),
      S => dout_mux_sel_dly(2)
    );
\dout[218]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(2),
      I1 => p_57_out(2),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(2),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(2),
      O => \dout[218]_INST_0_i_1_n_0\
    );
\dout[218]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(2),
      I1 => p_17_out(2),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(2),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(2),
      O => \dout[218]_INST_0_i_2_n_0\
    );
\dout[219]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[219]_INST_0_i_1_n_0\,
      I1 => \dout[219]_INST_0_i_2_n_0\,
      O => dout(3),
      S => dout_mux_sel_dly(2)
    );
\dout[219]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(3),
      I1 => p_57_out(3),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(3),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(3),
      O => \dout[219]_INST_0_i_1_n_0\
    );
\dout[219]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(3),
      I1 => p_17_out(3),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(3),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(3),
      O => \dout[219]_INST_0_i_2_n_0\
    );
\dout[220]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[220]_INST_0_i_1_n_0\,
      I1 => \dout[220]_INST_0_i_2_n_0\,
      O => dout(4),
      S => dout_mux_sel_dly(2)
    );
\dout[220]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(4),
      I1 => p_57_out(4),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(4),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(4),
      O => \dout[220]_INST_0_i_1_n_0\
    );
\dout[220]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(4),
      I1 => p_17_out(4),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(4),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(4),
      O => \dout[220]_INST_0_i_2_n_0\
    );
\dout[221]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[221]_INST_0_i_1_n_0\,
      I1 => \dout[221]_INST_0_i_2_n_0\,
      O => dout(5),
      S => dout_mux_sel_dly(2)
    );
\dout[221]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(5),
      I1 => p_57_out(5),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(5),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(5),
      O => \dout[221]_INST_0_i_1_n_0\
    );
\dout[221]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(5),
      I1 => p_17_out(5),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(5),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(5),
      O => \dout[221]_INST_0_i_2_n_0\
    );
\dout[222]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[222]_INST_0_i_1_n_0\,
      I1 => \dout[222]_INST_0_i_2_n_0\,
      O => dout(6),
      S => dout_mux_sel_dly(2)
    );
\dout[222]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(6),
      I1 => p_57_out(6),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(6),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(6),
      O => \dout[222]_INST_0_i_1_n_0\
    );
\dout[222]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(6),
      I1 => p_17_out(6),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(6),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(6),
      O => \dout[222]_INST_0_i_2_n_0\
    );
\dout[223]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[223]_INST_0_i_1_n_0\,
      I1 => \dout[223]_INST_0_i_2_n_0\,
      O => dout(7),
      S => dout_mux_sel_dly(2)
    );
\dout[223]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(7),
      I1 => p_57_out(7),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(7),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(7),
      O => \dout[223]_INST_0_i_1_n_0\
    );
\dout[223]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(7),
      I1 => p_17_out(7),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(7),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(7),
      O => \dout[223]_INST_0_i_2_n_0\
    );
\dout[224]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[224]_INST_0_i_1_n_0\,
      I1 => \dout[224]_INST_0_i_2_n_0\,
      O => dout(8),
      S => dout_mux_sel_dly(2)
    );
\dout[224]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(8),
      I1 => p_57_out(8),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(8),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(8),
      O => \dout[224]_INST_0_i_1_n_0\
    );
\dout[224]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(8),
      I1 => p_17_out(8),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(8),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(8),
      O => \dout[224]_INST_0_i_2_n_0\
    );
\dout[225]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[225]_INST_0_i_1_n_0\,
      I1 => \dout[225]_INST_0_i_2_n_0\,
      O => dout(9),
      S => dout_mux_sel_dly(2)
    );
\dout[225]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(9),
      I1 => p_57_out(9),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(9),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(9),
      O => \dout[225]_INST_0_i_1_n_0\
    );
\dout[225]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(9),
      I1 => p_17_out(9),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(9),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(9),
      O => \dout[225]_INST_0_i_2_n_0\
    );
\dout[226]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[226]_INST_0_i_1_n_0\,
      I1 => \dout[226]_INST_0_i_2_n_0\,
      O => dout(10),
      S => dout_mux_sel_dly(2)
    );
\dout[226]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(10),
      I1 => p_57_out(10),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(10),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(10),
      O => \dout[226]_INST_0_i_1_n_0\
    );
\dout[226]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(10),
      I1 => p_17_out(10),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(10),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(10),
      O => \dout[226]_INST_0_i_2_n_0\
    );
\dout[227]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[227]_INST_0_i_1_n_0\,
      I1 => \dout[227]_INST_0_i_2_n_0\,
      O => dout(11),
      S => dout_mux_sel_dly(2)
    );
\dout[227]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(11),
      I1 => p_57_out(11),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(11),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(11),
      O => \dout[227]_INST_0_i_1_n_0\
    );
\dout[227]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(11),
      I1 => p_17_out(11),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(11),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(11),
      O => \dout[227]_INST_0_i_2_n_0\
    );
\dout[228]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[228]_INST_0_i_1_n_0\,
      I1 => \dout[228]_INST_0_i_2_n_0\,
      O => dout(12),
      S => dout_mux_sel_dly(2)
    );
\dout[228]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(12),
      I1 => p_57_out(12),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(12),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(12),
      O => \dout[228]_INST_0_i_1_n_0\
    );
\dout[228]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(12),
      I1 => p_17_out(12),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(12),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(12),
      O => \dout[228]_INST_0_i_2_n_0\
    );
\dout[229]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[229]_INST_0_i_1_n_0\,
      I1 => \dout[229]_INST_0_i_2_n_0\,
      O => dout(13),
      S => dout_mux_sel_dly(2)
    );
\dout[229]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(13),
      I1 => p_57_out(13),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(13),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(13),
      O => \dout[229]_INST_0_i_1_n_0\
    );
\dout[229]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(13),
      I1 => p_17_out(13),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(13),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(13),
      O => \dout[229]_INST_0_i_2_n_0\
    );
\dout[230]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[230]_INST_0_i_1_n_0\,
      I1 => \dout[230]_INST_0_i_2_n_0\,
      O => dout(14),
      S => dout_mux_sel_dly(2)
    );
\dout[230]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(14),
      I1 => p_57_out(14),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(14),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(14),
      O => \dout[230]_INST_0_i_1_n_0\
    );
\dout[230]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(14),
      I1 => p_17_out(14),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(14),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(14),
      O => \dout[230]_INST_0_i_2_n_0\
    );
\dout[231]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[231]_INST_0_i_1_n_0\,
      I1 => \dout[231]_INST_0_i_2_n_0\,
      O => dout(15),
      S => dout_mux_sel_dly(2)
    );
\dout[231]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(15),
      I1 => p_57_out(15),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(15),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(15),
      O => \dout[231]_INST_0_i_1_n_0\
    );
\dout[231]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(15),
      I1 => p_17_out(15),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(15),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(15),
      O => \dout[231]_INST_0_i_2_n_0\
    );
\dout[232]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[232]_INST_0_i_1_n_0\,
      I1 => \dout[232]_INST_0_i_2_n_0\,
      O => dout(16),
      S => dout_mux_sel_dly(2)
    );
\dout[232]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(16),
      I1 => p_57_out(16),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(16),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(16),
      O => \dout[232]_INST_0_i_1_n_0\
    );
\dout[232]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(16),
      I1 => p_17_out(16),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(16),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(16),
      O => \dout[232]_INST_0_i_2_n_0\
    );
\dout[233]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[233]_INST_0_i_1_n_0\,
      I1 => \dout[233]_INST_0_i_2_n_0\,
      O => dout(17),
      S => dout_mux_sel_dly(2)
    );
\dout[233]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(17),
      I1 => p_57_out(17),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(17),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(17),
      O => \dout[233]_INST_0_i_1_n_0\
    );
\dout[233]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(17),
      I1 => p_17_out(17),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(17),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(17),
      O => \dout[233]_INST_0_i_2_n_0\
    );
\dout[234]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[234]_INST_0_i_1_n_0\,
      I1 => \dout[234]_INST_0_i_2_n_0\,
      O => dout(18),
      S => dout_mux_sel_dly(2)
    );
\dout[234]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(18),
      I1 => p_57_out(18),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(18),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(18),
      O => \dout[234]_INST_0_i_1_n_0\
    );
\dout[234]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(18),
      I1 => p_17_out(18),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(18),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(18),
      O => \dout[234]_INST_0_i_2_n_0\
    );
\dout[235]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[235]_INST_0_i_1_n_0\,
      I1 => \dout[235]_INST_0_i_2_n_0\,
      O => dout(19),
      S => dout_mux_sel_dly(2)
    );
\dout[235]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(19),
      I1 => p_57_out(19),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(19),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(19),
      O => \dout[235]_INST_0_i_1_n_0\
    );
\dout[235]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(19),
      I1 => p_17_out(19),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(19),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(19),
      O => \dout[235]_INST_0_i_2_n_0\
    );
\dout[236]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[236]_INST_0_i_1_n_0\,
      I1 => \dout[236]_INST_0_i_2_n_0\,
      O => dout(20),
      S => dout_mux_sel_dly(2)
    );
\dout[236]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(20),
      I1 => p_57_out(20),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(20),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(20),
      O => \dout[236]_INST_0_i_1_n_0\
    );
\dout[236]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(20),
      I1 => p_17_out(20),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(20),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(20),
      O => \dout[236]_INST_0_i_2_n_0\
    );
\dout[237]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[237]_INST_0_i_1_n_0\,
      I1 => \dout[237]_INST_0_i_2_n_0\,
      O => dout(21),
      S => dout_mux_sel_dly(2)
    );
\dout[237]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(21),
      I1 => p_57_out(21),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(21),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(21),
      O => \dout[237]_INST_0_i_1_n_0\
    );
\dout[237]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(21),
      I1 => p_17_out(21),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(21),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(21),
      O => \dout[237]_INST_0_i_2_n_0\
    );
\dout[238]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[238]_INST_0_i_1_n_0\,
      I1 => \dout[238]_INST_0_i_2_n_0\,
      O => dout(22),
      S => dout_mux_sel_dly(2)
    );
\dout[238]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(22),
      I1 => p_57_out(22),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(22),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(22),
      O => \dout[238]_INST_0_i_1_n_0\
    );
\dout[238]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(22),
      I1 => p_17_out(22),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(22),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(22),
      O => \dout[238]_INST_0_i_2_n_0\
    );
\dout[239]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[239]_INST_0_i_1_n_0\,
      I1 => \dout[239]_INST_0_i_2_n_0\,
      O => dout(23),
      S => dout_mux_sel_dly(2)
    );
\dout[239]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(23),
      I1 => p_57_out(23),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(23),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(23),
      O => \dout[239]_INST_0_i_1_n_0\
    );
\dout[239]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(23),
      I1 => p_17_out(23),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(23),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(23),
      O => \dout[239]_INST_0_i_2_n_0\
    );
\dout[240]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[240]_INST_0_i_1_n_0\,
      I1 => \dout[240]_INST_0_i_2_n_0\,
      O => dout(24),
      S => dout_mux_sel_dly(2)
    );
\dout[240]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(24),
      I1 => p_57_out(24),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(24),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(24),
      O => \dout[240]_INST_0_i_1_n_0\
    );
\dout[240]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(24),
      I1 => p_17_out(24),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(24),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(24),
      O => \dout[240]_INST_0_i_2_n_0\
    );
\dout[241]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[241]_INST_0_i_1_n_0\,
      I1 => \dout[241]_INST_0_i_2_n_0\,
      O => dout(25),
      S => dout_mux_sel_dly(2)
    );
\dout[241]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(25),
      I1 => p_57_out(25),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(25),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(25),
      O => \dout[241]_INST_0_i_1_n_0\
    );
\dout[241]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(25),
      I1 => p_17_out(25),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(25),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(25),
      O => \dout[241]_INST_0_i_2_n_0\
    );
\dout[242]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[242]_INST_0_i_1_n_0\,
      I1 => \dout[242]_INST_0_i_2_n_0\,
      O => dout(26),
      S => dout_mux_sel_dly(2)
    );
\dout[242]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(26),
      I1 => p_57_out(26),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(26),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(26),
      O => \dout[242]_INST_0_i_1_n_0\
    );
\dout[242]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(26),
      I1 => p_17_out(26),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(26),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(26),
      O => \dout[242]_INST_0_i_2_n_0\
    );
\dout[243]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[243]_INST_0_i_1_n_0\,
      I1 => \dout[243]_INST_0_i_2_n_0\,
      O => dout(27),
      S => dout_mux_sel_dly(2)
    );
\dout[243]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(27),
      I1 => p_57_out(27),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(27),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(27),
      O => \dout[243]_INST_0_i_1_n_0\
    );
\dout[243]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(27),
      I1 => p_17_out(27),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(27),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(27),
      O => \dout[243]_INST_0_i_2_n_0\
    );
\dout[244]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[244]_INST_0_i_1_n_0\,
      I1 => \dout[244]_INST_0_i_2_n_0\,
      O => dout(28),
      S => dout_mux_sel_dly(2)
    );
\dout[244]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(28),
      I1 => p_57_out(28),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(28),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(28),
      O => \dout[244]_INST_0_i_1_n_0\
    );
\dout[244]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(28),
      I1 => p_17_out(28),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(28),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(28),
      O => \dout[244]_INST_0_i_2_n_0\
    );
\dout[245]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[245]_INST_0_i_1_n_0\,
      I1 => \dout[245]_INST_0_i_2_n_0\,
      O => dout(29),
      S => dout_mux_sel_dly(2)
    );
\dout[245]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(29),
      I1 => p_57_out(29),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(29),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(29),
      O => \dout[245]_INST_0_i_1_n_0\
    );
\dout[245]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(29),
      I1 => p_17_out(29),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(29),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(29),
      O => \dout[245]_INST_0_i_2_n_0\
    );
\dout[246]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[246]_INST_0_i_1_n_0\,
      I1 => \dout[246]_INST_0_i_2_n_0\,
      O => dout(30),
      S => dout_mux_sel_dly(2)
    );
\dout[246]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(30),
      I1 => p_57_out(30),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(30),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(30),
      O => \dout[246]_INST_0_i_1_n_0\
    );
\dout[246]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(30),
      I1 => p_17_out(30),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(30),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(30),
      O => \dout[246]_INST_0_i_2_n_0\
    );
\dout[247]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[247]_INST_0_i_1_n_0\,
      I1 => \dout[247]_INST_0_i_2_n_0\,
      O => dout(31),
      S => dout_mux_sel_dly(2)
    );
\dout[247]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(31),
      I1 => p_57_out(31),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(31),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(31),
      O => \dout[247]_INST_0_i_1_n_0\
    );
\dout[247]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(31),
      I1 => p_17_out(31),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(31),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(31),
      O => \dout[247]_INST_0_i_2_n_0\
    );
\dout[248]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[248]_INST_0_i_1_n_0\,
      I1 => \dout[248]_INST_0_i_2_n_0\,
      O => dout(32),
      S => dout_mux_sel_dly(2)
    );
\dout[248]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(32),
      I1 => p_57_out(32),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(32),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(32),
      O => \dout[248]_INST_0_i_1_n_0\
    );
\dout[248]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(32),
      I1 => p_17_out(32),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(32),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(32),
      O => \dout[248]_INST_0_i_2_n_0\
    );
\dout[249]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[249]_INST_0_i_1_n_0\,
      I1 => \dout[249]_INST_0_i_2_n_0\,
      O => dout(33),
      S => dout_mux_sel_dly(2)
    );
\dout[249]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(33),
      I1 => p_57_out(33),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(33),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(33),
      O => \dout[249]_INST_0_i_1_n_0\
    );
\dout[249]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(33),
      I1 => p_17_out(33),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(33),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(33),
      O => \dout[249]_INST_0_i_2_n_0\
    );
\dout[250]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[250]_INST_0_i_1_n_0\,
      I1 => \dout[250]_INST_0_i_2_n_0\,
      O => dout(34),
      S => dout_mux_sel_dly(2)
    );
\dout[250]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(34),
      I1 => p_57_out(34),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(34),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(34),
      O => \dout[250]_INST_0_i_1_n_0\
    );
\dout[250]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(34),
      I1 => p_17_out(34),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(34),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(34),
      O => \dout[250]_INST_0_i_2_n_0\
    );
\dout[251]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[251]_INST_0_i_1_n_0\,
      I1 => \dout[251]_INST_0_i_2_n_0\,
      O => dout(35),
      S => dout_mux_sel_dly(2)
    );
\dout[251]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(35),
      I1 => p_57_out(35),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(35),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(35),
      O => \dout[251]_INST_0_i_1_n_0\
    );
\dout[251]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(35),
      I1 => p_17_out(35),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(35),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(35),
      O => \dout[251]_INST_0_i_2_n_0\
    );
\dout[252]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[252]_INST_0_i_1_n_0\,
      I1 => \dout[252]_INST_0_i_2_n_0\,
      O => dout(36),
      S => dout_mux_sel_dly(2)
    );
\dout[252]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(36),
      I1 => p_57_out(36),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(36),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(36),
      O => \dout[252]_INST_0_i_1_n_0\
    );
\dout[252]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(36),
      I1 => p_17_out(36),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(36),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(36),
      O => \dout[252]_INST_0_i_2_n_0\
    );
\dout[253]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[253]_INST_0_i_1_n_0\,
      I1 => \dout[253]_INST_0_i_2_n_0\,
      O => dout(37),
      S => dout_mux_sel_dly(2)
    );
\dout[253]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(37),
      I1 => p_57_out(37),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(37),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(37),
      O => \dout[253]_INST_0_i_1_n_0\
    );
\dout[253]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(37),
      I1 => p_17_out(37),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(37),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(37),
      O => \dout[253]_INST_0_i_2_n_0\
    );
\dout[254]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[254]_INST_0_i_1_n_0\,
      I1 => \dout[254]_INST_0_i_2_n_0\,
      O => dout(38),
      S => dout_mux_sel_dly(2)
    );
\dout[254]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(38),
      I1 => p_57_out(38),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(38),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(38),
      O => \dout[254]_INST_0_i_1_n_0\
    );
\dout[254]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(38),
      I1 => p_17_out(38),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(38),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(38),
      O => \dout[254]_INST_0_i_2_n_0\
    );
\dout[255]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[255]_INST_0_i_1_n_0\,
      I1 => \dout[255]_INST_0_i_2_n_0\,
      O => dout(39),
      S => dout_mux_sel_dly(2)
    );
\dout[255]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(39),
      I1 => p_57_out(39),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(39),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(39),
      O => \dout[255]_INST_0_i_1_n_0\
    );
\dout[255]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(39),
      I1 => p_17_out(39),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(39),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(39),
      O => \dout[255]_INST_0_i_2_n_0\
    );
\dout[256]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[256]_INST_0_i_1_n_0\,
      I1 => \dout[256]_INST_0_i_2_n_0\,
      O => dout(40),
      S => dout_mux_sel_dly(2)
    );
\dout[256]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(40),
      I1 => p_57_out(40),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(40),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(40),
      O => \dout[256]_INST_0_i_1_n_0\
    );
\dout[256]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(40),
      I1 => p_17_out(40),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(40),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(40),
      O => \dout[256]_INST_0_i_2_n_0\
    );
\dout[257]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[257]_INST_0_i_1_n_0\,
      I1 => \dout[257]_INST_0_i_2_n_0\,
      O => dout(41),
      S => dout_mux_sel_dly(2)
    );
\dout[257]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(41),
      I1 => p_57_out(41),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(41),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(41),
      O => \dout[257]_INST_0_i_1_n_0\
    );
\dout[257]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(41),
      I1 => p_17_out(41),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(41),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(41),
      O => \dout[257]_INST_0_i_2_n_0\
    );
\dout[258]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[258]_INST_0_i_1_n_0\,
      I1 => \dout[258]_INST_0_i_2_n_0\,
      O => dout(42),
      S => dout_mux_sel_dly(2)
    );
\dout[258]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(42),
      I1 => p_57_out(42),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(42),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(42),
      O => \dout[258]_INST_0_i_1_n_0\
    );
\dout[258]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(42),
      I1 => p_17_out(42),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(42),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(42),
      O => \dout[258]_INST_0_i_2_n_0\
    );
\dout[259]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[259]_INST_0_i_1_n_0\,
      I1 => \dout[259]_INST_0_i_2_n_0\,
      O => dout(43),
      S => dout_mux_sel_dly(2)
    );
\dout[259]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(43),
      I1 => p_57_out(43),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(43),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(43),
      O => \dout[259]_INST_0_i_1_n_0\
    );
\dout[259]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(43),
      I1 => p_17_out(43),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(43),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(43),
      O => \dout[259]_INST_0_i_2_n_0\
    );
\dout[260]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[260]_INST_0_i_1_n_0\,
      I1 => \dout[260]_INST_0_i_2_n_0\,
      O => dout(44),
      S => dout_mux_sel_dly(2)
    );
\dout[260]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(44),
      I1 => p_57_out(44),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(44),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(44),
      O => \dout[260]_INST_0_i_1_n_0\
    );
\dout[260]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(44),
      I1 => p_17_out(44),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(44),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(44),
      O => \dout[260]_INST_0_i_2_n_0\
    );
\dout[261]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[261]_INST_0_i_1_n_0\,
      I1 => \dout[261]_INST_0_i_2_n_0\,
      O => dout(45),
      S => dout_mux_sel_dly(2)
    );
\dout[261]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(45),
      I1 => p_57_out(45),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(45),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(45),
      O => \dout[261]_INST_0_i_1_n_0\
    );
\dout[261]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(45),
      I1 => p_17_out(45),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(45),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(45),
      O => \dout[261]_INST_0_i_2_n_0\
    );
\dout[262]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[262]_INST_0_i_1_n_0\,
      I1 => \dout[262]_INST_0_i_2_n_0\,
      O => dout(46),
      S => dout_mux_sel_dly(2)
    );
\dout[262]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(46),
      I1 => p_57_out(46),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(46),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(46),
      O => \dout[262]_INST_0_i_1_n_0\
    );
\dout[262]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(46),
      I1 => p_17_out(46),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(46),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(46),
      O => \dout[262]_INST_0_i_2_n_0\
    );
\dout[263]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[263]_INST_0_i_1_n_0\,
      I1 => \dout[263]_INST_0_i_2_n_0\,
      O => dout(47),
      S => dout_mux_sel_dly(2)
    );
\dout[263]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(47),
      I1 => p_57_out(47),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(47),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(47),
      O => \dout[263]_INST_0_i_1_n_0\
    );
\dout[263]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(47),
      I1 => p_17_out(47),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(47),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(47),
      O => \dout[263]_INST_0_i_2_n_0\
    );
\dout[264]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[264]_INST_0_i_1_n_0\,
      I1 => \dout[264]_INST_0_i_2_n_0\,
      O => dout(48),
      S => dout_mux_sel_dly(2)
    );
\dout[264]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(48),
      I1 => p_57_out(48),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(48),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(48),
      O => \dout[264]_INST_0_i_1_n_0\
    );
\dout[264]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(48),
      I1 => p_17_out(48),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(48),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(48),
      O => \dout[264]_INST_0_i_2_n_0\
    );
\dout[265]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[265]_INST_0_i_1_n_0\,
      I1 => \dout[265]_INST_0_i_2_n_0\,
      O => dout(49),
      S => dout_mux_sel_dly(2)
    );
\dout[265]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(49),
      I1 => p_57_out(49),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(49),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(49),
      O => \dout[265]_INST_0_i_1_n_0\
    );
\dout[265]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(49),
      I1 => p_17_out(49),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(49),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(49),
      O => \dout[265]_INST_0_i_2_n_0\
    );
\dout[266]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[266]_INST_0_i_1_n_0\,
      I1 => \dout[266]_INST_0_i_2_n_0\,
      O => dout(50),
      S => dout_mux_sel_dly(2)
    );
\dout[266]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(50),
      I1 => p_57_out(50),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(50),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(50),
      O => \dout[266]_INST_0_i_1_n_0\
    );
\dout[266]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(50),
      I1 => p_17_out(50),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(50),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(50),
      O => \dout[266]_INST_0_i_2_n_0\
    );
\dout[267]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[267]_INST_0_i_1_n_0\,
      I1 => \dout[267]_INST_0_i_2_n_0\,
      O => dout(51),
      S => dout_mux_sel_dly(2)
    );
\dout[267]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(51),
      I1 => p_57_out(51),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(51),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(51),
      O => \dout[267]_INST_0_i_1_n_0\
    );
\dout[267]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(51),
      I1 => p_17_out(51),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(51),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(51),
      O => \dout[267]_INST_0_i_2_n_0\
    );
\dout[268]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[268]_INST_0_i_1_n_0\,
      I1 => \dout[268]_INST_0_i_2_n_0\,
      O => dout(52),
      S => dout_mux_sel_dly(2)
    );
\dout[268]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(52),
      I1 => p_57_out(52),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(52),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(52),
      O => \dout[268]_INST_0_i_1_n_0\
    );
\dout[268]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(52),
      I1 => p_17_out(52),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(52),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(52),
      O => \dout[268]_INST_0_i_2_n_0\
    );
\dout[269]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[269]_INST_0_i_1_n_0\,
      I1 => \dout[269]_INST_0_i_2_n_0\,
      O => dout(53),
      S => dout_mux_sel_dly(2)
    );
\dout[269]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(53),
      I1 => p_57_out(53),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(53),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(53),
      O => \dout[269]_INST_0_i_1_n_0\
    );
\dout[269]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(53),
      I1 => p_17_out(53),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(53),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(53),
      O => \dout[269]_INST_0_i_2_n_0\
    );
\dout[270]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[270]_INST_0_i_1_n_0\,
      I1 => \dout[270]_INST_0_i_2_n_0\,
      O => dout(54),
      S => dout_mux_sel_dly(2)
    );
\dout[270]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(54),
      I1 => p_57_out(54),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(54),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(54),
      O => \dout[270]_INST_0_i_1_n_0\
    );
\dout[270]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(54),
      I1 => p_17_out(54),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(54),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(54),
      O => \dout[270]_INST_0_i_2_n_0\
    );
\dout[271]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[271]_INST_0_i_1_n_0\,
      I1 => \dout[271]_INST_0_i_2_n_0\,
      O => dout(55),
      S => dout_mux_sel_dly(2)
    );
\dout[271]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(55),
      I1 => p_57_out(55),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(55),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(55),
      O => \dout[271]_INST_0_i_1_n_0\
    );
\dout[271]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(55),
      I1 => p_17_out(55),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(55),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(55),
      O => \dout[271]_INST_0_i_2_n_0\
    );
\dout[272]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[272]_INST_0_i_1_n_0\,
      I1 => \dout[272]_INST_0_i_2_n_0\,
      O => dout(56),
      S => dout_mux_sel_dly(2)
    );
\dout[272]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(56),
      I1 => p_57_out(56),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(56),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(56),
      O => \dout[272]_INST_0_i_1_n_0\
    );
\dout[272]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(56),
      I1 => p_17_out(56),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(56),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(56),
      O => \dout[272]_INST_0_i_2_n_0\
    );
\dout[273]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[273]_INST_0_i_1_n_0\,
      I1 => \dout[273]_INST_0_i_2_n_0\,
      O => dout(57),
      S => dout_mux_sel_dly(2)
    );
\dout[273]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(57),
      I1 => p_57_out(57),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(57),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(57),
      O => \dout[273]_INST_0_i_1_n_0\
    );
\dout[273]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(57),
      I1 => p_17_out(57),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(57),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(57),
      O => \dout[273]_INST_0_i_2_n_0\
    );
\dout[274]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[274]_INST_0_i_1_n_0\,
      I1 => \dout[274]_INST_0_i_2_n_0\,
      O => dout(58),
      S => dout_mux_sel_dly(2)
    );
\dout[274]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(58),
      I1 => p_57_out(58),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(58),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(58),
      O => \dout[274]_INST_0_i_1_n_0\
    );
\dout[274]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(58),
      I1 => p_17_out(58),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(58),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(58),
      O => \dout[274]_INST_0_i_2_n_0\
    );
\dout[275]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[275]_INST_0_i_1_n_0\,
      I1 => \dout[275]_INST_0_i_2_n_0\,
      O => dout(59),
      S => dout_mux_sel_dly(2)
    );
\dout[275]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(59),
      I1 => p_57_out(59),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(59),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(59),
      O => \dout[275]_INST_0_i_1_n_0\
    );
\dout[275]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(59),
      I1 => p_17_out(59),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(59),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(59),
      O => \dout[275]_INST_0_i_2_n_0\
    );
\dout[276]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[276]_INST_0_i_1_n_0\,
      I1 => \dout[276]_INST_0_i_2_n_0\,
      O => dout(60),
      S => dout_mux_sel_dly(2)
    );
\dout[276]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(60),
      I1 => p_57_out(60),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(60),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(60),
      O => \dout[276]_INST_0_i_1_n_0\
    );
\dout[276]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(60),
      I1 => p_17_out(60),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(60),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(60),
      O => \dout[276]_INST_0_i_2_n_0\
    );
\dout[277]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[277]_INST_0_i_1_n_0\,
      I1 => \dout[277]_INST_0_i_2_n_0\,
      O => dout(61),
      S => dout_mux_sel_dly(2)
    );
\dout[277]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(61),
      I1 => p_57_out(61),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(61),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(61),
      O => \dout[277]_INST_0_i_1_n_0\
    );
\dout[277]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(61),
      I1 => p_17_out(61),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(61),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(61),
      O => \dout[277]_INST_0_i_2_n_0\
    );
\dout[278]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[278]_INST_0_i_1_n_0\,
      I1 => \dout[278]_INST_0_i_2_n_0\,
      O => dout(62),
      S => dout_mux_sel_dly(2)
    );
\dout[278]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(62),
      I1 => p_57_out(62),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(62),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(62),
      O => \dout[278]_INST_0_i_1_n_0\
    );
\dout[278]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(62),
      I1 => p_17_out(62),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(62),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(62),
      O => \dout[278]_INST_0_i_2_n_0\
    );
\dout[279]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[279]_INST_0_i_1_n_0\,
      I1 => \dout[279]_INST_0_i_2_n_0\,
      O => dout(63),
      S => dout_mux_sel_dly(2)
    );
\dout[279]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(63),
      I1 => p_57_out(63),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(63),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(63),
      O => \dout[279]_INST_0_i_1_n_0\
    );
\dout[279]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(63),
      I1 => p_17_out(63),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(63),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(63),
      O => \dout[279]_INST_0_i_2_n_0\
    );
\dout[280]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[280]_INST_0_i_1_n_0\,
      I1 => \dout[280]_INST_0_i_2_n_0\,
      O => dout(64),
      S => dout_mux_sel_dly(2)
    );
\dout[280]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(64),
      I1 => p_57_out(64),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(64),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(64),
      O => \dout[280]_INST_0_i_1_n_0\
    );
\dout[280]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(64),
      I1 => p_17_out(64),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(64),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(64),
      O => \dout[280]_INST_0_i_2_n_0\
    );
\dout[281]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[281]_INST_0_i_1_n_0\,
      I1 => \dout[281]_INST_0_i_2_n_0\,
      O => dout(65),
      S => dout_mux_sel_dly(2)
    );
\dout[281]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(65),
      I1 => p_57_out(65),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(65),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(65),
      O => \dout[281]_INST_0_i_1_n_0\
    );
\dout[281]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(65),
      I1 => p_17_out(65),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(65),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(65),
      O => \dout[281]_INST_0_i_2_n_0\
    );
\dout[282]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[282]_INST_0_i_1_n_0\,
      I1 => \dout[282]_INST_0_i_2_n_0\,
      O => dout(66),
      S => dout_mux_sel_dly(2)
    );
\dout[282]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(66),
      I1 => p_57_out(66),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(66),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(66),
      O => \dout[282]_INST_0_i_1_n_0\
    );
\dout[282]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(66),
      I1 => p_17_out(66),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(66),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(66),
      O => \dout[282]_INST_0_i_2_n_0\
    );
\dout[283]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[283]_INST_0_i_1_n_0\,
      I1 => \dout[283]_INST_0_i_2_n_0\,
      O => dout(67),
      S => dout_mux_sel_dly(2)
    );
\dout[283]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(67),
      I1 => p_57_out(67),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(67),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(67),
      O => \dout[283]_INST_0_i_1_n_0\
    );
\dout[283]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(67),
      I1 => p_17_out(67),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(67),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(67),
      O => \dout[283]_INST_0_i_2_n_0\
    );
\dout[284]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[284]_INST_0_i_1_n_0\,
      I1 => \dout[284]_INST_0_i_2_n_0\,
      O => dout(68),
      S => dout_mux_sel_dly(2)
    );
\dout[284]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(68),
      I1 => p_57_out(68),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(68),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(68),
      O => \dout[284]_INST_0_i_1_n_0\
    );
\dout[284]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(68),
      I1 => p_17_out(68),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(68),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(68),
      O => \dout[284]_INST_0_i_2_n_0\
    );
\dout[285]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[285]_INST_0_i_1_n_0\,
      I1 => \dout[285]_INST_0_i_2_n_0\,
      O => dout(69),
      S => dout_mux_sel_dly(2)
    );
\dout[285]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(69),
      I1 => p_57_out(69),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(69),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(69),
      O => \dout[285]_INST_0_i_1_n_0\
    );
\dout[285]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(69),
      I1 => p_17_out(69),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(69),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(69),
      O => \dout[285]_INST_0_i_2_n_0\
    );
\dout[286]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[286]_INST_0_i_1_n_0\,
      I1 => \dout[286]_INST_0_i_2_n_0\,
      O => dout(70),
      S => dout_mux_sel_dly(2)
    );
\dout[286]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(70),
      I1 => p_57_out(70),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(70),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(70),
      O => \dout[286]_INST_0_i_1_n_0\
    );
\dout[286]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(70),
      I1 => p_17_out(70),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(70),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(70),
      O => \dout[286]_INST_0_i_2_n_0\
    );
\dout[287]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[287]_INST_0_i_1_n_0\,
      I1 => \dout[287]_INST_0_i_2_n_0\,
      O => dout(71),
      S => dout_mux_sel_dly(2)
    );
\dout[287]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(71),
      I1 => p_57_out(71),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(71),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(71),
      O => \dout[287]_INST_0_i_1_n_0\
    );
\dout[287]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(71),
      I1 => p_17_out(71),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(71),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(71),
      O => \dout[287]_INST_0_i_2_n_0\
    );
\gmult_prim.gll_chain.gp1[0].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_53
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_3_out => p_3_out,
      p_72_out => p_72_out,
      p_73_out => p_73_out,
      p_76_out => p_76_out,
      p_77_out(71 downto 0) => p_77_out(71 downto 0),
      re_0 => re_0,
      srst => srst,
      we_0 => we_0
    );
\gmult_prim.gll_chain.gp1[1].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_54
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      fifo_prim_rd_en(7) => p_0_in,
      fifo_prim_rd_en(6) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      fifo_prim_rd_en(5) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      fifo_prim_rd_en(4) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      fifo_prim_rd_en(3) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      fifo_prim_rd_en(2) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      fifo_prim_rd_en(1) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      fifo_prim_rd_en(0) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      fifo_prim_wr_en(7) => p_0_in2_in,
      fifo_prim_wr_en(6) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      fifo_prim_wr_en(5) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      fifo_prim_wr_en(4) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      fifo_prim_wr_en(3) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      fifo_prim_wr_en(2) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      fifo_prim_wr_en(1) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      fifo_prim_wr_en(0) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      \gf36e2_inst.sngfifo36e2_0\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      \gf36e2_inst.sngfifo36e2_1\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      p_53_out => p_53_out,
      p_58_out => p_58_out,
      p_62_out => p_62_out,
      p_63_out => p_63_out,
      p_66_out => p_66_out,
      p_67_out(71 downto 0) => p_67_out(71 downto 0),
      p_68_out => p_68_out,
      rd_en => rd_en,
      re_0 => re_0,
      re_2 => re_2,
      re_3 => re_3,
      re_4 => re_4,
      re_5 => re_5,
      re_6 => re_6,
      re_7 => re_7,
      srst => srst,
      we_0 => we_0,
      we_2 => we_2,
      we_3 => we_3,
      we_4 => we_4,
      we_5 => we_5,
      we_6 => we_6,
      we_7 => we_7,
      wr_en => wr_en
    );
\gmult_prim.gll_chain.gp1[2].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_55
     port map (
      E(0) => p_31_out,
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      p_52_out => p_52_out,
      p_53_out => p_53_out,
      p_56_out => p_56_out,
      p_57_out(71 downto 0) => p_57_out(71 downto 0),
      p_58_out => p_58_out,
      p_63_out => p_63_out,
      p_68_out => p_68_out,
      rd_en => rd_en,
      re_2 => re_2,
      srst => srst,
      we_2 => we_2,
      wr_en => wr_en,
      wr_en_0(0) => p_33_out
    );
\gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_56
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      clk_1 => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      din(71 downto 0) => din(71 downto 0),
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\,
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\ => \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\,
      p_13_out => p_13_out,
      p_18_out => p_18_out,
      p_23_out => p_23_out,
      p_28_out => p_28_out,
      p_38_out => p_38_out,
      p_3_out => p_3_out,
      p_42_out => p_42_out,
      p_46_out => p_46_out,
      p_47_out(71 downto 0) => p_47_out(71 downto 0),
      p_6_out => p_6_out,
      p_73_out => p_73_out,
      re_3 => re_3,
      srst => srst,
      we_3 => we_3
    );
\gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_57
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\,
      din(71 downto 0) => din(71 downto 0),
      p_32_out => p_32_out,
      p_36_out => p_36_out,
      p_37_out(71 downto 0) => p_37_out(71 downto 0),
      p_38_out => p_38_out,
      re_4 => re_4,
      srst => srst,
      we_4 => we_4
    );
\gmult_prim.gll_chain.gp1[5].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_58
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_22_out => p_22_out,
      p_23_out => p_23_out,
      p_26_out => p_26_out,
      p_27_out(71 downto 0) => p_27_out(71 downto 0),
      p_28_out => p_28_out,
      re_5 => re_5,
      srst => srst,
      we_5 => we_5
    );
\gmult_prim.gll_chain.gp1[6].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_59
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_12_out => p_12_out,
      p_13_out => p_13_out,
      p_16_out => p_16_out,
      p_17_out(71 downto 0) => p_17_out(71 downto 0),
      p_18_out => p_18_out,
      re_6 => re_6,
      srst => srst,
      we_6 => we_6
    );
\gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_60
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\,
      clk_1 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\,
      clk_2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\,
      din(71 downto 0) => din(71 downto 0),
      p_5_out(71 downto 0) => p_5_out(71 downto 0),
      p_6_out => p_6_out,
      re_7 => re_7,
      srst => srst,
      we_7 => we_7
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_52_out,
      I1 => p_42_out,
      I2 => p_72_out,
      I3 => p_62_out,
      I4 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\,
      O => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_22_out,
      I1 => p_32_out,
      I2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\,
      I3 => p_12_out,
      O => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_33_out,
      D => p_0_in2_in,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      S => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      Q => p_0_in2_in,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_mux_sel(0),
      O => plusOp(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      O => plusOp(1)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_56_out,
      I1 => p_46_out,
      I2 => p_76_out,
      I3 => p_66_out,
      I4 => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\,
      O => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      I2 => dout_mux_sel(2),
      O => plusOp(2)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_26_out,
      I1 => p_36_out,
      I2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\,
      I3 => p_16_out,
      O => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(0),
      Q => dout_mux_sel_dly(0),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(1),
      Q => dout_mux_sel_dly(1),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(2),
      Q => dout_mux_sel_dly(2),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(0),
      Q => dout_mux_sel(0),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(1),
      Q => dout_mux_sel(1),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(2),
      Q => dout_mux_sel(2),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_31_out,
      D => p_0_in,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      S => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      Q => p_0_in,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\rst_val_sym.gextw_sym[4].inst_extdi_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(1)
    );
\rst_val_sym.gextw_sym[4].inst_extdi_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_9 is
  port (
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_9 : entity is "builtin_extdepth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_9 is
  signal \dout[288]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[288]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[289]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[289]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[290]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[290]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[291]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[291]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[292]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[292]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[293]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[293]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[294]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[294]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[295]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[295]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[296]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[296]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[297]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[297]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[298]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[298]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[299]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[299]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[300]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[300]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[301]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[301]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[302]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[302]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[303]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[303]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[304]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[304]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[305]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[305]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[306]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[306]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[307]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[307]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[308]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[308]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[309]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[309]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[310]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[310]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[311]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[311]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[312]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[312]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[313]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[313]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[314]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[314]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[315]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[315]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[316]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[316]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[317]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[317]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[318]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[318]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[319]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[319]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[320]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[320]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[321]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[321]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[322]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[322]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[323]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[323]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[324]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[324]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[325]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[325]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[326]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[326]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[327]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[327]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[328]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[328]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[329]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[329]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[330]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[330]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[331]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[331]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[332]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[332]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[333]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[333]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[334]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[334]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[335]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[335]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[336]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[336]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[337]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[337]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[338]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[338]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[339]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[339]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[340]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[340]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[341]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[341]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[342]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[342]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[343]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[343]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[344]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[344]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[345]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[345]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[346]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[346]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[347]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[347]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[348]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[348]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[349]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[349]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[350]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[350]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[351]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[351]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[352]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[352]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[353]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[353]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[354]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[354]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[355]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[355]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[356]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[356]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[357]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[357]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[358]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[358]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \dout[359]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dout[359]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal dout_mux_sel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout_mux_sel_dly : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_18_out : STD_LOGIC;
  signal p_22_out : STD_LOGIC;
  signal p_23_out : STD_LOGIC;
  signal p_26_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_28_out : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_33_out : STD_LOGIC;
  signal p_36_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_38_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_42_out : STD_LOGIC;
  signal p_46_out : STD_LOGIC;
  signal p_47_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_52_out : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_56_out : STD_LOGIC;
  signal p_57_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_58_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_62_out : STD_LOGIC;
  signal p_63_out : STD_LOGIC;
  signal p_66_out : STD_LOGIC;
  signal p_67_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal p_68_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_72_out : STD_LOGIC;
  signal p_73_out : STD_LOGIC;
  signal p_76_out : STD_LOGIC;
  signal p_77_out : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal re_0 : STD_LOGIC;
  signal re_2 : STD_LOGIC;
  signal re_3 : STD_LOGIC;
  signal re_4 : STD_LOGIC;
  signal re_5 : STD_LOGIC;
  signal re_6 : STD_LOGIC;
  signal re_7 : STD_LOGIC;
  signal srst_qr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of srst_qr : signal is "true";
  attribute msgon : string;
  attribute msgon of srst_qr : signal is "true";
  signal we_0 : STD_LOGIC;
  signal we_2 : STD_LOGIC;
  signal we_3 : STD_LOGIC;
  signal we_4 : STD_LOGIC;
  signal we_5 : STD_LOGIC;
  signal we_6 : STD_LOGIC;
  signal we_7 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_3\ : label is "soft_lutpair18";
begin
\dout[288]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[288]_INST_0_i_1_n_0\,
      I1 => \dout[288]_INST_0_i_2_n_0\,
      O => dout(0),
      S => dout_mux_sel_dly(2)
    );
\dout[288]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(0),
      I1 => p_57_out(0),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(0),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(0),
      O => \dout[288]_INST_0_i_1_n_0\
    );
\dout[288]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(0),
      I1 => p_17_out(0),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(0),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(0),
      O => \dout[288]_INST_0_i_2_n_0\
    );
\dout[289]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[289]_INST_0_i_1_n_0\,
      I1 => \dout[289]_INST_0_i_2_n_0\,
      O => dout(1),
      S => dout_mux_sel_dly(2)
    );
\dout[289]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(1),
      I1 => p_57_out(1),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(1),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(1),
      O => \dout[289]_INST_0_i_1_n_0\
    );
\dout[289]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(1),
      I1 => p_17_out(1),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(1),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(1),
      O => \dout[289]_INST_0_i_2_n_0\
    );
\dout[290]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[290]_INST_0_i_1_n_0\,
      I1 => \dout[290]_INST_0_i_2_n_0\,
      O => dout(2),
      S => dout_mux_sel_dly(2)
    );
\dout[290]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(2),
      I1 => p_57_out(2),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(2),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(2),
      O => \dout[290]_INST_0_i_1_n_0\
    );
\dout[290]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(2),
      I1 => p_17_out(2),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(2),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(2),
      O => \dout[290]_INST_0_i_2_n_0\
    );
\dout[291]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[291]_INST_0_i_1_n_0\,
      I1 => \dout[291]_INST_0_i_2_n_0\,
      O => dout(3),
      S => dout_mux_sel_dly(2)
    );
\dout[291]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(3),
      I1 => p_57_out(3),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(3),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(3),
      O => \dout[291]_INST_0_i_1_n_0\
    );
\dout[291]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(3),
      I1 => p_17_out(3),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(3),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(3),
      O => \dout[291]_INST_0_i_2_n_0\
    );
\dout[292]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[292]_INST_0_i_1_n_0\,
      I1 => \dout[292]_INST_0_i_2_n_0\,
      O => dout(4),
      S => dout_mux_sel_dly(2)
    );
\dout[292]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(4),
      I1 => p_57_out(4),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(4),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(4),
      O => \dout[292]_INST_0_i_1_n_0\
    );
\dout[292]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(4),
      I1 => p_17_out(4),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(4),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(4),
      O => \dout[292]_INST_0_i_2_n_0\
    );
\dout[293]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[293]_INST_0_i_1_n_0\,
      I1 => \dout[293]_INST_0_i_2_n_0\,
      O => dout(5),
      S => dout_mux_sel_dly(2)
    );
\dout[293]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(5),
      I1 => p_57_out(5),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(5),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(5),
      O => \dout[293]_INST_0_i_1_n_0\
    );
\dout[293]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(5),
      I1 => p_17_out(5),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(5),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(5),
      O => \dout[293]_INST_0_i_2_n_0\
    );
\dout[294]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[294]_INST_0_i_1_n_0\,
      I1 => \dout[294]_INST_0_i_2_n_0\,
      O => dout(6),
      S => dout_mux_sel_dly(2)
    );
\dout[294]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(6),
      I1 => p_57_out(6),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(6),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(6),
      O => \dout[294]_INST_0_i_1_n_0\
    );
\dout[294]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(6),
      I1 => p_17_out(6),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(6),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(6),
      O => \dout[294]_INST_0_i_2_n_0\
    );
\dout[295]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[295]_INST_0_i_1_n_0\,
      I1 => \dout[295]_INST_0_i_2_n_0\,
      O => dout(7),
      S => dout_mux_sel_dly(2)
    );
\dout[295]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(7),
      I1 => p_57_out(7),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(7),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(7),
      O => \dout[295]_INST_0_i_1_n_0\
    );
\dout[295]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(7),
      I1 => p_17_out(7),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(7),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(7),
      O => \dout[295]_INST_0_i_2_n_0\
    );
\dout[296]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[296]_INST_0_i_1_n_0\,
      I1 => \dout[296]_INST_0_i_2_n_0\,
      O => dout(8),
      S => dout_mux_sel_dly(2)
    );
\dout[296]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(8),
      I1 => p_57_out(8),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(8),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(8),
      O => \dout[296]_INST_0_i_1_n_0\
    );
\dout[296]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(8),
      I1 => p_17_out(8),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(8),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(8),
      O => \dout[296]_INST_0_i_2_n_0\
    );
\dout[297]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[297]_INST_0_i_1_n_0\,
      I1 => \dout[297]_INST_0_i_2_n_0\,
      O => dout(9),
      S => dout_mux_sel_dly(2)
    );
\dout[297]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(9),
      I1 => p_57_out(9),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(9),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(9),
      O => \dout[297]_INST_0_i_1_n_0\
    );
\dout[297]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(9),
      I1 => p_17_out(9),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(9),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(9),
      O => \dout[297]_INST_0_i_2_n_0\
    );
\dout[298]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[298]_INST_0_i_1_n_0\,
      I1 => \dout[298]_INST_0_i_2_n_0\,
      O => dout(10),
      S => dout_mux_sel_dly(2)
    );
\dout[298]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(10),
      I1 => p_57_out(10),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(10),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(10),
      O => \dout[298]_INST_0_i_1_n_0\
    );
\dout[298]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(10),
      I1 => p_17_out(10),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(10),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(10),
      O => \dout[298]_INST_0_i_2_n_0\
    );
\dout[299]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[299]_INST_0_i_1_n_0\,
      I1 => \dout[299]_INST_0_i_2_n_0\,
      O => dout(11),
      S => dout_mux_sel_dly(2)
    );
\dout[299]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(11),
      I1 => p_57_out(11),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(11),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(11),
      O => \dout[299]_INST_0_i_1_n_0\
    );
\dout[299]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(11),
      I1 => p_17_out(11),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(11),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(11),
      O => \dout[299]_INST_0_i_2_n_0\
    );
\dout[300]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[300]_INST_0_i_1_n_0\,
      I1 => \dout[300]_INST_0_i_2_n_0\,
      O => dout(12),
      S => dout_mux_sel_dly(2)
    );
\dout[300]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(12),
      I1 => p_57_out(12),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(12),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(12),
      O => \dout[300]_INST_0_i_1_n_0\
    );
\dout[300]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(12),
      I1 => p_17_out(12),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(12),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(12),
      O => \dout[300]_INST_0_i_2_n_0\
    );
\dout[301]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[301]_INST_0_i_1_n_0\,
      I1 => \dout[301]_INST_0_i_2_n_0\,
      O => dout(13),
      S => dout_mux_sel_dly(2)
    );
\dout[301]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(13),
      I1 => p_57_out(13),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(13),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(13),
      O => \dout[301]_INST_0_i_1_n_0\
    );
\dout[301]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(13),
      I1 => p_17_out(13),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(13),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(13),
      O => \dout[301]_INST_0_i_2_n_0\
    );
\dout[302]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[302]_INST_0_i_1_n_0\,
      I1 => \dout[302]_INST_0_i_2_n_0\,
      O => dout(14),
      S => dout_mux_sel_dly(2)
    );
\dout[302]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(14),
      I1 => p_57_out(14),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(14),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(14),
      O => \dout[302]_INST_0_i_1_n_0\
    );
\dout[302]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(14),
      I1 => p_17_out(14),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(14),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(14),
      O => \dout[302]_INST_0_i_2_n_0\
    );
\dout[303]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[303]_INST_0_i_1_n_0\,
      I1 => \dout[303]_INST_0_i_2_n_0\,
      O => dout(15),
      S => dout_mux_sel_dly(2)
    );
\dout[303]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(15),
      I1 => p_57_out(15),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(15),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(15),
      O => \dout[303]_INST_0_i_1_n_0\
    );
\dout[303]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(15),
      I1 => p_17_out(15),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(15),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(15),
      O => \dout[303]_INST_0_i_2_n_0\
    );
\dout[304]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[304]_INST_0_i_1_n_0\,
      I1 => \dout[304]_INST_0_i_2_n_0\,
      O => dout(16),
      S => dout_mux_sel_dly(2)
    );
\dout[304]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(16),
      I1 => p_57_out(16),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(16),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(16),
      O => \dout[304]_INST_0_i_1_n_0\
    );
\dout[304]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(16),
      I1 => p_17_out(16),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(16),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(16),
      O => \dout[304]_INST_0_i_2_n_0\
    );
\dout[305]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[305]_INST_0_i_1_n_0\,
      I1 => \dout[305]_INST_0_i_2_n_0\,
      O => dout(17),
      S => dout_mux_sel_dly(2)
    );
\dout[305]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(17),
      I1 => p_57_out(17),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(17),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(17),
      O => \dout[305]_INST_0_i_1_n_0\
    );
\dout[305]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(17),
      I1 => p_17_out(17),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(17),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(17),
      O => \dout[305]_INST_0_i_2_n_0\
    );
\dout[306]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[306]_INST_0_i_1_n_0\,
      I1 => \dout[306]_INST_0_i_2_n_0\,
      O => dout(18),
      S => dout_mux_sel_dly(2)
    );
\dout[306]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(18),
      I1 => p_57_out(18),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(18),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(18),
      O => \dout[306]_INST_0_i_1_n_0\
    );
\dout[306]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(18),
      I1 => p_17_out(18),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(18),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(18),
      O => \dout[306]_INST_0_i_2_n_0\
    );
\dout[307]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[307]_INST_0_i_1_n_0\,
      I1 => \dout[307]_INST_0_i_2_n_0\,
      O => dout(19),
      S => dout_mux_sel_dly(2)
    );
\dout[307]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(19),
      I1 => p_57_out(19),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(19),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(19),
      O => \dout[307]_INST_0_i_1_n_0\
    );
\dout[307]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(19),
      I1 => p_17_out(19),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(19),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(19),
      O => \dout[307]_INST_0_i_2_n_0\
    );
\dout[308]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[308]_INST_0_i_1_n_0\,
      I1 => \dout[308]_INST_0_i_2_n_0\,
      O => dout(20),
      S => dout_mux_sel_dly(2)
    );
\dout[308]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(20),
      I1 => p_57_out(20),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(20),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(20),
      O => \dout[308]_INST_0_i_1_n_0\
    );
\dout[308]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(20),
      I1 => p_17_out(20),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(20),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(20),
      O => \dout[308]_INST_0_i_2_n_0\
    );
\dout[309]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[309]_INST_0_i_1_n_0\,
      I1 => \dout[309]_INST_0_i_2_n_0\,
      O => dout(21),
      S => dout_mux_sel_dly(2)
    );
\dout[309]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(21),
      I1 => p_57_out(21),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(21),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(21),
      O => \dout[309]_INST_0_i_1_n_0\
    );
\dout[309]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(21),
      I1 => p_17_out(21),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(21),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(21),
      O => \dout[309]_INST_0_i_2_n_0\
    );
\dout[310]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[310]_INST_0_i_1_n_0\,
      I1 => \dout[310]_INST_0_i_2_n_0\,
      O => dout(22),
      S => dout_mux_sel_dly(2)
    );
\dout[310]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(22),
      I1 => p_57_out(22),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(22),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(22),
      O => \dout[310]_INST_0_i_1_n_0\
    );
\dout[310]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(22),
      I1 => p_17_out(22),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(22),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(22),
      O => \dout[310]_INST_0_i_2_n_0\
    );
\dout[311]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[311]_INST_0_i_1_n_0\,
      I1 => \dout[311]_INST_0_i_2_n_0\,
      O => dout(23),
      S => dout_mux_sel_dly(2)
    );
\dout[311]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(23),
      I1 => p_57_out(23),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(23),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(23),
      O => \dout[311]_INST_0_i_1_n_0\
    );
\dout[311]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(23),
      I1 => p_17_out(23),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(23),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(23),
      O => \dout[311]_INST_0_i_2_n_0\
    );
\dout[312]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[312]_INST_0_i_1_n_0\,
      I1 => \dout[312]_INST_0_i_2_n_0\,
      O => dout(24),
      S => dout_mux_sel_dly(2)
    );
\dout[312]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(24),
      I1 => p_57_out(24),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(24),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(24),
      O => \dout[312]_INST_0_i_1_n_0\
    );
\dout[312]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(24),
      I1 => p_17_out(24),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(24),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(24),
      O => \dout[312]_INST_0_i_2_n_0\
    );
\dout[313]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[313]_INST_0_i_1_n_0\,
      I1 => \dout[313]_INST_0_i_2_n_0\,
      O => dout(25),
      S => dout_mux_sel_dly(2)
    );
\dout[313]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(25),
      I1 => p_57_out(25),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(25),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(25),
      O => \dout[313]_INST_0_i_1_n_0\
    );
\dout[313]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(25),
      I1 => p_17_out(25),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(25),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(25),
      O => \dout[313]_INST_0_i_2_n_0\
    );
\dout[314]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[314]_INST_0_i_1_n_0\,
      I1 => \dout[314]_INST_0_i_2_n_0\,
      O => dout(26),
      S => dout_mux_sel_dly(2)
    );
\dout[314]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(26),
      I1 => p_57_out(26),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(26),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(26),
      O => \dout[314]_INST_0_i_1_n_0\
    );
\dout[314]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(26),
      I1 => p_17_out(26),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(26),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(26),
      O => \dout[314]_INST_0_i_2_n_0\
    );
\dout[315]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[315]_INST_0_i_1_n_0\,
      I1 => \dout[315]_INST_0_i_2_n_0\,
      O => dout(27),
      S => dout_mux_sel_dly(2)
    );
\dout[315]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(27),
      I1 => p_57_out(27),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(27),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(27),
      O => \dout[315]_INST_0_i_1_n_0\
    );
\dout[315]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(27),
      I1 => p_17_out(27),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(27),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(27),
      O => \dout[315]_INST_0_i_2_n_0\
    );
\dout[316]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[316]_INST_0_i_1_n_0\,
      I1 => \dout[316]_INST_0_i_2_n_0\,
      O => dout(28),
      S => dout_mux_sel_dly(2)
    );
\dout[316]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(28),
      I1 => p_57_out(28),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(28),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(28),
      O => \dout[316]_INST_0_i_1_n_0\
    );
\dout[316]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(28),
      I1 => p_17_out(28),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(28),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(28),
      O => \dout[316]_INST_0_i_2_n_0\
    );
\dout[317]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[317]_INST_0_i_1_n_0\,
      I1 => \dout[317]_INST_0_i_2_n_0\,
      O => dout(29),
      S => dout_mux_sel_dly(2)
    );
\dout[317]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(29),
      I1 => p_57_out(29),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(29),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(29),
      O => \dout[317]_INST_0_i_1_n_0\
    );
\dout[317]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(29),
      I1 => p_17_out(29),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(29),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(29),
      O => \dout[317]_INST_0_i_2_n_0\
    );
\dout[318]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[318]_INST_0_i_1_n_0\,
      I1 => \dout[318]_INST_0_i_2_n_0\,
      O => dout(30),
      S => dout_mux_sel_dly(2)
    );
\dout[318]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(30),
      I1 => p_57_out(30),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(30),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(30),
      O => \dout[318]_INST_0_i_1_n_0\
    );
\dout[318]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(30),
      I1 => p_17_out(30),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(30),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(30),
      O => \dout[318]_INST_0_i_2_n_0\
    );
\dout[319]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[319]_INST_0_i_1_n_0\,
      I1 => \dout[319]_INST_0_i_2_n_0\,
      O => dout(31),
      S => dout_mux_sel_dly(2)
    );
\dout[319]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(31),
      I1 => p_57_out(31),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(31),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(31),
      O => \dout[319]_INST_0_i_1_n_0\
    );
\dout[319]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(31),
      I1 => p_17_out(31),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(31),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(31),
      O => \dout[319]_INST_0_i_2_n_0\
    );
\dout[320]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[320]_INST_0_i_1_n_0\,
      I1 => \dout[320]_INST_0_i_2_n_0\,
      O => dout(32),
      S => dout_mux_sel_dly(2)
    );
\dout[320]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(32),
      I1 => p_57_out(32),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(32),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(32),
      O => \dout[320]_INST_0_i_1_n_0\
    );
\dout[320]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(32),
      I1 => p_17_out(32),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(32),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(32),
      O => \dout[320]_INST_0_i_2_n_0\
    );
\dout[321]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[321]_INST_0_i_1_n_0\,
      I1 => \dout[321]_INST_0_i_2_n_0\,
      O => dout(33),
      S => dout_mux_sel_dly(2)
    );
\dout[321]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(33),
      I1 => p_57_out(33),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(33),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(33),
      O => \dout[321]_INST_0_i_1_n_0\
    );
\dout[321]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(33),
      I1 => p_17_out(33),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(33),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(33),
      O => \dout[321]_INST_0_i_2_n_0\
    );
\dout[322]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[322]_INST_0_i_1_n_0\,
      I1 => \dout[322]_INST_0_i_2_n_0\,
      O => dout(34),
      S => dout_mux_sel_dly(2)
    );
\dout[322]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(34),
      I1 => p_57_out(34),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(34),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(34),
      O => \dout[322]_INST_0_i_1_n_0\
    );
\dout[322]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(34),
      I1 => p_17_out(34),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(34),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(34),
      O => \dout[322]_INST_0_i_2_n_0\
    );
\dout[323]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[323]_INST_0_i_1_n_0\,
      I1 => \dout[323]_INST_0_i_2_n_0\,
      O => dout(35),
      S => dout_mux_sel_dly(2)
    );
\dout[323]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(35),
      I1 => p_57_out(35),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(35),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(35),
      O => \dout[323]_INST_0_i_1_n_0\
    );
\dout[323]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(35),
      I1 => p_17_out(35),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(35),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(35),
      O => \dout[323]_INST_0_i_2_n_0\
    );
\dout[324]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[324]_INST_0_i_1_n_0\,
      I1 => \dout[324]_INST_0_i_2_n_0\,
      O => dout(36),
      S => dout_mux_sel_dly(2)
    );
\dout[324]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(36),
      I1 => p_57_out(36),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(36),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(36),
      O => \dout[324]_INST_0_i_1_n_0\
    );
\dout[324]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(36),
      I1 => p_17_out(36),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(36),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(36),
      O => \dout[324]_INST_0_i_2_n_0\
    );
\dout[325]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[325]_INST_0_i_1_n_0\,
      I1 => \dout[325]_INST_0_i_2_n_0\,
      O => dout(37),
      S => dout_mux_sel_dly(2)
    );
\dout[325]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(37),
      I1 => p_57_out(37),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(37),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(37),
      O => \dout[325]_INST_0_i_1_n_0\
    );
\dout[325]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(37),
      I1 => p_17_out(37),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(37),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(37),
      O => \dout[325]_INST_0_i_2_n_0\
    );
\dout[326]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[326]_INST_0_i_1_n_0\,
      I1 => \dout[326]_INST_0_i_2_n_0\,
      O => dout(38),
      S => dout_mux_sel_dly(2)
    );
\dout[326]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(38),
      I1 => p_57_out(38),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(38),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(38),
      O => \dout[326]_INST_0_i_1_n_0\
    );
\dout[326]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(38),
      I1 => p_17_out(38),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(38),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(38),
      O => \dout[326]_INST_0_i_2_n_0\
    );
\dout[327]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[327]_INST_0_i_1_n_0\,
      I1 => \dout[327]_INST_0_i_2_n_0\,
      O => dout(39),
      S => dout_mux_sel_dly(2)
    );
\dout[327]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(39),
      I1 => p_57_out(39),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(39),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(39),
      O => \dout[327]_INST_0_i_1_n_0\
    );
\dout[327]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(39),
      I1 => p_17_out(39),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(39),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(39),
      O => \dout[327]_INST_0_i_2_n_0\
    );
\dout[328]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[328]_INST_0_i_1_n_0\,
      I1 => \dout[328]_INST_0_i_2_n_0\,
      O => dout(40),
      S => dout_mux_sel_dly(2)
    );
\dout[328]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(40),
      I1 => p_57_out(40),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(40),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(40),
      O => \dout[328]_INST_0_i_1_n_0\
    );
\dout[328]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(40),
      I1 => p_17_out(40),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(40),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(40),
      O => \dout[328]_INST_0_i_2_n_0\
    );
\dout[329]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[329]_INST_0_i_1_n_0\,
      I1 => \dout[329]_INST_0_i_2_n_0\,
      O => dout(41),
      S => dout_mux_sel_dly(2)
    );
\dout[329]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(41),
      I1 => p_57_out(41),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(41),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(41),
      O => \dout[329]_INST_0_i_1_n_0\
    );
\dout[329]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(41),
      I1 => p_17_out(41),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(41),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(41),
      O => \dout[329]_INST_0_i_2_n_0\
    );
\dout[330]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[330]_INST_0_i_1_n_0\,
      I1 => \dout[330]_INST_0_i_2_n_0\,
      O => dout(42),
      S => dout_mux_sel_dly(2)
    );
\dout[330]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(42),
      I1 => p_57_out(42),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(42),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(42),
      O => \dout[330]_INST_0_i_1_n_0\
    );
\dout[330]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(42),
      I1 => p_17_out(42),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(42),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(42),
      O => \dout[330]_INST_0_i_2_n_0\
    );
\dout[331]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[331]_INST_0_i_1_n_0\,
      I1 => \dout[331]_INST_0_i_2_n_0\,
      O => dout(43),
      S => dout_mux_sel_dly(2)
    );
\dout[331]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(43),
      I1 => p_57_out(43),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(43),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(43),
      O => \dout[331]_INST_0_i_1_n_0\
    );
\dout[331]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(43),
      I1 => p_17_out(43),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(43),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(43),
      O => \dout[331]_INST_0_i_2_n_0\
    );
\dout[332]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[332]_INST_0_i_1_n_0\,
      I1 => \dout[332]_INST_0_i_2_n_0\,
      O => dout(44),
      S => dout_mux_sel_dly(2)
    );
\dout[332]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(44),
      I1 => p_57_out(44),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(44),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(44),
      O => \dout[332]_INST_0_i_1_n_0\
    );
\dout[332]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(44),
      I1 => p_17_out(44),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(44),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(44),
      O => \dout[332]_INST_0_i_2_n_0\
    );
\dout[333]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[333]_INST_0_i_1_n_0\,
      I1 => \dout[333]_INST_0_i_2_n_0\,
      O => dout(45),
      S => dout_mux_sel_dly(2)
    );
\dout[333]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(45),
      I1 => p_57_out(45),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(45),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(45),
      O => \dout[333]_INST_0_i_1_n_0\
    );
\dout[333]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(45),
      I1 => p_17_out(45),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(45),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(45),
      O => \dout[333]_INST_0_i_2_n_0\
    );
\dout[334]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[334]_INST_0_i_1_n_0\,
      I1 => \dout[334]_INST_0_i_2_n_0\,
      O => dout(46),
      S => dout_mux_sel_dly(2)
    );
\dout[334]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(46),
      I1 => p_57_out(46),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(46),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(46),
      O => \dout[334]_INST_0_i_1_n_0\
    );
\dout[334]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(46),
      I1 => p_17_out(46),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(46),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(46),
      O => \dout[334]_INST_0_i_2_n_0\
    );
\dout[335]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[335]_INST_0_i_1_n_0\,
      I1 => \dout[335]_INST_0_i_2_n_0\,
      O => dout(47),
      S => dout_mux_sel_dly(2)
    );
\dout[335]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(47),
      I1 => p_57_out(47),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(47),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(47),
      O => \dout[335]_INST_0_i_1_n_0\
    );
\dout[335]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(47),
      I1 => p_17_out(47),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(47),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(47),
      O => \dout[335]_INST_0_i_2_n_0\
    );
\dout[336]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[336]_INST_0_i_1_n_0\,
      I1 => \dout[336]_INST_0_i_2_n_0\,
      O => dout(48),
      S => dout_mux_sel_dly(2)
    );
\dout[336]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(48),
      I1 => p_57_out(48),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(48),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(48),
      O => \dout[336]_INST_0_i_1_n_0\
    );
\dout[336]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(48),
      I1 => p_17_out(48),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(48),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(48),
      O => \dout[336]_INST_0_i_2_n_0\
    );
\dout[337]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[337]_INST_0_i_1_n_0\,
      I1 => \dout[337]_INST_0_i_2_n_0\,
      O => dout(49),
      S => dout_mux_sel_dly(2)
    );
\dout[337]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(49),
      I1 => p_57_out(49),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(49),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(49),
      O => \dout[337]_INST_0_i_1_n_0\
    );
\dout[337]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(49),
      I1 => p_17_out(49),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(49),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(49),
      O => \dout[337]_INST_0_i_2_n_0\
    );
\dout[338]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[338]_INST_0_i_1_n_0\,
      I1 => \dout[338]_INST_0_i_2_n_0\,
      O => dout(50),
      S => dout_mux_sel_dly(2)
    );
\dout[338]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(50),
      I1 => p_57_out(50),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(50),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(50),
      O => \dout[338]_INST_0_i_1_n_0\
    );
\dout[338]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(50),
      I1 => p_17_out(50),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(50),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(50),
      O => \dout[338]_INST_0_i_2_n_0\
    );
\dout[339]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[339]_INST_0_i_1_n_0\,
      I1 => \dout[339]_INST_0_i_2_n_0\,
      O => dout(51),
      S => dout_mux_sel_dly(2)
    );
\dout[339]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(51),
      I1 => p_57_out(51),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(51),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(51),
      O => \dout[339]_INST_0_i_1_n_0\
    );
\dout[339]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(51),
      I1 => p_17_out(51),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(51),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(51),
      O => \dout[339]_INST_0_i_2_n_0\
    );
\dout[340]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[340]_INST_0_i_1_n_0\,
      I1 => \dout[340]_INST_0_i_2_n_0\,
      O => dout(52),
      S => dout_mux_sel_dly(2)
    );
\dout[340]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(52),
      I1 => p_57_out(52),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(52),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(52),
      O => \dout[340]_INST_0_i_1_n_0\
    );
\dout[340]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(52),
      I1 => p_17_out(52),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(52),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(52),
      O => \dout[340]_INST_0_i_2_n_0\
    );
\dout[341]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[341]_INST_0_i_1_n_0\,
      I1 => \dout[341]_INST_0_i_2_n_0\,
      O => dout(53),
      S => dout_mux_sel_dly(2)
    );
\dout[341]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(53),
      I1 => p_57_out(53),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(53),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(53),
      O => \dout[341]_INST_0_i_1_n_0\
    );
\dout[341]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(53),
      I1 => p_17_out(53),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(53),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(53),
      O => \dout[341]_INST_0_i_2_n_0\
    );
\dout[342]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[342]_INST_0_i_1_n_0\,
      I1 => \dout[342]_INST_0_i_2_n_0\,
      O => dout(54),
      S => dout_mux_sel_dly(2)
    );
\dout[342]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(54),
      I1 => p_57_out(54),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(54),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(54),
      O => \dout[342]_INST_0_i_1_n_0\
    );
\dout[342]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(54),
      I1 => p_17_out(54),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(54),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(54),
      O => \dout[342]_INST_0_i_2_n_0\
    );
\dout[343]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[343]_INST_0_i_1_n_0\,
      I1 => \dout[343]_INST_0_i_2_n_0\,
      O => dout(55),
      S => dout_mux_sel_dly(2)
    );
\dout[343]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(55),
      I1 => p_57_out(55),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(55),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(55),
      O => \dout[343]_INST_0_i_1_n_0\
    );
\dout[343]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(55),
      I1 => p_17_out(55),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(55),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(55),
      O => \dout[343]_INST_0_i_2_n_0\
    );
\dout[344]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[344]_INST_0_i_1_n_0\,
      I1 => \dout[344]_INST_0_i_2_n_0\,
      O => dout(56),
      S => dout_mux_sel_dly(2)
    );
\dout[344]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(56),
      I1 => p_57_out(56),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(56),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(56),
      O => \dout[344]_INST_0_i_1_n_0\
    );
\dout[344]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(56),
      I1 => p_17_out(56),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(56),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(56),
      O => \dout[344]_INST_0_i_2_n_0\
    );
\dout[345]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[345]_INST_0_i_1_n_0\,
      I1 => \dout[345]_INST_0_i_2_n_0\,
      O => dout(57),
      S => dout_mux_sel_dly(2)
    );
\dout[345]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(57),
      I1 => p_57_out(57),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(57),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(57),
      O => \dout[345]_INST_0_i_1_n_0\
    );
\dout[345]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(57),
      I1 => p_17_out(57),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(57),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(57),
      O => \dout[345]_INST_0_i_2_n_0\
    );
\dout[346]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[346]_INST_0_i_1_n_0\,
      I1 => \dout[346]_INST_0_i_2_n_0\,
      O => dout(58),
      S => dout_mux_sel_dly(2)
    );
\dout[346]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(58),
      I1 => p_57_out(58),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(58),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(58),
      O => \dout[346]_INST_0_i_1_n_0\
    );
\dout[346]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(58),
      I1 => p_17_out(58),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(58),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(58),
      O => \dout[346]_INST_0_i_2_n_0\
    );
\dout[347]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[347]_INST_0_i_1_n_0\,
      I1 => \dout[347]_INST_0_i_2_n_0\,
      O => dout(59),
      S => dout_mux_sel_dly(2)
    );
\dout[347]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(59),
      I1 => p_57_out(59),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(59),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(59),
      O => \dout[347]_INST_0_i_1_n_0\
    );
\dout[347]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(59),
      I1 => p_17_out(59),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(59),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(59),
      O => \dout[347]_INST_0_i_2_n_0\
    );
\dout[348]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[348]_INST_0_i_1_n_0\,
      I1 => \dout[348]_INST_0_i_2_n_0\,
      O => dout(60),
      S => dout_mux_sel_dly(2)
    );
\dout[348]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(60),
      I1 => p_57_out(60),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(60),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(60),
      O => \dout[348]_INST_0_i_1_n_0\
    );
\dout[348]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(60),
      I1 => p_17_out(60),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(60),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(60),
      O => \dout[348]_INST_0_i_2_n_0\
    );
\dout[349]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[349]_INST_0_i_1_n_0\,
      I1 => \dout[349]_INST_0_i_2_n_0\,
      O => dout(61),
      S => dout_mux_sel_dly(2)
    );
\dout[349]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(61),
      I1 => p_57_out(61),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(61),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(61),
      O => \dout[349]_INST_0_i_1_n_0\
    );
\dout[349]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(61),
      I1 => p_17_out(61),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(61),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(61),
      O => \dout[349]_INST_0_i_2_n_0\
    );
\dout[350]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[350]_INST_0_i_1_n_0\,
      I1 => \dout[350]_INST_0_i_2_n_0\,
      O => dout(62),
      S => dout_mux_sel_dly(2)
    );
\dout[350]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(62),
      I1 => p_57_out(62),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(62),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(62),
      O => \dout[350]_INST_0_i_1_n_0\
    );
\dout[350]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(62),
      I1 => p_17_out(62),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(62),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(62),
      O => \dout[350]_INST_0_i_2_n_0\
    );
\dout[351]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[351]_INST_0_i_1_n_0\,
      I1 => \dout[351]_INST_0_i_2_n_0\,
      O => dout(63),
      S => dout_mux_sel_dly(2)
    );
\dout[351]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(63),
      I1 => p_57_out(63),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(63),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(63),
      O => \dout[351]_INST_0_i_1_n_0\
    );
\dout[351]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(63),
      I1 => p_17_out(63),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(63),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(63),
      O => \dout[351]_INST_0_i_2_n_0\
    );
\dout[352]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[352]_INST_0_i_1_n_0\,
      I1 => \dout[352]_INST_0_i_2_n_0\,
      O => dout(64),
      S => dout_mux_sel_dly(2)
    );
\dout[352]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(64),
      I1 => p_57_out(64),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(64),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(64),
      O => \dout[352]_INST_0_i_1_n_0\
    );
\dout[352]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(64),
      I1 => p_17_out(64),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(64),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(64),
      O => \dout[352]_INST_0_i_2_n_0\
    );
\dout[353]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[353]_INST_0_i_1_n_0\,
      I1 => \dout[353]_INST_0_i_2_n_0\,
      O => dout(65),
      S => dout_mux_sel_dly(2)
    );
\dout[353]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(65),
      I1 => p_57_out(65),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(65),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(65),
      O => \dout[353]_INST_0_i_1_n_0\
    );
\dout[353]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(65),
      I1 => p_17_out(65),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(65),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(65),
      O => \dout[353]_INST_0_i_2_n_0\
    );
\dout[354]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[354]_INST_0_i_1_n_0\,
      I1 => \dout[354]_INST_0_i_2_n_0\,
      O => dout(66),
      S => dout_mux_sel_dly(2)
    );
\dout[354]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(66),
      I1 => p_57_out(66),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(66),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(66),
      O => \dout[354]_INST_0_i_1_n_0\
    );
\dout[354]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(66),
      I1 => p_17_out(66),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(66),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(66),
      O => \dout[354]_INST_0_i_2_n_0\
    );
\dout[355]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[355]_INST_0_i_1_n_0\,
      I1 => \dout[355]_INST_0_i_2_n_0\,
      O => dout(67),
      S => dout_mux_sel_dly(2)
    );
\dout[355]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(67),
      I1 => p_57_out(67),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(67),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(67),
      O => \dout[355]_INST_0_i_1_n_0\
    );
\dout[355]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(67),
      I1 => p_17_out(67),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(67),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(67),
      O => \dout[355]_INST_0_i_2_n_0\
    );
\dout[356]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[356]_INST_0_i_1_n_0\,
      I1 => \dout[356]_INST_0_i_2_n_0\,
      O => dout(68),
      S => dout_mux_sel_dly(2)
    );
\dout[356]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(68),
      I1 => p_57_out(68),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(68),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(68),
      O => \dout[356]_INST_0_i_1_n_0\
    );
\dout[356]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(68),
      I1 => p_17_out(68),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(68),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(68),
      O => \dout[356]_INST_0_i_2_n_0\
    );
\dout[357]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[357]_INST_0_i_1_n_0\,
      I1 => \dout[357]_INST_0_i_2_n_0\,
      O => dout(69),
      S => dout_mux_sel_dly(2)
    );
\dout[357]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(69),
      I1 => p_57_out(69),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(69),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(69),
      O => \dout[357]_INST_0_i_1_n_0\
    );
\dout[357]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(69),
      I1 => p_17_out(69),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(69),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(69),
      O => \dout[357]_INST_0_i_2_n_0\
    );
\dout[358]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[358]_INST_0_i_1_n_0\,
      I1 => \dout[358]_INST_0_i_2_n_0\,
      O => dout(70),
      S => dout_mux_sel_dly(2)
    );
\dout[358]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(70),
      I1 => p_57_out(70),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(70),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(70),
      O => \dout[358]_INST_0_i_1_n_0\
    );
\dout[358]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(70),
      I1 => p_17_out(70),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(70),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(70),
      O => \dout[358]_INST_0_i_2_n_0\
    );
\dout[359]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout[359]_INST_0_i_1_n_0\,
      I1 => \dout[359]_INST_0_i_2_n_0\,
      O => dout(71),
      S => dout_mux_sel_dly(2)
    );
\dout[359]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_out(71),
      I1 => p_57_out(71),
      I2 => dout_mux_sel_dly(1),
      I3 => p_67_out(71),
      I4 => dout_mux_sel_dly(0),
      I5 => p_77_out(71),
      O => \dout[359]_INST_0_i_1_n_0\
    );
\dout[359]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_out(71),
      I1 => p_17_out(71),
      I2 => dout_mux_sel_dly(1),
      I3 => p_27_out(71),
      I4 => dout_mux_sel_dly(0),
      I5 => p_37_out(71),
      O => \dout[359]_INST_0_i_2_n_0\
    );
\gmult_prim.gll_chain.gp1[0].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_45
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_3_out => p_3_out,
      p_72_out => p_72_out,
      p_73_out => p_73_out,
      p_76_out => p_76_out,
      p_77_out(71 downto 0) => p_77_out(71 downto 0),
      re_0 => re_0,
      srst => srst,
      we_0 => we_0
    );
\gmult_prim.gll_chain.gp1[1].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_46
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      fifo_prim_rd_en(7) => p_0_in,
      fifo_prim_rd_en(6) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      fifo_prim_rd_en(5) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      fifo_prim_rd_en(4) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      fifo_prim_rd_en(3) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      fifo_prim_rd_en(2) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      fifo_prim_rd_en(1) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      fifo_prim_rd_en(0) => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      fifo_prim_wr_en(7) => p_0_in2_in,
      fifo_prim_wr_en(6) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      fifo_prim_wr_en(5) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      fifo_prim_wr_en(4) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      fifo_prim_wr_en(3) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      fifo_prim_wr_en(2) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      fifo_prim_wr_en(1) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      fifo_prim_wr_en(0) => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      \gf36e2_inst.sngfifo36e2_0\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      \gf36e2_inst.sngfifo36e2_1\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      p_53_out => p_53_out,
      p_58_out => p_58_out,
      p_62_out => p_62_out,
      p_63_out => p_63_out,
      p_66_out => p_66_out,
      p_67_out(71 downto 0) => p_67_out(71 downto 0),
      p_68_out => p_68_out,
      rd_en => rd_en,
      re_0 => re_0,
      re_2 => re_2,
      re_3 => re_3,
      re_4 => re_4,
      re_5 => re_5,
      re_6 => re_6,
      re_7 => re_7,
      srst => srst,
      we_0 => we_0,
      we_2 => we_2,
      we_3 => we_3,
      we_4 => we_4,
      we_5 => we_5,
      we_6 => we_6,
      we_7 => we_7,
      wr_en => wr_en
    );
\gmult_prim.gll_chain.gp1[2].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_47
     port map (
      E(0) => p_31_out,
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      p_52_out => p_52_out,
      p_53_out => p_53_out,
      p_56_out => p_56_out,
      p_57_out(71 downto 0) => p_57_out(71 downto 0),
      p_58_out => p_58_out,
      p_63_out => p_63_out,
      p_68_out => p_68_out,
      rd_en => rd_en,
      re_2 => re_2,
      srst => srst,
      we_2 => we_2,
      wr_en => wr_en,
      wr_en_0(0) => p_33_out
    );
\gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_48
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_74\,
      clk_1 => \gmult_prim.gll_chain.gp1[3].gbldc_noreg.inst_prim_n_75\,
      din(71 downto 0) => din(71 downto 0),
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\ => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\,
      \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]_0\ => \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\,
      p_13_out => p_13_out,
      p_18_out => p_18_out,
      p_23_out => p_23_out,
      p_28_out => p_28_out,
      p_38_out => p_38_out,
      p_3_out => p_3_out,
      p_42_out => p_42_out,
      p_46_out => p_46_out,
      p_47_out(71 downto 0) => p_47_out(71 downto 0),
      p_6_out => p_6_out,
      p_73_out => p_73_out,
      re_3 => re_3,
      srst => srst,
      we_3 => we_3
    );
\gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_49
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[4].gbldc_noreg.inst_prim_n_1\,
      din(71 downto 0) => din(71 downto 0),
      p_32_out => p_32_out,
      p_36_out => p_36_out,
      p_37_out(71 downto 0) => p_37_out(71 downto 0),
      p_38_out => p_38_out,
      re_4 => re_4,
      srst => srst,
      we_4 => we_4
    );
\gmult_prim.gll_chain.gp1[5].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_50
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_22_out => p_22_out,
      p_23_out => p_23_out,
      p_26_out => p_26_out,
      p_27_out(71 downto 0) => p_27_out(71 downto 0),
      p_28_out => p_28_out,
      re_5 => re_5,
      srst => srst,
      we_5 => we_5
    );
\gmult_prim.gll_chain.gp1[6].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_51
     port map (
      clk => clk,
      din(71 downto 0) => din(71 downto 0),
      p_12_out => p_12_out,
      p_13_out => p_13_out,
      p_16_out => p_16_out,
      p_17_out(71 downto 0) => p_17_out(71 downto 0),
      p_18_out => p_18_out,
      re_6 => re_6,
      srst => srst,
      we_6 => we_6
    );
\gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_52
     port map (
      clk => clk,
      clk_0 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_1\,
      clk_1 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\,
      clk_2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\,
      din(71 downto 0) => din(71 downto 0),
      p_5_out(71 downto 0) => p_5_out(71 downto 0),
      p_6_out => p_6_out,
      re_7 => re_7,
      srst => srst,
      we_7 => we_7
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_52_out,
      I1 => p_42_out,
      I2 => p_72_out,
      I3 => p_62_out,
      I4 => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\,
      O => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_22_out,
      I1 => p_32_out,
      I2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_3\,
      I3 => p_12_out,
      O => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_3_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_33_out,
      D => p_0_in2_in,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      S => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[0]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[1]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[2]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[3]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[4]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[5]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_33_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en_reg_n_0_[6]\,
      Q => p_0_in2_in,
      R => \gmult_prim.gll_chain.wr_re_noreg.fifo_prim_wr_en[7]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_mux_sel(0),
      O => plusOp(0)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      O => plusOp(1)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_56_out,
      I1 => p_46_out,
      I2 => p_76_out,
      I3 => p_66_out,
      I4 => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\,
      O => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      I2 => dout_mux_sel(2),
      O => plusOp(2)
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_26_out,
      I1 => p_36_out,
      I2 => \gmult_prim.gll_chain.gp1[7].gbldc_noreg.inst_prim_n_2\,
      I3 => p_16_out,
      O => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_4_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(0),
      Q => dout_mux_sel_dly(0),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(1),
      Q => dout_mux_sel_dly(1),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => dout_mux_sel(2),
      Q => dout_mux_sel_dly(2),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(0),
      Q => dout_mux_sel(0),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(1),
      Q => dout_mux_sel(1),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => p_31_out,
      D => plusOp(2),
      Q => dout_mux_sel(2),
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_31_out,
      D => p_0_in,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      S => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[0]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[1]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[2]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[3]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[4]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[5]\,
      Q => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_31_out,
      D => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.fifo_prim_rd_en_reg_n_0_[6]\,
      Q => p_0_in,
      R => \gmult_prim.gll_chain.wr_re_noreg.std_fifo_re_noreg.dout_mux_sel[2]_i_1_n_0\
    );
\rst_val_sym.gextw_sym[5].inst_extdi_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(1)
    );
\rst_val_sym.gextw_sym[5].inst_extdi_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_top is
  port (
    valid : out STD_LOGIC;
    p_3_out : out STD_LOGIC;
    p_28_out : out STD_LOGIC;
    p_18_out : out STD_LOGIC;
    p_6_out : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1023 downto 0 );
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk_0 : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_top is
begin
\gv.gv3.VALID_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => E(0),
      Q => valid,
      R => '0'
    );
\rst_val_sym.gextw_sym[10].inst_extd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth
     port map (
      clk => clk,
      din(71 downto 0) => din(719 downto 648),
      dout(71 downto 0) => dout(719 downto 648),
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
\rst_val_sym.gextw_sym[11].inst_extd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_0
     port map (
      clk => clk,
      din(71 downto 0) => din(791 downto 720),
      dout(71 downto 0) => dout(791 downto 720),
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
\rst_val_sym.gextw_sym[12].inst_extd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_1
     port map (
      clk => clk,
      din(71 downto 0) => din(863 downto 792),
      dout(71 downto 0) => dout(863 downto 792),
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
\rst_val_sym.gextw_sym[13].inst_extd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_2
     port map (
      clk => clk,
      din(71 downto 0) => din(935 downto 864),
      dout(71 downto 0) => dout(935 downto 864),
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
\rst_val_sym.gextw_sym[14].inst_extd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_3
     port map (
      clk => clk,
      din(71 downto 0) => din(1007 downto 936),
      dout(71 downto 0) => dout(1007 downto 936),
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
\rst_val_sym.gextw_sym[15].inst_extd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_4
     port map (
      clk => clk,
      din(15 downto 0) => din(1023 downto 1008),
      dout(15 downto 0) => dout(1023 downto 1008),
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
\rst_val_sym.gextw_sym[1].inst_extd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_5
     port map (
      E(0) => E(0),
      SR(0) => SR(0),
      clk => clk,
      clk_0(0) => SS(0),
      clk_1 => clk_0,
      din(71 downto 0) => din(71 downto 0),
      dout(71 downto 0) => dout(71 downto 0),
      empty => empty,
      full => full,
      p_18_out => p_18_out,
      p_28_out => p_28_out,
      p_3_out => p_3_out,
      p_6_out => p_6_out,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
\rst_val_sym.gextw_sym[2].inst_extd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_6
     port map (
      clk => clk,
      din(71 downto 0) => din(143 downto 72),
      dout(71 downto 0) => dout(143 downto 72),
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
\rst_val_sym.gextw_sym[3].inst_extd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_7
     port map (
      clk => clk,
      din(71 downto 0) => din(215 downto 144),
      dout(71 downto 0) => dout(215 downto 144),
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
\rst_val_sym.gextw_sym[4].inst_extd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_8
     port map (
      clk => clk,
      din(71 downto 0) => din(287 downto 216),
      dout(71 downto 0) => dout(287 downto 216),
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
\rst_val_sym.gextw_sym[5].inst_extd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_9
     port map (
      clk => clk,
      din(71 downto 0) => din(359 downto 288),
      dout(71 downto 0) => dout(359 downto 288),
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
\rst_val_sym.gextw_sym[6].inst_extd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_10
     port map (
      clk => clk,
      din(71 downto 0) => din(431 downto 360),
      dout(71 downto 0) => dout(431 downto 360),
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
\rst_val_sym.gextw_sym[7].inst_extd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_11
     port map (
      clk => clk,
      din(71 downto 0) => din(503 downto 432),
      dout(71 downto 0) => dout(503 downto 432),
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
\rst_val_sym.gextw_sym[8].inst_extd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_12
     port map (
      clk => clk,
      din(71 downto 0) => din(575 downto 504),
      dout(71 downto 0) => dout(575 downto 504),
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
\rst_val_sym.gextw_sym[9].inst_extd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_13
     port map (
      clk => clk,
      din(71 downto 0) => din(647 downto 576),
      dout(71 downto 0) => dout(647 downto 576),
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_builtin is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1023 downto 0 );
    clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    valid : out STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_builtin;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_builtin is
  signal \rst_val_sym.gextw_sym[1].inst_extd/p_18_out\ : STD_LOGIC;
  signal \rst_val_sym.gextw_sym[1].inst_extd/p_28_out\ : STD_LOGIC;
  signal \rst_val_sym.gextw_sym[1].inst_extd/p_31_out\ : STD_LOGIC;
  signal \rst_val_sym.gextw_sym[1].inst_extd/p_3_out\ : STD_LOGIC;
  signal \rst_val_sym.gextw_sym[1].inst_extd/p_6_out\ : STD_LOGIC;
  signal \v8_fifo.fblk_n_1031\ : STD_LOGIC;
begin
\gv.gv3.VALID_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => rd_en,
      I1 => \v8_fifo.fblk_n_1031\,
      I2 => \rst_val_sym.gextw_sym[1].inst_extd/p_6_out\,
      I3 => \rst_val_sym.gextw_sym[1].inst_extd/p_3_out\,
      I4 => \rst_val_sym.gextw_sym[1].inst_extd/p_28_out\,
      I5 => \rst_val_sym.gextw_sym[1].inst_extd/p_18_out\,
      O => \rst_val_sym.gextw_sym[1].inst_extd/p_31_out\
    );
\v8_fifo.fblk\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_top
     port map (
      E(0) => \rst_val_sym.gextw_sym[1].inst_extd/p_31_out\,
      SR(0) => SR(0),
      SS(0) => clk_0(0),
      clk => clk,
      clk_0 => \v8_fifo.fblk_n_1031\,
      din(1023 downto 0) => din(1023 downto 0),
      dout(1023 downto 0) => dout(1023 downto 0),
      empty => empty,
      full => full,
      p_18_out => \rst_val_sym.gextw_sym[1].inst_extd/p_18_out\,
      p_28_out => \rst_val_sym.gextw_sym[1].inst_extd/p_28_out\,
      p_3_out => \rst_val_sym.gextw_sym[1].inst_extd/p_3_out\,
      p_6_out => \rst_val_sym.gextw_sym[1].inst_extd/p_6_out\,
      rd_en => rd_en,
      srst => srst,
      valid => valid,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1023 downto 0 );
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    valid : out STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top is
begin
\gbi.bi\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_builtin
     port map (
      SR(0) => SR(0),
      clk => clk,
      clk_0(0) => SS(0),
      din(1023 downto 0) => din(1023 downto 0),
      dout(1023 downto 0) => dout(1023 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      valid => valid,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1023 downto 0 );
    clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    valid : out STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth is
begin
\gconvfifo.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top
     port map (
      SR(0) => SR(0),
      SS(0) => clk_0(0),
      clk => clk,
      din(1023 downto 0) => din(1023 downto 0),
      dout(1023 downto 0) => dout(1023 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      valid => valid,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 11 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 1023 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 12;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1024;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1024;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is "kintexu";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 8;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 4;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 2;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 16;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 17;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 4088;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 4086;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 12;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 4096;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 12;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 12;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 4096;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 12;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(11) <= \<const0>\;
  data_count(10) <= \<const0>\;
  data_count(9) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(11) <= \<const0>\;
  rd_data_count(10) <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(11) <= \<const0>\;
  wr_data_count(10) <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth
     port map (
      SR(0) => rd_rst_busy,
      clk => clk,
      clk_0(0) => wr_rst_busy,
      din(1023 downto 0) => din(1023 downto 0),
      dout(1023 downto 0) => dout(1023 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      valid => valid,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 1023 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "FIFO4ADD_64CHN,fifo_generator_v13_2_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "fifo_generator_v13_2_3,Vivado 2018.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 12;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 1024;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 1024;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "kintexu";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 1;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 8;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 4;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 2;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 16;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 17;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 4088;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 4086;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 12;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 4096;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 12;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 1;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 12;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 4096;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 12;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute x_interface_info of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute x_interface_info of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute x_interface_info of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute x_interface_info of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute x_interface_info of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute x_interface_info of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(11 downto 0) => NLW_U0_data_count_UNCONNECTED(11 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(1023 downto 0) => din(1023 downto 0),
      dout(1023 downto 0) => dout(1023 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(11 downto 0) => B"000000000000",
      prog_empty_thresh_assert(11 downto 0) => B"000000000000",
      prog_empty_thresh_negate(11 downto 0) => B"000000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(11 downto 0) => B"000000000000",
      prog_full_thresh_assert(11 downto 0) => B"000000000000",
      prog_full_thresh_negate(11 downto 0) => B"000000000000",
      rd_clk => '0',
      rd_data_count(11 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(11 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => rd_rst_busy,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => valid,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(11 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(11 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
