# Encryption_Algorithm_RSA_on_FPGA

This repository contains the project done as a part of System Design with FPGA course at IIIT Bangalaore under guidance of Prof. Nanditha Rao.

## Description of Project

Send the data through UART, encrypt data in the FPGA using any encryption algorithm, and send encrypted data back.

## Important points

1. __Language__: Verilog, Python
2. __Tool__: Xilinx Vivado
3. __Protocol__: Universal Asynchronous Receiver Transmitter (UART)

![MT2019528_MS2019016_output](https://user-images.githubusercontent.com/15063738/126124345-68e3db40-1cee-46d6-bc64-10cbea0cd864.png)

## Acknowledgemt

UART module : https://github.com/risikesh/basys3-demos
