// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vfinn_design_wrapper.h for the primary calling header

#include "verilated.h"

#include "Vfinn_design_wrapper___024root.h"

VL_INLINE_OPT void Vfinn_design_wrapper___024root___sequent__TOP__23(Vfinn_design_wrapper___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vfinn_design_wrapper__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vfinn_design_wrapper___024root___sequent__TOP__23\n"); );
    // Body
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_3__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BDat 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BDat;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ACnt 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ACnt;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__B 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__B;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__data_valid_fwft 
        = (1U & ((~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                     >> 2U)) & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_fwft__DOT__going_empty_fwft) 
                                   | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state)) 
                                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb))))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__data_valid_fwft 
        = (1U & ((~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                     >> 2U)) & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_fwft__DOT__going_empty_fwft) 
                                   | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state)) 
                                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb))))));
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3540_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U65__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U65__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,13, 
                                                    (0x1fffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U50__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg)))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3549_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U66__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U66__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,13, 
                                                    (0x1fffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U52__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg)))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3558_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U67__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U67__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,13, 
                                                    (0x1fffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U54__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg)))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3567_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U68__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U68__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,13, 
                                                    (0x1fffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U56__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg)))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3576_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U69__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U69__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,13, 
                                                    (0x1fffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U58__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg)))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3585_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U70__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U70__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,13, 
                                                    (0x1fffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U60__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg)))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3594_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U71__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U71__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,13, 
                                                    (0x1fffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U62__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg)))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3603_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U72__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U72__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,13, 
                                                    (0x1fffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U64__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg)))));
    }
    if ((IData)(((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__ap_CS_iter5_fsm) 
                   >> 1U) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__icmp_ln249_reg_1532_pp0_iter4_reg))) 
                 & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__ap_CS_iter7_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__ap_block_state8_io) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__ap_predicate_op297_write_state8) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__add_ln840_6_reg_1738 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__mac_muladd_8s_3ns_12s_13_4_1_U8__DOT__MVAU_hls_6_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__add_ln840_3_reg_1723))));
    }
    if ((IData)(((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                   >> 1U) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_3675_pp0_iter4_reg))) 
                 & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op825_write_state8) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_16_reg_4651 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U51__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_13_reg_4536))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_25_reg_4661 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U53__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_22_reg_4551))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_34_reg_4671 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U55__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_31_reg_4566))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_43_reg_4681 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U57__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_40_reg_4581))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_52_reg_4691 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U59__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_49_reg_4596))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_61_reg_4701 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U61__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_58_reg_4611))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_70_reg_4711 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U63__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_67_reg_4626))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_7_reg_4641 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U49__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_4_reg_4521))));
    }
    if ((IData)(((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter5_fsm) 
                   >> 1U) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_4053_pp0_iter4_reg))) 
                 & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_25_reg_4685 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U30__DOT__MVAU_hls_4_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_22_reg_4615))));
    }
    if ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__icmp_ln249_reg_10454_pp0_iter4_reg)) 
          & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter5_fsm) 
             >> 1U)) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                            >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY)))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_110_reg_12282 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U105__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_74_reg_12242 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U97__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_92_reg_12262 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U101__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_25_reg_12187 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U84__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_22_reg_11937))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_79_reg_12247 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U96__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_76_reg_12027))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_70_reg_12237 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U94__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_67_reg_12012))));
    }
    if ((IData)(((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                   >> 1U) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter4_reg))) 
                 & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_25_reg_6643 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U110__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_22_reg_6493))));
    }
    if ((IData)(((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__ap_CS_iter4_fsm) 
                   >> 1U) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__icmp_ln249_reg_1532_pp0_iter3_reg))) 
                 & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__ap_CS_iter7_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__ap_block_state8_io) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__ap_predicate_op297_write_state8) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__add_ln840_3_reg_1723 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__mac_muladd_8s_3ns_11s_12_4_1_U5__DOT__MVAU_hls_6_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__grp_fu_1325_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__mac_muladd_8s_3ns_12s_13_4_1_U8__DOT__MVAU_hls_6_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__mac_muladd_8s_3ns_12s_13_4_1_U8__DOT__MVAU_hls_6_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__mac_muladd_8s_3ns_11s_12_4_1_U7__DOT__MVAU_hls_6_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__mac_muladd_8s_3ns_12s_13_4_1_U8__DOT__MVAU_hls_6_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__mac_muladd_8s_3ns_12s_13_4_1_U8__DOT__MVAU_hls_6_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__mac_muladd_8s_3ns_12s_13_4_1_U8__DOT__MVAU_hls_6_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__mac_muladd_8s_3ns_12s_13_4_1_U8__DOT__MVAU_hls_6_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__r_V_2_reg_1643;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3396_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U49__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U49__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U27__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3405_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U50__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U50__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U26__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3414_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U51__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U51__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U30__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3423_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U52__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U52__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U29__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3432_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U53__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U53__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U33__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3441_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U54__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U54__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U32__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3450_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U55__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U55__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U36__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3459_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U56__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U56__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U35__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3468_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U57__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U57__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U39__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3477_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U58__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U58__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U38__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3486_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U59__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U59__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U42__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3495_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U60__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U60__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U41__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3504_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U61__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U61__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U45__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3513_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U62__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U62__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U44__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3522_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U63__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U63__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U48__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3531_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U64__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U64__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U47__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9532_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U97__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U97__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U66__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__grp_fu_1300_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__mac_muladd_8s_3ns_11s_12_4_1_U5__DOT__MVAU_hls_6_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__mac_muladd_8s_3ns_11s_12_4_1_U5__DOT__MVAU_hls_6_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__local_temp_V_10_reg_1599_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__r_V_3_reg_1648_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__grp_fu_1316_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__mac_muladd_8s_3ns_11s_12_4_1_U7__DOT__MVAU_hls_6_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__mac_muladd_8s_3ns_11s_12_4_1_U7__DOT__MVAU_hls_6_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__local_temp_V_8_reg_1589_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_6__DOT__MVAU_hls_6__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_44__DOT__r_V_1_reg_1638_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3205_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U27__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U27__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_73_reg_3684_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_1_reg_3729_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3248_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U32__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U32__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_23_reg_3839_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_5_reg_3749_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3274_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U35__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U35__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_32_reg_3884_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_5_reg_3749_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3300_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U38__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U38__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_41_reg_3929_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_5_reg_3749_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3326_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U41__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U41__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_50_reg_3974_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_5_reg_3749_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3352_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U44__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U44__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_59_reg_4019_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_5_reg_3749_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3378_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U47__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U47__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_68_reg_4064_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_5_reg_3749_pp0_iter2_reg))))))));
    }
}

extern const VlWide<10>/*319:0*/ Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0;
extern const VlWide<10>/*319:0*/ Vfinn_design_wrapper__ConstPool__CONST_h3c9d791d_0;
extern const VlWide<9>/*287:0*/ Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0;
extern const VlUnpacked<CData/*1:0*/, 32> Vfinn_design_wrapper__ConstPool__TABLE_h2d0a07fb_0;
extern const VlWide<10>/*319:0*/ Vfinn_design_wrapper__ConstPool__CONST_hc1613866_0;

VL_INLINE_OPT void Vfinn_design_wrapper___024root___sequent__TOP__24(Vfinn_design_wrapper___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vfinn_design_wrapper__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vfinn_design_wrapper___024root___sequent__TOP__24\n"); );
    // Init
    CData/*4:0*/ __Vtableidx56;
    CData/*4:0*/ __Vtableidx57;
    CData/*1:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ACnt;
    CData/*0:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy;
    VlWide<6>/*167:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat;
    CData/*6:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ACnt;
    CData/*2:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BDat;
    CData/*0:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy;
    CData/*7:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_44__DOT__inst__DOT__impl__DOT__srl__v0;
    CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_44__DOT__inst__DOT__impl__DOT__srl__v0;
    CData/*7:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_50__DOT__inst__DOT__impl__DOT__srl__v0;
    CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_50__DOT__inst__DOT__impl__DOT__srl__v0;
    CData/*7:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_52__DOT__inst__DOT__impl__DOT__srl__v0;
    CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_52__DOT__inst__DOT__impl__DOT__srl__v0;
    CData/*0:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__SCount;
    CData/*6:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__XCount;
    CData/*6:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__YCount;
    SData/*11:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v0;
    CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v0;
    CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v1;
    SData/*11:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2;
    CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2;
    CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v3;
    SData/*10:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0;
    VlWide<9>/*287:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0;
    CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0;
    SData/*11:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v4;
    CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v4;
    CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v5;
    CData/*0:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb;
    CData/*1:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst;
    SData/*11:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i;
    CData/*1:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst;
    SData/*9:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i;
    CData/*1:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst;
    SData/*11:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i;
    CData/*1:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst;
    SData/*10:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i;
    CData/*0:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb;
    CData/*1:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst;
    SData/*9:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i;
    VlWide<6>/*191:0*/ __Vtemp_h7722236b__0;
    VlWide<6>/*191:0*/ __Vtemp_h48e43d42__0;
    // Body
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst;
    __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_50__DOT__inst__DOT__impl__DOT__srl__v0 = 0U;
    __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_44__DOT__inst__DOT__impl__DOT__srl__v0 = 0U;
    __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_52__DOT__inst__DOT__impl__DOT__srl__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0 = 0U;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v1 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v1 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v1 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_49__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_49__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v1 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v1 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Ram__v0 = 0U;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_48__DOT__inst__DOT__impl__DOT__srl__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srl__v0 = 0U;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__YCount 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__YCount;
    __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v0 = 0U;
    __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v1 = 0U;
    __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v4 = 0U;
    __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v5 = 0U;
    __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2 = 0U;
    __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v3 = 0U;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__SCount 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__SCount;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__XCount 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__XCount;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w;
    __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0 = 0U;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[0U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[0U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[1U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[1U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[2U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[2U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[3U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[3U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[4U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[4U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[5U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[5U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[6U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[6U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[7U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[7U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[8U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[8U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[9U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[9U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[0U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[0U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[1U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[1U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[2U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[2U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[3U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[3U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[4U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[4U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[5U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[5U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[6U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[6U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[7U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[7U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[8U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[8U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[9U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[9U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BDat 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BDat;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[0U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[0U];
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[1U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[1U];
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[2U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[2U];
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[3U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[3U];
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[4U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[4U];
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[5U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[5U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BDat 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BDat;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ACnt 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ACnt;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ACnt 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ACnt;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Position_in_window 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Position_in_window;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Position_in_window 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Position_in_window;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__First_elem_next_window 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__First_elem_next_window;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__First_elem_next_window 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__First_elem_next_window;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Fetching_done 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Fetching_done;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Current_elem 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Current_elem;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Fetching_done 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Fetching_done;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Current_elem 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Current_elem;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Newest_buffered_elem 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Newest_buffered_elem;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Newest_buffered_elem 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Newest_buffered_elem;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[0U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[0U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[1U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[1U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[2U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[2U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[3U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[3U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[4U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[4U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[5U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[5U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[6U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[6U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[7U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[7U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[8U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[8U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[0U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[0U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[1U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[1U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[2U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[2U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[3U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[3U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[4U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[4U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[5U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[5U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[6U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[6U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[7U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[7U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[8U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[8U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U];
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst 
        = (2U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst) 
                 << 1U));
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst 
        = (2U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst) 
                 << 1U));
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst 
        = (2U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst) 
                 << 1U));
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst 
        = (2U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst) 
                 << 1U));
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst 
        = (2U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst) 
                 << 1U));
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__fetch_cmd) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Out 
            = ((0x737U >= (0x7ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg)))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Ram
               [(0x7ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg))]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__fetch_cmd) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Out 
            = ((0xd67U >= (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg)))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Ram
               [(0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg))]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_44__DOT__inst__DOT__impl__DOT__shift_en_) {
        __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_44__DOT__inst__DOT__impl__DOT__srl__v0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6_out_V_TDATA;
        __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_44__DOT__inst__DOT__impl__DOT__srl__v0 = 1U;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_50__DOT__inst__DOT__impl__DOT__shift_en_) {
        __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_50__DOT__inst__DOT__impl__DOT__srl__v0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7_out_V_TDATA;
        __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_50__DOT__inst__DOT__impl__DOT__srl__v0 = 1U;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_52__DOT__inst__DOT__impl__DOT__shift_en_) {
        __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_52__DOT__inst__DOT__impl__DOT__srl__v0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_8__DOT__MVAU_hls_8__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_data_out;
        __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_52__DOT__inst__DOT__impl__DOT__srl__v0 = 1U;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i) {
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i) {
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0 
                = (0xffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__s_util_aclken_converter_wrapper_0__DOT__s_tpayload));
            vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0 = 1U;
            vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0 
                = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i));
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i) {
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i) {
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0 
                = (QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__s_util_aclken_converter_wrapper_0__DOT__s_tpayload));
            vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0 = 1U;
            vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0 
                = (0x3ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i));
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i) {
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i) {
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0 
                = (0xffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__s_util_aclken_converter_wrapper_0__DOT__s_tpayload));
            vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0 = 1U;
            vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0 
                = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i));
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i) {
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i) {
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0 
                = (0xffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__s_util_aclken_converter_wrapper_0__DOT__s_tpayload));
            vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0 = 1U;
            vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0 
                = (0x7ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i));
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i) {
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i) {
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0 
                = (0xffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__s_util_aclken_converter_wrapper_0__DOT__s_tpayload);
            vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0 = 1U;
            vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0 
                = (0x3ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i));
        }
    }
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc 
        = ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst) 
                     >> 1U) | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff) 
                               >> 3U))) ? 7U : (6U 
                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                                                   << 1U)));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc 
        = ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst) 
                     >> 1U) | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff) 
                               >> 3U))) ? 7U : (6U 
                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                                                   << 1U)));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc 
        = ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst) 
                     >> 1U) | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff) 
                               >> 3U))) ? 7U : (6U 
                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                                                   << 1U)));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc 
        = ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst) 
                     >> 1U) | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff) 
                               >> 3U))) ? 7U : (6U 
                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                                                   << 1U)));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc 
        = ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst) 
                     >> 1U) | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff) 
                               >> 3U))) ? 7U : (6U 
                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                                                   << 1U)));
    if ((4U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc))) {
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i = 1U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i = 0U;
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i = 1U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i = 0U;
        vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v0 = 1U;
    } else {
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i 
                = (0x3ffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i) 
                             + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i)));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i 
                = (0x7ffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i) 
                             + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i)));
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i 
                = (0x7ffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i) 
                             + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i)));
            __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i 
                = (0x3ffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i) 
                             + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i)));
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_fwft__DOT__ram_regout_en) {
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v1 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg;
            vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v1 = 1U;
        }
    }
    if ((4U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_49__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc))) {
        vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_49__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v0 = 1U;
    } else if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_49__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_fwft__DOT__ram_regout_en) {
        vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_49__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v1 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_49__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg;
        vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_49__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v1 = 1U;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__read_ok) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT____Vlvbound_h8de4df36__0 
            = (0xfffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__m_util_aclken_converter_wrapper_0__DOT__s_tpayload);
        if ((0x1adU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg))) {
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Ram__v0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT____Vlvbound_h8de4df36__0;
            vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Ram__v0 = 1U;
            vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Ram__v0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_1__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg;
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__read_ok) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT____Vlvbound_h40f0523e__0 
            = (7U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__m_util_aclken_converter_wrapper_0__DOT__s_tpayload));
        if ((0xd67U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg))) {
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Ram__v0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT____Vlvbound_h40f0523e__0;
            vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Ram__v0 = 1U;
            vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Ram__v0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg;
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__read_ok) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT____Vlvbound_h1ba6a760__0 
            = (7U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__m_util_aclken_converter_wrapper_0__DOT__s_tpayload));
        if ((0x737U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg))) {
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Ram__v0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT____Vlvbound_h1ba6a760__0;
            vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Ram__v0 = 1U;
            vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Ram__v0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg;
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__read_ok) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT____Vlvbound_h40f0523e__0 
            = (7U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_49__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__m_util_aclken_converter_wrapper_0__DOT__s_tpayload));
        if ((0xd67U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg))) {
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Ram__v0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT____Vlvbound_h40f0523e__0;
            vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Ram__v0 = 1U;
            vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Ram__v0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg;
        }
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_empty_i 
        = (1U & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                  >> 2U) | (((((0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i)) 
                               == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i)) 
                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i))) 
                             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i)) 
                            | ((~ (((0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i)) 
                                    == (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i))) 
                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i))) 
                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_empty_i)))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_empty_i 
        = (1U & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                  >> 2U) | (((((0x3ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i)) 
                               == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i)) 
                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i))) 
                             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i)) 
                            | ((~ (((0x3ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i)) 
                                    == (0x3ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i))) 
                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i))) 
                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_empty_i)))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_empty_i 
        = (1U & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                  >> 2U) | (((((0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i)) 
                               == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i)) 
                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i))) 
                             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i)) 
                            | ((~ (((0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i)) 
                                    == (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i))) 
                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i))) 
                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_empty_i)))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_empty_i 
        = (1U & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                  >> 2U) | (((((0x7ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i)) 
                               == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i)) 
                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i))) 
                             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i)) 
                            | ((~ (((0x7ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i)) 
                                    == (0x7ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i))) 
                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i))) 
                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_empty_i)))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_empty_i 
        = (1U & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                  >> 2U) | (((((0x3ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i)) 
                               == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i)) 
                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i))) 
                             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i)) 
                            | ((~ (((0x3ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i)) 
                                    == (0x3ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i))) 
                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i))) 
                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_empty_i)))));
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__shift_en_) {
        vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srl__v0[0U] 
            = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[0U] 
               & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[0U]);
        vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srl__v0[1U] 
            = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[1U] 
               & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[1U]);
        vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srl__v0[2U] 
            = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[2U] 
               & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[2U]);
        vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srl__v0[3U] 
            = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[3U] 
               & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[3U]);
        vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srl__v0[4U] 
            = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[4U] 
               & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[4U]);
        vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srl__v0[5U] 
            = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[5U] 
               & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[5U]);
        vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srl__v0[6U] 
            = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[6U] 
               & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[6U]);
        vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srl__v0[7U] 
            = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[7U] 
               & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[7U]);
        vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srl__v0[8U] 
            = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[8U] 
               & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[8U]);
        vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srl__v0[9U] 
            = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[9U] 
               & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[9U]);
        vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srl__v0 = 1U;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_48__DOT__inst__DOT__impl__DOT__shift_en_) {
        vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_48__DOT__inst__DOT__impl__DOT__srl__v0[0U] 
            = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[0U] 
               & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[0U]);
        vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_48__DOT__inst__DOT__impl__DOT__srl__v0[1U] 
            = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[1U] 
               & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[1U]);
        vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_48__DOT__inst__DOT__impl__DOT__srl__v0[2U] 
            = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[2U] 
               & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[2U]);
        vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_48__DOT__inst__DOT__impl__DOT__srl__v0[3U] 
            = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[3U] 
               & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[3U]);
        vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_48__DOT__inst__DOT__impl__DOT__srl__v0[4U] 
            = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[4U] 
               & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[4U]);
        vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_48__DOT__inst__DOT__impl__DOT__srl__v0[5U] 
            = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[5U] 
               & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[5U]);
        vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_48__DOT__inst__DOT__impl__DOT__srl__v0[6U] 
            = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[6U] 
               & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[6U]);
        vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_48__DOT__inst__DOT__impl__DOT__srl__v0[7U] 
            = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[7U] 
               & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[7U]);
        vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_48__DOT__inst__DOT__impl__DOT__srl__v0[8U] 
            = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[8U] 
               & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[8U]);
        vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_48__DOT__inst__DOT__impl__DOT__srl__v0[9U] 
            = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[9U] 
               & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[9U]);
        vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_48__DOT__inst__DOT__impl__DOT__srl__v0 = 1U;
    }
    if (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr)) 
         & (1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[0U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[1U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[1U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[2U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[2U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[3U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[3U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[4U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[4U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[5U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[5U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[6U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[6U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[7U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[7U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[8U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[8U];
    }
    if (((1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[0U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[1U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[1U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[2U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[2U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[3U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[3U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[4U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[4U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[5U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[5U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[6U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[6U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[7U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[7U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[8U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[8U];
    }
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb 
        = (1U & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                  >> 2U) | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_fwft__DOT__going_empty_fwft) 
                            | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state)) 
                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb)))));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb 
        = (1U & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                  >> 2U) | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_fwft__DOT__going_empty_fwft) 
                            | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state)) 
                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb)))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb 
        = (1U & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                  >> 2U) | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_fwft__DOT__going_empty_fwft) 
                            | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state)) 
                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb)))));
    if ((4U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc))) {
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i = 1U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i = 0U;
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i = 1U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i = 0U;
        vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v0 = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state = 0U;
    } else {
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i 
                = (0xfffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i) 
                             + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i)));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i 
                = (0x1fffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i) 
                              + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i)));
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i 
                = (0x1fffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i) 
                              + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i)));
            __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i 
                = (0xfffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i) 
                             + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i)));
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_fwft__DOT__ram_regout_en) {
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v1 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg;
            vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v1 = 1U;
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__next_fwft_state;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb 
        = (1U & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                  >> 2U) | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_fwft__DOT__going_empty_fwft) 
                            | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state)) 
                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb)))));
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb 
        = (1U & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                  >> 2U) | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_fwft__DOT__going_empty_fwft) 
                            | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state)) 
                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb)))));
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__yclr) {
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__YCount = 0U;
    } else if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__yen) {
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__YCount 
            = (0x7fU & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__YCount)));
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__data_valid_fwft 
        = (1U & ((~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                     >> 2U)) & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_fwft__DOT__going_empty_fwft) 
                                   | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state)) 
                                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb))))));
    if ((4U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc))) {
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i = 1U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i = 0U;
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i = 1U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state = 0U;
    } else {
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i 
                = (0xfffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i) 
                             + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i)));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i 
                = (0x1fffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i) 
                              + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i)));
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i 
                = (0x1fffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i) 
                              + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i)));
            __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i 
                = (0xfffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i) 
                             + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i)));
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__next_fwft_state;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__data_valid_fwft 
        = (1U & ((~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                     >> 2U)) & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_fwft__DOT__going_empty_fwft) 
                                   | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state)) 
                                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb))))));
    if ((4U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc))) {
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i = 1U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i = 0U;
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i = 1U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i = 0U;
        vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v0 = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state = 0U;
    } else {
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i 
                = (0x3ffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i) 
                             + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i)));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i 
                = (0x7ffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i) 
                             + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i)));
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i 
                = (0x7ffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i) 
                             + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i)));
            __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i 
                = (0x3ffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i) 
                             + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i)));
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_fwft__DOT__ram_regout_en) {
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v1 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg;
            vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v1 = 1U;
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__next_fwft_state;
    }
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff 
        = ((0xeU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff) 
                    << 1U)) | (1U & (~ (IData)(vlSelf->ap_rst_n))));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff 
        = ((0xeU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff) 
                    << 1U)) | (1U & (~ (IData)(vlSelf->ap_rst_n))));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff 
        = ((0xeU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff) 
                    << 1U)) | (1U & (~ (IData)(vlSelf->ap_rst_n))));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff 
        = ((0xeU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff) 
                    << 1U)) | (1U & (~ (IData)(vlSelf->ap_rst_n))));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff 
        = ((0xeU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff) 
                    << 1U)) | (1U & (~ (IData)(vlSelf->ap_rst_n))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_30__DOT__inst__DOT__impl__DOT__i_b_reg 
        = ((IData)(vlSelf->ap_rst_n) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_30__DOT__inst__DOT__impl__DOT__addr_full_));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_36__DOT__inst__DOT__impl__DOT__i_b_reg 
        = ((IData)(vlSelf->ap_rst_n) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_36__DOT__inst__DOT__impl__DOT__addr_full_));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_44__DOT__inst__DOT__impl__DOT__i_b_reg 
        = ((IData)(vlSelf->ap_rst_n) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_44__DOT__inst__DOT__impl__DOT__addr_full_));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_50__DOT__inst__DOT__impl__DOT__i_b_reg 
        = ((IData)(vlSelf->ap_rst_n) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_50__DOT__inst__DOT__impl__DOT__addr_full_));
    if ((4U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc))) {
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i = 1U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i = 0U;
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i = 1U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i = 0U;
        vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v0 = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state = 0U;
    } else {
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i 
                = (0x7ffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i) 
                             + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i)));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i 
                = (0xfffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i) 
                             + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i)));
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i 
                = (0xfffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i) 
                             + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i)));
            __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i 
                = (0x7ffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i) 
                             + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i)));
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_fwft__DOT__ram_regout_en) {
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v1 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg;
            vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v1 = 1U;
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__next_fwft_state;
    }
    if (vlSelf->ap_rst_n) {
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_52__DOT__inst__DOT__impl__DOT__shift_en_o_) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_52__DOT__inst__DOT__impl__DOT__srlo 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_52__DOT__inst__DOT__impl__DOT__srlo_;
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_32__DOT__inst__DOT__impl__DOT__state 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_32__DOT__inst__DOT__impl__DOT__state_;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_46__DOT__inst__DOT__impl__DOT__state 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_46__DOT__inst__DOT__impl__DOT__state_;
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__en) {
            __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage1__DOT__ptr_nxt;
            __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v0 = 1U;
            __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v4 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                [1U];
            __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v4 = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rb1 = 0U;
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__config_ce) {
                if ((1U & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__config_we)))) {
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rb1 = 1U;
                }
                __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2 
                    = (0xffeU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT____Vcellout__config_if__ip_addr 
                                 << 1U));
            } else {
                __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage1__DOT__ptr_eff;
            }
            __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2 = 1U;
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__fetch_cmd) {
            if ((1U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__State))) {
                if (VL_LTES_III(32, 0U, VL_EXTENDS_II(32,7, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_simd)))) {
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_simd 
                        = (0x7fU & (VL_EXTENDS_II(7,7, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_simd)) 
                                    - (IData)(1U)));
                } else {
                    if (VL_LTES_III(32, 0U, VL_EXTENDS_II(32,3, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kw)))) {
                        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kw 
                            = (7U & (VL_EXTENDS_II(3,3, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kw)) 
                                     - (IData)(1U)));
                    } else {
                        if (VL_LTES_III(32, 0U, VL_EXTENDS_II(32,3, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kh)))) {
                            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kh 
                                = (7U & (VL_EXTENDS_II(3,3, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kh)) 
                                         - (IData)(1U)));
                        } else {
                            if (VL_LTES_III(32, 0U, 
                                            VL_EXTENDS_II(32,5, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w)))) {
                                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w 
                                    = (0x1fU & (VL_EXTENDS_II(5,5, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w)) 
                                                - (IData)(1U)));
                            } else {
                                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h 
                                    = (VL_LTES_III(32, 0U, 
                                                   VL_EXTENDS_II(32,5, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h)))
                                        ? (0x1fU & 
                                           (VL_EXTENDS_II(5,5, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h)) 
                                            - (IData)(1U)))
                                        : 0xbU);
                                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w = 0xbU;
                            }
                            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kh = 1U;
                        }
                        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kw = 1U;
                    }
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_simd = 0x35U;
                }
            }
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__fetch_cmd) {
            if ((1U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__State))) {
                if (VL_LTES_III(32, 0U, VL_EXTENDS_II(32,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_simd)))) {
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_simd 
                        = (0xffU & (VL_EXTENDS_II(8,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_simd)) 
                                    - (IData)(1U)));
                } else {
                    if (VL_LTES_III(32, 0U, VL_EXTENDS_II(32,3, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kw)))) {
                        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kw 
                            = (7U & (VL_EXTENDS_II(3,3, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kw)) 
                                     - (IData)(1U)));
                    } else {
                        if (VL_LTES_III(32, 0U, VL_EXTENDS_II(32,3, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kh)))) {
                            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kh 
                                = (7U & (VL_EXTENDS_II(3,3, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kh)) 
                                         - (IData)(1U)));
                        } else {
                            if (VL_LTES_III(32, 0U, 
                                            VL_EXTENDS_II(32,5, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w)))) {
                                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w 
                                    = (0x1fU & (VL_EXTENDS_II(5,5, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w)) 
                                                - (IData)(1U)));
                            } else {
                                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h 
                                    = (VL_LTES_III(32, 0U, 
                                                   VL_EXTENDS_II(32,5, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h)))
                                        ? (0x1fU & 
                                           (VL_EXTENDS_II(5,5, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h)) 
                                            - (IData)(1U)))
                                        : 0xbU);
                                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w = 0xbU;
                            }
                            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kh = 1U;
                        }
                        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kw = 1U;
                    }
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_simd = 0x65U;
                }
            }
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__acnt 
            = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10_out_V_TVALID) 
                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_33__DOT__inst__DOT__impl__DOT__i_b_reg)))
                ? 0x19U : (0x3fU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__rdy 
            = (1U & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10_out_V_TVALID)) 
                     | (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_33__DOT__inst__DOT__impl__DOT__i_b_reg))));
        if ((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_32__DOT__inst__DOT__impl__DOT__o_v_reg) 
              | (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy))) 
             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__rdy))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__acnt 
                = (0x3fU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__acnt) 
                            - (IData)(1U)));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[0U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3c9d791d_0[0U] 
                   & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[1U] 
                       << 0x14U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[0U] 
                                    >> 0xcU)));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[1U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3c9d791d_0[1U] 
                   & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[2U] 
                       << 0x14U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[1U] 
                                    >> 0xcU)));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[2U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3c9d791d_0[2U] 
                   & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[3U] 
                       << 0x14U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[2U] 
                                    >> 0xcU)));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[3U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3c9d791d_0[3U] 
                   & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[4U] 
                       << 0x14U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[3U] 
                                    >> 0xcU)));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[4U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3c9d791d_0[4U] 
                   & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[5U] 
                       << 0x14U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[4U] 
                                    >> 0xcU)));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[5U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3c9d791d_0[5U] 
                   & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[6U] 
                       << 0x14U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[5U] 
                                    >> 0xcU)));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[6U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3c9d791d_0[6U] 
                   & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[7U] 
                       << 0x14U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[6U] 
                                    >> 0xcU)));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[7U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3c9d791d_0[7U] 
                   & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[8U] 
                       << 0x14U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[7U] 
                                    >> 0xcU)));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[8U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3c9d791d_0[8U] 
                   & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[9U] 
                       << 0x14U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[8U] 
                                    >> 0xcU)));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[9U] 
                = ((0xfff000U & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy)
                                   ? (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_32__DOT__inst__DOT__impl__DOT__srlo)
                                   : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BDat)) 
                                 << 0xcU)) | (Vfinn_design_wrapper__ConstPool__CONST_h3c9d791d_0[9U] 
                                              & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[9U] 
                                                 >> 0xcU)));
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__acnt;
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BDat 
                = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_32__DOT__inst__DOT__impl__DOT__srlo));
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy 
            = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__rdy) 
               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy) 
                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_32__DOT__inst__DOT__impl__DOT__o_v_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__acnt 
            = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16_out_V_TVALID) 
                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__i_b_reg)))
                ? 0x19U : (0x3fU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__rdy 
            = (1U & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16_out_V_TVALID)) 
                     | (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__i_b_reg))));
        if ((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_46__DOT__inst__DOT__impl__DOT__o_v_reg) 
              | (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy))) 
             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__rdy))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__acnt 
                = (0x3fU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__acnt) 
                            - (IData)(1U)));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[0U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3c9d791d_0[0U] 
                   & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[1U] 
                       << 0x14U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[0U] 
                                    >> 0xcU)));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[1U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3c9d791d_0[1U] 
                   & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[2U] 
                       << 0x14U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[1U] 
                                    >> 0xcU)));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[2U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3c9d791d_0[2U] 
                   & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[3U] 
                       << 0x14U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[2U] 
                                    >> 0xcU)));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[3U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3c9d791d_0[3U] 
                   & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[4U] 
                       << 0x14U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[3U] 
                                    >> 0xcU)));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[4U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3c9d791d_0[4U] 
                   & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[5U] 
                       << 0x14U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[4U] 
                                    >> 0xcU)));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[5U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3c9d791d_0[5U] 
                   & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[6U] 
                       << 0x14U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[5U] 
                                    >> 0xcU)));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[6U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3c9d791d_0[6U] 
                   & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[7U] 
                       << 0x14U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[6U] 
                                    >> 0xcU)));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[7U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3c9d791d_0[7U] 
                   & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[8U] 
                       << 0x14U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[7U] 
                                    >> 0xcU)));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[8U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3c9d791d_0[8U] 
                   & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[9U] 
                       << 0x14U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[8U] 
                                    >> 0xcU)));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[9U] 
                = ((0xfff000U & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy)
                                   ? (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_46__DOT__inst__DOT__impl__DOT__srlo)
                                   : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BDat)) 
                                 << 0xcU)) | (Vfinn_design_wrapper__ConstPool__CONST_h3c9d791d_0[9U] 
                                              & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[9U] 
                                                 >> 0xcU)));
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__acnt;
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BDat 
                = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_46__DOT__inst__DOT__impl__DOT__srlo));
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy 
            = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__rdy) 
               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy) 
                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_46__DOT__inst__DOT__impl__DOT__o_v_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__unnamedblk2__DOT__acnt 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ACnt;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__unnamedblk2__DOT__ainc = 0U;
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_7_out_V_TREADY) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__unnamedblk2__DOT__acnt 
                = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_7__DOT__inst__DOT__impl__DOT__o_v_reg)
                    ? 3U : 1U);
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_7__DOT__inst__DOT__impl__DOT__srlo;
        } else if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat 
                = (0xfffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat 
                             >> 0xcU));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__unnamedblk2__DOT__ainc 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy;
        }
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ACnt 
            = (3U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__unnamedblk2__DOT__acnt) 
                     + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__unnamedblk2__DOT__ainc)));
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BDat 
                = (0xfffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat);
        }
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy 
            = (1U & (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__CVld)) 
                      | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_n)) 
                     | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy) 
                        & (1U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ACnt)))));
        if ((1U & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__CVld)) 
                   | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_n)))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__CDat 
                = (0xfffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy)
                              ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BDat)));
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__CVld 
            = (1U & (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy)) 
                      | (1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ACnt))) 
                     | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__CVld) 
                        & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_n)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__unnamedblk2__DOT__acnt 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ACnt;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__unnamedblk2__DOT__ainc = 0U;
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_42_out_V_TREADY) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__unnamedblk2__DOT__acnt 
                = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_42__DOT__inst__DOT__impl__DOT__o_v_reg)
                    ? 0x49U : 1U);
            __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[0U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_42__DOT__inst__DOT__impl__DOT__srlo[0U];
            __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[1U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_42__DOT__inst__DOT__impl__DOT__srlo[1U];
            __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[2U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_42__DOT__inst__DOT__impl__DOT__srlo[2U];
            __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[3U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_42__DOT__inst__DOT__impl__DOT__srlo[3U];
            __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[4U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_42__DOT__inst__DOT__impl__DOT__srlo[4U];
            __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[5U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_42__DOT__inst__DOT__impl__DOT__srlo[5U];
        } else if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy) {
            __Vtemp_h7722236b__0[0U] = ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[1U] 
                                         << 0x1dU) 
                                        | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[0U] 
                                           >> 3U));
            __Vtemp_h7722236b__0[1U] = ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[2U] 
                                         << 0x1dU) 
                                        | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[1U] 
                                           >> 3U));
            __Vtemp_h7722236b__0[2U] = ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[3U] 
                                         << 0x1dU) 
                                        | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[2U] 
                                           >> 3U));
            __Vtemp_h7722236b__0[3U] = ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[4U] 
                                         << 0x1dU) 
                                        | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[3U] 
                                           >> 3U));
            __Vtemp_h7722236b__0[4U] = ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[5U] 
                                         << 0x1dU) 
                                        | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[4U] 
                                           >> 3U));
            __Vtemp_h7722236b__0[5U] = (0x1fU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[5U] 
                                                 >> 3U));
            VL_EXTEND_WW(168,165, __Vtemp_h48e43d42__0, __Vtemp_h7722236b__0);
            __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[0U] 
                = __Vtemp_h48e43d42__0[0U];
            __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[1U] 
                = __Vtemp_h48e43d42__0[1U];
            __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[2U] 
                = __Vtemp_h48e43d42__0[2U];
            __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[3U] 
                = __Vtemp_h48e43d42__0[3U];
            __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[4U] 
                = __Vtemp_h48e43d42__0[4U];
            __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[5U] 
                = __Vtemp_h48e43d42__0[5U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__unnamedblk2__DOT__ainc 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy;
        }
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ACnt 
            = (0x7fU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__unnamedblk2__DOT__acnt) 
                        + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__unnamedblk2__DOT__ainc)));
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy) {
            __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BDat 
                = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[0U]);
        }
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy 
            = (1U & (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__CVld)) 
                      | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_n)) 
                     | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy) 
                        & (1U == (0x41U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ACnt))))));
        if ((1U & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__CVld)) 
                   | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_n)))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__CDat 
                = (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy)
                          ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[0U]
                          : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BDat)));
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__CVld 
            = (1U & (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy)) 
                      | (1U != (0x41U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ACnt)))) 
                     | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__CVld) 
                        & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_n)))));
    } else {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_52__DOT__inst__DOT__impl__DOT__srlo = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_32__DOT__inst__DOT__impl__DOT__state = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_46__DOT__inst__DOT__impl__DOT__state = 0U;
        __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v1 = 1U;
        __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v5 = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rb1 = 0U;
        __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v3 = 1U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h = 0xbU;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w = 0xbU;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kh = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kw = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_simd = 0x35U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h = 0xbU;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w = 0xbU;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kh = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kw = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_simd = 0x65U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[0U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[1U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[2U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[3U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[4U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[5U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[6U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[7U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[8U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[9U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt = 0x19U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BDat = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_10__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy = 1U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[0U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[1U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[2U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[3U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[4U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[5U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[6U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[7U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[8U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[9U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt = 0x19U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BDat = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_16__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy = 1U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat = 0U;
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ACnt = 1U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BDat = 0U;
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__CDat = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__CVld = 0U;
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[0U] = 0U;
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[1U] = 0U;
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[2U] = 0U;
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[3U] = 0U;
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[4U] = 0U;
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[5U] = 0U;
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ACnt = 1U;
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BDat = 0U;
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__CDat = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__CVld = 0U;
    }
    if ((4U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc))) {
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_n = 0U;
    } else if ((((~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                     >> 2U)) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rst_d1_inst__DOT__d_out_int)) 
                & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff) 
                      >> 3U)))) {
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_n = 1U;
    } else {
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i 
            = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__going_full) 
               | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__leaving_full)) 
                  & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_n 
            = (1U & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__going_full) 
                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__leaving_full)) 
                           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i)))));
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_32__DOT__inst__DOT__impl__DOT__addr 
        = ((IData)(vlSelf->ap_rst_n) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_32__DOT__inst__DOT__impl__DOT__addr_));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_46__DOT__inst__DOT__impl__DOT__addr 
        = ((IData)(vlSelf->ap_rst_n) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_46__DOT__inst__DOT__impl__DOT__addr_));
    if ((1U & ((~ (IData)(vlSelf->ap_rst_n)) | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__xen)))) {
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__SCount = 1U;
    } else if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__sen) {
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__SCount 
            = (1U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__SCount) 
                     - (IData)(1U)));
    }
    if ((1U & ((~ (IData)(vlSelf->ap_rst_n)) | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__yen)))) {
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__XCount = 0U;
    } else if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__xen) {
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__XCount 
            = (0x7fU & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__XCount)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__en) {
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Wr1) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_h00e8a289__0[0U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_h00e8a289__0[1U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[1U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_h00e8a289__0[2U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[2U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_h00e8a289__0[3U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[3U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_h00e8a289__0[4U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[4U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_h00e8a289__0[5U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[5U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_h00e8a289__0[6U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[6U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_h00e8a289__0[7U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[7U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_h00e8a289__0[8U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[8U];
            if ((0x5afU >= (0x7ffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                                      [1U] >> 1U)))) {
                __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_h00e8a289__0[0U];
                __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[1U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_h00e8a289__0[1U];
                __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[2U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_h00e8a289__0[2U];
                __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[3U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_h00e8a289__0[3U];
                __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[4U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_h00e8a289__0[4U];
                __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[5U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_h00e8a289__0[5U];
                __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[6U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_h00e8a289__0[6U];
                __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[7U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_h00e8a289__0[7U];
                __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[8U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT____Vlvbound_h00e8a289__0[8U];
                __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0 = 1U;
                __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0 
                    = (0x7ffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                                 [1U] >> 1U));
            }
        }
        if ((0x5afU >= (0x7ffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                                  [1U] >> 1U)))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
                [(0x7ffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                            [1U] >> 1U))][0U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[1U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
                [(0x7ffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                            [1U] >> 1U))][1U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[2U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
                [(0x7ffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                            [1U] >> 1U))][2U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[3U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
                [(0x7ffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                            [1U] >> 1U))][3U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[4U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
                [(0x7ffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                            [1U] >> 1U))][4U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[5U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
                [(0x7ffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                            [1U] >> 1U))][5U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[6U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
                [(0x7ffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                            [1U] >> 1U))][6U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[7U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
                [(0x7ffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                            [1U] >> 1U))][7U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[8U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
                [(0x7ffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                            [1U] >> 1U))][8U];
        } else {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0U] 
                = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[0U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[1U] 
                = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[1U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[2U] 
                = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[2U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[3U] 
                = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[3U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[4U] 
                = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[4U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[5U] 
                = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[5U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[6U] 
                = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[6U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[7U] 
                = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[7U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[8U] 
                = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[8U];
        }
    }
    __Vtableidx56 = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__in0_V_TREADY_int_regslice) 
                      << 4U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__data_valid_fwft) 
                                 << 3U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                            << 1U) 
                                           | (1U & 
                                              (~ (IData)(vlSelf->ap_rst_n))))));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state 
        = Vfinn_design_wrapper__ConstPool__TABLE_h2d0a07fb_0
        [__Vtableidx56];
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs2) 
                                         & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state) 
                                            >> 1U))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr)));
    __Vtableidx57 = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__weights_V_TREADY_int_regslice) 
                      << 4U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs2) 
                                 << 3U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state) 
                                            << 1U) 
                                           | (1U & 
                                              (~ (IData)(vlSelf->ap_rst_n))))));
    if (vlSelf->ap_rst_n) {
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__read_ok) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg 
                = ((0x737U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg))
                    ? 0U : (0x7ffU & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg))));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Newest_buffered_elem 
                = (0x7fffU & ((IData)(1U) + VL_EXTENDS_II(15,15, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Newest_buffered_elem))));
            if ((0x3136U == VL_EXTENDS_II(32,15, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Newest_buffered_elem)))) {
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg = 0U;
            }
            if (((0x3136U == VL_EXTENDS_II(32,15, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Newest_buffered_elem))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Writing_done))) {
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Newest_buffered_elem = 0x7fffU;
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Current_elem = 0U;
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg = 0U;
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__First_elem_next_window = 0U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Writing_done = 0U;
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Fetching_done = 0U;
            }
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__fetch_cmd) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Position_in_window 
                = ((0x1f7U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Position_in_window))
                    ? (0x1ffU & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Position_in_window)))
                    : 0U);
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra 
                = (0x1fffU & (VL_EXTENDS_II(13,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg)) 
                              + VL_EXTENDS_II(13,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__addr_incr))));
            if ((0U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Position_in_window))) {
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__First_elem_next_window 
                    = (0x7fffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__First_elem_next_window) 
                                  + (VL_LTES_III(32, 0U, 
                                                 VL_EXTENDS_II(32,5, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w)))
                                      ? 0x38U : (VL_LTES_III(32, 0U, 
                                                             VL_EXTENDS_II(32,5, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h)))
                                                  ? 0xa8U
                                                  : 0x737U))));
            }
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra_correct 
                = (VL_LTES_III(32, 0x738U, VL_EXTENDS_II(32,13, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra)))
                    ? 0x8c8U : (VL_GTS_III(32, 0U, 
                                           VL_EXTENDS_II(32,13, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra)))
                                 ? 0x738U : 0U));
            if ((0x3137U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Current_elem))) {
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Fetching_done = 1U;
            } else {
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Current_elem 
                    = (0x7fffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Current_elem) 
                                  + VL_EXTENDS_II(15,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__addr_incr))));
            }
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg 
                = (0xfffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra) 
                             + (0x1fffU & VL_EXTENDS_II(13,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra_correct)))));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__State 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__state_next;
        }
        if (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__write_ok) 
             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Fetching_done))) {
            if (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__reading_done) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__read_ok) 
                    & (0x3136U == VL_EXTENDS_II(32,15, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Newest_buffered_elem)))))) {
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Newest_buffered_elem = 0x7fffU;
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Current_elem = 0U;
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg = 0U;
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__First_elem_next_window = 0U;
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Fetching_done = 0U;
            } else {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Writing_done = 1U;
            }
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__read_ok) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg 
                = ((0xd67U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg))
                    ? 0U : (0xfffU & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg))));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Newest_buffered_elem 
                = (0xffffU & ((IData)(1U) + VL_EXTENDS_II(16,16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Newest_buffered_elem))));
            if ((0x5b66U == VL_EXTENDS_II(32,16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Newest_buffered_elem)))) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg = 0U;
            }
            if (((0x5b66U == VL_EXTENDS_II(32,16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Newest_buffered_elem))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Writing_done))) {
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Newest_buffered_elem = 0xffffU;
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Current_elem = 0U;
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg = 0U;
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__First_elem_next_window = 0U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Writing_done = 0U;
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Fetching_done = 0U;
            }
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__fetch_cmd) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Position_in_window 
                = ((0x3a7U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Position_in_window))
                    ? (0x3ffU & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Position_in_window)))
                    : 0U);
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra 
                = (0x3fffU & (VL_EXTENDS_II(14,13, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg)) 
                              + VL_EXTENDS_II(14,13, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__addr_incr))));
            if ((0U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Position_in_window))) {
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__First_elem_next_window 
                    = (0xffffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__First_elem_next_window) 
                                  + (VL_LTES_III(32, 0U, 
                                                 VL_EXTENDS_II(32,5, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w)))
                                      ? 0x68U : (VL_LTES_III(32, 0U, 
                                                             VL_EXTENDS_II(32,5, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h)))
                                                  ? 0x138U
                                                  : 0xd67U))));
            }
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra_correct 
                = (VL_LTES_III(32, 0xd68U, VL_EXTENDS_II(32,14, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra)))
                    ? 0x1298U : (VL_GTS_III(32, 0U, 
                                            VL_EXTENDS_II(32,14, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra)))
                                  ? 0xd68U : 0U));
            if ((0x5b67U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Current_elem))) {
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Fetching_done = 1U;
            } else {
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Current_elem 
                    = (0xffffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Current_elem) 
                                  + VL_EXTENDS_II(16,13, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__addr_incr))));
            }
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg 
                = (0x1fffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra) 
                              + (0x3fffU & VL_EXTENDS_II(14,13, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__unnamedblk1__DOT__ra_correct)))));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__State 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__state_next;
        }
        if (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__write_ok) 
             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Fetching_done))) {
            if (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__reading_done) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__read_ok) 
                    & (0x5b66U == VL_EXTENDS_II(32,16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Newest_buffered_elem)))))) {
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Newest_buffered_elem = 0xffffU;
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Current_elem = 0U;
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg = 0U;
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__First_elem_next_window = 0U;
                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Fetching_done = 0U;
            } else {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Writing_done = 1U;
            }
        }
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U] 
            = ((0xffffffU & vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U]) 
               | (0x1000000U & (((0xff000000U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U]) 
                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_33__DOT__inst__DOT__impl__DOT__o_v_reg) 
                                    << 0x18U)) & ((0xff000000U 
                                                   & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[9U] 
                                                      & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__i_b_reg) 
                                                         << 0x18U))) 
                                                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__fwd)) 
                                                     << 0x18U)))));
        if ((1U & (~ (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U] 
                      >> 0x18U)))) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[0U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_33__DOT__inst__DOT__impl__DOT__srlo[0U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[1U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_33__DOT__inst__DOT__impl__DOT__srlo[1U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[2U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_33__DOT__inst__DOT__impl__DOT__srlo[2U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[3U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_33__DOT__inst__DOT__impl__DOT__srlo[3U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[4U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_33__DOT__inst__DOT__impl__DOT__srlo[4U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[5U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_33__DOT__inst__DOT__impl__DOT__srlo[5U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[6U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_33__DOT__inst__DOT__impl__DOT__srlo[6U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[7U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_33__DOT__inst__DOT__impl__DOT__srlo[7U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[8U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_33__DOT__inst__DOT__impl__DOT__srlo[8U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U] 
                = ((0x1000000U & vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U]) 
                   | (0x1ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_33__DOT__inst__DOT__impl__DOT__srlo[9U]));
        }
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U] 
            = ((0xffffffU & vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U]) 
               | (0x1000000U & (((0xff000000U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U]) 
                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__o_v_reg) 
                                    << 0x18U)) & ((0xff000000U 
                                                   & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[9U] 
                                                      & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_48__DOT__inst__DOT__impl__DOT__i_b_reg) 
                                                         << 0x18U))) 
                                                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__fwd)) 
                                                     << 0x18U)))));
        if ((1U & (~ (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U] 
                      >> 0x18U)))) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[0U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srlo[0U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[1U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srlo[1U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[2U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srlo[2U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[3U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srlo[3U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[4U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srlo[4U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[5U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srlo[5U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[6U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srlo[6U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[7U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srlo[7U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[8U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srlo[8U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U] 
                = ((0x1000000U & vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U]) 
                   | (0x1ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srlo[9U]));
        }
        if ((1U & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_7__DOT__inst__DOT__impl__DOT__i_b_reg)) 
                   | (~ (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__B 
                         >> 0x18U))))) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__B 
                = ((0xffffffU & vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__B) 
                   | (0x1000000U & ((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_6__DOT__inst__DOT__impl__DOT__o_v_reg) 
                                      << 0x18U) | (0xff000000U 
                                                   & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__A)) 
                                    | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__fwd)) 
                                       << 0x18U))));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__B 
                = ((0x1000000U & vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__B) 
                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__fwd)
                       ? (0xffffffU & ((0x1000000U 
                                        & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__A)
                                        ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__A
                                        : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_6__DOT__inst__DOT__impl__DOT__srlo))
                       : 0U));
        }
        if ((1U & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__i_b_reg)) 
                   | (~ (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[9U] 
                         >> 0x18U))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[9U] 
                = ((0xffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[9U]) 
                   | (0x1000000U & ((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_33__DOT__inst__DOT__impl__DOT__o_v_reg) 
                                      << 0x18U) | (0xff000000U 
                                                   & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U])) 
                                    | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__fwd)) 
                                       << 0x18U))));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[0U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[0U] 
                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__fwd)
                       ? ((0x1000000U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U])
                           ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[0U]
                           : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_33__DOT__inst__DOT__impl__DOT__srlo[0U])
                       : Vfinn_design_wrapper__ConstPool__CONST_hc1613866_0[0U]));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[1U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[1U] 
                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__fwd)
                       ? ((0x1000000U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U])
                           ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[1U]
                           : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_33__DOT__inst__DOT__impl__DOT__srlo[1U])
                       : Vfinn_design_wrapper__ConstPool__CONST_hc1613866_0[1U]));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[2U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[2U] 
                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__fwd)
                       ? ((0x1000000U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U])
                           ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[2U]
                           : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_33__DOT__inst__DOT__impl__DOT__srlo[2U])
                       : Vfinn_design_wrapper__ConstPool__CONST_hc1613866_0[2U]));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[3U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[3U] 
                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__fwd)
                       ? ((0x1000000U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U])
                           ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[3U]
                           : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_33__DOT__inst__DOT__impl__DOT__srlo[3U])
                       : Vfinn_design_wrapper__ConstPool__CONST_hc1613866_0[3U]));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[4U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[4U] 
                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__fwd)
                       ? ((0x1000000U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U])
                           ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[4U]
                           : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_33__DOT__inst__DOT__impl__DOT__srlo[4U])
                       : Vfinn_design_wrapper__ConstPool__CONST_hc1613866_0[4U]));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[5U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[5U] 
                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__fwd)
                       ? ((0x1000000U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U])
                           ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[5U]
                           : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_33__DOT__inst__DOT__impl__DOT__srlo[5U])
                       : Vfinn_design_wrapper__ConstPool__CONST_hc1613866_0[5U]));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[6U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[6U] 
                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__fwd)
                       ? ((0x1000000U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U])
                           ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[6U]
                           : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_33__DOT__inst__DOT__impl__DOT__srlo[6U])
                       : Vfinn_design_wrapper__ConstPool__CONST_hc1613866_0[6U]));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[7U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[7U] 
                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__fwd)
                       ? ((0x1000000U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U])
                           ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[7U]
                           : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_33__DOT__inst__DOT__impl__DOT__srlo[7U])
                       : Vfinn_design_wrapper__ConstPool__CONST_hc1613866_0[7U]));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[8U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[8U] 
                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__fwd)
                       ? ((0x1000000U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U])
                           ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[8U]
                           : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_33__DOT__inst__DOT__impl__DOT__srlo[8U])
                       : Vfinn_design_wrapper__ConstPool__CONST_hc1613866_0[8U]));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[9U] 
                = ((0x1000000U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[9U]) 
                   | (0x1ffffffU & (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[9U] 
                                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__fwd)
                                        ? ((0x1000000U 
                                            & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U])
                                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U]
                                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_33__DOT__inst__DOT__impl__DOT__srlo[9U])
                                        : Vfinn_design_wrapper__ConstPool__CONST_hc1613866_0[9U]))));
        }
        if ((1U & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_48__DOT__inst__DOT__impl__DOT__i_b_reg)) 
                   | (~ (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[9U] 
                         >> 0x18U))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[9U] 
                = ((0xffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[9U]) 
                   | (0x1000000U & ((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__o_v_reg) 
                                      << 0x18U) | (0xff000000U 
                                                   & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U])) 
                                    | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__fwd)) 
                                       << 0x18U))));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[0U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[0U] 
                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__fwd)
                       ? ((0x1000000U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U])
                           ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[0U]
                           : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srlo[0U])
                       : Vfinn_design_wrapper__ConstPool__CONST_hc1613866_0[0U]));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[1U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[1U] 
                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__fwd)
                       ? ((0x1000000U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U])
                           ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[1U]
                           : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srlo[1U])
                       : Vfinn_design_wrapper__ConstPool__CONST_hc1613866_0[1U]));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[2U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[2U] 
                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__fwd)
                       ? ((0x1000000U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U])
                           ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[2U]
                           : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srlo[2U])
                       : Vfinn_design_wrapper__ConstPool__CONST_hc1613866_0[2U]));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[3U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[3U] 
                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__fwd)
                       ? ((0x1000000U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U])
                           ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[3U]
                           : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srlo[3U])
                       : Vfinn_design_wrapper__ConstPool__CONST_hc1613866_0[3U]));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[4U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[4U] 
                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__fwd)
                       ? ((0x1000000U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U])
                           ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[4U]
                           : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srlo[4U])
                       : Vfinn_design_wrapper__ConstPool__CONST_hc1613866_0[4U]));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[5U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[5U] 
                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__fwd)
                       ? ((0x1000000U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U])
                           ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[5U]
                           : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srlo[5U])
                       : Vfinn_design_wrapper__ConstPool__CONST_hc1613866_0[5U]));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[6U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[6U] 
                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__fwd)
                       ? ((0x1000000U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U])
                           ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[6U]
                           : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srlo[6U])
                       : Vfinn_design_wrapper__ConstPool__CONST_hc1613866_0[6U]));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[7U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[7U] 
                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__fwd)
                       ? ((0x1000000U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U])
                           ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[7U]
                           : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srlo[7U])
                       : Vfinn_design_wrapper__ConstPool__CONST_hc1613866_0[7U]));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[8U] 
                = (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[8U] 
                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__fwd)
                       ? ((0x1000000U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U])
                           ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[8U]
                           : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srlo[8U])
                       : Vfinn_design_wrapper__ConstPool__CONST_hc1613866_0[8U]));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[9U] 
                = ((0x1000000U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[9U]) 
                   | (0x1ffffffU & (Vfinn_design_wrapper__ConstPool__CONST_h3b9d891d_0[9U] 
                                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__fwd)
                                        ? ((0x1000000U 
                                            & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U])
                                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U]
                                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_47__DOT__inst__DOT__impl__DOT__srlo[9U])
                                        : Vfinn_design_wrapper__ConstPool__CONST_hc1613866_0[9U]))));
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_done_int) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 1U;
        } else {
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 0U;
            }
            if (((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                       | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                          & (0x3c130U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op151_read_state1) 
                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                     | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm))) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 0U;
            }
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_done_int) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 1U;
        } else if (((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                          | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                             & (0x54800U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                         | ((0x54800U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1) 
                            & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                        | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                            >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op825_write_state8) 
                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 0U;
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_32__DOT__inst__DOT__impl__DOT__shift_en_o_) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_32__DOT__inst__DOT__impl__DOT__srlo 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_32__DOT__inst__DOT__impl__DOT__srlo_;
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_46__DOT__inst__DOT__impl__DOT__shift_en_o_) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_46__DOT__inst__DOT__impl__DOT__srlo 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_46__DOT__inst__DOT__impl__DOT__srlo_;
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_42__DOT__inst__DOT__impl__DOT__shift_en_o_) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_42__DOT__inst__DOT__impl__DOT__srlo[0U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_42__DOT__inst__DOT__impl__DOT__srlo_[0U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_42__DOT__inst__DOT__impl__DOT__srlo[1U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_42__DOT__inst__DOT__impl__DOT__srlo_[1U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_42__DOT__inst__DOT__impl__DOT__srlo[2U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_42__DOT__inst__DOT__impl__DOT__srlo_[2U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_42__DOT__inst__DOT__impl__DOT__srlo[3U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_42__DOT__inst__DOT__impl__DOT__srlo_[3U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_42__DOT__inst__DOT__impl__DOT__srlo[4U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_42__DOT__inst__DOT__impl__DOT__srlo_[4U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_42__DOT__inst__DOT__impl__DOT__srlo[5U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_42__DOT__inst__DOT__impl__DOT__srlo_[5U];
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__en) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Wr1 = 0U;
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__config_ce) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[0U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[1U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[1U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[2U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[2U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[3U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[3U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[4U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[4U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[5U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[5U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[6U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[6U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[7U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[7U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[8U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[8U];
                if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__config_we) {
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Wr1 = 1U;
                }
            } else {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[0U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[1U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[1U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[2U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[2U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[3U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[3U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[4U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[4U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[5U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[5U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[6U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[6U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[7U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[7U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[8U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h9a2fc1c8_0[8U];
            }
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs2 
                = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs1) 
                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__rollback)));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs1 = 0U;
            if ((1U & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__config_ce)))) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs1 = 1U;
            }
        }
    } else {
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Current_elem = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__First_elem_next_window = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Fetching_done = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Newest_buffered_elem = 0x7fffU;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Position_in_window = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Writing_done = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Current_elem = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__First_elem_next_window = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Fetching_done = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Newest_buffered_elem = 0xffffU;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Position_in_window = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__Writing_done = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[0U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[1U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[2U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[3U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[4U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[5U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[6U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[7U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[8U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[0U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[1U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[2U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[3U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[4U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[5U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[6U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[7U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[8U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__A[9U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__B = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[0U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[1U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[2U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[3U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[4U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[5U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[6U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[7U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[8U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__B[9U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[0U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[1U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[2U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[3U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[4U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[5U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[6U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[7U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[8U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__B[9U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_32__DOT__inst__DOT__impl__DOT__srlo = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_46__DOT__inst__DOT__impl__DOT__srlo = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_42__DOT__inst__DOT__impl__DOT__srlo[0U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_42__DOT__inst__DOT__impl__DOT__srlo[1U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_42__DOT__inst__DOT__impl__DOT__srlo[2U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_42__DOT__inst__DOT__impl__DOT__srlo[3U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_42__DOT__inst__DOT__impl__DOT__srlo[4U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_42__DOT__inst__DOT__impl__DOT__srlo[5U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__controller_inst__DOT__State = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__controller_inst__DOT__State = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[1U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[2U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[3U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[4U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[5U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[6U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[7U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[8U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Wr1 = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs2 = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs1 = 0U;
    }
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state 
        = Vfinn_design_wrapper__ConstPool__TABLE_h2d0a07fb_0
        [__Vtableidx57];
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x3c130U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op151_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x3c130U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (0x36U == (0x3fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_54_fu_626 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((IData)(((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                   >> 1U) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter6_reg))) 
                 & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                       | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter7_reg = 0U;
    } else if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter6_fsm) 
                         >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter7_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter6_reg;
    }
    if ((IData)(((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                   >> 1U) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_exit_ready_pp0_iter6_reg))) 
                 & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                       | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op825_write_state8) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_exit_ready_pp0_iter7_reg = 0U;
    } else if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                         >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op825_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_exit_ready_pp0_iter7_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_exit_ready_pp0_iter6_reg;
    }
    if ((IData)(((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                   >> 1U) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_3675_pp0_iter5_reg))) 
                 & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op825_write_state8) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_4_fu_494 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_20_fu_2169_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_2_fu_486 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_18_fu_2141_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_1_fu_482 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_17_fu_2127_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_3_fu_490 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_19_fu_2155_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_5_fu_498 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_21_fu_2183_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_6_fu_502 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_22_fu_2197_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_7_fu_506 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_23_fu_2211_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_fu_478 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_16_fu_2113_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_19_reg_4749 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_19_fu_2155_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_23_reg_4793 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_23_fu_2211_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_18_reg_4738 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_18_fu_2141_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_17_reg_4727 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_17_fu_2127_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_16_reg_4716 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_16_fu_2113_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_20_reg_4760 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_20_fu_2169_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln290_reg_4804 
            = (8U == ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__sf_fu_470));
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op825_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_3675_pp0_iter6_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_3675_pp0_iter5_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4566_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U66__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U66__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,15, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_4785_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     ((IData)(
                                                              (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                                                                >> 1U) 
                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_4756_pp0_iter5_reg))))
                                                       ? (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_16_fu_2433_p2)
                                                       : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_fu_602))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U66__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U66__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U66__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U66__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_6_reg_5274_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4575_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U67__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U67__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,15, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_4785_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     ((IData)(
                                                              (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                                                                >> 1U) 
                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_4756_pp0_iter5_reg))))
                                                       ? (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_17_fu_2450_p2)
                                                       : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_1_fu_606))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U67__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U67__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U67__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U67__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_6_reg_5274_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4584_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U68__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U68__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,15, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_4785_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     ((IData)(
                                                              (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                                                                >> 1U) 
                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_4756_pp0_iter5_reg))))
                                                       ? (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_18_fu_2467_p2)
                                                       : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_2_fu_610))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U68__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U68__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U68__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U68__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_6_reg_5274_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4593_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U69__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U69__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,15, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_4785_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     ((IData)(
                                                              (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                                                                >> 1U) 
                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_4756_pp0_iter5_reg))))
                                                       ? (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_19_fu_2484_p2)
                                                       : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_3_fu_614))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U69__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U69__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U69__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U69__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_6_reg_5274_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4611_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U71__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U71__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,15, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_4785_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     ((IData)(
                                                              (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                                                                >> 1U) 
                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_4756_pp0_iter5_reg))))
                                                       ? (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_21_fu_2518_p2)
                                                       : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_5_fu_622))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4620_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U72__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_15s_15_4_1_U72__DOT__MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,15, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_4785_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     ((IData)(
                                                              (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                                                                >> 1U) 
                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_4756_pp0_iter5_reg))))
                                                       ? (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_22_fu_2535_p2)
                                                       : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_6_fu_626))))));
    }
    if ((IData)(((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                   >> 1U) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_4756_pp0_iter4_reg))) 
                 & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op984_write_state8) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_56_reg_5902 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U63__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_47_reg_5892 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U61__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_38_reg_5882 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U59__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_2_reg_5842 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U51__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_29_reg_5872 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U57__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_20_reg_5862 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U55__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_11_reg_5852 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U53__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_65_reg_5912 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U65__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_52_reg_5897 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U60__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_49_reg_5762))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_34_reg_5877 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U56__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_31_reg_5732))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_25_reg_5867 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U54__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_22_reg_5717))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_16_reg_5857 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U52__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_13_reg_5702))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_43_reg_5887 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U58__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_40_reg_5747))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_61_reg_5907 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U62__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_58_reg_5777))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_70_reg_5917 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U64__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_67_reg_5792))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_7_reg_5847 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U50__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_4_reg_5687))));
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BDat 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BDat;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[0U] 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[0U];
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[1U] 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[1U];
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[2U] 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[2U];
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[3U] 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[3U];
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[4U] 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[4U];
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[5U] 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[5U];
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i;
    if (__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_52__DOT__inst__DOT__impl__DOT__srl__v0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_52__DOT__inst__DOT__impl__DOT__srl[0U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_52__DOT__inst__DOT__impl__DOT__srl__v0;
    }
    if (__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_50__DOT__inst__DOT__impl__DOT__srl__v0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_50__DOT__inst__DOT__impl__DOT__srl[0U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_50__DOT__inst__DOT__impl__DOT__srl__v0;
    }
    if (__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_44__DOT__inst__DOT__impl__DOT__srl__v0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_44__DOT__inst__DOT__impl__DOT__srl[0U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_44__DOT__inst__DOT__impl__DOT__srl__v0;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__SCount 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__SCount;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ACnt 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ACnt;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ACnt 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ACnt;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__YCount 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__YCount;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__XCount 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_1__DOT__inst__DOT__impl__DOT__padding__DOT__XCount;
    vlSelf->m_axis_0_tdata = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_52__DOT__inst__DOT__impl__DOT__srlo;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6_out_V_TDATA 
        = ((0xf8U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6_out_V_TDATA)) 
           | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Out));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7_out_V_TDATA 
        = ((0xf8U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7_out_V_TDATA)) 
           | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_7__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Out));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_7_out_V_TREADY 
        = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy) 
           & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_1__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ACnt) 
                 >> 1U)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_42_out_V_TREADY 
        = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy) 
           & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_14__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ACnt) 
                 >> 6U)));
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem
            [(0x3ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_31__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i))];
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem
            [(0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i))];
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem
            [(0x7ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_43__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i))];
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_49__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_49__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_49__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem
            [(0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_49__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i))];
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem
            [(0x3ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_8__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i))];
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_32__DOT__inst__DOT__impl__DOT__o_v_reg 
        = ((IData)(vlSelf->ap_rst_n) & (0U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_32__DOT__inst__DOT__impl__DOT__state_)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_46__DOT__inst__DOT__impl__DOT__o_v_reg 
        = ((IData)(vlSelf->ap_rst_n) & (0U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_46__DOT__inst__DOT__impl__DOT__state_)));
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter5_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter6_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter5_reg;
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op825_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_exit_ready_pp0_iter6_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_exit_ready_pp0_iter5_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3585_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U70__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U70__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U70__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U70__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_6_reg_3754_pp0_iter2_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U70__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_51_reg_3979_pp0_iter2_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3594_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U71__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U71__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U71__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U71__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_6_reg_3754_pp0_iter2_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U71__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_60_reg_4024_pp0_iter2_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3603_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U72__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U72__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U72__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U72__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_6_reg_3754_pp0_iter2_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_13s_15_4_1_U72__DOT__MVAU_hls_0_mac_muladd_8s_3ns_13s_15_4_1_DSP48_2_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_69_reg_4069_pp0_iter2_reg)));
    }
    if (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                 | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                    & (0x54800U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                | ((0x54800U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1) 
                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
               | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                   >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op825_write_state8) 
                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_init)) 
          & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
         | ((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                   >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op825_write_state8) 
                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
              & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln290_fu_2223_p2)) 
             & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                >> 1U)) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_3675_pp0_iter5_reg))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__sf_fu_470 = 0U;
    } else if (((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln290_fu_2223_p2)) 
                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                     >> 1U)) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_3675_pp0_iter5_reg))) 
                & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op825_write_state8) 
                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__sf_fu_470 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__sf_1_fu_2217_p2;
    }
    if ((IData)(((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                   >> 1U) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_4756_pp0_iter3_reg))) 
                 & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op984_write_state8) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_13_reg_5702 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U29__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_22_reg_5717 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U32__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_31_reg_5732 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U35__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_40_reg_5747 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U38__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_49_reg_5762 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U41__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_4_reg_5687 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U26__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_58_reg_5777 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U44__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_67_reg_5792 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U47__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4430_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U50__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U50__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U28__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U50__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U50__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U50__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4439_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U51__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U51__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U27__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U51__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U51__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U51__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U51__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_7_reg_5279;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4447_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U52__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U52__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U31__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U52__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U52__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U52__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4456_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U53__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U53__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U30__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U53__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U53__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U53__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U53__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_7_reg_5279;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4464_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U54__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U54__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U34__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U54__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U54__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U54__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4473_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U55__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U55__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U33__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U55__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U55__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U55__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U55__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_7_reg_5279;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4481_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U56__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U56__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U37__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U56__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U56__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U56__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4490_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U57__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U57__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U36__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U57__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U57__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U57__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4498_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U58__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U58__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U40__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U58__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U58__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U58__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U58__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_2_reg_5242;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4507_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U59__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U59__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U39__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U59__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U59__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U59__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U59__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_7_reg_5279;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4515_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U60__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U60__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U43__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U60__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U60__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U60__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U60__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_2_reg_5242;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4524_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U61__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U61__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U42__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U61__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U61__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U61__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U61__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_7_reg_5279;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4532_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U62__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U62__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U46__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4541_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U63__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U63__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U45__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U63__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U63__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U63__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U63__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_7_reg_5279;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4549_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U64__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U64__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U49__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U64__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U64__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U64__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U64__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_2_reg_5242;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4558_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U65__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U65__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U48__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U65__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U65__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U65__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U65__DOT__MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_7_reg_5279;
    }
    if (__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][0U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][1U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[1U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][2U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[2U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][3U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[3U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][4U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[4U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][5U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[5U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][6U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[6U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][7U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[7U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][8U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[8U];
    }
    if (__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr[0U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v0;
    }
    if (__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v1) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr[0U] = 0U;
    }
    if (__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr[1U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2;
    }
    if (__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v3) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr[1U] = 0U;
    }
    if (__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v4) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr[2U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v4;
    }
    if (__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v5) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr[2U] = 0U;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__config_we = 0U;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[0U] = 0U;
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter5_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter4_reg;
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op825_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_exit_ready_pp0_iter5_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_exit_ready_pp0_iter4_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3441_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U54__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U54__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U54__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U54__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_7_reg_3759_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U54__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_25_reg_3849_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3459_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U56__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U56__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U56__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U56__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_7_reg_3759_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U56__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_34_reg_3894_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3477_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U58__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U58__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U58__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U58__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_7_reg_3759_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U58__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_43_reg_3939_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3486_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U59__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U59__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U59__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U59__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_2_reg_3734_pp0_iter1_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3495_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U60__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U60__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U60__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U60__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_7_reg_3759_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U60__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_52_reg_3984_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3504_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U61__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U61__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U61__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U61__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_2_reg_3734_pp0_iter1_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3513_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U62__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U62__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U62__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U62__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_7_reg_3759_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U62__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_61_reg_4029_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3522_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U63__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U63__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U63__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U63__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_2_reg_3734_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U63__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_65_reg_4049_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3531_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U64__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U64__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U64__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U64__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_7_reg_3759_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U64__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_70_reg_4074_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4222_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U26__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U26__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_75_reg_4812_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_3_reg_5247_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4230_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U27__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U27__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_77_reg_4822_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_5_reg_5269_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4239_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U28__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U28__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_73_reg_4802_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_1_reg_5237_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4248_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U29__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U29__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_12_reg_4857_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_3_reg_5247_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4256_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U30__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U30__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_14_reg_4867_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_5_reg_5269_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4265_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U31__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U31__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_9_reg_4847_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_1_reg_5237_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4274_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U32__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U32__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_21_reg_4902_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_3_reg_5247_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4282_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U33__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U33__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_23_reg_4912_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_5_reg_5269_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4291_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U34__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U34__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_19_reg_4892_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_1_reg_5237_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4300_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U35__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U35__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_30_reg_4947_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_3_reg_5247_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4308_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U36__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U36__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_32_reg_4957_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_5_reg_5269_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4317_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U37__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U37__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_28_reg_4937_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_1_reg_5237_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4326_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U38__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U38__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_39_reg_4992_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_3_reg_5247_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4334_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U39__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U39__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_41_reg_5002_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_5_reg_5269_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4343_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U40__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U40__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_37_reg_4982_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_1_reg_5237_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4352_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U41__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U41__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_48_reg_5037_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_3_reg_5247_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4360_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U42__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U42__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_50_reg_5047_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_5_reg_5269_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4369_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U43__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U43__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_46_reg_5027_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_1_reg_5237_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4378_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U44__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U44__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_57_reg_5082_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_3_reg_5247_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4386_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U45__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U45__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_59_reg_5092_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_5_reg_5269_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4395_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U46__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U46__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_55_reg_5072_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_1_reg_5237_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4404_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U47__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U47__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_66_reg_5127_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_3_reg_5247_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4412_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U48__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U48__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_68_reg_5137_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_5_reg_5269_pp0_iter2_reg))))))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4421_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U49__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U49__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_64_reg_5117_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_1_reg_5237_pp0_iter2_reg))))))));
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4_wstrm__DOT__inst__DOT__core__DOT__config_ce = 0U;
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3248_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U32__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U32__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U32__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U32__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_4_reg_3744;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U32__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_22_reg_3834)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3274_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U35__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U35__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U35__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U35__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_4_reg_3744;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U35__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_31_reg_3879)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3300_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U38__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U38__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U38__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U38__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_4_reg_3744;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U38__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_40_reg_3924)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3326_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U41__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U41__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U41__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U41__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_4_reg_3744;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U41__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_49_reg_3969)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3352_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U44__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U44__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U44__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U44__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_4_reg_3744;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U44__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_58_reg_4014)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3378_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U47__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U47__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U47__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U47__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_4_reg_3744;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U47__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_67_reg_4059)));
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter3_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter4_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter3_reg;
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op825_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_exit_ready_pp0_iter4_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_exit_ready_pp0_iter3_reg;
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op825_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_60_reg_4024_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_60_reg_4024_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_51_reg_3979_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_51_reg_3979_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_69_reg_4069_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_69_reg_4069_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_exit_ready_pp0_iter3_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_exit_ready_pp0_iter2_reg;
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op825_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_69_reg_4069_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_69_reg_4069;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_70_reg_4074_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_70_reg_4074;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_exit_ready_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_exit_ready_pp0_iter1_reg;
    }
    if (((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
               | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                  & (0x54800U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
              | ((0x54800U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1) 
                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
             | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                 >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op825_write_state8) 
                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm))) {
        if ((0x54800U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) {
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_init) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__i_fu_474 = 0U;
            }
        } else {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__i_fu_474 
                = (0x7ffffU & ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1));
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_exit_ready_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_condition_exit_pp0_iter0_stage0;
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter2_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter3_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter2_reg;
    }
    if ((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                   & (0x54800U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
               | ((0x54800U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1) 
                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
              | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                  >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op825_write_state8) 
                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
          & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
         & (0x54800U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_67_reg_4059 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x10U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_58_reg_4014 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xeU] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_49_reg_3969 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xcU] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_69_reg_4069 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x11U] 
                        >> 8U));
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter1_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter1_reg;
    }
    if (((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
               | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                  & (0x3c130U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op151_read_state1) 
                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
             | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                 >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_condition_exit_pp0_iter0_stage0;
    }
}

extern const VlWide<18>/*575:0*/ Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0;
extern const VlWide<10>/*319:0*/ Vfinn_design_wrapper__ConstPool__CONST_h3c7d891d_0;

VL_INLINE_OPT void Vfinn_design_wrapper___024root___sequent__TOP__25(Vfinn_design_wrapper___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vfinn_design_wrapper__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vfinn_design_wrapper___024root___sequent__TOP__25\n"); );
    // Init
    CData/*4:0*/ __Vtableidx26;
    CData/*4:0*/ __Vtableidx27;
    CData/*4:0*/ __Vtableidx28;
    CData/*4:0*/ __Vtableidx46;
    CData/*4:0*/ __Vtableidx47;
    CData/*4:0*/ __Vtableidx48;
    CData/*4:0*/ __Vtableidx58;
    CData/*4:0*/ __Vtableidx86;
    CData/*4:0*/ __Vtableidx87;
    CData/*4:0*/ __Vtableidx88;
    CData/*4:0*/ __Vtableidx138;
    CData/*4:0*/ __Vtableidx139;
    CData/*4:0*/ __Vtableidx142;
    VlWide<3>/*95:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__srl__v0;
    CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__srl__v0;
    VlWide<3>/*95:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__srl__v0;
    CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__srl__v0;
    VlWide<6>/*167:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_27__DOT__inst__DOT__impl__DOT__srl__v0;
    CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_27__DOT__inst__DOT__impl__DOT__srl__v0;
    CData/*7:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_30__DOT__inst__DOT__impl__DOT__srl__v0;
    CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_30__DOT__inst__DOT__impl__DOT__srl__v0;
    CData/*7:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_36__DOT__inst__DOT__impl__DOT__srl__v0;
    CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_36__DOT__inst__DOT__impl__DOT__srl__v0;
    CData/*0:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__SCount;
    CData/*4:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__XCount;
    CData/*4:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__YCount;
    VlWide<4>/*96:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A;
    CData/*0:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__SCount;
    CData/*3:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__XCount;
    CData/*3:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__YCount;
    CData/*0:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__SCount;
    CData/*3:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__XCount;
    CData/*3:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__YCount;
    CData/*4:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v0;
    CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v0;
    CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v1;
    CData/*4:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2;
    CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2;
    CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v3;
    CData/*3:0*/ __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0;
    VlWide<18>/*575:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0;
    CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0;
    CData/*4:0*/ __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v4;
    CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v4;
    CData/*0:0*/ __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v5;
    CData/*0:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb;
    CData/*1:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst;
    SData/*11:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i;
    CData/*1:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst;
    SData/*9:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i;
    CData/*1:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst;
    SData/*9:0*/ __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i;
    VlWide<10>/*319:0*/ __Vtemp_h4ff9f53e__0;
    VlWide<10>/*319:0*/ __Vtemp_hae67197e__0;
    // Body
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst;
    __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_36__DOT__inst__DOT__impl__DOT__srl__v0 = 0U;
    __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_30__DOT__inst__DOT__impl__DOT__srl__v0 = 0U;
    __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_27__DOT__inst__DOT__impl__DOT__srl__v0 = 0U;
    __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__srl__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0 = 0U;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v1 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v1 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v1 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Ram__v0 = 0U;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_i;
    __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__srl__v0 = 0U;
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__shift_en_) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__a_ = 0x4fU;
        while ((0U < (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__a_))) {
            if ((0x4fU >= (0x7fU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__a_) 
                                    - (IData)(1U))))) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT____Vlvbound_hf5de3e6a__0[0U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__srl
                    [(0x7fU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__a_) 
                               - (IData)(1U)))][0U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT____Vlvbound_hf5de3e6a__0[1U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__srl
                    [(0x7fU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__a_) 
                               - (IData)(1U)))][1U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT____Vlvbound_hf5de3e6a__0[2U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__srl
                    [(0x7fU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__a_) 
                               - (IData)(1U)))][2U];
            } else {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT____Vlvbound_hf5de3e6a__0[0U] = 0U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT____Vlvbound_hf5de3e6a__0[1U] = 0U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT____Vlvbound_hf5de3e6a__0[2U] = 0U;
            }
            if (VL_LIKELY((0x4fU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__a_)))) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__srl[vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__a_][0U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT____Vlvbound_hf5de3e6a__0[0U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__srl[vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__a_][1U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT____Vlvbound_hf5de3e6a__0[1U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__srl[vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__a_][2U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT____Vlvbound_hf5de3e6a__0[2U];
            }
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__a_ 
                = (0x7fU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__a_) 
                            - (IData)(1U)));
        }
        __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__srl__v0[0U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__B[0U];
        __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__srl__v0[1U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__B[1U];
        __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__srl__v0[2U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__B[2U];
        __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__srl__v0 = 1U;
    }
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__YCount 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__YCount;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__YCount 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__YCount;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__YCount 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__YCount;
    __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v0 = 0U;
    __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v1 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v1 = 0U;
    __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v4 = 0U;
    __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v5 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v4 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v5 = 0U;
    __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2 = 0U;
    __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v3 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v3 = 0U;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__SCount 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__SCount;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__SCount 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__SCount;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__SCount 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__SCount;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__XCount 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__XCount;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__XCount 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__XCount;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__XCount 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__XCount;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr;
    __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0 = 0U;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[0U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[0U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[1U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[1U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[2U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[2U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[3U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[3U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[4U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[4U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[5U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[5U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[0U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[0U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[1U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[1U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[2U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[2U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[3U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[3U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[4U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[4U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[5U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[5U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[6U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[6U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[7U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[7U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[8U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[8U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[9U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[9U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A[0U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A[0U];
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A[1U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A[1U];
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A[2U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A[2U];
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A[3U] 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A[3U];
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__add_ln155_reg_529 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__add_ln155_reg_529;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__icmp_ln174_reg_398 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__icmp_ln174_reg_398;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_15_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_14_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_13_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_12_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_8_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_7_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_6_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_5_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_4_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_3_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_2_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_1_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__icmp_ln174_reg_1158 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__icmp_ln174_reg_1158;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__yp_fu_56 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__yp_fu_56;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_27_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_26_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_25_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_19_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_18_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_16_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_11_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_10_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_9_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_8_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_7_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_55_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_50_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_49_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_39_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_38_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_37_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_36_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_31_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_30_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_29_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_28_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_25_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_24_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_23_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_20_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_15_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_14_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_13_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_12_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_11_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_10_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_4_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_3_U__DOT__ram__v0 = 0U;
    vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_2_U__DOT__ram__v0 = 0U;
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst 
        = (2U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst) 
                 << 1U));
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst 
        = (2U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst) 
                 << 1U));
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst 
        = (2U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst) 
                 << 1U));
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__fetch_cmd) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Out 
            = ((0x737U >= (0x7ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg)))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Ram
               [(0x7ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg))]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__fetch_cmd) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Out 
            = ((0xd67U >= (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg)))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Ram
               [(0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__Window_buffer_read_addr_reg))]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_30__DOT__inst__DOT__impl__DOT__shift_en_) {
        __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_30__DOT__inst__DOT__impl__DOT__srl__v0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4_out_V_TDATA;
        __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_30__DOT__inst__DOT__impl__DOT__srl__v0 = 1U;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_36__DOT__inst__DOT__impl__DOT__shift_en_) {
        __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_36__DOT__inst__DOT__impl__DOT__srl__v0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5_out_V_TDATA;
        __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_36__DOT__inst__DOT__impl__DOT__srl__v0 = 1U;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__shift_en_) {
        __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__srl__v0[0U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_data_out[0U];
        __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__srl__v0[1U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_data_out[1U];
        __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__srl__v0[2U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_data_out[2U];
        __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__srl__v0 = 1U;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_27__DOT__inst__DOT__impl__DOT__shift_en_) {
        __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_27__DOT__inst__DOT__impl__DOT__srl__v0[0U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_data_out[0U];
        __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_27__DOT__inst__DOT__impl__DOT__srl__v0[1U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_data_out[1U];
        __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_27__DOT__inst__DOT__impl__DOT__srl__v0[2U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_data_out[2U];
        __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_27__DOT__inst__DOT__impl__DOT__srl__v0[3U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_data_out[3U];
        __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_27__DOT__inst__DOT__impl__DOT__srl__v0[4U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_data_out[4U];
        __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_27__DOT__inst__DOT__impl__DOT__srl__v0[5U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_data_out[5U];
        __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_27__DOT__inst__DOT__impl__DOT__srl__v0 = 1U;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i) {
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i) {
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0 
                = (0xffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__s_util_aclken_converter_wrapper_0__DOT__s_tpayload));
            vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0 = 1U;
            vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0 
                = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i));
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i) {
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i) {
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0 
                = (QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__s_util_aclken_converter_wrapper_0__DOT__s_tpayload));
            vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0 = 1U;
            vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0 
                = (0x3ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i));
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i) {
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i) {
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0 
                = (QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__s_util_aclken_converter_wrapper_0__DOT__s_tpayload));
            vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0 = 1U;
            vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem__v0 
                = (0x3ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i));
        }
    }
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc 
        = ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst) 
                     >> 1U) | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff) 
                               >> 3U))) ? 7U : (6U 
                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                                                   << 1U)));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc 
        = ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst) 
                     >> 1U) | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff) 
                               >> 3U))) ? 7U : (6U 
                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                                                   << 1U)));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc 
        = ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst) 
                     >> 1U) | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff) 
                               >> 3U))) ? 7U : (6U 
                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                                                   << 1U)));
    if ((4U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc))) {
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i = 1U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i = 0U;
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i = 1U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i = 0U;
        vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v0 = 1U;
    } else {
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i 
                = (0x3ffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i) 
                             + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i)));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i 
                = (0x7ffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i) 
                             + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i)));
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i 
                = (0x7ffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i) 
                             + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i)));
            __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i 
                = (0x3ffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i) 
                             + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i)));
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_fwft__DOT__ram_regout_en) {
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v1 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg;
            vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v1 = 1U;
        }
    }
    if ((4U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc))) {
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i = 1U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i = 0U;
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i = 1U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i = 0U;
        vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v0 = 1U;
    } else {
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i 
                = (0x3ffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i) 
                             + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i)));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i 
                = (0x7ffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i) 
                             + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i)));
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i 
                = (0x7ffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i) 
                             + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i)));
            __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i 
                = (0x3ffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i) 
                             + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i)));
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_fwft__DOT__ram_regout_en) {
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v1 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg;
            vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v1 = 1U;
        }
    }
    if ((4U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc))) {
        vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v0 = 1U;
    } else if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_fwft__DOT__ram_regout_en) {
        vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v1 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg;
        vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__gen_doutb_pipe__DOT__doutb_pipe__v1 = 1U;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__read_ok) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT____Vlvbound_h1ba6a760__0 
            = (7U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__m_util_aclken_converter_wrapper_0__DOT__s_tpayload));
        if ((0x737U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg))) {
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Ram__v0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT____Vlvbound_h1ba6a760__0;
            vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Ram__v0 = 1U;
            vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Ram__v0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__Window_buffer_write_addr_reg;
        }
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_empty_i 
        = (1U & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                  >> 2U) | (((((0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i)) 
                               == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i)) 
                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i))) 
                             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i)) 
                            | ((~ (((0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i)) 
                                    == (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i))) 
                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i))) 
                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_empty_i)))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_empty_i 
        = (1U & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                  >> 2U) | (((((0x3ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i)) 
                               == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i)) 
                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i))) 
                             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i)) 
                            | ((~ (((0x3ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i)) 
                                    == (0x3ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i))) 
                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i))) 
                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_empty_i)))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_empty_i 
        = (1U & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                  >> 2U) | (((((0x3ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i)) 
                               == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i)) 
                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i))) 
                             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i)) 
                            | ((~ (((0x3ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i)) 
                                    == (0x3ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i))) 
                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i))) 
                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_empty_i)))));
    if (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr)) 
         & (1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[0U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[1U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[1U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[2U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[2U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[3U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[3U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[4U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[4U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[5U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[5U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[6U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[6U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[7U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[7U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[8U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[8U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[9U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[9U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[0xaU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xaU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[0xbU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xbU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[0xcU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xcU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[0xdU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xdU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[0xeU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xeU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[0xfU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xfU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[0x10U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0x10U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[0x11U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0x11U];
    }
    if (((1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[0U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[1U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[1U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[2U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[2U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[3U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[3U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[4U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[4U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[5U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[5U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[6U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[6U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[7U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[7U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[8U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[8U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[9U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[9U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[0xaU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xaU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[0xbU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xbU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[0xcU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xcU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[0xdU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xdU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[0xeU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xeU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[0xfU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xfU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[0x10U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0x10U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[0x11U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0x11U];
    }
    __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb 
        = (1U & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                  >> 2U) | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_fwft__DOT__going_empty_fwft) 
                            | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state)) 
                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb)))));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb 
        = (1U & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                  >> 2U) | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_fwft__DOT__going_empty_fwft) 
                            | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state)) 
                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb)))));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb 
        = (1U & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                  >> 2U) | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_fwft__DOT__going_empty_fwft) 
                            | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state)) 
                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb)))));
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__yclr) {
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__YCount = 0U;
    } else if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__yen) {
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__YCount 
            = (0x1fU & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__YCount)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__yclr) {
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__YCount = 0U;
    } else if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__yen) {
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__YCount 
            = (0xfU & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__YCount)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__yclr) {
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__YCount = 0U;
    } else if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__yen) {
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__YCount 
            = (0xfU & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__YCount)));
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__data_valid_fwft 
        = (1U & ((~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc) 
                     >> 2U)) & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_fwft__DOT__going_empty_fwft) 
                                   | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state)) 
                                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb))))));
    if ((4U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__gen_rst_cc__DOT__fifo_wr_rst_cc))) {
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i = 1U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i = 0U;
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i = 1U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state = 0U;
    } else {
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i 
                = (0xfffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdpp1_inst__DOT__count_value_i) 
                             + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i)));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i 
                = (0x1fffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i) 
                              + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i)));
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i 
                = (0x1fffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrp_inst__DOT__count_value_i) 
                              + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i)));
            __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i 
                = (0xfffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i) 
                             + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_wr_en_i)));
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__curr_fwft_state 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__next_fwft_state;
    }
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff 
        = ((0xeU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff) 
                    << 1U)) | (1U & (~ (IData)(vlSelf->ap_rst_n))));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff 
        = ((0xeU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff) 
                    << 1U)) | (1U & (~ (IData)(vlSelf->ap_rst_n))));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff 
        = ((0xeU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__gaxis_rst_sync__DOT__xpm_cdc_sync_rst_inst__DOT__syncstages_ff) 
                    << 1U)) | (1U & (~ (IData)(vlSelf->ap_rst_n))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__addr 
        = ((IData)(vlSelf->ap_rst_n) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__addr_));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__addr_full 
        = ((IData)(vlSelf->ap_rst_n) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__addr_full_));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__addr_full 
        = ((IData)(vlSelf->ap_rst_n) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__addr_full_));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_48__DOT__inst__DOT__impl__DOT__addr_full 
        = ((IData)(vlSelf->ap_rst_n) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_48__DOT__inst__DOT__impl__DOT__addr_full_));
    if ((1U & ((~ (IData)(vlSelf->ap_rst_n)) | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__xen)))) {
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__SCount = 1U;
    } else if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__sen) {
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__SCount 
            = (1U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__SCount) 
                     - (IData)(1U)));
    }
    if ((1U & ((~ (IData)(vlSelf->ap_rst_n)) | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__xen)))) {
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__SCount = 1U;
    } else if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__sen) {
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__SCount 
            = (1U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__SCount) 
                     - (IData)(1U)));
    }
    if ((1U & ((~ (IData)(vlSelf->ap_rst_n)) | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__xen)))) {
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__SCount = 1U;
    } else if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__sen) {
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__SCount 
            = (1U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__SCount) 
                     - (IData)(1U)));
    }
    if ((1U & ((~ (IData)(vlSelf->ap_rst_n)) | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__yen)))) {
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__XCount = 0U;
    } else if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__xen) {
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__XCount 
            = (0x1fU & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__XCount)));
    }
    if ((1U & ((~ (IData)(vlSelf->ap_rst_n)) | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__yen)))) {
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__XCount = 0U;
    } else if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__xen) {
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__XCount 
            = (0xfU & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__XCount)));
    }
    if ((1U & ((~ (IData)(vlSelf->ap_rst_n)) | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__yen)))) {
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__XCount = 0U;
    } else if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__xen) {
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__XCount 
            = (0xfU & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__XCount)));
    }
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__data_valid_fwft) 
                                         & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                            >> 1U))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr)));
    __Vtableidx26 = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__in0_V_TREADY_int_regslice) 
                      << 4U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_10__DOT__inst__DOT__impl__DOT__o_v_reg) 
                                 << 3U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                            << 1U) 
                                           | (1U & 
                                              (~ (IData)(vlSelf->ap_rst_n))))));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state 
        = Vfinn_design_wrapper__ConstPool__TABLE_h2d0a07fb_0
        [__Vtableidx26];
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__en) {
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Wr1) {
            __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0U];
            __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[1U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[1U];
            __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[2U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[2U];
            __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[3U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[3U];
            __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[4U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[4U];
            __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[5U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[5U];
            __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[6U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[6U];
            __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[7U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[7U];
            __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[8U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[8U];
            __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[9U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[9U];
            __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0xaU] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xaU];
            __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0xbU] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xbU];
            __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0xcU] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xcU];
            __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0xdU] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xdU];
            __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0xeU] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xeU];
            __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0xfU] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xfU];
            __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0x10U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0x10U];
            __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0x11U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0x11U];
            __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0 = 1U;
            __Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0 
                = (0xfU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                           [1U] >> 1U));
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(0xfU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                      [1U] >> 1U))][0U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[1U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(0xfU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                      [1U] >> 1U))][1U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[2U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(0xfU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                      [1U] >> 1U))][2U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[3U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(0xfU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                      [1U] >> 1U))][3U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[4U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(0xfU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                      [1U] >> 1U))][4U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[5U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(0xfU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                      [1U] >> 1U))][5U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[6U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(0xfU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                      [1U] >> 1U))][6U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[7U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(0xfU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                      [1U] >> 1U))][7U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[8U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(0xfU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                      [1U] >> 1U))][8U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[9U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(0xfU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                      [1U] >> 1U))][9U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xaU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(0xfU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                      [1U] >> 1U))][0xaU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xbU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(0xfU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                      [1U] >> 1U))][0xbU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xcU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(0xfU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                      [1U] >> 1U))][0xcU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xdU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(0xfU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                      [1U] >> 1U))][0xdU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xeU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(0xfU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                      [1U] >> 1U))][0xeU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0xfU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(0xfU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                      [1U] >> 1U))][0xfU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0x10U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(0xfU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                      [1U] >> 1U))][0x10U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data2[0x11U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem
            [(0xfU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                      [1U] >> 1U))][0x11U];
    }
    if (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr)) 
         & (1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_payload_A[0U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo[0U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_payload_A[1U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo[1U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_payload_A[2U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo[2U];
    }
    if (((1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_payload_B[0U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo[0U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_payload_B[1U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo[1U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_payload_B[2U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo[2U];
    }
    __Vtableidx46 = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__in0_V_TREADY_int_regslice) 
                      << 4U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__data_valid_fwft) 
                                 << 3U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                            << 1U) 
                                           | (1U & 
                                              (~ (IData)(vlSelf->ap_rst_n))))));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state 
        = Vfinn_design_wrapper__ConstPool__TABLE_h2d0a07fb_0
        [__Vtableidx46];
    __Vtableidx86 = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__in0_V_TREADY_int_regslice) 
                      << 4U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__data_valid_fwft) 
                                 << 3U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                            << 1U) 
                                           | (1U & 
                                              (~ (IData)(vlSelf->ap_rst_n))))));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state 
        = Vfinn_design_wrapper__ConstPool__TABLE_h2d0a07fb_0
        [__Vtableidx86];
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_condition_2825) {
        if (((0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1) 
             & (0x20U == ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__sf_fu_340 = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_1_fu_492 
                = ((0xeU == ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2))
                    ? 0U : ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2));
        } else {
            if (((0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1) 
                 & (0x20U != ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__sf_fu_340 
                    = ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1);
            } else if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_init) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__sf_fu_340 = 0U;
            }
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_init) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_1_fu_492 = 0U;
            }
        }
        if ((0x49f00U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) {
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_init) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__i_fu_344 = 0U;
            }
        } else {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__i_fu_344 
                = (0x7ffffU & ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1));
        }
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__in0_V_TREADY_int_regslice))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__o_v_reg) 
                                         & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                            >> 1U))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr)));
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_condition_3096) {
        if ((0x3c130U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) {
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_init) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__i_fu_390 = 0U;
            }
        } else {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__i_fu_390 
                = (0x3ffffU & ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1));
        }
        if (((0x3c130U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1) 
             & (0x38U == ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_1_fu_634 
                = ((0x1aU == ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2))
                    ? 0U : ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2));
        } else if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_init) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_1_fu_634 = 0U;
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_condition_3096) {
        if ((0x3c130U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) {
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_init) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__i_fu_390 = 0U;
            }
        } else {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__i_fu_390 
                = (0x3ffffU & ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1));
        }
        if (((0x3c130U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1) 
             & (0x38U == ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_1_fu_634 
                = ((0x1aU == ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2))
                    ? 0U : ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2));
        } else if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_init) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_1_fu_634 = 0U;
        }
    }
    if (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr)) 
         & (1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_A 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_Result_s_fu_3011_p5;
    }
    if (((1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state)) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_B 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_Result_s_fu_3011_p5;
    }
    if (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr)) 
         & (1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_A 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_Result_s_fu_3441_p5;
    }
    if (((1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state)) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_B 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_Result_s_fu_3441_p5;
    }
    if (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr)) 
         & (1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_A 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_Result_s_fu_3441_p5;
    }
    if (((1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state)) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_B 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_Result_s_fu_3441_p5;
    }
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_26__DOT__inst__DOT__impl__DOT__o_v_reg) 
                                         & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                            >> 1U))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr)));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs2) 
                                         & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state) 
                                            >> 1U))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs2) 
                                         & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state) 
                                            >> 1U))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr)));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs2) 
                                         & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state) 
                                            >> 1U))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__in0_V_TREADY_int_regslice))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd)));
    __Vtableidx47 = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__weights_V_TREADY_int_regslice) 
                      << 4U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs2) 
                                 << 3U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state) 
                                            << 1U) 
                                           | (1U & 
                                              (~ (IData)(vlSelf->ap_rst_n))))));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state 
        = Vfinn_design_wrapper__ConstPool__TABLE_h2d0a07fb_0
        [__Vtableidx47];
    __Vtableidx27 = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__weights_V_TREADY_int_regslice) 
                      << 4U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs2) 
                                 << 3U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state) 
                                            << 1U) 
                                           | (1U & 
                                              (~ (IData)(vlSelf->ap_rst_n))))));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state 
        = Vfinn_design_wrapper__ConstPool__TABLE_h2d0a07fb_0
        [__Vtableidx27];
    __Vtableidx87 = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__weights_V_TREADY_int_regslice) 
                      << 4U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs2) 
                                 << 3U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state) 
                                            << 1U) 
                                           | (1U & 
                                              (~ (IData)(vlSelf->ap_rst_n))))));
    if (vlSelf->ap_rst_n) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__addr 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__addr_;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__addr 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__addr_;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_48__DOT__inst__DOT__impl__DOT__addr 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_48__DOT__inst__DOT__impl__DOT__addr_;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__state 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__state_;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__state 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__state_;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__state 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__state_;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_48__DOT__inst__DOT__impl__DOT__state 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_48__DOT__inst__DOT__impl__DOT__state_;
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__en) {
            __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage1__DOT__ptr_nxt;
            __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v0 = 1U;
            __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v4 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                [1U];
            __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v4 = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rb1 = 0U;
            __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2 = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Wr1 = 0U;
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__config_ce) {
                if ((1U & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__config_we)))) {
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rb1 = 1U;
                }
                __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2 
                    = (0x1eU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT____Vcellout__config_if__ip_addr) 
                                << 1U));
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[0U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[1U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[1U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[2U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[2U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[3U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[3U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[4U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[4U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[5U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[5U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[6U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[6U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[7U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[7U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[8U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[8U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[9U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[9U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xaU] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[0xaU];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xbU] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[0xbU];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xcU] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[0xcU];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xdU] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[0xdU];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xeU] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[0xeU];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xfU] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[0xfU];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0x10U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[0x10U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0x11U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[0x11U];
                if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__config_we) {
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Wr1 = 1U;
                }
            } else {
                __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage1__DOT__ptr_eff;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[0U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[1U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[1U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[2U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[2U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[3U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[3U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[4U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[4U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[5U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[5U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[6U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[6U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[7U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[7U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[8U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[8U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[9U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[9U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xaU] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[0xaU];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xbU] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[0xbU];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xcU] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[0xcU];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xdU] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[0xdU];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xeU] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[0xeU];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xfU] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[0xfU];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0x10U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[0x10U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0x11U] 
                    = Vfinn_design_wrapper__ConstPool__CONST_h026f187a_0[0x11U];
            }
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs2 
                = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs1) 
                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__rollback)));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs1 = 0U;
            if ((1U & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__config_ce)))) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs1 = 1U;
            }
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__en) {
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage1__DOT__ptr_nxt;
            vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v0 = 1U;
            vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v4 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
                [1U];
            vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v4 = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rb1 = 0U;
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__config_ce) {
                if ((1U & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__config_we)))) {
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rb1 = 1U;
                }
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2 
                    = (0x3feU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT____Vcellout__config_if__ip_addr) 
                                 << 1U));
            } else {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage1__DOT__ptr_eff;
            }
            vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2 = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs2 
                = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs1) 
                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__rollback)));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs1 = 0U;
            if ((1U & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__config_ce)))) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs1 = 1U;
            }
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__en) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rb1 = 0U;
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7_wstrm__DOT__inst__DOT__core__DOT__config_ce) {
                if ((1U & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7_wstrm__DOT__inst__DOT__core__DOT__config_we)))) {
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rb1 = 1U;
                }
            }
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs2 
                = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs1) 
                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__rollback)));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs1 = 0U;
            if ((1U & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7_wstrm__DOT__inst__DOT__core__DOT__config_ce)))) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs1 = 1U;
            }
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__fetch_cmd) {
            if ((1U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__State))) {
                if (VL_LTES_III(32, 0U, VL_EXTENDS_II(32,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_simd)))) {
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_simd 
                        = (0xffU & (VL_EXTENDS_II(8,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_simd)) 
                                    - (IData)(1U)));
                } else {
                    if (VL_LTES_III(32, 0U, VL_EXTENDS_II(32,3, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kw)))) {
                        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kw 
                            = (7U & (VL_EXTENDS_II(3,3, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kw)) 
                                     - (IData)(1U)));
                    } else {
                        if (VL_LTES_III(32, 0U, VL_EXTENDS_II(32,3, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kh)))) {
                            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kh 
                                = (7U & (VL_EXTENDS_II(3,3, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kh)) 
                                         - (IData)(1U)));
                        } else {
                            if (VL_LTES_III(32, 0U, 
                                            VL_EXTENDS_II(32,5, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w)))) {
                                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w 
                                    = (0x1fU & (VL_EXTENDS_II(5,5, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w)) 
                                                - (IData)(1U)));
                            } else {
                                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h 
                                    = (VL_LTES_III(32, 0U, 
                                                   VL_EXTENDS_II(32,5, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h)))
                                        ? (0x1fU & 
                                           (VL_EXTENDS_II(5,5, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h)) 
                                            - (IData)(1U)))
                                        : 0xbU);
                                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w = 0xbU;
                            }
                            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kh = 1U;
                        }
                        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kw = 1U;
                    }
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_simd = 0x65U;
                }
            }
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__State 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__state_next;
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__fetch_cmd) {
            if ((1U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__State))) {
                if (VL_LTES_III(32, 0U, VL_EXTENDS_II(32,7, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_simd)))) {
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_simd 
                        = (0x7fU & (VL_EXTENDS_II(7,7, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_simd)) 
                                    - (IData)(1U)));
                } else {
                    if (VL_LTES_III(32, 0U, VL_EXTENDS_II(32,3, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kw)))) {
                        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kw 
                            = (7U & (VL_EXTENDS_II(3,3, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kw)) 
                                     - (IData)(1U)));
                    } else {
                        if (VL_LTES_III(32, 0U, VL_EXTENDS_II(32,3, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kh)))) {
                            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kh 
                                = (7U & (VL_EXTENDS_II(3,3, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kh)) 
                                         - (IData)(1U)));
                        } else {
                            if (VL_LTES_III(32, 0U, 
                                            VL_EXTENDS_II(32,5, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w)))) {
                                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w 
                                    = (0x1fU & (VL_EXTENDS_II(5,5, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w)) 
                                                - (IData)(1U)));
                            } else {
                                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h 
                                    = (VL_LTES_III(32, 0U, 
                                                   VL_EXTENDS_II(32,5, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h)))
                                        ? (0x1fU & 
                                           (VL_EXTENDS_II(5,5, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h)) 
                                            - (IData)(1U)))
                                        : 0xbU);
                                vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w = 0xbU;
                            }
                            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kh = 1U;
                        }
                        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kw = 1U;
                    }
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_simd = 0x35U;
                }
            }
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__State 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__state_next;
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__acnt 
            = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7_out_V_TVALID) 
                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_26__DOT__inst__DOT__impl__DOT__i_b_reg)))
                ? 0xdU : (0x1fU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__rdy 
            = (1U & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7_out_V_TVALID)) 
                     | (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_26__DOT__inst__DOT__impl__DOT__i_b_reg))));
        if ((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__o_v_reg) 
              | (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy))) 
             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__rdy))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__acnt 
                = (0x1fU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__acnt) 
                            - (IData)(1U)));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[0U] 
                = ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[1U] 
                    << 0x14U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[0U] 
                                 >> 0xcU));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[1U] 
                = ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[2U] 
                    << 0x14U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[1U] 
                                 >> 0xcU));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[2U] 
                = ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[3U] 
                    << 0x14U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[2U] 
                                 >> 0xcU));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[3U] 
                = ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[4U] 
                    << 0x14U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[3U] 
                                 >> 0xcU));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[4U] 
                = ((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy)
                      ? (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__srlo)
                      : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BDat)) 
                    << 0x1cU) | (0xfffffffU & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[5U] 
                                                << 0x14U) 
                                               | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[4U] 
                                                  >> 0xcU))));
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[5U] 
                = (0xffU & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy)
                              ? (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__srlo)
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BDat)) 
                            >> 4U));
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__acnt;
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BDat 
                = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__srlo));
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy 
            = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__unnamedblk1__DOT__rdy) 
               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy) 
                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__o_v_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__unnamedblk2__DOT__acnt 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ACnt;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__unnamedblk2__DOT__ainc = 0U;
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34_out_V_TREADY) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__unnamedblk2__DOT__acnt 
                = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__o_v_reg)
                    ? 0x99U : 1U);
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[0U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo[0U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[1U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo[1U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[2U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo[2U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[3U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo[3U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[4U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo[4U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[5U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo[5U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[6U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo[6U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[7U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo[7U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[8U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo[8U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[9U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo[9U];
        } else if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy) {
            __Vtemp_h4ff9f53e__0[0U] = (Vfinn_design_wrapper__ConstPool__CONST_h3c7d891d_0[0U] 
                                        & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[1U] 
                                            << 0x1dU) 
                                           | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[0U] 
                                              >> 3U)));
            __Vtemp_h4ff9f53e__0[1U] = (Vfinn_design_wrapper__ConstPool__CONST_h3c7d891d_0[1U] 
                                        & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[2U] 
                                            << 0x1dU) 
                                           | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[1U] 
                                              >> 3U)));
            __Vtemp_h4ff9f53e__0[2U] = (Vfinn_design_wrapper__ConstPool__CONST_h3c7d891d_0[2U] 
                                        & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[3U] 
                                            << 0x1dU) 
                                           | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[2U] 
                                              >> 3U)));
            __Vtemp_h4ff9f53e__0[3U] = (Vfinn_design_wrapper__ConstPool__CONST_h3c7d891d_0[3U] 
                                        & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[4U] 
                                            << 0x1dU) 
                                           | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[3U] 
                                              >> 3U)));
            __Vtemp_h4ff9f53e__0[4U] = (Vfinn_design_wrapper__ConstPool__CONST_h3c7d891d_0[4U] 
                                        & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[5U] 
                                            << 0x1dU) 
                                           | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[4U] 
                                              >> 3U)));
            __Vtemp_h4ff9f53e__0[5U] = (Vfinn_design_wrapper__ConstPool__CONST_h3c7d891d_0[5U] 
                                        & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[6U] 
                                            << 0x1dU) 
                                           | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[5U] 
                                              >> 3U)));
            __Vtemp_h4ff9f53e__0[6U] = (Vfinn_design_wrapper__ConstPool__CONST_h3c7d891d_0[6U] 
                                        & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[7U] 
                                            << 0x1dU) 
                                           | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[6U] 
                                              >> 3U)));
            __Vtemp_h4ff9f53e__0[7U] = (Vfinn_design_wrapper__ConstPool__CONST_h3c7d891d_0[7U] 
                                        & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[8U] 
                                            << 0x1dU) 
                                           | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[7U] 
                                              >> 3U)));
            __Vtemp_h4ff9f53e__0[8U] = (Vfinn_design_wrapper__ConstPool__CONST_h3c7d891d_0[8U] 
                                        & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[9U] 
                                            << 0x1dU) 
                                           | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[8U] 
                                              >> 3U)));
            __Vtemp_h4ff9f53e__0[9U] = (Vfinn_design_wrapper__ConstPool__CONST_h3c7d891d_0[9U] 
                                        & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[9U] 
                                           >> 3U));
            VL_EXTEND_WW(312,309, __Vtemp_hae67197e__0, __Vtemp_h4ff9f53e__0);
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[0U] 
                = __Vtemp_hae67197e__0[0U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[1U] 
                = __Vtemp_hae67197e__0[1U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[2U] 
                = __Vtemp_hae67197e__0[2U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[3U] 
                = __Vtemp_hae67197e__0[3U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[4U] 
                = __Vtemp_hae67197e__0[4U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[5U] 
                = __Vtemp_hae67197e__0[5U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[6U] 
                = __Vtemp_hae67197e__0[6U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[7U] 
                = __Vtemp_hae67197e__0[7U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[8U] 
                = __Vtemp_hae67197e__0[8U];
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[9U] 
                = __Vtemp_hae67197e__0[9U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__unnamedblk2__DOT__ainc 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy;
        }
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ACnt 
            = (0xffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__unnamedblk2__DOT__acnt) 
                        + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__unnamedblk2__DOT__ainc)));
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BDat 
                = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[0U]);
        }
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy 
            = (1U & (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__CVld)) 
                      | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_n)) 
                     | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy) 
                        & (1U == (0x81U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ACnt))))));
        if ((1U & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__CVld)) 
                   | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_n)))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__CDat 
                = (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy)
                          ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[0U]
                          : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BDat)));
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__CVld 
            = (1U & (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy)) 
                      | (1U != (0x81U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ACnt)))) 
                     | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__CVld) 
                        & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_35__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_full_n)))));
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A[3U] 
            = (1U & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A[3U] 
                      | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__o_v_reg)) 
                     & ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__B[3U] 
                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__i_b_reg)) 
                        | (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__fwd)))));
        if ((1U & (~ vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A[3U]))) {
            __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A[0U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__srlo[0U];
            __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A[1U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__srlo[1U];
            __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A[2U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__srlo[2U];
        }
        if ((1U & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__i_b_reg)) 
                   | (~ vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__B[3U])))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__B[3U] 
                = (1U & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__o_v_reg) 
                          | vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A[3U]) 
                         | (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__fwd))));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__B[0U] 
                = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__fwd)
                    ? ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A[3U])
                        ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A[0U]
                        : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__srlo[0U])
                    : 0U);
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__B[1U] 
                = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__fwd)
                    ? ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A[3U])
                        ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A[1U]
                        : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__srlo[1U])
                    : 0U);
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__B[2U] 
                = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__fwd)
                    ? ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A[3U])
                        ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A[2U]
                        : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__srlo[2U])
                    : 0U);
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_done_int) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 1U;
        } else {
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 0U;
            }
            if (((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                       | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                     | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm))) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 0U;
            }
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_done_int) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 1U;
        } else {
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 0U;
            }
            if (((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                       | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                          & (0x3c130U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op151_read_state1) 
                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                     | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm))) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 0U;
            }
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_done_int) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 1U;
        } else {
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 0U;
            }
            if (((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                       | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op59_read_state1) 
                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                     | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op984_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm))) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 0U;
            }
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_done_int) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 1U;
        } else {
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_ap_start_reg) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 0U;
            }
            if (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_ap_start_reg)) 
                     | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter1_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_block_state2_io) 
                                   | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__icmp_ln174_reg_398)) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_out_V_TREADY))))))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter0_fsm))) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 0U;
            }
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_done_int) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 1U;
        } else {
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338_ap_start_reg) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 0U;
            }
            if (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338_ap_start_reg) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_CS_fsm))) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 0U;
            }
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_done_int) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 1U;
        } else {
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 0U;
            }
            if (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg)) 
                     | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1)) 
                        & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_CS_fsm))) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 0U;
            }
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_done_int) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 1U;
        } else {
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 0U;
            }
            if (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg)) 
                     | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter1_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_block_state2_io) 
                                   | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__icmp_ln174_reg_1158)) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_out_V_TREADY))))))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter0_fsm))) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 0U;
            }
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_done_int) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 1U;
        } else {
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 0U;
            }
            if (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_CS_fsm))) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 0U;
            }
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__shift_en_o_) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__srlo[0U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__srlo_[0U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__srlo[1U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__srlo_[1U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__srlo[2U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__srlo_[2U];
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__shift_en_o_) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo[0U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo_[0U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo[1U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo_[1U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo[2U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo_[2U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo[3U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo_[3U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo[4U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo_[4U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo[5U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo_[5U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo[6U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo_[6U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo[7U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo_[7U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo[8U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo_[8U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo[9U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo_[9U];
        }
    } else {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__addr = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__addr = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_48__DOT__inst__DOT__impl__DOT__addr = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__state = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__state = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__state = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_48__DOT__inst__DOT__impl__DOT__state = 0U;
        __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v1 = 1U;
        vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v1 = 1U;
        __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v5 = 1U;
        vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v5 = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rb1 = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rb1 = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rb1 = 0U;
        __Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v3 = 1U;
        vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v3 = 1U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h = 0xbU;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w = 0xbU;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kh = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kw = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_simd = 0x65U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_h = 0xbU;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_w = 0xbU;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kh = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_kw = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__Counter_loop_simd = 0x35U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[0U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[1U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[2U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[3U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[4U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[5U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt = 0xdU;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BDat = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_7__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy = 1U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[0U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[1U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[2U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[3U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[4U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[5U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[6U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[7U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[8U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ADat[9U] = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__ACnt = 1U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BDat = 0U;
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__BRdy = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__CDat = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_11__DOT__inst__DOT__impl__DOT__core__DOT__genDown__DOT__CVld = 0U;
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A[0U] = 0U;
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A[1U] = 0U;
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A[2U] = 0U;
        __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A[3U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__B[0U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__B[1U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__B[2U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__B[3U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__srlo[0U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__srlo[1U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__srlo[2U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo[0U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo[1U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo[2U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo[3U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo[4U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo[5U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo[6U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo[7U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo[8U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_34__DOT__inst__DOT__impl__DOT__srlo[9U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__controller_inst__DOT__State = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_6__DOT__inst__DOT__impl__DOT__controller_inst__DOT__State = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[1U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[2U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[3U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[4U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[5U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[6U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[7U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[8U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[9U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xaU] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xbU] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xcU] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xdU] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xeU] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0xfU] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0x10U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Data1[0x11U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Wr1 = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs2 = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs2 = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs2 = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs1 = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs1 = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs1 = 0U;
    }
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state 
        = Vfinn_design_wrapper__ConstPool__TABLE_h2d0a07fb_0
        [__Vtableidx87];
    __Vtableidx138 = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__in0_V_TREADY_int_regslice) 
                       << 4U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__o_v_reg) 
                                  << 3U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                             << 1U) 
                                            | (1U & 
                                               (~ (IData)(vlSelf->ap_rst_n))))));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state 
        = Vfinn_design_wrapper__ConstPool__TABLE_h2d0a07fb_0
        [__Vtableidx138];
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID) 
                                         & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                            >> 1U))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID) 
                                         & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                            >> 1U))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID) 
                                         & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                            >> 1U))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr)));
    if (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr)) 
         & (1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_A[0U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_out_V_TDATA[0U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_A[1U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_out_V_TDATA[1U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_A[2U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_out_V_TDATA[2U];
    }
    if (((1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state)) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_B[0U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_out_V_TDATA[0U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_B[1U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_out_V_TDATA[1U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_B[2U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_out_V_TDATA[2U];
    }
    __Vtableidx142 = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__in0_V_TREADY_int_regslice) 
                       << 4U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_26__DOT__inst__DOT__impl__DOT__o_v_reg) 
                                  << 3U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                             << 1U) 
                                            | (1U & 
                                               (~ (IData)(vlSelf->ap_rst_n))))));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state 
        = Vfinn_design_wrapper__ConstPool__TABLE_h2d0a07fb_0
        [__Vtableidx142];
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_rd 
        = ((IData)(vlSelf->ap_rst_n) & ((1U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__i_b_reg))))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_rd))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_rd)));
    if (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr)) 
         & (1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_A 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TDATA;
    }
    if (((1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state)) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_B 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TDATA;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_out_V_TVALID) 
                                         & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                            >> 1U))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID) 
                                         & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                            >> 1U))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_rd 
        = ((IData)(vlSelf->ap_rst_n) & ((1U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__i_b_reg))))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_rd))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_rd)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_rd 
        = ((IData)(vlSelf->ap_rst_n) & ((1U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_11__DOT__inst__DOT__impl__DOT__i_b_reg))))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_rd))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_rd)));
    __Vtableidx48 = ((0x10U & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_25__DOT__inst__DOT__impl__DOT__i_b_reg)) 
                               << 4U)) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID) 
                                           << 3U) | 
                                          (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                            << 1U) 
                                           | (1U & 
                                              (~ (IData)(vlSelf->ap_rst_n))))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state 
        = Vfinn_design_wrapper__ConstPool__TABLE_h2d0a07fb_0
        [__Vtableidx48];
    __Vtableidx58 = ((0x10U & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_32__DOT__inst__DOT__impl__DOT__i_b_reg)) 
                               << 4U)) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID) 
                                           << 3U) | 
                                          (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                            << 1U) 
                                           | (1U & 
                                              (~ (IData)(vlSelf->ap_rst_n))))));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_4__DOT__MVAU_hls_4__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state 
        = Vfinn_design_wrapper__ConstPool__TABLE_h2d0a07fb_0
        [__Vtableidx58];
    __Vtableidx88 = ((0x10U & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_46__DOT__inst__DOT__impl__DOT__i_b_reg)) 
                               << 4U)) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID) 
                                           << 3U) | 
                                          (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                            << 1U) 
                                           | (1U & 
                                              (~ (IData)(vlSelf->ap_rst_n))))));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state 
        = Vfinn_design_wrapper__ConstPool__TABLE_h2d0a07fb_0
        [__Vtableidx88];
    __Vtableidx139 = ((0x10U & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__i_b_reg)) 
                                << 4U)) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_out_V_TVALID) 
                                            << 3U) 
                                           | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                               << 1U) 
                                              | (1U 
                                                 & (~ (IData)(vlSelf->ap_rst_n))))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state 
        = Vfinn_design_wrapper__ConstPool__TABLE_h2d0a07fb_0
        [__Vtableidx139];
    __Vtableidx28 = ((0x10U & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_11__DOT__inst__DOT__impl__DOT__i_b_reg)) 
                               << 4U)) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID) 
                                           << 3U) | 
                                          (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                            << 1U) 
                                           | (1U & 
                                              (~ (IData)(vlSelf->ap_rst_n))))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state 
        = Vfinn_design_wrapper__ConstPool__TABLE_h2d0a07fb_0
        [__Vtableidx28];
    if ((8U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))) {
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__add_ln155_reg_529 
            = (0x7fU & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__indvar_flatten_reg_316)));
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (0xaU == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_10_fu_404 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op103_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x49f00U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1)) 
         & (0xbU == (0x1fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__inputBuf_V_11_fu_408 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396_ap_done) 
         & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm) 
            >> 6U))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__xp_reg_327 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__add_ln156_reg_619;
    } else if (((0x34U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__yp_fu_56)) 
                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm) 
                   >> 2U))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__xp_reg_327 = 0U;
    }
    if (((0x68U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__indvar_flatten_reg_316)) 
         & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm) 
            >> 3U))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__select_ln155_reg_534 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__select_ln155_fu_473_p3;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__add_ln156_reg_619 
            = (0x3fU & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__select_ln155_fu_473_p3)));
    }
    if ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_condition_exit_pp0_iter0_stage0)) 
          & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter1_fsm) 
             >> 1U)) & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_block_state2_io) 
                           | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__icmp_ln174_reg_398)) 
                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_out_V_TREADY))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_loop_exit_ready_pp0_iter1_reg = 0U;
    } else if (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_ap_start_reg)) 
                    | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter1_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_block_state2_io) 
                                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__icmp_ln174_reg_398)) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_out_V_TREADY))))))) 
                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter0_fsm))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_loop_exit_ready_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_condition_exit_pp0_iter0_stage0;
    }
    if (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338_ap_start_reg) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_CS_fsm))) {
        if ((0x34U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_sig_allocacmp_i_1))) {
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_loop_init) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__i_fu_60 = 0U;
            }
        } else {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__i_fu_60 
                = (0x3fU & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_sig_allocacmp_i_1)));
        }
    }
    if (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_ap_start_reg)) 
             | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter1_fsm) 
                 >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_block_state2_io) 
                           | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__icmp_ln174_reg_398)) 
                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_out_V_TREADY))))))) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter0_fsm))) {
        if ((0x34U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_sig_allocacmp_outpix_1))) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__icmp_ln174_reg_398 = 1U;
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_loop_init) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__outpix_fu_74 = 0U;
            }
        } else {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__icmp_ln174_reg_398 = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__outpix_fu_74 
                = (0x3fU & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_sig_allocacmp_outpix_1)));
        }
    }
    if ((IData)(((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                   >> 1U) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter6_reg))) 
                 & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                       | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter7_reg = 0U;
    } else if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter6_fsm) 
                         >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter7_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter6_reg;
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter6_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_3479_pp0_iter6_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_3479_pp0_iter5_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln290_reg_3720_pp0_iter6_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln290_reg_3720_pp0_iter5_reg;
    }
    if (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_CS_fsm))) {
        if ((0xdU == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_sig_allocacmp_i_1))) {
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_loop_init) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__i_fu_140 = 0U;
            }
        } else {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__i_fu_140 
                = (0xfU & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_sig_allocacmp_i_1)));
        }
    }
    if ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_condition_exit_pp0_iter0_stage0)) 
          & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter1_fsm) 
             >> 1U)) & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_block_state2_io) 
                           | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__icmp_ln174_reg_1158)) 
                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_out_V_TREADY))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_loop_exit_ready_pp0_iter1_reg = 0U;
    } else if (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg)) 
                    | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter1_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_block_state2_io) 
                                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__icmp_ln174_reg_1158)) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_out_V_TREADY))))))) 
                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter0_fsm))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_loop_exit_ready_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_condition_exit_pp0_iter0_stage0;
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op984_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5161_pp0_iter6_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5161_pp0_iter5_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__icmp_ln174_reg_398)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_out_V_TREADY))))))) 
                      & (0x34U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((0x34U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_sig_allocacmp_i_1)) 
                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338_ap_start_reg)) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_U__DOT____Vlvbound_h0d868a66__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__icmp_ln1035_fu_726_p2)
                              ? (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out)
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_oldMax_V_load)))
                    : 0U);
            if ((0x33U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_U__DOT____Vlvbound_h0d868a66__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_1_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__icmp_ln174_reg_398)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_out_V_TREADY))))))) 
                      & (0x34U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((0x34U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_sig_allocacmp_i_1)) 
                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338_ap_start_reg)) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_1_U__DOT____Vlvbound_h0d868a66__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__icmp_ln1035_1_fu_751_p2)
                              ? (IData)((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out 
                                         >> 3U)) : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_oldMax_V_1_load)))
                    : 0U);
            if ((0x33U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_1_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_1_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_1_U__DOT____Vlvbound_h0d868a66__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_1_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_1_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_1_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_2_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__icmp_ln174_reg_398)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_out_V_TREADY))))))) 
                      & (0x34U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((0x34U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_sig_allocacmp_i_1)) 
                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338_ap_start_reg)) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_2_U__DOT____Vlvbound_h0d868a66__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__icmp_ln1035_2_fu_776_p2)
                              ? (IData)((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out 
                                         >> 6U)) : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_oldMax_V_2_load)))
                    : 0U);
            if ((0x33U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_2_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_2_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_2_U__DOT____Vlvbound_h0d868a66__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_2_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_2_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_2_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_3_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__icmp_ln174_reg_398)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_out_V_TREADY))))))) 
                      & (0x34U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((0x34U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_sig_allocacmp_i_1)) 
                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338_ap_start_reg)) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_3_U__DOT____Vlvbound_h0d868a66__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__icmp_ln1035_3_fu_801_p2)
                              ? (IData)((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out 
                                         >> 9U)) : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_oldMax_V_3_load)))
                    : 0U);
            if ((0x33U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_3_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_3_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_3_U__DOT____Vlvbound_h0d868a66__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_3_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_3_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_3_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_4_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__icmp_ln174_reg_398)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_out_V_TREADY))))))) 
                      & (0x34U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((0x34U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_sig_allocacmp_i_1)) 
                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338_ap_start_reg)) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_4_U__DOT____Vlvbound_h0d868a66__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__icmp_ln1035_4_fu_826_p2)
                              ? (IData)((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out 
                                         >> 0xcU)) : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_oldMax_V_4_load)))
                    : 0U);
            if ((0x33U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_4_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_4_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_4_U__DOT____Vlvbound_h0d868a66__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_4_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_4_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_4_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_5_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__icmp_ln174_reg_398)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_out_V_TREADY))))))) 
                      & (0x34U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((0x34U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_sig_allocacmp_i_1)) 
                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338_ap_start_reg)) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_5_U__DOT____Vlvbound_h0d868a66__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__icmp_ln1035_5_fu_851_p2)
                              ? (IData)((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out 
                                         >> 0xfU)) : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_oldMax_V_5_load)))
                    : 0U);
            if ((0x33U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_5_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_5_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_5_U__DOT____Vlvbound_h0d868a66__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_5_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_5_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_5_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_6_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__icmp_ln174_reg_398)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_out_V_TREADY))))))) 
                      & (0x34U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((0x34U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_sig_allocacmp_i_1)) 
                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338_ap_start_reg)) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_6_U__DOT____Vlvbound_h0d868a66__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__icmp_ln1035_6_fu_876_p2)
                              ? (IData)((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out 
                                         >> 0x12U))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_oldMax_V_6_load)))
                    : 0U);
            if ((0x33U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_6_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_6_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_6_U__DOT____Vlvbound_h0d868a66__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_6_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_6_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_6_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_7_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__icmp_ln174_reg_398)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_out_V_TREADY))))))) 
                      & (0x34U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((0x34U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_sig_allocacmp_i_1)) 
                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338_ap_start_reg)) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_7_U__DOT____Vlvbound_h0d868a66__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__icmp_ln1035_7_fu_901_p2)
                              ? (IData)((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out 
                                         >> 0x15U))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_oldMax_V_7_load)))
                    : 0U);
            if ((0x33U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_7_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_7_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_7_U__DOT____Vlvbound_h0d868a66__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_7_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_7_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_7_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_8_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__icmp_ln174_reg_398)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_out_V_TREADY))))))) 
                      & (0x34U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((0x34U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_sig_allocacmp_i_1)) 
                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338_ap_start_reg)) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_8_U__DOT____Vlvbound_h0d868a66__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__icmp_ln1035_8_fu_926_p2)
                              ? (IData)((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out 
                                         >> 0x18U))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_oldMax_V_8_load)))
                    : 0U);
            if ((0x33U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_8_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_8_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_8_U__DOT____Vlvbound_h0d868a66__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_8_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_8_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_8_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_12_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__icmp_ln174_reg_398)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_out_V_TREADY))))))) 
                      & (0x34U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((0x34U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_sig_allocacmp_i_1)) 
                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338_ap_start_reg)) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_12_U__DOT____Vlvbound_h0d868a66__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__icmp_ln1035_12_fu_1026_p2)
                              ? (IData)((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out 
                                         >> 0x24U))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_oldMax_V_12_load)))
                    : 0U);
            if ((0x33U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_12_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_12_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_12_U__DOT____Vlvbound_h0d868a66__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_12_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_12_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_12_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_13_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__icmp_ln174_reg_398)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_out_V_TREADY))))))) 
                      & (0x34U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((0x34U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_sig_allocacmp_i_1)) 
                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338_ap_start_reg)) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_13_U__DOT____Vlvbound_h0d868a66__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__icmp_ln1035_13_fu_1051_p2)
                              ? (IData)((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out 
                                         >> 0x27U))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_oldMax_V_13_load)))
                    : 0U);
            if ((0x33U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_13_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_13_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_13_U__DOT____Vlvbound_h0d868a66__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_13_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_13_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_13_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_14_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__icmp_ln174_reg_398)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_out_V_TREADY))))))) 
                      & (0x34U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((0x34U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_sig_allocacmp_i_1)) 
                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338_ap_start_reg)) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_14_U__DOT____Vlvbound_h0d868a66__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__icmp_ln1035_14_fu_1076_p2)
                              ? (IData)((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out 
                                         >> 0x2aU))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_oldMax_V_14_load)))
                    : 0U);
            if ((0x33U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_14_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_14_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_14_U__DOT____Vlvbound_h0d868a66__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_14_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_14_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_14_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_15_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__icmp_ln174_reg_398)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_out_V_TREADY))))))) 
                      & (0x34U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((0x34U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_sig_allocacmp_i_1)) 
                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338_ap_start_reg)) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_15_U__DOT____Vlvbound_h0d868a66__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__icmp_ln1035_15_fu_1101_p2)
                              ? (IData)((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out 
                                         >> 0x2dU))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396__DOT__ap_sig_allocacmp_oldMax_V_15_load)))
                    : 0U);
            if ((0x33U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_15_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_15_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_15_U__DOT____Vlvbound_h0d868a66__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_15_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_15_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_15_address0;
            }
        }
    }
    if (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg)) 
             | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter1_fsm) 
                 >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_block_state2_io) 
                           | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__icmp_ln174_reg_1158)) 
                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_out_V_TREADY))))))) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter0_fsm))) {
        if ((0xdU == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_sig_allocacmp_outpix_1))) {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__icmp_ln174_reg_1158 = 1U;
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_loop_init) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__outpix_fu_154 = 0U;
            }
        } else {
            vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__icmp_ln174_reg_1158 = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__outpix_fu_154 
                = (0xfU & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_sig_allocacmp_outpix_1)));
        }
    }
    if (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28_ap_start_reg))) {
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__yp_fu_56 = 0U;
    } else if (((0x1aU == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__indvar_flatten_reg_956)) 
                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm) 
                   >> 3U))) {
        vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__yp_fu_56 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__yp_2_reg_1401;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_7_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__icmp_ln174_reg_702)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_out_V_TREADY))))))) 
                      & (0x1aU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594_ap_start_reg) 
                                 & (0x1aU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_7_U__DOT____Vlvbound_h13fec371__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_7_fu_1541_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[0U] 
                                  << 0xbU) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[0U] 
                                              >> 0x15U))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_7_load)))
                    : 0U);
            if ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_7_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_7_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_7_U__DOT____Vlvbound_h13fec371__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_7_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_7_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_7_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_8_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__icmp_ln174_reg_702)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_out_V_TREADY))))))) 
                      & (0x1aU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594_ap_start_reg) 
                                 & (0x1aU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_8_U__DOT____Vlvbound_h13fec371__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_8_fu_1566_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[0U] 
                                  << 8U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[0U] 
                                            >> 0x18U))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_8_load)))
                    : 0U);
            if ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_8_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_8_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_8_U__DOT____Vlvbound_h13fec371__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_8_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_8_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_8_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_9_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__icmp_ln174_reg_702)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_out_V_TREADY))))))) 
                      & (0x1aU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594_ap_start_reg) 
                                 & (0x1aU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_9_U__DOT____Vlvbound_h13fec371__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_9_fu_1591_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[0U] 
                                  << 5U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[0U] 
                                            >> 0x1bU))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_9_load)))
                    : 0U);
            if ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_9_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_9_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_9_U__DOT____Vlvbound_h13fec371__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_9_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_9_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_9_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_10_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__icmp_ln174_reg_702)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_out_V_TREADY))))))) 
                      & (0x1aU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594_ap_start_reg) 
                                 & (0x1aU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_10_U__DOT____Vlvbound_h13fec371__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_10_fu_1616_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[1U] 
                                  << 2U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[0U] 
                                            >> 0x1eU))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_10_load)))
                    : 0U);
            if ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_10_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_10_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_10_U__DOT____Vlvbound_h13fec371__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_10_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_10_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_10_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_11_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__icmp_ln174_reg_702)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_out_V_TREADY))))))) 
                      & (0x1aU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594_ap_start_reg) 
                                 & (0x1aU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_11_U__DOT____Vlvbound_h13fec371__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_11_fu_1641_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[1U] 
                                  << 0x1fU) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[1U] 
                                               >> 1U))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_11_load)))
                    : 0U);
            if ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_11_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_11_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_11_U__DOT____Vlvbound_h13fec371__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_11_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_11_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_11_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_16_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__icmp_ln174_reg_702)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_out_V_TREADY))))))) 
                      & (0x1aU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594_ap_start_reg) 
                                 & (0x1aU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_16_U__DOT____Vlvbound_h13fec371__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_16_fu_1766_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[1U] 
                                  << 0x10U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[1U] 
                                               >> 0x10U))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_16_load)))
                    : 0U);
            if ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_16_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_16_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_16_U__DOT____Vlvbound_h13fec371__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_16_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_16_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_16_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_18_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__icmp_ln174_reg_702)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_out_V_TREADY))))))) 
                      & (0x1aU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594_ap_start_reg) 
                                 & (0x1aU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_18_U__DOT____Vlvbound_h13fec371__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_18_fu_1816_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[1U] 
                                  << 0xaU) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[1U] 
                                              >> 0x16U))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_18_load)))
                    : 0U);
            if ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_18_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_18_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_18_U__DOT____Vlvbound_h13fec371__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_18_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_18_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_18_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_19_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__icmp_ln174_reg_702)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_out_V_TREADY))))))) 
                      & (0x1aU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594_ap_start_reg) 
                                 & (0x1aU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_19_U__DOT____Vlvbound_h13fec371__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_19_fu_1841_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[1U] 
                                  << 7U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[1U] 
                                            >> 0x19U))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_19_load)))
                    : 0U);
            if ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_19_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_19_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_19_U__DOT____Vlvbound_h13fec371__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_19_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_19_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_19_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_25_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__icmp_ln174_reg_702)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_out_V_TREADY))))))) 
                      & (0x1aU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594_ap_start_reg) 
                                 & (0x1aU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_25_U__DOT____Vlvbound_h13fec371__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_25_fu_1991_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[2U] 
                                  << 0x15U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[2U] 
                                               >> 0xbU))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_25_load)))
                    : 0U);
            if ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_25_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_25_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_25_U__DOT____Vlvbound_h13fec371__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_25_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_25_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_25_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_26_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__icmp_ln174_reg_702)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_out_V_TREADY))))))) 
                      & (0x1aU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594_ap_start_reg) 
                                 & (0x1aU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_26_U__DOT____Vlvbound_h13fec371__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_26_fu_2016_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[2U] 
                                  << 0x12U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[2U] 
                                               >> 0xeU))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_26_load)))
                    : 0U);
            if ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_26_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_26_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_26_U__DOT____Vlvbound_h13fec371__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_26_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_26_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_26_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_27_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__icmp_ln174_reg_702)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662_out_V_TREADY))))))) 
                      & (0x1aU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594_ap_start_reg) 
                                 & (0x1aU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_27_U__DOT____Vlvbound_h13fec371__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_27_fu_2041_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[2U] 
                                  << 0xfU) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[2U] 
                                              >> 0x11U))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_27_load)))
                    : 0U);
            if ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_27_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_27_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_27_U__DOT____Vlvbound_h13fec371__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_27_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_27_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_27_address0;
            }
        }
    }
    if (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY)))))) 
           & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter6_fsm) 
              >> 1U)) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln290_reg_3720_pp0_iter5_reg)) 
         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_3479_pp0_iter5_reg)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_1_load_reg_4291 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_0_1_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_19_load_reg_4381 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_2_5_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_18_load_reg_4376 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_2_4_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_17_load_reg_4371 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_2_3_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_16_load_reg_4366 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_2_2_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_15_load_reg_4361 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_2_1_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_14_load_reg_4356 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_2_0_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_13_load_reg_4351 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_1_6_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_12_load_reg_4346 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_1_5_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_11_load_reg_4341 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_1_4_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_10_load_reg_4336 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_1_3_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_20_load_reg_4386 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_2_6_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_load_reg_4286 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_0_0_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_21_load_reg_4391 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_3_0_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_22_load_reg_4396 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_3_1_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_23_load_reg_4401 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_3_2_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_24_load_reg_4406 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_3_3_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_25_load_reg_4411 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_3_4_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_26_load_reg_4416 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_3_5_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_27_load_reg_4421 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_3_6_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_2_load_reg_4296 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_0_2_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_3_load_reg_4301 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_0_3_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_4_load_reg_4306 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_0_4_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_5_load_reg_4311 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_0_5_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_6_load_reg_4316 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_0_6_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_7_load_reg_4321 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_1_0_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_8_load_reg_4326 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_1_1_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__this_V_9_load_reg_4331 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_1_2_q0;
    }
    if ((IData)(((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter5_fsm) 
                   >> 1U) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_3479_pp0_iter4_reg))) 
                 & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_11_reg_4072 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U29__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_20_reg_4082 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U31__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_29_reg_4092 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U33__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_2_reg_4062 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U27__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_16_reg_4077 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U28__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_13_reg_4002))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_25_reg_4087 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U30__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_22_reg_4017))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_34_reg_4097 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U32__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_31_reg_4032))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_7_reg_4067 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U26__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_4_reg_3987))));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3200_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_17s_17_4_1_U34__DOT__MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_17s_17_4_1_U34__DOT__MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,17, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln272_reg_3532_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     ((IData)(
                                                              (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter6_fsm) 
                                                                >> 1U) 
                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_3479_pp0_iter5_reg))))
                                                       ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_8_fu_2238_p2
                                                       : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_fu_348)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_17s_17_4_1_U34__DOT__MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_17s_17_4_1_U34__DOT__MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_17s_17_4_1_U34__DOT__MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_17s_17_4_1_U34__DOT__MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_6_reg_3770_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3209_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_17s_17_4_1_U35__DOT__MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_17s_17_4_1_U35__DOT__MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,17, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln272_reg_3532_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     ((IData)(
                                                              (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter6_fsm) 
                                                                >> 1U) 
                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_3479_pp0_iter5_reg))))
                                                       ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_9_fu_2255_p2
                                                       : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_1_fu_352)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_17s_17_4_1_U35__DOT__MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_17s_17_4_1_U35__DOT__MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_17s_17_4_1_U35__DOT__MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_17s_17_4_1_U35__DOT__MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_6_reg_3770_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3218_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_17s_17_4_1_U36__DOT__MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_17s_17_4_1_U36__DOT__MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,17, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln272_reg_3532_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     ((IData)(
                                                              (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter6_fsm) 
                                                                >> 1U) 
                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_3479_pp0_iter5_reg))))
                                                       ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_10_fu_2272_p2
                                                       : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_2_fu_356)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_17s_17_4_1_U36__DOT__MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_17s_17_4_1_U36__DOT__MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_17s_17_4_1_U36__DOT__MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_17s_17_4_1_U36__DOT__MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_6_reg_3770_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3227_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_17s_17_4_1_U37__DOT__MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_17s_17_4_1_U37__DOT__MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,17, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln272_reg_3532_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     ((IData)(
                                                              (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter6_fsm) 
                                                                >> 1U) 
                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_3479_pp0_iter5_reg))))
                                                       ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_11_fu_2289_p2
                                                       : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_3_fu_360)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_17s_17_4_1_U37__DOT__MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_17s_17_4_1_U37__DOT__MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_17s_17_4_1_U37__DOT__MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_17s_17_4_1_U37__DOT__MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_6_reg_3770_pp0_iter2_reg;
    }
    if ((IData)(((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter6_fsm) 
                   >> 1U) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_3479_pp0_iter5_reg))) 
                 & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_10_reg_4264 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_10_fu_2272_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_11_reg_4275 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_11_fu_2289_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_8_reg_4242 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_8_fu_2238_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_9_reg_4253 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_9_fu_2255_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_1_fu_352 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_9_fu_2255_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_2_fu_356 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_10_fu_2272_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_fu_348 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_8_fu_2238_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_3_fu_360 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__accu_V_11_fu_2289_p2;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_2_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__icmp_ln174_reg_1158)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_out_V_TREADY))))))) 
                      & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg) 
                                 & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_2_U__DOT____Vlvbound_h0482e83d__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__icmp_ln1035_2_fu_2376_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[0U] 
                                  << 0x1aU) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[0U] 
                                               >> 6U))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_oldMax_V_2_load)))
                    : 0U);
            if ((0xcU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_2_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_2_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_2_U__DOT____Vlvbound_h0482e83d__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_2_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_2_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_2_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_3_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__icmp_ln174_reg_1158)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_out_V_TREADY))))))) 
                      & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg) 
                                 & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_3_U__DOT____Vlvbound_h0482e83d__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__icmp_ln1035_3_fu_2401_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[0U] 
                                  << 0x17U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[0U] 
                                               >> 9U))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_oldMax_V_3_load)))
                    : 0U);
            if ((0xcU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_3_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_3_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_3_U__DOT____Vlvbound_h0482e83d__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_3_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_3_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_3_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_4_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__icmp_ln174_reg_1158)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_out_V_TREADY))))))) 
                      & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg) 
                                 & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_4_U__DOT____Vlvbound_h0482e83d__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__icmp_ln1035_4_fu_2426_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[0U] 
                                  << 0x14U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[0U] 
                                               >> 0xcU))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_oldMax_V_4_load)))
                    : 0U);
            if ((0xcU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_4_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_4_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_4_U__DOT____Vlvbound_h0482e83d__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_4_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_4_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_4_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_10_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__icmp_ln174_reg_1158)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_out_V_TREADY))))))) 
                      & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg) 
                                 & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_10_U__DOT____Vlvbound_h0482e83d__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__icmp_ln1035_10_fu_2576_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[1U] 
                                  << 2U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[0U] 
                                            >> 0x1eU))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_oldMax_V_10_load)))
                    : 0U);
            if ((0xcU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_10_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_10_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_10_U__DOT____Vlvbound_h0482e83d__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_10_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_10_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_10_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_11_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__icmp_ln174_reg_1158)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_out_V_TREADY))))))) 
                      & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg) 
                                 & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_11_U__DOT____Vlvbound_h0482e83d__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__icmp_ln1035_11_fu_2601_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[1U] 
                                  << 0x1fU) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[1U] 
                                               >> 1U))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_oldMax_V_11_load)))
                    : 0U);
            if ((0xcU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_11_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_11_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_11_U__DOT____Vlvbound_h0482e83d__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_11_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_11_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_11_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_12_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__icmp_ln174_reg_1158)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_out_V_TREADY))))))) 
                      & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg) 
                                 & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_12_U__DOT____Vlvbound_h0482e83d__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__icmp_ln1035_12_fu_2626_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[1U] 
                                  << 0x1cU) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[1U] 
                                               >> 4U))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_oldMax_V_12_load)))
                    : 0U);
            if ((0xcU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_12_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_12_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_12_U__DOT____Vlvbound_h0482e83d__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_12_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_12_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_12_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_13_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__icmp_ln174_reg_1158)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_out_V_TREADY))))))) 
                      & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg) 
                                 & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_13_U__DOT____Vlvbound_h0482e83d__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__icmp_ln1035_13_fu_2651_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[1U] 
                                  << 0x19U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[1U] 
                                               >> 7U))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_oldMax_V_13_load)))
                    : 0U);
            if ((0xcU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_13_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_13_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_13_U__DOT____Vlvbound_h0482e83d__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_13_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_13_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_13_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_14_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__icmp_ln174_reg_1158)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_out_V_TREADY))))))) 
                      & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg) 
                                 & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_14_U__DOT____Vlvbound_h0482e83d__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__icmp_ln1035_14_fu_2676_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[1U] 
                                  << 0x16U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[1U] 
                                               >> 0xaU))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_oldMax_V_14_load)))
                    : 0U);
            if ((0xcU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_14_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_14_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_14_U__DOT____Vlvbound_h0482e83d__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_14_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_14_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_14_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_15_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__icmp_ln174_reg_1158)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_out_V_TREADY))))))) 
                      & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg) 
                                 & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_15_U__DOT____Vlvbound_h0482e83d__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__icmp_ln1035_15_fu_2701_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[1U] 
                                  << 0x13U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[1U] 
                                               >> 0xdU))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_oldMax_V_15_load)))
                    : 0U);
            if ((0xcU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_15_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_15_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_15_U__DOT____Vlvbound_h0482e83d__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_15_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_15_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_15_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_20_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__icmp_ln174_reg_1158)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_out_V_TREADY))))))) 
                      & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg) 
                                 & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_20_U__DOT____Vlvbound_h0482e83d__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__icmp_ln1035_20_fu_2826_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[1U] 
                                  << 4U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[1U] 
                                            >> 0x1cU))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_oldMax_V_20_load)))
                    : 0U);
            if ((0xcU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_20_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_20_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_20_U__DOT____Vlvbound_h0482e83d__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_20_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_20_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_20_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_23_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__icmp_ln174_reg_1158)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_out_V_TREADY))))))) 
                      & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg) 
                                 & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_23_U__DOT____Vlvbound_h0482e83d__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__icmp_ln1035_23_fu_2901_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[2U] 
                                  << 0x1bU) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[2U] 
                                               >> 5U))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_oldMax_V_23_load)))
                    : 0U);
            if ((0xcU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_23_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_23_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_23_U__DOT____Vlvbound_h0482e83d__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_23_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_23_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_23_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_24_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__icmp_ln174_reg_1158)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_out_V_TREADY))))))) 
                      & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg) 
                                 & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_24_U__DOT____Vlvbound_h0482e83d__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__icmp_ln1035_24_fu_2926_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[2U] 
                                  << 0x18U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[2U] 
                                               >> 8U))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_oldMax_V_24_load)))
                    : 0U);
            if ((0xcU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_24_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_24_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_24_U__DOT____Vlvbound_h0482e83d__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_24_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_24_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_24_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_25_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__icmp_ln174_reg_1158)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_out_V_TREADY))))))) 
                      & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg) 
                                 & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_25_U__DOT____Vlvbound_h0482e83d__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__icmp_ln1035_25_fu_2951_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[2U] 
                                  << 0x15U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[2U] 
                                               >> 0xbU))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_oldMax_V_25_load)))
                    : 0U);
            if ((0xcU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_25_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_25_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_25_U__DOT____Vlvbound_h0482e83d__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_25_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_25_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_25_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_28_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__icmp_ln174_reg_1158)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_out_V_TREADY))))))) 
                      & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg) 
                                 & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_28_U__DOT____Vlvbound_h0482e83d__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__icmp_ln1035_28_fu_3026_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[2U] 
                                  << 0xcU) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[2U] 
                                              >> 0x14U))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_oldMax_V_28_load)))
                    : 0U);
            if ((0xcU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_28_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_28_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_28_U__DOT____Vlvbound_h0482e83d__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_28_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_28_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_28_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_29_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__icmp_ln174_reg_1158)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_out_V_TREADY))))))) 
                      & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg) 
                                 & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_29_U__DOT____Vlvbound_h0482e83d__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__icmp_ln1035_29_fu_3051_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[2U] 
                                  << 9U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[2U] 
                                            >> 0x17U))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_oldMax_V_29_load)))
                    : 0U);
            if ((0xcU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_29_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_29_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_29_U__DOT____Vlvbound_h0482e83d__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_29_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_29_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_29_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_30_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__icmp_ln174_reg_1158)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_out_V_TREADY))))))) 
                      & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg) 
                                 & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_30_U__DOT____Vlvbound_h0482e83d__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__icmp_ln1035_30_fu_3076_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[2U] 
                                  << 6U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[2U] 
                                            >> 0x1aU))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_oldMax_V_30_load)))
                    : 0U);
            if ((0xcU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_30_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_30_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_30_U__DOT____Vlvbound_h0482e83d__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_30_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_30_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_30_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_31_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__icmp_ln174_reg_1158)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_out_V_TREADY))))))) 
                      & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg) 
                                 & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_31_U__DOT____Vlvbound_h0482e83d__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__icmp_ln1035_31_fu_3101_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[2U] 
                                  << 3U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[2U] 
                                            >> 0x1dU))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_oldMax_V_31_load)))
                    : 0U);
            if ((0xcU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_31_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_31_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_31_U__DOT____Vlvbound_h0482e83d__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_31_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_31_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_31_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_36_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__icmp_ln174_reg_1158)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_out_V_TREADY))))))) 
                      & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg) 
                                 & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_36_U__DOT____Vlvbound_h0482e83d__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__icmp_ln1035_36_fu_3226_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[3U] 
                                  << 0x14U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[3U] 
                                               >> 0xcU))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_oldMax_V_36_load)))
                    : 0U);
            if ((0xcU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_36_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_36_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_36_U__DOT____Vlvbound_h0482e83d__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_36_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_36_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_36_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_37_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__icmp_ln174_reg_1158)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_out_V_TREADY))))))) 
                      & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg) 
                                 & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_37_U__DOT____Vlvbound_h0482e83d__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__icmp_ln1035_37_fu_3251_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[3U] 
                                  << 0x11U) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[3U] 
                                               >> 0xfU))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_oldMax_V_37_load)))
                    : 0U);
            if ((0xcU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_37_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_37_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_37_U__DOT____Vlvbound_h0482e83d__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_37_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_37_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_37_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_38_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__icmp_ln174_reg_1158)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_out_V_TREADY))))))) 
                      & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg) 
                                 & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_38_U__DOT____Vlvbound_h0482e83d__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__icmp_ln1035_38_fu_3276_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[3U] 
                                  << 0xeU) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[3U] 
                                              >> 0x12U))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_oldMax_V_38_load)))
                    : 0U);
            if ((0xcU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_38_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_38_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_38_U__DOT____Vlvbound_h0482e83d__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_38_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_38_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_38_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_39_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__icmp_ln174_reg_1158)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_out_V_TREADY))))))) 
                      & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg) 
                                 & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_39_U__DOT____Vlvbound_h0482e83d__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__icmp_ln1035_39_fu_3301_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[3U] 
                                  << 0xbU) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[3U] 
                                              >> 0x15U))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_oldMax_V_39_load)))
                    : 0U);
            if ((0xcU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_39_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_39_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_39_U__DOT____Vlvbound_h0482e83d__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_39_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_39_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_39_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_49_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__icmp_ln174_reg_1158)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_out_V_TREADY))))))) 
                      & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg) 
                                 & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_49_U__DOT____Vlvbound_h0482e83d__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__icmp_ln1035_49_fu_3551_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[4U] 
                                  << 0xdU) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[4U] 
                                              >> 0x13U))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_oldMax_V_49_load)))
                    : 0U);
            if ((0xcU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_49_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_49_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_49_U__DOT____Vlvbound_h0482e83d__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_49_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_49_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_49_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_50_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__icmp_ln174_reg_1158)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_out_V_TREADY))))))) 
                      & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg) 
                                 & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_50_U__DOT____Vlvbound_h0482e83d__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__icmp_ln1035_50_fu_3576_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[4U] 
                                  << 0xaU) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[4U] 
                                              >> 0x16U))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_oldMax_V_50_load)))
                    : 0U);
            if ((0xcU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_50_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_50_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_50_U__DOT____Vlvbound_h0482e83d__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_50_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_50_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_50_address0;
            }
        }
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_55_ce0) {
        if (((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
              ? ((((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156_ap_start_reg)) 
                       | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                   & (2U == (3U & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))))) 
                  & (2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_kx_1))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_CS_fsm))
              : ((0x80U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                  ? (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_ap_start_reg)) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter1_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_block_state2_io) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__icmp_ln174_reg_1158)) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094_out_V_TREADY))))))) 
                      & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_sig_allocacmp_outpix_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_1094__DOT__ap_CS_iter0_fsm))
                  : (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm) 
                      >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978_ap_start_reg) 
                                 & (0xdU != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_sig_allocacmp_i_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_978__DOT__ap_CS_fsm)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_55_U__DOT____Vlvbound_h0482e83d__0 
                = ((0x40U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))
                    ? (7U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__icmp_ln1035_55_fu_3701_p2)
                              ? ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[5U] 
                                  << 0x1bU) | (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[5U] 
                                               >> 5U))
                              : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1156__DOT__ap_sig_allocacmp_oldMax_V_55_load)))
                    : 0U);
            if ((0xcU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_55_address0))) {
                vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_55_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_55_U__DOT____Vlvbound_h0482e83d__0;
                vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_55_U__DOT__ram__v0 = 1U;
                vlSelf->__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_55_U__DOT__ram__v0 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__buf_V_55_address0;
            }
        }
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__empty_fwft_fb;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__xpm_fifo_rst_inst__DOT__power_on_rst;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_22__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__wrpp1_inst__DOT__count_value_i;
    if (__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_36__DOT__inst__DOT__impl__DOT__srl__v0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_36__DOT__inst__DOT__impl__DOT__srl[0U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_36__DOT__inst__DOT__impl__DOT__srl__v0;
    }
    if (__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_30__DOT__inst__DOT__impl__DOT__srl__v0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_30__DOT__inst__DOT__impl__DOT__srl[0U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_30__DOT__inst__DOT__impl__DOT__srl__v0;
    }
    if (__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_27__DOT__inst__DOT__impl__DOT__srl__v0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_27__DOT__inst__DOT__impl__DOT__srl[0U][0U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_27__DOT__inst__DOT__impl__DOT__srl__v0[0U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_27__DOT__inst__DOT__impl__DOT__srl[0U][1U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_27__DOT__inst__DOT__impl__DOT__srl__v0[1U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_27__DOT__inst__DOT__impl__DOT__srl[0U][2U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_27__DOT__inst__DOT__impl__DOT__srl__v0[2U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_27__DOT__inst__DOT__impl__DOT__srl[0U][3U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_27__DOT__inst__DOT__impl__DOT__srl__v0[3U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_27__DOT__inst__DOT__impl__DOT__srl[0U][4U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_27__DOT__inst__DOT__impl__DOT__srl__v0[4U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_27__DOT__inst__DOT__impl__DOT__srl[0U][5U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_27__DOT__inst__DOT__impl__DOT__srl__v0[5U];
    }
    if (__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__srl__v0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__srl[0U][0U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__srl__v0[0U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__srl[0U][1U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__srl__v0[1U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__srl[0U][2U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__srl__v0[2U];
    }
    if (__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__srl__v0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__srl[0U][0U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__srl__v0[0U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__srl[0U][1U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__srl__v0[1U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__srl[0U][2U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_21__DOT__inst__DOT__impl__DOT__srl__v0[2U];
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__SCount 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__SCount;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__SCount 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__SCount;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__SCount 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__SCount;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A[0U] 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A[0U];
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A[1U] 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A[1U];
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A[2U] 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A[2U];
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A[3U] 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__A[3U];
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__YCount 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__YCount;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__YCount 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__YCount;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__YCount 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__YCount;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__XCount 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_3__DOT__inst__DOT__impl__DOT__padding__DOT__XCount;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__XCount 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_5__DOT__inst__DOT__impl__DOT__padding__DOT__XCount;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__XCount 
        = __Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__FMPadding_rtl_7__DOT__inst__DOT__impl__DOT__padding__DOT__XCount;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4_out_V_TDATA 
        = ((0xf8U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4_out_V_TDATA)) 
           | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Out));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5_out_V_TDATA 
        = ((0xf8U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5_out_V_TDATA)) 
           | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_5__DOT__inst__DOT__impl__DOT__window_buffer_inst__DOT__Out));
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_rd) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_data_out[0U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_B[0U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_data_out[1U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_B[1U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_data_out[2U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_B[2U];
    } else {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_data_out[0U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_A[0U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_data_out[1U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_A[1U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_data_out[2U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_A[2U];
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem
            [(0x3ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_24__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i))];
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem
            [(0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i))];
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__ram_rd_en_i) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__gen_sdpram__DOT__xpm_memory_base_inst__DOT__mem
            [(0x3ffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_45__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__rdp_inst__DOT__count_value_i))];
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__i_b_reg 
        = ((IData)(vlSelf->ap_rst_n) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__addr_full_));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__o_v_reg 
        = ((IData)(vlSelf->ap_rst_n) & (0U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_20__DOT__inst__DOT__impl__DOT__state_)));
    if ((4U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__ap_CS_fsm))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__yp_2_reg_1401 
            = (0xfU & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_4__DOT__inst__DOT__grp_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_fu_28__DOT__yp_fu_56)));
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter5_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        if ((0xdU >= (0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter4_reg)))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_0_0_q0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_0_0_U__DOT__rom0
                [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter4_reg))))];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_0_2_q0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_0_2_U__DOT__rom0
                [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter4_reg))))];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_0_3_q0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_0_3_U__DOT__rom0
                [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter4_reg))))];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_0_4_q0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_0_4_U__DOT__rom0
                [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter4_reg))))];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_0_5_q0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_0_5_U__DOT__rom0
                [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter4_reg))))];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_0_6_q0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_0_6_U__DOT__rom0
                [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter4_reg))))];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_1_0_q0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_1_0_U__DOT__rom0
                [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter4_reg))))];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_1_1_q0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_1_1_U__DOT__rom0
                [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter4_reg))))];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_1_2_q0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_1_2_U__DOT__rom0
                [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter4_reg))))];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_1_3_q0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_1_3_U__DOT__rom0
                [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter4_reg))))];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_2_3_q0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_2_3_U__DOT__rom0
                [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter4_reg))))];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_2_4_q0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_2_4_U__DOT__rom0
                [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter4_reg))))];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_2_5_q0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_2_5_U__DOT__rom0
                [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter4_reg))))];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_2_6_q0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_2_6_U__DOT__rom0
                [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter4_reg))))];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_3_0_q0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_3_0_U__DOT__rom0
                [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter4_reg))))];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_3_2_q0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_3_2_U__DOT__rom0
                [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter4_reg))))];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_3_3_q0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_3_3_U__DOT__rom0
                [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter4_reg))))];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_3_4_q0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_3_4_U__DOT__rom0
                [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter4_reg))))];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_3_5_q0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_3_5_U__DOT__rom0
                [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter4_reg))))];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_3_6_q0 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_3_6_U__DOT__rom0
                [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__nf_2_reg_3474_pp0_iter4_reg))))];
        } else {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_0_0_q0 = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_0_2_q0 = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_0_3_q0 = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_0_4_q0 = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_0_5_q0 = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_0_6_q0 = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_1_0_q0 = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_1_1_q0 = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_1_2_q0 = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_1_3_q0 = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_2_3_q0 = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_2_4_q0 = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_2_5_q0 = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_2_6_q0 = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_3_0_q0 = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_3_2_q0 = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_3_3_q0 = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_3_4_q0 = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_3_5_q0 = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__p_ZL7threshs_3_6_q0 = 0U;
        }
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter5_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter6_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter5_reg;
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op984_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5161_pp0_iter5_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5161_pp0_iter4_reg;
    }
    if ((IData)(((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm) 
                   >> 1U) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_3479_pp0_iter3_reg))) 
                 & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_13_reg_4002 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U17__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_22_reg_4017 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U20__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_31_reg_4032 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U23__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__add_ln840_4_reg_3987 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U14__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3132_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U26__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U26__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U16__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U26__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U26__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U26__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U26__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_2_reg_3742;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3141_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U27__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U27__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U15__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U27__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U27__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U27__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U27__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_7_reg_3775;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3149_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U28__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U28__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U19__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U28__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U28__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U28__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U28__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_2_reg_3742;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3158_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U29__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U29__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U18__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U29__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U29__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U29__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U29__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_7_reg_3775;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3166_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U30__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U30__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U22__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U30__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U30__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U30__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U30__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_2_reg_3742;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3175_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U31__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U31__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U21__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U31__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U31__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U31__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U31__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_7_reg_3775;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3183_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U32__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U32__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U25__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U32__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U32__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U32__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U32__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_2_reg_3742;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3192_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U33__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U33__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U24__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U33__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U33__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U33__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_12s_13_4_1_U33__DOT__MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_7_reg_3775;
    }
    if (__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][0U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][1U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[1U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][2U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[2U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][3U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[3U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][4U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[4U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][5U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[5U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][6U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[6U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][7U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[7U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][8U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[8U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][9U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[9U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][0xaU] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0xaU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][0xbU] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0xbU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][0xcU] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0xcU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][0xdU] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0xdU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][0xeU] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0xeU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][0xfU] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0xfU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][0x10U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0x10U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem[__Vdlyvdim0__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0][0x11U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage2__DOT__Mem__v0[0x11U];
    }
    if (__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr[0U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v0;
    }
    if (__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v1) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr[0U] = 0U;
    }
    if (__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr[1U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v2;
    }
    if (__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v3) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr[1U] = 0U;
    }
    if (__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v4) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr[2U] 
            = __Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v4;
    }
    if (__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr__v5) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr[2U] = 0U;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__config_we = 0U;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[0U] = 0U;
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter4_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter5_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter4_reg;
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op984_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5161_pp0_iter4_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5161_pp0_iter3_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3028_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U14__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U14__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_39_reg_3555_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_3_reg_3747_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U14__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U14__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U14__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U14__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_879);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3036_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U15__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U15__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_41_reg_3565_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_5_reg_3765_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U15__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U15__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U15__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U15__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_40_reg_3560)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U15__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_879 
                     >> 0xcU));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3045_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U16__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U16__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_37_reg_3545_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_1_reg_3737_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U16__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U16__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U16__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U16__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_879 
                     >> 0x18U));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3054_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U17__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U17__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_12_reg_3600_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_3_reg_3747_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U17__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U17__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U17__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U17__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_reg_3585)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U17__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_879);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3062_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U18__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U18__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_14_reg_3610_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_5_reg_3765_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U18__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U18__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U18__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U18__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_879 
                     >> 0xcU));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3071_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U19__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U19__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_9_reg_3590_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_1_reg_3737_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U19__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U19__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U19__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U19__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_879 
                     >> 0x18U));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3080_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U20__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U20__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_21_reg_3645_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_3_reg_3747_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U20__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U20__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U20__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U20__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_879);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3088_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U21__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U21__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_23_reg_3655_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_5_reg_3765_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U21__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U21__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U21__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U21__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_879 
                     >> 0xcU));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3097_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U22__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U22__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_19_reg_3635_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_1_reg_3737_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U22__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U22__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U22__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U22__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_26_reg_3670)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U22__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_879 
                     >> 0x18U));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3106_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U23__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U23__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_30_reg_3690_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_3_reg_3747_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U23__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U23__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U23__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U23__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_879);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3114_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U24__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U24__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_32_reg_3700_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_5_reg_3765_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U24__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U24__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U24__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U24__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_31_reg_3695)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U24__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_879 
                     >> 0xcU));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__grp_fu_3123_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U25__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U25__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__local_temp_V_28_reg_3680_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_1_reg_3737_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U25__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U25__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U25__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__mac_muladd_8s_3ns_11s_12_4_1_U25__DOT__MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_879 
                     >> 0x18U));
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1_wstrm__DOT__inst__DOT__core__DOT__config_ce = 0U;
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter3_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter4_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter3_reg;
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter2_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_1_reg_3737_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_1_reg_3737;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_3_reg_3747_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_3_reg_3747;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_5_reg_3765_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_5_reg_3765;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_6_reg_3770_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_6_reg_3770;
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op984_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5161_pp0_iter3_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5161_pp0_iter2_reg;
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter2_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter3_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter2_reg;
    }
    if ((IData)(((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter1_fsm) 
                   >> 1U) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__icmp_ln249_reg_3479))) 
                 & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op727_write_state8) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_1_reg_3737 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_879 
                     >> 3U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_6_reg_3770 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_879 
                     >> 0x12U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_2_reg_3742 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_879 
                     >> 6U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_3_reg_3747 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_879 
                     >> 9U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_5_reg_3765 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_879 
                     >> 0xfU));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__r_V_7_reg_3775 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_3__DOT__MVAU_hls_3__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_879 
                     >> 0x15U));
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op984_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5161_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5161_pp0_iter1_reg;
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter1_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter1_reg;
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op984_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5161_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5161;
    }
    if (((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg)) 
               | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                  & (0x3c130U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_sig_allocacmp_i_1))) 
              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op151_read_state1) 
                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
             | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter7_fsm) 
                 >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_block_state8_io) 
                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_predicate_op823_write_state8) 
                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TREADY))))))) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_CS_iter0_fsm))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_loop_exit_ready_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_7__DOT__MVAU_hls_7__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_86__DOT__ap_condition_exit_pp0_iter0_stage0;
    }
    if (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                 | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                    & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op59_read_state1) 
                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
               | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                   >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op984_write_state8) 
                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (8U == ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5161 
            = (1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2);
    }
}
