`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: May  5 2021 00:40:57 CST (May  4 2021 16:40:57 UTC)

module DC_Filter_Add_12U_47_1(in1, out1);
  input [11:0] in1;
  output [11:0] out1;
  wire [11:0] in1;
  wire [11:0] out1;
  wire add_21_2_n_3, add_21_2_n_5, add_21_2_n_6, add_21_2_n_7,
       add_21_2_n_8, add_21_2_n_9, add_21_2_n_10, add_21_2_n_11;
  wire add_21_2_n_12, add_21_2_n_13;
  assign out1[0] = in1[0];
  assign out1[1] = in1[1];
  assign out1[2] = in1[2];
  assign out1[3] = in1[3];
  assign out1[4] = in1[4];
  INVX1 g7(.A (in1[5]), .Y (out1[5]));
  MXI2X1 add_21_2_g184(.A (in1[9]), .B (add_21_2_n_7), .S0
       (add_21_2_n_3), .Y (out1[9]));
  MXI2XL add_21_2_g185(.A (add_21_2_n_5), .B (in1[11]), .S0
       (add_21_2_n_12), .Y (out1[11]));
  MXI2XL add_21_2_g187(.A (add_21_2_n_6), .B (in1[7]), .S0
       (add_21_2_n_9), .Y (out1[7]));
  NOR2X1 add_21_2_g189(.A (add_21_2_n_11), .B (add_21_2_n_8), .Y
       (add_21_2_n_13));
  NOR3BX1 add_21_2_g191(.AN (in1[10]), .B (add_21_2_n_11), .C
       (add_21_2_n_8), .Y (add_21_2_n_12));
  NOR3X8 add_21_2_g193(.A (in1[5]), .B (in1[7]), .C (in1[6]), .Y
       (add_21_2_n_11));
  NAND2X1 add_21_2_g195(.A (in1[6]), .B (in1[5]), .Y (add_21_2_n_10));
  NOR2X1 add_21_2_g197(.A (in1[6]), .B (in1[5]), .Y (add_21_2_n_9));
  NAND2X4 add_21_2_g198(.A (in1[9]), .B (in1[8]), .Y (add_21_2_n_8));
  INVXL add_21_2_g200(.A (in1[9]), .Y (add_21_2_n_7));
  INVXL add_21_2_g201(.A (in1[7]), .Y (add_21_2_n_6));
  INVXL add_21_2_g203(.A (in1[11]), .Y (add_21_2_n_5));
  NAND2BX1 add_21_2_g2(.AN (add_21_2_n_11), .B (in1[8]), .Y
       (add_21_2_n_3));
  NAND2BX1 add_21_2_g204(.AN (add_21_2_n_9), .B (add_21_2_n_10), .Y
       (out1[6]));
  XOR2XL add_21_2_g205(.A (in1[10]), .B (add_21_2_n_13), .Y (out1[10]));
  XNOR2X1 add_21_2_g206(.A (in1[8]), .B (add_21_2_n_11), .Y (out1[8]));
endmodule


