{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512527089864 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512527089874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 05 22:24:49 2017 " "Processing started: Tue Dec 05 22:24:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512527089874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512527089874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mxor -c mxor " "Command: quartus_map --read_settings_files=on --write_settings_files=off mxor -c mxor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512527089874 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512527090445 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512527090445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mand-behavios " "Found design unit 1: mand-behavios" {  } { { "mand.vhd" "" { Text "C:/Users/tsigb/Documents/LabVHDL/LabVHDL/Componente 3/mxor/mand.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512527110249 ""} { "Info" "ISGN_ENTITY_NAME" "1 mand " "Found entity 1: mand" {  } { { "mand.vhd" "" { Text "C:/Users/tsigb/Documents/LabVHDL/LabVHDL/Componente 3/mxor/mand.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512527110249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512527110249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mor-sentido " "Found design unit 1: mor-sentido" {  } { { "mor.vhd" "" { Text "C:/Users/tsigb/Documents/LabVHDL/LabVHDL/Componente 3/mxor/mor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512527110252 ""} { "Info" "ISGN_ENTITY_NAME" "1 mor " "Found entity 1: mor" {  } { { "mor.vhd" "" { Text "C:/Users/tsigb/Documents/LabVHDL/LabVHDL/Componente 3/mxor/mor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512527110252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512527110252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mnot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mnot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mnot-behavior " "Found design unit 1: mnot-behavior" {  } { { "mnot.vhd" "" { Text "C:/Users/tsigb/Documents/LabVHDL/LabVHDL/Componente 3/mxor/mnot.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512527110254 ""} { "Info" "ISGN_ENTITY_NAME" "1 mnot " "Found entity 1: mnot" {  } { { "mnot.vhd" "" { Text "C:/Users/tsigb/Documents/LabVHDL/LabVHDL/Componente 3/mxor/mnot.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512527110254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512527110254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mxor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mxor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mxor-structure " "Found design unit 1: mxor-structure" {  } { { "mxor.vhd" "" { Text "C:/Users/tsigb/Documents/LabVHDL/LabVHDL/Componente 3/mxor/mxor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512527110257 ""} { "Info" "ISGN_ENTITY_NAME" "1 mxor " "Found entity 1: mxor" {  } { { "mxor.vhd" "" { Text "C:/Users/tsigb/Documents/LabVHDL/LabVHDL/Componente 3/mxor/mxor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512527110257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512527110257 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mxor " "Elaborating entity \"mxor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512527110316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mnot mnot:AN " "Elaborating entity \"mnot\" for hierarchy \"mnot:AN\"" {  } { { "mxor.vhd" "AN" { Text "C:/Users/tsigb/Documents/LabVHDL/LabVHDL/Componente 3/mxor/mxor.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512527110318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mand mand:G1 " "Elaborating entity \"mand\" for hierarchy \"mand:G1\"" {  } { { "mxor.vhd" "G1" { Text "C:/Users/tsigb/Documents/LabVHDL/LabVHDL/Componente 3/mxor/mxor.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512527110320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor mor:G3 " "Elaborating entity \"mor\" for hierarchy \"mor:G3\"" {  } { { "mxor.vhd" "G3" { Text "C:/Users/tsigb/Documents/LabVHDL/LabVHDL/Componente 3/mxor/mxor.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512527110322 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512527111225 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512527111665 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512527111665 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512527111710 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512527111710 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512527111710 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512527111710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "738 " "Peak virtual memory: 738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512527111730 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 05 22:25:11 2017 " "Processing ended: Tue Dec 05 22:25:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512527111730 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512527111730 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512527111730 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512527111730 ""}
