
# RISC-V Assembly Instructions with Encoding

---

## 1. lui a2, 0x1
**Opcode:** LUI (0110111)  
**Immediate:** 0x1  
**Register (rd):** a2  

| imm[31:12]      | rd      | opcode  |
|------------------|---------|---------|
| 0000000000000001 | 00010   | 0110111 |

---

## 2. lui a0, 0x21
**Opcode:** LUI (0110111)  
**Immediate:** 0x21  
**Register (rd):** a0  

| imm[31:12]      | rd      | opcode  |
|------------------|---------|---------|
| 0000000000100001 | 01010   | 0110111 |

---

## 3. addi sp, sp, -16
**Opcode:** ADDI (0010011)  
**Immediate:** -16  
**Registers:** rd = sp, rs1 = sp  

| imm[11:0]       | rs1    | funct3 | rd    | opcode  |
|------------------|--------|--------|-------|---------|
| 111111111000    | 00010  | 000    | 00010 | 0010011 |

---

## 4. addi a2, a2, 954
**Opcode:** ADDI (0010011)  
**Immediate:** 954  
**Registers:** rd = a2, rs1 = a2  

| imm[11:0]       | rs1    | funct3 | rd    | opcode  |
|------------------|--------|--------|-------|---------|
| 001110110010    | 00011  | 000    | 00011 | 0010011 |

---

## 5. li a1, 100
**Opcode:** ADDI (0010011)  
**Immediate:** 100  
**Registers:** rd = a1, rs1 = x0  

| imm[11:0]       | rs1    | funct3 | rd    | opcode  |
|------------------|--------|--------|-------|---------|
| 000000011001    | 00000  | 000    | 00001 | 0010011 |

---

## 6. addi a0, a0, 384
**Opcode:** ADDI (0010011)  
**Immediate:** 384  
**Registers:** rd = a0, rs1 = a0  

| imm[11:0]       | rs1    | funct3 | rd    | opcode  |
|------------------|--------|--------|-------|---------|
| 000110000000    | 01010  | 000    | 01010 | 0010011 |

---

## 7. sd ra, 8(sp)
**Opcode:** SD (0100111)  
**Immediate:** 8 (split into two parts: imm[11:5] and imm[4:0])  
**Registers:** rs1 = sp, rs2 = ra  

| imm[11:5] | rs2   | rs1   | funct3 | imm[4:0] | opcode  |
|-----------|-------|-------|--------|----------|---------|
| 0000000   | 00001 | 00010  | 011    | 01000    | 0100111 |

---

## 8. jal ra, 1040c
**Opcode:** JAL (1101111)  
**Immediate:** 1040c  
**Register (rd):** ra  

| imm[20] | imm[10:1] | imm[11] | imm[19:12] | rd    | opcode  |
|---------|-----------|---------|------------|-------|---------|
|   0     |0010000000 |    0    |  00001000  | 00001 | 1101111 |

---

## 9. ld ra, 8(sp)
**Opcode:** LD (0000011)  
**Immediate:** 8  
**Registers:** rd = ra, rs1 = sp  

| imm[11:0]      | rs1   | funct3 | rd    | opcode  |
|-----------------|-------|--------|-------|---------|
| 00000001000     | 00010 | 011    | 00001 | 0000011 |

---

## 10. li a0, 0
**Opcode:** ADDI (0010011)  
**Immediate:** 0  
**Registers:** rd = a0, rs1 = x0  

| imm[11:0]     | rs1   | funct3 | rd    | opcode  |
|---------------|-------|--------|-------|---------|
| 000000000000  | 00000 | 000    | 01010 | 0010011 |

---

## 11. add a3, a1, a2
**Opcode:** ADD (0110011)  
**Registers:** rd = a3, rs1 = a1, rs2 = a2  

| funct7   | rs2   | rs1   | funct3 | rd    | opcode  |
|----------|-------|-------|--------|-------|---------|
| 0000000  | 00011 | 00001 | 000    | 00011 | 0110011 |

---

## 12. beq a1, a2, label
**Opcode:** BEQ (1100011)  
**Immediate:** Offset of label  
**Registers:** rs1 = a1, rs2 = a2  

| imm[12|10:5]   | rs2   | rs1   | funct3 | imm[4:1|11] | opcode  |
|----------------|-------|-------|--------|------------|---------|
| 000000         | 00011 | 00001 | 000    | 00000000  | 1100011 |

---

## 13. sll a0, a2, a1
**Opcode:** SLL (0110011)  
**Registers:** rd = a0, rs1 = a2, rs2 = a1  

| funct7   | rs2   | rs1   | funct3 | rd    | opcode  |
|----------|-------|-------|--------|-------|---------|
| 0000000  | 00001 | 00011 | 001    | 00010 | 0110011 |

---

## 14. addi sp, sp, 16
**Opcode:** ADDI (0010011)  
**Immediate:** 16  
**Registers:** rd = sp, rs1 = sp  

| imm[11:0]       | rs1    | funct3 | rd    | opcode  |
|------------------|--------|--------|-------|---------|
| 000000010000    | 00010  | 000    | 00010 | 0010011 |

---

## 15. ret
**Opcode:** JALR (1100111)  
**Immediate:** 0  
**Registers:** rs1 = ra, rd = x0  

| imm[11:0]     | rs1   | funct3 | rd    | opcode  |
|---------------|-------|--------|-------|---------|
| 000000000000  | 00001 | 000    | 00000 | 1100111 |
