$date
	Mon Oct 27 06:16:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 32 ! instruction_memory_v [31:0] $end
$var wire 1 " halt_f $end
$var wire 2 # err_bits [1:0] $end
$var wire 32 $ data_memory_in_v [31:0] $end
$var reg 1 % clk $end
$var reg 1 & clk_en $end
$var reg 1 ' rst $end
$scope module topMod $end
$var wire 1 % clk $end
$var wire 1 & clk_en $end
$var wire 1 " halt_f $end
$var wire 1 ' rst $end
$var wire 1 ( writeBit $end
$var wire 1 ) readBit $end
$var wire 32 * programCounter [31:0] $end
$var wire 32 + instruction_memory_v [31:0] $end
$var wire 32 , instruction [31:0] $end
$var wire 1 - halt $end
$var wire 2 . err_bits [1:0] $end
$var wire 32 / data_memory_in_v [31:0] $end
$var wire 32 0 dataOutMem [31:0] $end
$var wire 32 1 dataIn [31:0] $end
$var wire 32 2 addressFetch [31:0] $end
$scope module memMod $end
$var wire 1 3 instruction_memory_en $end
$var wire 1 % mem_Clk $end
$var wire 32 4 instruction_memory_a [31:0] $end
$var wire 1 - halt_f $end
$var wire 1 ( data_memory_write $end
$var wire 1 ) data_memory_read $end
$var wire 32 5 data_memory_out_v [31:0] $end
$var wire 32 6 data_memory_a [31:0] $end
$var reg 8 7 a [7:0] $end
$var reg 8 8 b [7:0] $end
$var reg 8 9 c [7:0] $end
$var reg 8 : d [7:0] $end
$var reg 32 ; data_memory_in_v [31:0] $end
$var reg 32 < instruction_memory_v [31:0] $end
$var integer 32 = fd [31:0] $end
$var integer 32 > i [31:0] $end
$upscope $end
$scope module scc $end
$var wire 1 % clk $end
$var wire 1 & clk_en $end
$var wire 32 ? dataIn [31:0] $end
$var wire 32 @ instruction [31:0] $end
$var wire 32 A memoryDataIn [31:0] $end
$var wire 1 ' rst $end
$var wire 1 ( writeFlag $end
$var wire 32 B ucode_inst [31:0] $end
$var wire 1 C specialEncoding $end
$var wire 1 D setFlags $end
$var wire 4 E secondLevelDecode [3:0] $end
$var wire 1 F regWrite $end
$var wire 1 G regRead $end
$var wire 32 H readDataSec [31:0] $end
$var wire 32 I readDataFirst [31:0] $end
$var wire 32 J readDataDest [31:0] $end
$var wire 32 K programCounter [31:0] $end
$var wire 4 L out_sourceSecReg [3:0] $end
$var wire 4 M out_sourceFirstReg [3:0] $end
$var wire 16 N out_imm [15:0] $end
$var wire 4 O out_destRegister [3:0] $end
$var wire 7 P opcode [6:0] $end
$var wire 1 Q mux_ctrl $end
$var wire 2 R mul_type [1:0] $end
$var wire 1 S mul_trigger $end
$var wire 1 T mul_release $end
$var wire 1 ) memoryRead $end
$var wire 1 U loadStore $end
$var wire 32 V instructionForID [31:0] $end
$var wire 1 - halt $end
$var wire 4 W flags_ucode_to_exe [3:0] $end
$var wire 4 X flags_out [3:0] $end
$var wire 2 Y firstLevelDecode [1:0] $end
$var wire 32 Z filtered_instruction [31:0] $end
$var wire 1 [ exe_writeToReg $end
$var wire 32 \ exe_writeData [31:0] $end
$var wire 4 ] exe_readRegSec [3:0] $end
$var wire 4 ^ exe_readRegFirst [3:0] $end
$var wire 4 _ exe_readRegDest [3:0] $end
$var wire 1 ` exeOverrideBR $end
$var wire 1 a exeOverride $end
$var wire 16 b exeData [15:0] $end
$var wire 1 c dataRegisterImm $end
$var wire 1 d dataRegister $end
$var wire 32 e dataOut [31:0] $end
$var wire 4 f branchInstruction [3:0] $end
$var wire 1 g branch $end
$var wire 3 h aluFunction [2:0] $end
$var wire 32 i addressIn [31:0] $end
$var reg 32 j data_memory_v [31:0] $end
$var reg 2 k err_bits [1:0] $end
$var reg 32 l instruction_memory_v [31:0] $end
$scope module EXE $end
$var wire 1 % clk $end
$var wire 32 m memoryDataIn [31:0] $end
$var wire 1 ' rst $end
$var wire 1 C specialEncoding $end
$var wire 4 n sourceSecReg [3:0] $end
$var wire 4 o sourceFirstReg [3:0] $end
$var wire 1 D setFlags $end
$var wire 4 p secondLevelDecode [3:0] $end
$var wire 32 q readDataSec [31:0] $end
$var wire 32 r readDataFirst [31:0] $end
$var wire 32 s readDataDest [31:0] $end
$var wire 7 t opcode_in [6:0] $end
$var wire 2 u mul_type [1:0] $end
$var wire 1 T mul_release $end
$var wire 16 v imm [15:0] $end
$var wire 4 w flags_back_in [3:0] $end
$var wire 2 x firstLevelDecode [1:0] $end
$var wire 4 y destReg [3:0] $end
$var wire 4 z branchInstruction [3:0] $end
$var wire 3 { aluFunctions [2:0] $end
$var reg 33 | aluRegister [32:0] $end
$var reg 16 } exeData [15:0] $end
$var reg 1 a exeOverride $end
$var reg 1 ` exeOverrideBR $end
$var reg 4 ~ flags [3:0] $end
$var reg 4 !" flags_next [3:0] $end
$var reg 4 "" flags_out [3:0] $end
$var reg 1 #" help_trigger $end
$var reg 32 $" immExt [31:0] $end
$var reg 32 %" memoryAddressOut [31:0] $end
$var reg 32 &" memoryDataOut [31:0] $end
$var reg 1 ) memoryRead $end
$var reg 1 ( memoryWrite $end
$var reg 4 '" readRegDest [3:0] $end
$var reg 4 (" readRegFirst [3:0] $end
$var reg 4 )" readRegSec [3:0] $end
$var reg 33 *" tempDiff [32:0] $end
$var reg 32 +" writeData [31:0] $end
$var reg 1 [ writeToReg $end
$upscope $end
$scope module ID $end
$var wire 1 % clk $end
$var wire 1 ' rst $end
$var wire 1 ," specialBit $end
$var wire 4 -" sourceSecReg [3:0] $end
$var wire 4 ." sourceFirstReg [3:0] $end
$var wire 4 /" secondLevelDecode [3:0] $end
$var wire 7 0" opcode [6:0] $end
$var wire 32 1" instruction [31:0] $end
$var wire 16 2" imm [15:0] $end
$var wire 2 3" firstLevelDecode [1:0] $end
$var wire 4 4" destReg [3:0] $end
$var wire 4 5" branchCondition [3:0] $end
$var wire 3 6" aluOperationCommands [2:0] $end
$var reg 3 7" aluFunction [2:0] $end
$var reg 1 g branch $end
$var reg 4 8" branchInstruction [3:0] $end
$var reg 1 d dataRegister $end
$var reg 1 c dataRegisterImm $end
$var reg 2 9" firstLevelDecode_out [1:0] $end
$var reg 1 - halt $end
$var reg 1 U loadStore $end
$var reg 1 S mul_trigger $end
$var reg 2 :" mul_type [1:0] $end
$var reg 7 ;" opcode_out [6:0] $end
$var reg 4 <" out_destRegister [3:0] $end
$var reg 16 =" out_imm [15:0] $end
$var reg 4 >" out_sourceFirstReg [3:0] $end
$var reg 4 ?" out_sourceSecReg [3:0] $end
$var reg 1 G regRead $end
$var reg 1 F regWrite $end
$var reg 4 @" secondLevelDecode_out [3:0] $end
$var reg 1 D setFlags $end
$var reg 1 C specialEncoding $end
$upscope $end
$scope module IF $end
$var wire 1 % clk $end
$var wire 16 A" exeData [15:0] $end
$var wire 1 a exeOverride $end
$var wire 1 ` exeOverrideBR $end
$var wire 32 B" fetchedInstruction [31:0] $end
$var wire 16 C" imm16_exe [15:0] $end
$var wire 7 D" opcode [6:0] $end
$var wire 1 ' rst $end
$var wire 32 E" readDataFirst [31:0] $end
$var wire 16 F" imm16 [15:0] $end
$var wire 32 G" for_br [31:0] $end
$var wire 1 Q control $end
$var wire 32 H" branchOffsetAddress_exe [31:0] $end
$var wire 32 I" branchOffsetAddress [31:0] $end
$var parameter 32 J" sFilter $end
$var parameter 32 K" sIdle $end
$var parameter 32 L" sUcode $end
$var reg 32 M" PC_next [31:0] $end
$var reg 32 N" filteredInstruction [31:0] $end
$var reg 32 O" programCounter [31:0] $end
$var reg 2 P" state [1:0] $end
$var reg 2 Q" stateNext [1:0] $end
$upscope $end
$scope module REGFILE $end
$var wire 1 % clk $end
$var wire 32 R" dbg_R0 [31:0] $end
$var wire 32 S" dbg_R1 [31:0] $end
$var wire 32 T" dbg_R10 [31:0] $end
$var wire 32 U" dbg_R11 [31:0] $end
$var wire 32 V" dbg_R12 [31:0] $end
$var wire 32 W" dbg_R13 [31:0] $end
$var wire 32 X" dbg_R14 [31:0] $end
$var wire 32 Y" dbg_R15 [31:0] $end
$var wire 32 Z" dbg_R2 [31:0] $end
$var wire 32 [" dbg_R3 [31:0] $end
$var wire 32 \" dbg_R4 [31:0] $end
$var wire 32 ]" dbg_R5 [31:0] $end
$var wire 32 ^" dbg_R6 [31:0] $end
$var wire 32 _" dbg_R7 [31:0] $end
$var wire 32 `" dbg_R8 [31:0] $end
$var wire 32 a" dbg_R9 [31:0] $end
$var wire 32 b" out_rd [31:0] $end
$var wire 32 c" out_rs1 [31:0] $end
$var wire 32 d" out_rs2 [31:0] $end
$var wire 4 e" rd [3:0] $end
$var wire 4 f" rs1 [3:0] $end
$var wire 4 g" rs2 [3:0] $end
$var wire 1 ' rst $end
$var wire 1 [ write $end
$var wire 32 h" writeData [31:0] $end
$var integer 32 i" i [31:0] $end
$upscope $end
$scope module Ucode $end
$var wire 1 % clk $end
$var wire 4 j" dest_reg [3:0] $end
$var wire 4 k" flags_in [3:0] $end
$var wire 16 l" immediate [15:0] $end
$var wire 2 m" mul_type [1:0] $end
$var wire 32 n" readDataSecond [31:0] $end
$var wire 1 ' rst $end
$var wire 4 o" source_reg [3:0] $end
$var wire 1 S start_mul $end
$var parameter 7 p" ADDS_OPCODE $end
$var parameter 7 q" ADD_OPCODE $end
$var parameter 7 r" MOV_OPCODE $end
$var parameter 2 s" MULI $end
$var parameter 2 t" MULR $end
$var parameter 2 u" MULSI $end
$var parameter 2 v" MULSR $end
$var parameter 7 w" NOT_OPCODE $end
$var parameter 7 x" SUBI_OPCODE $end
$var parameter 7 y" SUBS_OPCODE $end
$var parameter 7 z" SUB_OPCODE $end
$var parameter 3 {" sClear $end
$var parameter 3 |" sFix_it $end
$var parameter 3 }" sHalt $end
$var parameter 3 ~" sIdle $end
$var parameter 3 !# sKeep_adding $end
$var parameter 3 "# sMov $end
$var reg 16 ## corrected_imm [15:0] $end
$var reg 32 $# corrected_readDataSecond [31:0] $end
$var reg 16 %# count_next [15:0] $end
$var reg 16 &# count_reg [15:0] $end
$var reg 4 '# dest_reg_hold [3:0] $end
$var reg 2 (# fix [1:0] $end
$var reg 2 )# fix_next [1:0] $end
$var reg 4 *# flags_back_out [3:0] $end
$var reg 4 +# flags_hold [3:0] $end
$var reg 1 T mul_release $end
$var reg 1 Q mux_ctrl $end
$var reg 32 ,# output_instruction [31:0] $end
$var reg 32 -# register_decrementer_count [31:0] $end
$var reg 32 .# register_decrementer_count_next [31:0] $end
$var reg 3 /# state_next [2:0] $end
$var reg 3 0# state_reg [2:0] $end
$var reg 2 1# true_mul_type [1:0] $end
$var reg 4 2# true_source_reg [3:0] $end
$upscope $end
$scope module mux $end
$var wire 1 Q control $end
$var wire 32 3# filtered_instruction [31:0] $end
$var wire 32 4# ucode_instruction [31:0] $end
$var reg 32 5# finalized_instruction [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 "#
b11 !#
b0 ~"
b100 }"
b101 |"
b1 {"
b110010 z"
b111010 y"
b10010 x"
b110110 w"
b11 v"
b10 u"
b1 t"
b0 s"
b0 r"
b110001 q"
b111001 p"
b10 L"
b0 K"
b1 J"
$end
#0
$dumpvars
bx 5#
b11001000000000000000000000000000 4#
bx 3#
bx 2#
bx 1#
b0 0#
b0 /#
bx .#
bx -#
b11001000000000000000000000000000 ,#
bx +#
bx *#
bx )#
bx (#
bx '#
b0 &#
b0 %#
bx $#
bx ##
bx o"
b0 n"
bx m"
bx l"
b0 k"
bx j"
b10000 i"
b0 h"
b0 g"
b0 f"
b0 e"
b0 d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 _"
b0 ^"
b0 ]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
b0 P"
b0 O"
bx N"
b100 M"
b110 I"
bx H"
b0 G"
b110 F"
b0 E"
bx D"
bx C"
b1000000000000000000110 B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
x,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
x#"
b0 ""
b0 !"
b0 ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
b0 s
b0 r
b0 q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
b0 i
bx h
xg
bx f
b0 e
xd
xc
bx b
0a
0`
b0 _
b0 ^
b0 ]
b0 \
0[
bx Z
bx Y
b0 X
bx W
bx V
xU
0T
xS
bx R
0Q
bx P
bx O
bx N
bx M
bx L
b0 K
b0 J
b0 I
b0 H
xG
xF
bx E
xD
xC
b11001000000000000000000000000000 B
bx A
b1000000000000000000110 @
bx ?
bx >
bx =
b1000000000000000000110 <
bx ;
bx :
bx 9
bx 8
bx 7
b0 6
b0 5
b0 4
13
b0 2
bx 1
b0 0
bx /
bx .
x-
b1000000000000000000110 ,
bx +
b0 *
0)
0(
1'
1&
1%
bx $
bx #
x"
bx !
$end
#5
0%
#10
b10000 i"
1%
#15
0%
#20
b10000 i"
1%
#25
0%
#30
b1 Q"
0'
b10000 i"
1%
#35
0%
#40
1[
b110 \
b110 +"
b110 h"
b1 _
b1 '"
b1 e"
b0 P
b0 t
b0 ;"
b0 D"
b0 E
b0 p
b0 @"
b0 Y
b0 x
b0 9"
0C
b110 H"
b110 C"
b110 b
b110 }
b110 A"
b0 0"
b110 2"
b0 -"
b0 ."
b1 4"
b1 5"
b0 6"
b0 /"
0,"
b0 3"
0"
0-
0S
b110 N
b110 v
b110 ="
b110 l"
b0 L
b0 n
b0 ?"
b0 M
b0 o
b0 >"
b0 o"
b1 O
b1 y
b1 <"
b1 j"
1G
1F
b0 f
b0 z
b0 8"
b0 h
b0 {
b0 7"
xD
1c
0d
0U
0g
b1000000000000000000110 V
b1000000000000000000110 1"
b1000000000000000000110 5#
b1000000000000000000110 Z
b1000000000000000000110 N"
b1000000000000000000110 3#
b1 P"
1%
#45
0%
#50
b11111111111111111111111111111100 H"
b1111111111111100 C"
b1111111111111100 b
b1111111111111100 }
b1111111111111100 A"
b1111111111111100 2"
b111 -"
b11 4"
b11 5"
b1111111111111100 N
b1111111111111100 v
b1111111111111100 ="
b1111111111111100 l"
b11 O
b11 y
b11 <"
b11 j"
1G
1F
xD
1c
b11000001111111111111100 V
b11000001111111111111100 1"
b11000001111111111111100 5#
b11111111111111111111111111111100 I"
b1111111111111100 F"
b11000001111111111111100 Z
b11000001111111111111100 N"
b11000001111111111111100 3#
b11000001111111111111100 ,
b11000001111111111111100 <
b11000001111111111111100 @
b11000001111111111111100 B"
b1111111111111100 \
b1111111111111100 +"
b1111111111111100 h"
1[
b11 _
b11 '"
b11 e"
b1000 M"
b0 J
b0 s
b0 b"
b110 S"
b100 *
b100 4
b100 K
b100 O"
1%
#55
0%
#60
b1111111111111100 G"
b10000000000000010 |
b110 H
b110 q
b110 d"
b110 n"
b1 ]
b1 )"
b1 g"
b1111111111111100 I
b1111111111111100 r
b1111111111111100 E"
b1111111111111100 c"
b11 ^
b11 ("
b11 f"
b0 H"
b0 C"
b0 b
b0 }
b0 A"
b1 L
b1 n
b1 ?"
b11 M
b11 o
b11 >"
b11 o"
1d
b111001 P
b111001 t
b111001 ;"
b111001 D"
b1 h
b1 {
b1 7"
b1001 E
b1001 p
b1001 @"
b1 Y
b1 x
b1 9"
1C
b111001 0"
b10000000000000 2"
b1 -"
b11 ."
b100 4"
b100 5"
b1 6"
b1001 /"
1,"
b1 3"
b0 N
b0 v
b0 ="
b0 l"
b100 O
b100 y
b100 <"
b100 j"
0G
0F
xD
0c
b1110010100001100010000000000000 V
b1110010100001100010000000000000 1"
b1110010100001100010000000000000 5#
b10000000000000 I"
b10000000000000 F"
b1110010100001100010000000000000 Z
b1110010100001100010000000000000 N"
b1110010100001100010000000000000 3#
b1110010100001100010000000000000 ,
b1110010100001100010000000000000 <
b1110010100001100010000000000000 @
b1110010100001100010000000000000 B"
b1100 M"
b10000000000000010 \
b10000000000000010 +"
b10000000000000010 h"
1[
b100 _
b100 '"
b100 e"
b1000 *
b1000 4
b1000 K
b1000 O"
b0 J
b0 s
b0 b"
b1111111111111100 ["
1%
#65
0%
#70
b0 G"
b0 +#
b0 .#
b1 /#
b1 R
b1 u
b1 :"
b1 m"
1S
b110000 P
b110000 t
b110000 ;"
b110000 D"
b0 E
b0 p
b0 @"
b110000 0"
b110000000000000 2"
b11 -"
b1 ."
b10 4"
b10 5"
b0 6"
b0 /"
b11 L
b11 n
b11 ?"
b1 M
b1 o
b1 >"
b1 o"
b10 O
b10 y
b10 <"
b10 j"
b0 h
b0 {
b0 7"
xD
1d
b1100000010000100110000000000000 V
b1100000010000100110000000000000 1"
b1100000010000100110000000000000 5#
b110000000000000 I"
b110000000000000 F"
b1100000010000100110000000000000 Z
b1100000010000100110000000000000 N"
b1100000010000100110000000000000 3#
b1100000010000100110000000000000 ,
b1100000010000100110000000000000 <
b1100000010000100110000000000000 @
b1100000010000100110000000000000 B"
b0 \
b0 +"
b0 h"
0[
b1111111111111100 H
b1111111111111100 q
b1111111111111100 d"
b1111111111111100 n"
b11 ]
b11 )"
b11 g"
b0 I
b0 r
b0 E"
b0 c"
b0 ^
b0 ("
b0 f"
b0 _
b0 '"
b0 e"
b10000 M"
b0 J
b0 s
b0 b"
b10000000000000010 \"
b1100 *
b1100 4
b1100 K
b1100 O"
1%
#75
0%
#80
b0 I"
b0 F"
b11010000000000000000000000000000 Z
b11010000000000000000000000000000 N"
b11010000000000000000000000000000 3#
b11010000000000000000000000000000 ,
b11010000000000000000000000000000 <
b11010000000000000000000000000000 @
b11010000000000000000000000000000 B"
b110 !"
1[
b0 |
b10 ^
b10 ("
b10 f"
b10 _
b10 '"
b10 e"
b111010 P
b111010 t
b111010 ;"
b111010 D"
b10 h
b10 {
b10 7"
b1010 E
b1010 p
b1010 @"
b111010 0"
b100000000000000 2"
b10 -"
b10 ."
b10 6"
b1010 /"
0S
b10 L
b10 n
b10 ?"
b10 M
b10 o
b10 >"
b10 o"
b10 O
b10 y
b10 <"
b10 j"
xD
1d
b0 H
b0 q
b0 d"
b0 n"
b10 ]
b10 )"
b10 g"
b10 Q"
b1110100010001000100000000000000 V
b1110100010001000100000000000000 1"
b1110100010001000100000000000000 5#
b0 W
b0 w
b0 *#
1Q
b100 /#
b1110100010001000100000000000000 B
b1110100010001000100000000000000 ,#
b1110100010001000100000000000000 4#
b10000 M"
b0 -#
b1 0#
b10000 *
b10000 4
b10000 K
b10000 O"
1%
#85
0%
#90
1a
1G
1g
b1101000 P
b1101000 t
b1101000 ;"
b1101000 D"
b1000 E
b1000 p
b1000 @"
b11 Y
b11 x
b11 9"
0C
b0 :
b0 9
b0 8
b0 7
b10000000000000000 >
b10000000000000000000000000000011 =
b1101000 0"
b0 2"
b0 -"
b0 ."
b0 4"
b0 5"
b0 6"
b1000 /"
0,"
b11 3"
1"
1-
b0 L
b0 n
b0 ?"
b0 M
b0 o
b0 >"
b0 o"
b0 O
b0 y
b0 <"
b0 j"
b0 h
b0 {
b0 7"
xD
0d
b1 Q"
b11010000000000000000000000000000 V
b11010000000000000000000000000000 1"
b11010000000000000000000000000000 5#
b110 X
b110 ""
b110 k"
0[
b0 ]
b0 )"
b0 g"
b0 ^
b0 ("
b0 f"
b0 _
b0 '"
b0 e"
b0 /#
1T
0Q
b11001000000000000000000000000000 B
b11001000000000000000000000000000 ,#
b11001000000000000000000000000000 4#
b10100 M"
b110 ~
b100 0#
b10 P"
1%
#95
0%
#100
1a
0T
b10000 M"
b0 0#
b1 P"
1%
#105
0%
#110
1%
#115
0%
#120
1%
#125
0%
#130
1%
#135
0%
#140
1%
#145
0%
#150
1%
#155
0%
#160
1%
#165
0%
#170
1%
#175
0%
#180
1%
#185
0%
#190
1%
#195
0%
#200
1%
#205
0%
#210
1%
#215
0%
#220
1%
#225
0%
#230
1%
#235
0%
#240
1%
#245
0%
#250
1%
#255
0%
#260
1%
#265
0%
#270
1%
#275
0%
#280
1%
#285
0%
#290
1%
#295
0%
#300
1%
#305
0%
#310
1%
#315
0%
#320
1%
#325
0%
#330
1%
