# X-ray Detector Panel System - Project Structure

**Status**: âœ… ì‹¤ì œ êµ¬í˜„ëœ êµ¬ì¡° (M2-Impl ì™„ë£Œ)
**Generated**: 2026-02-17
**Last Updated**: 2026-02-27

---

## Table of Contents

1. [Repository Overview](#repository-overview)
2. [ì‹¤ì œ ë””ë ‰í† ë¦¬ êµ¬ì¡°](#ì‹¤ì œ-ë””ë ‰í† ë¦¬-êµ¬ì¡°)
3. [SDK ëª¨ë“ˆ êµ¬ì„±](#sdk-ëª¨ë“ˆ-êµ¬ì„±)
4. [Tools ëª¨ë“ˆ êµ¬ì„±](#tools-ëª¨ë“ˆ-êµ¬ì„±)
5. [Firmware êµ¬ì„±](#firmware-êµ¬ì„±)
6. [FPGA RTL êµ¬ì„±](#fpga-rtl-êµ¬ì„±)
7. [ì„¤ì • ë° ìƒì„± ì½”ë“œ](#ì„¤ì •-ë°-ìƒì„±-ì½”ë“œ)
8. [ëª¨ë“ˆ ì˜ì¡´ì„± ê·¸ë˜í”„](#ëª¨ë“ˆ-ì˜ì¡´ì„±-ê·¸ë˜í”„)
9. [í…ŒìŠ¤íŠ¸ êµ¬ì„±](#í…ŒìŠ¤íŠ¸-êµ¬ì„±)
10. [ë¹Œë“œ ì‹œìŠ¤í…œ](#ë¹Œë“œ-ì‹œìŠ¤í…œ)

---

## Repository Overview

ë‹¨ì¼ Git ì €ì¥ì†Œì— ì „ì²´ í”„ë¡œì íŠ¸ê°€ í†µí•©ë˜ì–´ ìˆìŠµë‹ˆë‹¤.

| ë””ë ‰í† ë¦¬ | ê¸°ìˆ  | ë‚´ìš© | ìƒíƒœ |
|---------|------|------|------|
| **fpga/** | SystemVerilog | RTL ëª¨ë“ˆ, í…ŒìŠ¤íŠ¸ë²¤ì¹˜, ì œì•½ íŒŒì¼ | âœ… SPEC-FPGA-001 ì™„ë£Œ |
| **fw/** | C11 / Yocto | SoC íŒì›¨ì–´, meta-detector Yocto ë ˆì´ì–´ | ğŸ”¶ ì•ŒíŒŒ ê°œë°œ ì¤‘ |
| **sdk/** | C# .NET 8.0 | Host SDK ë¼ì´ë¸ŒëŸ¬ë¦¬ | âœ… SPEC-SDK-001 ì™„ë£Œ |
| **tools/** | C# .NET 8.0 | ì‹œë®¬ë ˆì´í„°, GUI ë„êµ¬, CLI ìœ í‹¸ë¦¬í‹° | âœ… SPEC-TOOLS-001 ì™„ë£Œ |
| **config/** | YAML/JSON/DTS/XDC | ë‹¨ì¼ ì†ŒìŠ¤ ì„¤ì • íŒŒì¼ | âœ… ìƒì„± ì™„ë£Œ |
| **generated/** | C#/C/SV | CodeGenerator ìë™ ì¶œë ¥ë¬¼ | âœ… ì»´íŒŒì¼ ê²€ì¦ ì™„ë£Œ |
| **.moai/** | Markdown/YAML | í”„ë¡œì íŠ¸ ë¬¸ì„œ, SPEC, ì„¤ì • | âœ… 7ê°œ SPEC ì™„ë£Œ |

**ì´ .csproj íŒŒì¼**: 18ê°œ (no solution file)
**ì´ í…ŒìŠ¤íŠ¸ íŒŒì¼**: 50+ê°œ
**ì½”ë“œ ì»¤ë²„ë¦¬ì§€**: 85%+

---

## ì‹¤ì œ ë””ë ‰í† ë¦¬ êµ¬ì¡°

```
system-emul-sim/
â”œâ”€â”€ sdk/
â”‚   â”œâ”€â”€ XrayDetector.Sdk/                         # Host SDK í•µì‹¬ ë¼ì´ë¸ŒëŸ¬ë¦¬
â”‚   â”‚   â”œâ”€â”€ XrayDetector.Sdk.csproj               # net8.0, System.IO.Pipelines, fo-dicom
â”‚   â”‚   â”œâ”€â”€ Core/
â”‚   â”‚   â”‚   â”œâ”€â”€ Communication/                    # UDP í†µì‹  ë ˆì´ì–´
â”‚   â”‚   â”‚   â”œâ”€â”€ Reassembly/                       # í”„ë ˆì„ ì¬ì¡°ë¦½ (CRC-16 ê²€ì¦)
â”‚   â”‚   â”‚   â””â”€â”€ Processing/
â”‚   â”‚   â”‚       â”œâ”€â”€ ImageEncoder.cs               # TIFF/RAW ì¸ì½”ë”©
â”‚   â”‚   â”‚       â”œâ”€â”€ WindowLevelMapper.cs          # ìœˆë„ìš°/ë ˆë²¨ ë§¤í•‘
â”‚   â”‚   â”‚       â””â”€â”€ DicomEncoder.cs               # DICOM XRayAngiographicImageStorage (ì‹ ê·œ)
â”‚   â”‚   â”œâ”€â”€ Discovery/                            # ë””ë°”ì´ìŠ¤ ê²€ìƒ‰
â”‚   â”‚   â”œâ”€â”€ Implementation/
â”‚   â”‚   â”‚   â””â”€â”€ IDetectorClient.cs                # async, IAsyncEnumerable streaming
â”‚   â”‚   â””â”€â”€ Models/
â”‚   â”‚       â””â”€â”€ Frame.cs                          # í”„ë ˆì„ ë°ì´í„° ëª¨ë¸
â”‚   â””â”€â”€ XrayDetector.Sdk.Tests/
â”‚       â”œâ”€â”€ XrayDetector.Sdk.Tests.csproj         # xUnit 2.9.0, Moq 4.20.70, FluentAssertions
â”‚       â”œâ”€â”€ Core/Processing/
â”‚       â”‚   â”œâ”€â”€ ImageEncoderTests.cs
â”‚       â”‚   â”œâ”€â”€ WindowLevelMapperTests.cs
â”‚       â”‚   â””â”€â”€ DicomEncoderTests.cs              # 12ê°œ í…ŒìŠ¤íŠ¸ ì¼€ì´ìŠ¤ (ì‹ ê·œ)
â”‚       â””â”€â”€ Models/
â”‚           â””â”€â”€ FrameTests.cs
â”‚
â”œâ”€â”€ tools/
â”‚   â”œâ”€â”€ Common.Dto/                               # ê³µìœ  DTO í—ˆë¸Œ (ì˜ì¡´ì„± ì—†ìŒ)
â”‚   â”‚   â”œâ”€â”€ Common.Dto.csproj
â”‚   â”‚   â”œâ”€â”€ FrameData.cs
â”‚   â”‚   â”œâ”€â”€ ConfigurationDto.cs
â”‚   â”‚   â”œâ”€â”€ DiagnosticsDto.cs
â”‚   â”‚   â””â”€â”€ Common.Dto.Tests/
â”‚   â”‚       â””â”€â”€ (6ê°œ í…ŒìŠ¤íŠ¸ íŒŒì¼)
â”‚   â”‚
â”‚   â”œâ”€â”€ FpgaSimulator/
â”‚   â”‚   â”œâ”€â”€ FpgaSimulator.Core/                   # FPGA ë™ì‘ ëª¨ë¸
â”‚   â”‚   â”‚   â”œâ”€â”€ FpgaSimulator.Core.csproj         # 18ê°œ ì†ŒìŠ¤ íŒŒì¼
â”‚   â”‚   â”‚   â”œâ”€â”€ Csi2Transmitter.cs                # CSI-2 TX ì—ë®¬ë ˆì´ì…˜
â”‚   â”‚   â”‚   â”œâ”€â”€ SpiSlave.cs                       # SPI slave ì—ë®¬ë ˆì´ì…˜
â”‚   â”‚   â”‚   â””â”€â”€ LineBuffer.cs                     # ë¼ì¸ ë²„í¼ ì—ë®¬ë ˆì´ì…˜
â”‚   â”‚   â””â”€â”€ FpgaSimulator.Tests/
â”‚   â”‚       â””â”€â”€ (5ê°œ í…ŒìŠ¤íŠ¸ íŒŒì¼)
â”‚   â”‚
â”‚   â”œâ”€â”€ PanelSimulator/                           # X-ray íŒ¨ë„ ì•„ë‚ ë¡œê·¸ ëª¨ë¸
â”‚   â”‚   â”œâ”€â”€ PanelSimulator.Core/
â”‚   â”‚   â”‚   â”œâ”€â”€ PanelSimulator.Core.csproj        # 7ê°œ ì†ŒìŠ¤ íŒŒì¼
â”‚   â”‚   â”‚   â””â”€â”€ NoiseGenerator.cs                 # ë…¸ì´ì¦ˆ/ê²Œì¸/ì˜¤í”„ì…‹ ì£¼ì…
â”‚   â”‚   â””â”€â”€ PanelSimulator.Tests/
â”‚   â”‚       â””â”€â”€ (5ê°œ í…ŒìŠ¤íŠ¸ íŒŒì¼)
â”‚   â”‚
â”‚   â”œâ”€â”€ McuSimulator/                             # SoC íŒì›¨ì–´ ì—ë®¬ë ˆì´ì…˜
â”‚   â”‚   â”œâ”€â”€ McuSimulator.Core/
â”‚   â”‚   â”‚   â”œâ”€â”€ McuSimulator.Core.csproj          # 4ê°œ ì†ŒìŠ¤ íŒŒì¼
â”‚   â”‚   â”‚   â”œâ”€â”€ Csi2Receiver.cs                   # CSI-2 RX ì—ë®¬ë ˆì´ì…˜
â”‚   â”‚   â”‚   â””â”€â”€ EthernetEndpoint.cs               # UDP ì—”ë“œí¬ì¸íŠ¸ ì—ë®¬ë ˆì´ì…˜
â”‚   â”‚   â””â”€â”€ McuSimulator.Tests/
â”‚   â”‚       â””â”€â”€ (4ê°œ í…ŒìŠ¤íŠ¸ íŒŒì¼)
â”‚   â”‚
â”‚   â”œâ”€â”€ HostSimulator/                            # Host SDK í†µí•© í…ŒìŠ¤íŠ¸ í•˜ë„¤ìŠ¤
â”‚   â”‚   â”œâ”€â”€ HostSimulator.Core/
â”‚   â”‚   â”‚   â”œâ”€â”€ HostSimulator.Core.csproj         # 8ê°œ ì†ŒìŠ¤ íŒŒì¼
â”‚   â”‚   â”‚   â””â”€â”€ ImageValidator.cs                 # í”„ë ˆì„ ë¬´ê²°ì„± ê²€ì¦
â”‚   â”‚   â””â”€â”€ HostSimulator.Tests/
â”‚   â”‚       â””â”€â”€ (6ê°œ í…ŒìŠ¤íŠ¸ íŒŒì¼)
â”‚   â”‚
â”‚   â”œâ”€â”€ IntegrationTests/                         # ì „ì²´ í†µí•© í…ŒìŠ¤íŠ¸ (4ê°œ ì‹œë®¬ë ˆì´í„° í†µí•©)
â”‚   â”‚   â””â”€â”€ IntegrationTests.csproj
â”‚   â”‚
â”‚   â”œâ”€â”€ GUI.Application/                          # WPF ê¸°ë³¸ GUI (net8.0-windows)
â”‚   â”‚   â””â”€â”€ src/GUI.Application/
â”‚   â”‚       â”œâ”€â”€ GUI.Application.csproj            # CommunityToolkit.Mvvm, Serilog
â”‚   â”‚       â”œâ”€â”€ App.xaml.cs
â”‚   â”‚       â”œâ”€â”€ Views/MainWindow.xaml
â”‚   â”‚       â””â”€â”€ ViewModels/MainViewModel.cs
â”‚   â”‚
â”‚   â”œâ”€â”€ ParameterExtractor/                       # WPF íŒŒë¼ë¯¸í„° ì¶”ì¶œ ë„êµ¬ (net8.0-windows)
â”‚   â”‚   â””â”€â”€ src/ParameterExtractor.Wpf/
â”‚   â”‚       â”œâ”€â”€ ParameterExtractor.Wpf.csproj     # iTextSharp(AGPL), YamlDotNet, Serilog
â”‚   â”‚       â”œâ”€â”€ App.xaml.cs
â”‚   â”‚       â”œâ”€â”€ Views/MainWindow.xaml
â”‚   â”‚       â””â”€â”€ ViewModels/MainWindowViewModel.cs
â”‚   â”‚
â”‚   â”œâ”€â”€ CodeGenerator/                            # CLI ì½”ë“œ ìƒì„±ê¸°
â”‚   â”‚   â””â”€â”€ src/CodeGenerator.Cli/
â”‚   â”‚       â”œâ”€â”€ CodeGenerator.Cli.csproj          # System.CommandLine, YamlDotNet
â”‚   â”‚       â””â”€â”€ (9ê°œ í…ŒìŠ¤íŠ¸)
â”‚   â”‚
â”‚   â”œâ”€â”€ ConfigConverter/                          # CLI ì„¤ì • í¬ë§· ë³€í™˜ê¸°
â”‚   â”‚   â””â”€â”€ src/ConfigConverter.Cli/
â”‚   â”‚       â”œâ”€â”€ ConfigConverter.Cli.csproj        # YamlDotNet
â”‚   â”‚       â””â”€â”€ (37/42 í…ŒìŠ¤íŠ¸ í†µê³¼)
â”‚   â”‚
â”‚   â””â”€â”€ IntegrationRunner/                        # CLI í†µí•© í…ŒìŠ¤íŠ¸ ì¡°ìœ¨ê¸°
â”‚       â””â”€â”€ src/IntegrationRunner.Cli/
â”‚           â””â”€â”€ IntegrationRunner.Cli.csproj      # System.CommandLine
â”‚
â”œâ”€â”€ fw/                                           # SoC íŒì›¨ì–´ (C11)
â”‚   â”œâ”€â”€ ARCHITECTURE.md                           # 710ì¤„ ì•„í‚¤í…ì²˜ ë¬¸ì„œ
â”‚   â”œâ”€â”€ README.md                                 # Yocto ë¹Œë“œ ê°€ì´ë“œ
â”‚   â”œâ”€â”€ src/
â”‚   â”‚   â”œâ”€â”€ main.c
â”‚   â”‚   â”œâ”€â”€ csi2_rx.c                             # V4L2 CSI-2 RX
â”‚   â”‚   â”œâ”€â”€ spi_master.c                          # spidev SPI Master
â”‚   â”‚   â”œâ”€â”€ udp_tx.c                              # 10GbE UDP TX (port 8000)
â”‚   â”‚   â”œâ”€â”€ cmd_protocol.c                        # HMAC-SHA256 Command (port 8001)
â”‚   â”‚   â”œâ”€â”€ sequence_engine.c                     # 6-state FSM
â”‚   â”‚   â”œâ”€â”€ frame_manager.c                       # 4-buffer ring
â”‚   â”‚   â””â”€â”€ health_monitor.c
â”‚   â”œâ”€â”€ tests/
â”‚   â”‚   â”œâ”€â”€ (10ê°œ ë‹¨ìœ„ í…ŒìŠ¤íŠ¸ íŒŒì¼)
â”‚   â”‚   â”œâ”€â”€ mocks/                                # V4L2/spidev/YAML mock
â”‚   â”‚   â””â”€â”€ integration/
â”‚   â”œâ”€â”€ deploy/
â”‚   â”‚   â””â”€â”€ detector-daemon_1.0.bb               # êµ¬í˜• ë ˆì‹œí”¼ (ë ˆê±°ì‹œ)
â”‚   â””â”€â”€ meta-detector/                            # Yocto ë ˆì´ì–´
â”‚       â”œâ”€â”€ conf/
â”‚       â”‚   â””â”€â”€ layer.conf                        # collection: detector, priority 10
â”‚       â”œâ”€â”€ recipes-detector/
â”‚       â”‚   â”œâ”€â”€ detector-daemon/
â”‚       â”‚   â”‚   â””â”€â”€ detector-daemon_1.0.0.bb      # CMake + systemd inherit
â”‚       â”‚   â””â”€â”€ packagegroup-detector/
â”‚       â”‚       â””â”€â”€ packagegroup-detector.bb
â”‚       â””â”€â”€ recipes-core/
â”‚           â””â”€â”€ images/
â”‚               â””â”€â”€ detector-image.bb             # core-image-minimal + 256MB rootfs
â”‚
â”œâ”€â”€ fpga/                                         # FPGA RTL (SystemVerilog)
â”‚   â”œâ”€â”€ csi2_detector_top.sv                      # Top-level ëª¨ë“ˆ
â”‚   â”œâ”€â”€ panel_scan_fsm.sv                         # íŒ¨ë„ ì‹œí€€ì‹± 6-state FSM
â”‚   â”œâ”€â”€ line_buffer.sv                            # Dual-port BRAM ë¼ì¸ ë²„í¼
â”‚   â”œâ”€â”€ csi2_tx_wrapper.sv                        # MIPI CSI-2 TX wrapper
â”‚   â”œâ”€â”€ spi_slave.sv                              # SPI control interface
â”‚   â”œâ”€â”€ protection_logic.sv                       # ê³¼ì—´/íƒ€ì´ë° ë³´í˜¸ ë¡œì§
â”‚   â”œâ”€â”€ tb/
â”‚   â”‚   â”œâ”€â”€ panel_scan_fsm_tb.sv
â”‚   â”‚   â”œâ”€â”€ line_buffer_tb.sv
â”‚   â”‚   â”œâ”€â”€ csi2_tx_wrapper_tb.sv
â”‚   â”‚   â”œâ”€â”€ spi_slave_tb.sv
â”‚   â”‚   â”œâ”€â”€ protection_logic_tb.sv
â”‚   â”‚   â””â”€â”€ integration_tb.sv
â”‚   â””â”€â”€ constraints/
â”‚       â””â”€â”€ (XDC ì œì•½ íŒŒì¼)
â”‚
â”œâ”€â”€ config/                                       # ë‹¨ì¼ ì†ŒìŠ¤ ì„¤ì • íŒŒì¼
â”‚   â”œâ”€â”€ detector_config.yaml                      # ë§ˆìŠ¤í„° ì„¤ì • (2048Ã—2048, CSI-2 4-lane)
â”‚   â”œâ”€â”€ detector_config.json                      # Host SDKìš© JSON ë²„ì „
â”‚   â”œâ”€â”€ detector_config.dts                       # Auto-generated (2026-02-18)
â”‚   â””â”€â”€ detector_config.xdc                       # Auto-generated (2026-02-18)
â”‚
â”œâ”€â”€ generated/                                    # CodeGenerator ìë™ ì¶œë ¥ë¬¼
â”‚   â”œâ”€â”€ fpga_registers.h                          # C header (FPGA ë ˆì§€ìŠ¤í„° ë§µ)
â”‚   â”œâ”€â”€ line_buffer.sv                            # RTL íŒŒë¼ë¯¸í„° ëª¨ë“ˆ
â”‚   â”œâ”€â”€ panel_scan_fsm.sv                         # RTL íŒŒë¼ë¯¸í„° ëª¨ë“ˆ
â”‚   â”œâ”€â”€ DetectorConfig.g.cs                       # C# ì„¤ì • í´ë˜ìŠ¤ (SystemEmulSim.Sdk)
â”‚   â”œâ”€â”€ FrameHeader.g.cs                          # C# í”„ë ˆì„ í—¤ë” í´ë˜ìŠ¤
â”‚   â””â”€â”€ TestSdkCompilation/
â”‚       â””â”€â”€ TestSdkCompilation.csproj             # ì»´íŒŒì¼ ê²€ì¦ í”„ë¡œì íŠ¸
â”‚
â””â”€â”€ .moai/
    â”œâ”€â”€ project/
    â”‚   â”œâ”€â”€ product.md                            # í”„ë¡œì íŠ¸ ê°œìš” (ì´ ë¬¸ì„œì˜ í˜•ì œ)
    â”‚   â”œâ”€â”€ structure.md                          # ì´ ë¬¸ì„œ
    â”‚   â””â”€â”€ tech.md                               # ê¸°ìˆ  ìŠ¤íƒ
    â”œâ”€â”€ specs/
    â”‚   â”œâ”€â”€ SPEC-ARCH-001/                        # plan.md + spec.md + acceptance.md
    â”‚   â”œâ”€â”€ SPEC-FPGA-001/
    â”‚   â”œâ”€â”€ SPEC-FW-001/
    â”‚   â”œâ”€â”€ SPEC-POC-001/
    â”‚   â”œâ”€â”€ SPEC-SDK-001/
    â”‚   â”œâ”€â”€ SPEC-SIM-001/
    â”‚   â””â”€â”€ SPEC-TOOLS-001/
    â””â”€â”€ config/sections/
        â”œâ”€â”€ quality.yaml                          # development_mode: hybrid
        â”œâ”€â”€ language.yaml                         # conversation_language: ko
        â””â”€â”€ user.yaml
```

---

## SDK ëª¨ë“ˆ êµ¬ì„±

### XrayDetector.Sdk (21ê°œ ì†ŒìŠ¤ íŒŒì¼)

```
Core/Communication/
  â”œâ”€â”€ UdpReceiver.cs              # UDP íŒ¨í‚· ìˆ˜ì‹  (port 8000)
  â””â”€â”€ CommandClient.cs            # HMAC-SHA256 ëª…ë ¹ í´ë¼ì´ì–¸íŠ¸ (port 8001)

Core/Reassembly/
  â”œâ”€â”€ FrameReassembler.cs         # íŒ¨í‚· â†’ í”„ë ˆì„ ì¬ì¡°ë¦½
  â””â”€â”€ CrcValidator.cs             # CRC-16 ê²€ì¦

Core/Processing/
  â”œâ”€â”€ ImageEncoder.cs             # TIFF/RAW ì¸ì½”ë”©
  â”œâ”€â”€ WindowLevelMapper.cs        # 16-bit â†’ 8-bit W/L ë§¤í•‘
  â””â”€â”€ DicomEncoder.cs             # DICOM ì¸ì½”ë”© (fo-dicom 5.1.0) [ì‹ ê·œ]

Discovery/
  â””â”€â”€ DetectorDiscovery.cs        # ë””ë°”ì´ìŠ¤ ìë™ ê²€ìƒ‰

Implementation/
  â””â”€â”€ IDetectorClient.cs          # ë¹„ë™ê¸° ì¸í„°í˜ì´ìŠ¤ (IAsyncEnumerable)

Models/
  â””â”€â”€ Frame.cs                    # í”„ë ˆì„ ë°ì´í„° ëª¨ë¸
```

### DicomEncoder ìƒì„¸

- **í‘œì¤€**: DICOM XRayAngiographicImageStorage
- **êµ¬í˜„**: fo-dicom 5.1.0
- **DICOM ëª¨ë“ˆ**: Patient, Study, Series, Equipment, Image Pixel, VOI LUT, SOP Common
- **UID ìƒì„±**: `2.25.<timestamp>.<random>` (DICOM í‘œì¤€)
- **ì¸ì½”ë”©**: 16-bit big-endian ê·¸ë ˆì´ìŠ¤ì¼€ì¼
- **í…ŒìŠ¤íŠ¸**: 12ê°œ ì¼€ì´ìŠ¤ (ê¸°ë³¸ê°’, ì»¤ìŠ¤í…€ ë©”íƒ€ë°ì´í„°, ëŒ€ìš©ëŸ‰ í”„ë ˆì„, ê²½ê³„ ì¡°ê±´)

---

## Tools ëª¨ë“ˆ êµ¬ì„±

### ì‹œë®¬ë ˆì´í„° ì˜ì¡´ì„±

```
Common.Dto (ì˜ì¡´ì„± ì—†ìŒ â€” í—ˆë¸Œ)
    â”œâ”€â”€ PanelSimulator.Core
    â”œâ”€â”€ FpgaSimulator.Core
    â”œâ”€â”€ McuSimulator.Core (+ FpgaSimulator.Core ì˜ì¡´: ì‹¤ì œ HW í† í´ë¡œì§€ ë¯¸ëŸ¬ë§)
    â””â”€â”€ HostSimulator.Core
        â””â”€â”€ IntegrationTests (4ê°œ ì‹œë®¬ë ˆì´í„° ì „ì²´ í†µí•©)
```

### GUI ë„êµ¬

| ë„êµ¬ | íƒ€ê²Ÿ | ì£¼ìš” ì˜ì¡´ì„± | ì—­í•  |
|------|------|------------|------|
| GUI.Application | net8.0-windows | CommunityToolkit.Mvvm, Serilog | SDK í†µí•© ê¸°ë³¸ GUI |
| ParameterExtractor.Wpf | net8.0-windows | iTextSharp(AGPLâš ï¸), YamlDotNet, Serilog | ë²¤ë” PDF íŒŒë¼ë¯¸í„° ì¶”ì¶œ |

> âš ï¸ **ë¼ì´ì„ ìŠ¤ ì£¼ì˜**: ParameterExtractorì˜ iTextSharpëŠ” AGPL ë¼ì´ì„ ìŠ¤ì…ë‹ˆë‹¤.

### CLI ë„êµ¬

| ë„êµ¬ | ì£¼ìš” ì˜ì¡´ì„± | ì—­í•  |
|------|------------|------|
| CodeGenerator.Cli | System.CommandLine, YamlDotNet | YAML â†’ RTL/C/C# ì½”ë“œ ìƒì„± |
| ConfigConverter.Cli | YamlDotNet | YAML â†’ JSON/DTS/XDC ë³€í™˜ |
| IntegrationRunner.Cli | System.CommandLine | HIL í…ŒìŠ¤íŠ¸ ì‹œë‚˜ë¦¬ì˜¤ ì¡°ìœ¨ |

---

## Firmware êµ¬ì„±

### í•µì‹¬ ëª¨ë“ˆ (C11, NXP i.MX8M Plus aarch64)

| ëª¨ë“ˆ | íŒŒì¼ | ì—­í•  |
|------|------|------|
| CSI-2 RX | csi2_rx.c | V4L2 ë“œë¼ì´ë²„ ì¸í„°í˜ì´ìŠ¤ |
| SPI Master | spi_master.c | spidevë¥¼ í†µí•œ FPGA ì œì–´ |
| 10GbE UDP TX | udp_tx.c | í”„ë ˆì„ UDP ìŠ¤íŠ¸ë¦¬ë° (port 8000) |
| Command Protocol | cmd_protocol.c | HMAC-SHA256 ëª…ë ¹ ì¸ì¦ (port 8001) |
| Sequence Engine | sequence_engine.c | 6-state FSM (IDLEâ†’INITâ†’READYâ†’CAPTUREâ†’TRANSFERâ†’ERROR) |
| Frame Manager | frame_manager.c | 4-buffer ring (zero-copy DMA) |
| Health Monitor | health_monitor.c | ì‹œìŠ¤í…œ ìƒíƒœ ëª¨ë‹ˆí„°ë§ |

### Yocto ë ˆì´ì–´ (meta-detector)

```
meta-detector/
â”œâ”€â”€ conf/layer.conf               collection: detector, priority 10
â”‚                                 LAYERCOMPAT: scarthgap
â”œâ”€â”€ recipes-detector/
â”‚   â”œâ”€â”€ detector-daemon_1.0.0.bb  CMake + systemd
â”‚   â””â”€â”€ packagegroup-detector.bb
â””â”€â”€ recipes-core/images/
    â””â”€â”€ detector-image.bb         core-image-minimal ê¸°ë°˜, 256MB rootfs
```

**ë¹Œë“œ í™˜ê²½**: Yocto Scarthgap 5.0 LTS, Linux 6.6.52, GCC aarch64-linux-gnu

---

## FPGA RTL êµ¬ì„±

### ëª¨ë“ˆ ëª©ë¡ (SystemVerilog, Xilinx Artix-7 XC7A35T-FGG484)

| ëª¨ë“ˆ | íŒŒì¼ | ì—­í•  | ì¶”ì • LUT |
|------|------|------|---------|
| csi2_detector_top | csi2_detector_top.sv | Top-level í†µí•© | ~1,000 |
| panel_scan_fsm | panel_scan_fsm.sv | íŒ¨ë„ ì‹œí€€ì‹± 6-state FSM | ~800 |
| line_buffer | line_buffer.sv | Dual-port BRAM ë¼ì¸ ë²„í¼ | ~400 |
| csi2_tx_wrapper | csi2_tx_wrapper.sv | MIPI CSI-2 TX subsystem | ~2,500 |
| spi_slave | spi_slave.sv | SPI ì œì–´ ì¸í„°í˜ì´ìŠ¤ | ~300 |
| protection_logic | protection_logic.sv | ê³¼ì—´/íƒ€ì´ë° ë³´í˜¸ | ~350 |

**ëª©í‘œ LUT ì‚¬ìš©ë¥ **: <60% (<12,480 LUTs) â€” í˜„ì¬ ì„¤ê³„ ê¸°ì¤€ ~26% (application logic only)

### í´ë¡ ë„ë©”ì¸

1. **clk_panel** (~50 MHz): íŒ¨ë„ ìŠ¤ìº” íƒ€ì´ë°
2. **clk_csi2** (~250 MHz): CSI-2 íŒ¨í‚· ìƒì„±
3. **clk_dphy** (~1.0-1.25 GHz): D-PHY ì§ë ¬í™” (OSERDES DDR)
4. **clk_spi** (~50 MHz): SPI slave ì¸í„°í˜ì´ìŠ¤

---

## ì„¤ì • ë° ìƒì„± ì½”ë“œ

### ë‹¨ì¼ ì†ŒìŠ¤ íŒ¨í„´

```
detector_config.yaml (ë§ˆìŠ¤í„° ì„¤ì •)
    â”‚
    â”œâ”€â”€> CodeGenerator CLI â”€â”€> generated/
    â”‚        â”‚                   â”œâ”€â”€ fpga_registers.h    (C header)
    â”‚        â”‚                   â”œâ”€â”€ line_buffer.sv      (RTL íŒŒë¼ë¯¸í„°)
    â”‚        â”‚                   â”œâ”€â”€ panel_scan_fsm.sv   (RTL íŒŒë¼ë¯¸í„°)
    â”‚        â”‚                   â”œâ”€â”€ DetectorConfig.g.cs (C# í´ë˜ìŠ¤)
    â”‚        â”‚                   â””â”€â”€ FrameHeader.g.cs    (C# í´ë˜ìŠ¤)
    â”‚        â”‚
    â””â”€â”€> ConfigConverter CLI â”€â”€> config/
                                  â”œâ”€â”€ detector_config.json (Host SDKìš©)
                                  â”œâ”€â”€ detector_config.dts  (Auto-generated)
                                  â””â”€â”€ detector_config.xdc  (Auto-generated)
```

**í˜„ì¬ ì„¤ì •ê°’** (detector_config.yaml):
- íŒ¨ë„: 2048Ã—2048, 16-bit, 30fps
- CSI-2: 4-lane, 400Mbps
- SPI: 50MHz
- 10GbE: UDP port 8000 (ë°ì´í„°), port 8001 (ëª…ë ¹)

> **Note**: ARCHITECTURE.md ë‹¤ì´ì–´ê·¸ë¨ì—ëŠ” 3072Ã—3072ê°€ í‘œê¸°ë˜ì–´ ìˆìœ¼ë‚˜, ì‹¤ì œ êµ¬í˜„ ê¸°ì¤€(detector_config.yaml)ì€ 2048Ã—2048ì…ë‹ˆë‹¤. ìµœì¢… ê²°ì • ì‹œ ë¬¸ì„œ ë™ê¸°í™” í•„ìš”.

---

## ëª¨ë“ˆ ì˜ì¡´ì„± ê·¸ë˜í”„

```
XrayDetector.Sdk
    â”‚  (System.IO.Pipelines, fo-dicom 5.1.0)
    â””â”€â”€> GUI.Application (SDK í†µí•© ë¸Œë¦¿ì§€)

Common.Dto (ì˜ì¡´ì„± ì—†ìŒ)
    â”œâ”€â”€> PanelSimulator.Core
    â”œâ”€â”€> FpgaSimulator.Core
    â”œâ”€â”€> McuSimulator.Core â”€â”€> FpgaSimulator.Core
    â”œâ”€â”€> HostSimulator.Core
    â””â”€â”€> IntegrationTests (4ê°œ ì‹œë®¬ë ˆì´í„° ì „ì²´)

CodeGenerator.Cli â”€â”€> generated/ (ìë™ ìƒì„± ì½”ë“œ)
ConfigConverter.Cli â”€â”€> config/ (JSON/DTS/XDC)
```

---

## í…ŒìŠ¤íŠ¸ êµ¬ì„±

### í…ŒìŠ¤íŠ¸ ê³„ì¸µ

**Level 1: ë‹¨ìœ„ í…ŒìŠ¤íŠ¸ (Unit Tests)**
- C# xUnit 2.9.0 + Moq 4.20.70 + FluentAssertions
- SDK: 16ê°œ í…ŒìŠ¤íŠ¸ íŒŒì¼ (DicomEncoderTests í¬í•¨)
- ì‹œë®¬ë ˆì´í„°: ê° 4~6ê°œ í…ŒìŠ¤íŠ¸ íŒŒì¼
- CLI ë„êµ¬: ê° 9~42ê°œ í…ŒìŠ¤íŠ¸

**Level 2: í†µí•© í…ŒìŠ¤íŠ¸ (Integration Tests)**
- IntegrationTests í”„ë¡œì íŠ¸: 4ê°œ ì‹œë®¬ë ˆì´í„° ì „ì²´ í†µí•©
- ì‹œë‚˜ë¦¬ì˜¤: IT-01~IT-10 (ë‹¨ì¼ í”„ë ˆì„, ì—°ì† ìº¡ì²˜, SPI êµ¬ì„±, ë²„í¼ ì˜¤ë²„í”Œë¡œ, íƒ€ì„ì•„ì›ƒ ë“±)

**Level 3: HIL í…ŒìŠ¤íŠ¸ (Hardware-in-the-Loop)**
- M3-Integ ë‹¨ê³„ì—ì„œ ì‹¤ì œ í•˜ë“œì›¨ì–´ ì—°ê²° ì˜ˆì •

### RTL í…ŒìŠ¤íŠ¸ë²¤ì¹˜ (SystemVerilog)
- ëª¨ë“ˆë³„ ë‹¨ìœ„ í…ŒìŠ¤íŠ¸ë²¤ì¹˜ (5ê°œ)
- í†µí•© í…ŒìŠ¤íŠ¸ë²¤ì¹˜ (integration_tb.sv)

### íŒì›¨ì–´ í…ŒìŠ¤íŠ¸ (C)
- 10ê°œ ë‹¨ìœ„ í…ŒìŠ¤íŠ¸ íŒŒì¼
- V4L2/spidev/YAML mock ì§€ì›
- í†µí•© í…ŒìŠ¤íŠ¸

### í…ŒìŠ¤íŠ¸ ì»¤ë²„ë¦¬ì§€ ëª©í‘œ
- SW ì „ì²´: 85%+ (ë‹¬ì„±)
- RTL: ë¼ì¸ ì»¤ë²„ë¦¬ì§€ â‰¥95%, ë¸Œëœì¹˜ â‰¥90%, FSM 100%

---

## ë¹Œë“œ ì‹œìŠ¤í…œ

### C# í”„ë¡œì íŠ¸ ë¹Œë“œ

```bash
# SDK ë¹Œë“œ ë° í…ŒìŠ¤íŠ¸
cd sdk/
dotnet build
dotnet test

# Tools ë¹Œë“œ ë° í…ŒìŠ¤íŠ¸
cd tools/
dotnet build
dotnet test

# ê°œë³„ CLI ë„êµ¬ ì‹¤í–‰
dotnet run --project tools/CodeGenerator/src/CodeGenerator.Cli -- --config config/detector_config.yaml
dotnet run --project tools/ConfigConverter/src/ConfigConverter.Cli -- --input config/detector_config.yaml
```

### Yocto ë¹Œë“œ (SoC íŒì›¨ì–´)

```bash
# meta-detector ë ˆì´ì–´ ë¹Œë“œ
source poky/oe-init-build-env build-detector
bitbake detector-image
```

**ì°¸ê³ **: fw/README.mdì— ìƒì„¸ ë¹Œë“œ ê°€ì´ë“œ í¬í•¨

### FPGA ë¹Œë“œ (Vivado)

```bash
cd fpga/
vivado -mode batch -source scripts/build.tcl
```

**íƒ€ê²Ÿ ë””ë°”ì´ìŠ¤**: xc7a35tfgg484-1 (Xilinx Artix-7)

---

## SPEC ë¬¸ì„œ ì°¸ì¡°

ê° êµ¬ì„± ìš”ì†Œì˜ ìƒì„¸ ëª…ì„¸:

| SPEC | ê´€ë ¨ ë””ë ‰í† ë¦¬ | í•µì‹¬ ë‚´ìš© |
|------|-------------|---------|
| SPEC-ARCH-001 | ì „ì²´ | ì‹œìŠ¤í…œ ì•„í‚¤í…ì²˜, ì¸í„°í˜ì´ìŠ¤ ì •ì˜ |
| SPEC-FPGA-001 | fpga/ | RTL ëª¨ë“ˆ ëª…ì„¸, íƒ€ì´ë° ì œì•½ |
| SPEC-FW-001 | fw/ | íŒì›¨ì–´ ëª¨ë“ˆ ëª…ì„¸, Yocto ë ˆì´ì–´ |
| SPEC-POC-001 | tools/IntegrationTests | PoC ì‹œë‚˜ë¦¬ì˜¤, ì‹œë®¬ë ˆì´í„° í”„ë ˆì„ì›Œí¬ |
| SPEC-SDK-001 | sdk/ | Host SDK API, IDetectorClient |
| SPEC-SIM-001 | tools/*Simulator | ì‹œë®¬ë ˆì´í„° ë™ì‘ ëª…ì„¸ |
| SPEC-TOOLS-001 | tools/GUI, tools/ParameterExtractor ë“± | ê°œë°œì ë„êµ¬ ëª…ì„¸ |

---

**Document End**

*Last updated: 2026-02-27. Reflects actual implemented structure at M2-Impl completion.*
