{"vcs1":{"timestamp_begin":1747723782.965300047, "rt":10.67, "ut":10.63, "st":0.73}}
{"vcselab":{"timestamp_begin":1747723793.713383085, "rt":0.37, "ut":0.25, "st":0.11}}
{"link":{"timestamp_begin":1747723794.143550494, "rt":0.39, "ut":0.18, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747723782.296419996}
{"VCS_COMP_START_TIME": 1747723782.296419996}
{"VCS_COMP_END_TIME": 1747723794.682866400}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 490632}}
{"vcselab": {"peak_mem": 183888}}
