INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim:172 - Generating IP...
Resolving generics for 'addsb_11_0_1482f9e8df81448a'...
Applying external generics to 'addsb_11_0_1482f9e8df81448a'...
Delivering associated files for 'addsb_11_0_1482f9e8df81448a'...
Generating implementation netlist for 'addsb_11_0_1482f9e8df81448a'...
INFO:sim - Pre-processing HDL files for 'addsb_11_0_1482f9e8df81448a'...
Running synthesis for 'addsb_11_0_1482f9e8df81448a'
Running ngcbuild...
Writing VHO instantiation template for 'addsb_11_0_1482f9e8df81448a'...
Writing VHDL behavioral simulation model for 'addsb_11_0_1482f9e8df81448a'...
Delivered 3 files into directory
C:/TEMP/sysgentmp-lucas.russo/cg_wk/c83c092214b20238f/tmp/_cg/addsb_11_0_1482f9e
8df81448a
Delivered 1 file into directory
C:/TEMP/sysgentmp-lucas.russo/cg_wk/c83c092214b20238f/tmp/_cg/addsb_11_0_1482f9e
8df81448a
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'addsb_11_0_1482f9e8df81448a'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'addsb_11_0_2f1626aeedb3c308'...
Applying external generics to 'addsb_11_0_2f1626aeedb3c308'...
Delivering associated files for 'addsb_11_0_2f1626aeedb3c308'...
Generating implementation netlist for 'addsb_11_0_2f1626aeedb3c308'...
INFO:sim - Pre-processing HDL files for 'addsb_11_0_2f1626aeedb3c308'...
Running synthesis for 'addsb_11_0_2f1626aeedb3c308'
Running ngcbuild...
Writing VHO instantiation template for 'addsb_11_0_2f1626aeedb3c308'...
Writing VHDL behavioral simulation model for 'addsb_11_0_2f1626aeedb3c308'...
Delivered 3 files into directory
C:/TEMP/sysgentmp-lucas.russo/cg_wk/c83c092214b20238f/tmp/_cg/addsb_11_0_2f1626a
eedb3c308
Delivered 1 file into directory
C:/TEMP/sysgentmp-lucas.russo/cg_wk/c83c092214b20238f/tmp/_cg/addsb_11_0_2f1626a
eedb3c308
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'addsb_11_0_2f1626aeedb3c308'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'cmpy_v5_0_78d146491d572de9'...
Applying external generics to 'cmpy_v5_0_78d146491d572de9'...
Delivering associated files for 'cmpy_v5_0_78d146491d572de9'...
Delivering EJava files for 'cmpy_v5_0_78d146491d572de9'...
Generating implementation netlist for 'cmpy_v5_0_78d146491d572de9'...
INFO:sim - Pre-processing HDL files for 'cmpy_v5_0_78d146491d572de9'...
Running synthesis for 'cmpy_v5_0_78d146491d572de9'
Running ngcbuild...
Writing VHO instantiation template for 'cmpy_v5_0_78d146491d572de9'...
Writing VHDL behavioral simulation model for 'cmpy_v5_0_78d146491d572de9'...
Delivered 3 files into directory
C:/TEMP/sysgentmp-lucas.russo/cg_wk/c83c092214b20238f/tmp/_cg/cmpy_v5_0_78d14649
1d572de9
Delivered 1 file into directory
C:/TEMP/sysgentmp-lucas.russo/cg_wk/c83c092214b20238f/tmp/_cg/cmpy_v5_0_78d14649
1d572de9
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'cmpy_v5_0_78d146491d572de9'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'crdc_v5_0_ac582be577bf89c0'...
Applying external generics to 'crdc_v5_0_ac582be577bf89c0'...
Delivering associated files for 'crdc_v5_0_ac582be577bf89c0'...
Delivering EJava files for 'crdc_v5_0_ac582be577bf89c0'...
Generating implementation netlist for 'crdc_v5_0_ac582be577bf89c0'...
INFO:sim - Pre-processing HDL files for 'crdc_v5_0_ac582be577bf89c0'...
Running synthesis for 'crdc_v5_0_ac582be577bf89c0'
Running ngcbuild...
Writing VHO instantiation template for 'crdc_v5_0_ac582be577bf89c0'...
Writing VHDL behavioral simulation model for 'crdc_v5_0_ac582be577bf89c0'...
Delivered 3 files into directory
C:/TEMP/sysgentmp-lucas.russo/cg_wk/c83c092214b20238f/tmp/_cg/crdc_v5_0_ac582be5
77bf89c0
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'dds_cmplr_v5_0_6634d29470e010d2'...
Applying external generics to 'dds_cmplr_v5_0_6634d29470e010d2'...
Delivering associated files for 'dds_cmplr_v5_0_6634d29470e010d2'...
Delivering EJava files for 'dds_cmplr_v5_0_6634d29470e010d2'...
Generating implementation netlist for 'dds_cmplr_v5_0_6634d29470e010d2'...
INFO:sim - Pre-processing HDL files for 'dds_cmplr_v5_0_6634d29470e010d2'...
Running synthesis for 'dds_cmplr_v5_0_6634d29470e010d2'
Running ngcbuild...
Writing VHO instantiation template for 'dds_cmplr_v5_0_6634d29470e010d2'...
Writing VHDL behavioral simulation model for
'dds_cmplr_v5_0_6634d29470e010d2'...
Delivered 3 files into directory
C:/TEMP/sysgentmp-lucas.russo/cg_wk/c83c092214b20238f/tmp/_cg/dds_cmplr_v5_0_663
4d29470e010d2
Delivered 1 file into directory
C:/TEMP/sysgentmp-lucas.russo/cg_wk/c83c092214b20238f/tmp/_cg/dds_cmplr_v5_0_663
4d29470e010d2
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'dds_cmplr_v5_0_6634d29470e010d2'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'fifo_fg84_26bc5f646d342e7f'...
Applying external generics to 'fifo_fg84_26bc5f646d342e7f'...
Delivering associated files for 'fifo_fg84_26bc5f646d342e7f'...
Delivering EJava files for 'fifo_fg84_26bc5f646d342e7f'...
Generating implementation netlist for 'fifo_fg84_26bc5f646d342e7f'...
INFO:sim - Pre-processing HDL files for 'fifo_fg84_26bc5f646d342e7f'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'fifo_fg84_26bc5f646d342e7f'
Running ngcbuild...
Writing VHO instantiation template for 'fifo_fg84_26bc5f646d342e7f'...
Writing VHDL behavioral simulation model for 'fifo_fg84_26bc5f646d342e7f'...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generic values...
WARNING:sim:597 - The parameter 'Sample_Frequency' is disabled and can't be set
   to any other value than '0.001'. Its value will be reset from '0.00100000000'
   to its last valid value '0.001'.
WARNING:sim:597 - The parameter 'Clock_Frequency' is disabled and can't be set
   to any other value than '300.0'. Its value will be reset from '300' to its
   last valid value '300.0'.
WARNING:sim:192 - Xco Parameter changed from (Sample_Frequency,0.00100000000) to
   (Sample_Frequency,0.001) during Recustomization.
WARNING:sim:192 - Xco Parameter changed from (Clock_Frequency,300) to
   (Clock_Frequency,300.0) during Recustomization.
Finished resolving generic values.
Generating IP...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Partition Report
XST: Design Summary
Generating Implementation files.
Generating NGC file.
Finished Generation.
Generating IP instantiation template...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'fr_cmplr_v6_3_8dca82a218dd87c6'...
Applying external generics to 'fr_cmplr_v6_3_8dca82a218dd87c6'...
Delivering associated files for 'fr_cmplr_v6_3_8dca82a218dd87c6'...
Delivering EJava files for 'fr_cmplr_v6_3_8dca82a218dd87c6'...
Generating implementation netlist for 'fr_cmplr_v6_3_8dca82a218dd87c6'...
INFO:sim - Pre-processing HDL files for 'fr_cmplr_v6_3_8dca82a218dd87c6'...
Running synthesis for 'fr_cmplr_v6_3_8dca82a218dd87c6'
Running ngcbuild...
Writing VHO instantiation template for 'fr_cmplr_v6_3_8dca82a218dd87c6'...
Writing VHDL behavioral simulation model for 'fr_cmplr_v6_3_8dca82a218dd87c6'...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'fr_cmplr_v6_3_8dca82a218dd87c6'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Saved CGP file for project 'coregen'.
