#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jun  5 17:03:30 2024
# Process ID: 4920
# Current directory: C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.runs/synth_1
# Command line: vivado.exe -log Calculator.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Calculator.tcl
# Log file: C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.runs/synth_1/Calculator.vds
# Journal file: C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Calculator.tcl -notrace
Command: synth_design -top Calculator -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5324 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 362.504 ; gain = 100.020
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Calculator' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Calculator.vhd:26]
INFO: [Synth 8-226] default block is never used [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Calculator.vhd:357]
WARNING: [Synth 8-614] signal 'Reset' is read in the process but is not in the sensitivity list [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Calculator.vhd:169]
INFO: [Synth 8-3491] module 'divider' declared at 'C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/EightBitDivision.vhd:4' bound to instance 'Divide' of component 'divider' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Calculator.vhd:400]
INFO: [Synth 8-638] synthesizing module 'divider' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/EightBitDivision.vhd:9]
WARNING: [Synth 8-614] signal 'a' is read in the process but is not in the sensitivity list [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/EightBitDivision.vhd:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_reg' and it is trimmed from '16' to '8' bits. [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/EightBitDivision.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'divider' (1#1) [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/EightBitDivision.vhd:9]
INFO: [Synth 8-3491] module 'NegativeDetector' declared at 'C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/NegativeDetector.vhd:35' bound to instance 'NegativeDetectionA' of component 'NegativeDetector' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Calculator.vhd:403]
INFO: [Synth 8-638] synthesizing module 'NegativeDetector' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/NegativeDetector.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NegativeDetector' (2#1) [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/NegativeDetector.vhd:41]
INFO: [Synth 8-3491] module 'NegativeDetector' declared at 'C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/NegativeDetector.vhd:35' bound to instance 'NegativeDetectionB' of component 'NegativeDetector' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Calculator.vhd:406]
INFO: [Synth 8-3491] module 'eightBitFULLADDER' declared at 'C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/eightBitFULLADDER.vhd:32' bound to instance 'AddSub' of component 'eightBitFULLADDER' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Calculator.vhd:409]
INFO: [Synth 8-638] synthesizing module 'eightBitFULLADDER' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/eightBitFULLADDER.vhd:37]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Addition.vhd:32' bound to instance 'FA1' of component 'fulladder' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/eightBitFULLADDER.vhd:49]
INFO: [Synth 8-638] synthesizing module 'fulladder' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Addition.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'fulladder' (3#1) [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Addition.vhd:37]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Addition.vhd:32' bound to instance 'FA2' of component 'fulladder' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/eightBitFULLADDER.vhd:50]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Addition.vhd:32' bound to instance 'FA3' of component 'fulladder' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/eightBitFULLADDER.vhd:51]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Addition.vhd:32' bound to instance 'FA4' of component 'fulladder' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/eightBitFULLADDER.vhd:52]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Addition.vhd:32' bound to instance 'FA5' of component 'fulladder' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/eightBitFULLADDER.vhd:53]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Addition.vhd:32' bound to instance 'FA6' of component 'fulladder' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/eightBitFULLADDER.vhd:54]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Addition.vhd:32' bound to instance 'FA7' of component 'fulladder' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/eightBitFULLADDER.vhd:55]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Addition.vhd:32' bound to instance 'FA8' of component 'fulladder' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/eightBitFULLADDER.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'eightBitFULLADDER' (4#1) [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/eightBitFULLADDER.vhd:37]
INFO: [Synth 8-3491] module 'EightBitMultiplier' declared at 'C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/EightBitMultiplier.vhd:9' bound to instance 'Mul' of component 'EightBitMultiplier' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Calculator.vhd:414]
INFO: [Synth 8-638] synthesizing module 'EightBitMultiplier' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/EightBitMultiplier.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'EightBitMultiplier' (5#1) [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/EightBitMultiplier.vhd:15]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Debouncer.vhd:5' bound to instance 'confDeb' of component 'Debouncer' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Calculator.vhd:419]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Debouncer.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (6#1) [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Debouncer.vhd:11]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Debouncer.vhd:5' bound to instance 'confInpDeb' of component 'Debouncer' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Calculator.vhd:424]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Debouncer.vhd:5' bound to instance 'ResetDeb' of component 'Debouncer' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Calculator.vhd:429]
INFO: [Synth 8-3491] module 'binary_bcd' declared at 'C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/doubledabble1.vhd:5' bound to instance 'doubleD' of component 'binary_bcd' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Calculator.vhd:435]
INFO: [Synth 8-638] synthesizing module 'binary_bcd' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/doubledabble1.vhd:14]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'binary_bcd' (7#1) [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/doubledabble1.vhd:14]
INFO: [Synth 8-3491] module 'BCDtoSSD' declared at 'C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/BCDtoSSD.vhd:7' bound to instance 'toSSD1' of component 'BCDtoSSD' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Calculator.vhd:446]
INFO: [Synth 8-638] synthesizing module 'BCDtoSSD' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/BCDtoSSD.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'BCDtoSSD' (8#1) [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/BCDtoSSD.vhd:12]
INFO: [Synth 8-3491] module 'BCDtoSSD' declared at 'C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/BCDtoSSD.vhd:7' bound to instance 'toSSD2' of component 'BCDtoSSD' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Calculator.vhd:449]
INFO: [Synth 8-3491] module 'BCDtoSSD' declared at 'C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/BCDtoSSD.vhd:7' bound to instance 'toSSD3' of component 'BCDtoSSD' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Calculator.vhd:452]
INFO: [Synth 8-3491] module 'BCDtoSSD' declared at 'C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/BCDtoSSD.vhd:7' bound to instance 'toSSD4' of component 'BCDtoSSD' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Calculator.vhd:455]
INFO: [Synth 8-3491] module 'BCDtoSSD' declared at 'C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/BCDtoSSD.vhd:7' bound to instance 'toSSD5' of component 'BCDtoSSD' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Calculator.vhd:458]
INFO: [Synth 8-3491] module 'ClkDiv' declared at 'C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/ClkDivider.vhd:4' bound to instance 'CLKDIVIDER' of component 'ClkDiv' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Calculator.vhd:461]
INFO: [Synth 8-638] synthesizing module 'ClkDiv' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/ClkDivider.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'ClkDiv' (9#1) [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/ClkDivider.vhd:10]
INFO: [Synth 8-3491] module 'AnodeLoop' declared at 'C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/AnodeLoop.vhd:5' bound to instance 'AnodeLoops' of component 'AnodeLoop' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Calculator.vhd:466]
INFO: [Synth 8-638] synthesizing module 'AnodeLoop' [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/AnodeLoop.vhd:14]
INFO: [Synth 8-226] default block is never used [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/AnodeLoop.vhd:29]
INFO: [Synth 8-226] default block is never used [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/AnodeLoop.vhd:29]
INFO: [Synth 8-226] default block is never used [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/AnodeLoop.vhd:29]
INFO: [Synth 8-226] default block is never used [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/AnodeLoop.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element jk_reg was removed.  [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/AnodeLoop.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'AnodeLoop' (10#1) [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/AnodeLoop.vhd:14]
WARNING: [Synth 8-614] signal 'NotAnod' is read in the process but is not in the sensitivity list [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Calculator.vhd:478]
WARNING: [Synth 8-614] signal 'Sel' is read in the process but is not in the sensitivity list [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Calculator.vhd:478]
WARNING: [Synth 8-614] signal 'ssdFirstDigit' is read in the process but is not in the sensitivity list [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Calculator.vhd:478]
WARNING: [Synth 8-614] signal 'ssdSecondDigit' is read in the process but is not in the sensitivity list [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Calculator.vhd:478]
WARNING: [Synth 8-614] signal 'ssdThirdDigit' is read in the process but is not in the sensitivity list [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Calculator.vhd:478]
WARNING: [Synth 8-614] signal 'ssdFourthDigit' is read in the process but is not in the sensitivity list [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Calculator.vhd:478]
WARNING: [Synth 8-614] signal 'ssdFifthDigit' is read in the process but is not in the sensitivity list [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Calculator.vhd:478]
WARNING: [Synth 8-6014] Unused sequential element AddSign_reg was removed.  [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Calculator.vhd:360]
WARNING: [Synth 8-6014] Unused sequential element MulSign_reg was removed.  [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Calculator.vhd:369]
WARNING: [Synth 8-6014] Unused sequential element DivSign_reg was removed.  [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Calculator.vhd:374]
INFO: [Synth 8-256] done synthesizing module 'Calculator' (11#1) [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/sources_1/new/Calculator.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 419.059 ; gain = 156.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 419.059 ; gain = 156.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 419.059 ; gain = 156.574
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/constrs_1/new/calculatorConstraint.xdc]
Finished Parsing XDC File [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/constrs_1/new/calculatorConstraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.srcs/constrs_1/new/calculatorConstraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Calculator_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Calculator_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 776.215 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 776.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 776.250 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 776.250 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 776.250 ; gain = 513.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 776.250 ; gain = 513.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 776.250 ; gain = 513.766
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'binary_bcd'
INFO: [Synth 8-5546] ROM "binary_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bcds_out_reg_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'Calculator'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentInputStateA_reg' in module 'Calculator'
INFO: [Synth 8-5544] ROM "operation" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StateLED" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AtoBinary" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BtoBinary" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IntResult" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CurrentState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StateA" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CurrentInputStateA" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              001 |                               00
                   shift |                              010 |                               01
                    done |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'binary_bcd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentInputStateA_reg' using encoding 'sequential' in module 'Calculator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  state1 |                            00001 |                              000
                  state2 |                            00010 |                              001
                  state3 |                            00100 |                              010
                  state4 |                            01000 |                              011
                  iSTATE |                            10000 |                              100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'one-hot' in module 'Calculator'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 776.250 ; gain = 513.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 7     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 38    
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 2     
	   5 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 25    
	   3 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Calculator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 36    
+---Registers : 
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     14 Bit        Muxes := 2     
	   5 Input     14 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 18    
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
Module divider 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 7     
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module NegativeDetector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fulladder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module EightBitMultiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 7     
Module Debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module binary_bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   3 Input     20 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module ClkDiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module AnodeLoop 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_CurrentState_reg[4]) is unused and will be removed from module Calculator.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 776.250 ; gain = 513.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 776.250 ; gain = 513.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 837.812 ; gain = 575.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 838.836 ; gain = 576.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 838.836 ; gain = 576.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 838.836 ; gain = 576.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 838.836 ; gain = 576.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 838.836 ; gain = 576.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 838.836 ; gain = 576.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 838.836 ; gain = 576.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    84|
|3     |LUT1   |    23|
|4     |LUT2   |   140|
|5     |LUT3   |    93|
|6     |LUT4   |   164|
|7     |LUT5   |   102|
|8     |LUT6   |   295|
|9     |FDCE   |   117|
|10    |FDPE   |     2|
|11    |FDRE   |   112|
|12    |IBUF   |    15|
|13    |OBUF   |    26|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+-------------------+------+
|      |Instance             |Module             |Cells |
+------+---------------------+-------------------+------+
|1     |top                  |                   |  1174|
|2     |  AnodeLoops         |AnodeLoop          |    14|
|3     |  CLKDIVIDER         |ClkDiv             |    60|
|4     |  Divide             |divider            |   368|
|5     |  Mul                |EightBitMultiplier |    68|
|6     |  NegativeDetectionA |NegativeDetector   |    45|
|7     |  NegativeDetectionB |NegativeDetector_0 |    32|
|8     |  ResetDeb           |Debouncer          |     8|
|9     |  confDeb            |Debouncer_1        |    29|
|10    |  confInpDeb         |Debouncer_2        |   251|
|11    |  doubleD            |binary_bcd         |   151|
+------+---------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 838.836 ; gain = 576.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 838.836 ; gain = 219.160
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 838.836 ; gain = 576.352
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 838.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
82 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 838.836 ; gain = 587.398
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 838.836 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/joshu/Desktop/Year 1/DSD labs/CALCULATOR_PROJECT/CALCULATOR_PROJECT.runs/synth_1/Calculator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Calculator_utilization_synth.rpt -pb Calculator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun  5 17:04:01 2024...
