<profile>

<section name = "Vivado HLS Report for 'integrateKernel'" level="0">
<item name = "Date">Fri Jan 17 13:00:42 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">Ultrascale_integrate_HLS</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.750, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- memcpy.depth_hls.depth">76801, 76801, 3, 1, 1, 76800, yes</column>
<column name="- Loop 2">?, ?, 769, -, -, ?, no</column>
<column name=" + memcpy.input_data.x.addr.vol_data.y">257, 257, 3, 1, 1, 256, yes</column>
<column name=" + Loop 2.2">230, 230, 104, 1, 1, 128, yes</column>
<column name=" + memcpy.vol_data.y.input_data.x.addr">257, 257, 3, 1, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>
</profile>
