Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Thu Apr 02 01:22:17 2015
| Host         : rhea running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -file spi_ctrl_timing_summary_routed.rpt -pb spi_ctrl_timing_summary_routed.pb
| Design       : spi_ctrl
| Device       : 7k325t-ffg900
| Speed File   : -2L  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 334 register/latch pins with no clock driven by root clock pin: phy_rxclk (HIGH)


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 2 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 662 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.196        0.000                      0                 6917        0.066        0.000                      0                 6917        1.100        0.000                       0                  4153  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sysclk_p              {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.000         
  clk_out2_clk_wiz_0  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk_p                                                                                                                                                                1.100        0.000                       0                     4  
  clk_out1_clk_wiz_0        1.196        0.000                      0                 6470        0.066        0.000                      0                 6470        1.732        0.000                       0                  3866  
  clk_out2_clk_wiz_0        5.557        0.000                      0                  414        0.086        0.000                      0                  414        3.358        0.000                       0                   283  
  clkfbout_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        1.219        0.000                      0                   33        1.327        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_p
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     5.000   3.929   MMCME2_ADV_X1Y1  System_Clock/U0/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y1  System_Clock/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1    n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y1  System_Clock/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1    n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y1  System_Clock/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/memRa_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM2/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 0.259ns (8.645%)  route 2.737ns (91.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.876ns
    Clock Pessimism Removal (CPR):    -0.680ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p
                         net (fo=0)                   0.000     0.000    System_Clock/U0/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  System_Clock/U0/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    System_Clock/U0/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  System_Clock/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    System_Clock/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  System_Clock/U0/clkout1_buf/O
                         net (fo=3864, routed)        1.700    -1.876    SiTCP_inst/Wrapper_SiTCP/SiTCP/CLK
    SLICE_X2Y93                                                       r  SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/memRa_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.259    -1.617 r  SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/memRa_6/Q
                         net (fo=14, routed)          2.737     1.119    SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/memRa[6]
    RAMB36_X1Y23         RAMB36E1                                     r  SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM2/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p
                         net (fo=0)                   0.000     5.000    System_Clock/U0/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  System_Clock/U0/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    System_Clock/U0/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  System_Clock/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    System_Clock/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.118 r  System_Clock/U0/clkout1_buf/O
                         net (fo=3864, routed)        1.353     3.472    SiTCP_inst/Wrapper_SiTCP/SiTCP/CLK
    RAMB36_X1Y23                                                      r  SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM2/CLKBWRCLK
                         clock pessimism             -0.680     2.792    
                         clock uncertainty           -0.060     2.731    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.416     2.315    SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM2
  -------------------------------------------------------------------
                         required time                          2.315    
                         arrival time                          -1.119    
  -------------------------------------------------------------------
                         slack                                  1.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.581%)  route 0.094ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p
                         net (fo=0)                   0.000     0.000    System_Clock/U0/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  System_Clock/U0/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    System_Clock/U0/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  System_Clock/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    System_Clock/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  System_Clock/U0/clkout1_buf/O
                         net (fo=3864, routed)        0.638    -0.545    SiTCP_inst/Wrapper_SiTCP/SiTCP/CLK
    SLICE_X19Y114                                                     r  SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y114        FDRE (Prop_fdre_C_Q)         0.100    -0.445 r  SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_6/Q
                         net (fo=1, routed)           0.094    -0.351    SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/D
    SLICE_X16Y114        RAMS32                                       r  SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p
                         net (fo=0)                   0.000     0.000    System_Clock/U0/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  System_Clock/U0/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    System_Clock/U0/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  System_Clock/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    System_Clock/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  System_Clock/U0/clkout1_buf/O
                         net (fo=3864, routed)        0.858    -0.575    SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/WCLK
    SLICE_X16Y114                                                     r  SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/SP/CLK
                         clock pessimism              0.044    -0.532    
    SLICE_X16Y114        RAMS32 (Hold_rams32_CLK_I)
                                                      0.115    -0.417    SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/SP
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { System_Clock/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095     5.000   2.905    RAMB18_X0Y48     SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   5.000   208.360  MMCME2_ADV_X1Y1  System_Clock/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768     2.500   1.732    SLICE_X12Y114    SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768     2.500   1.732    SLICE_X12Y114    SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.557ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.388ns (19.142%)  route 1.639ns (80.858%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 6.673 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.887ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p
                         net (fo=0)                   0.000     0.000    System_Clock/U0/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  System_Clock/U0/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    System_Clock/U0/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.799 r  System_Clock/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.669    System_Clock/U0/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  System_Clock/U0/clkout2_buf/O
                         net (fo=2, routed)           0.132    -3.444    SiTCP_inst/clk_125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.351 r  SiTCP_inst/BUFGMUX_gmii_tx_clk/O
                         net (fo=279, routed)         1.464    -1.887    SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y134                                                     r  SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y134        FDCE (Prop_fdce_C_Q)         0.259    -1.628 r  SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/Q
                         net (fo=5, routed)           0.482    -1.146    SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]
    SLICE_X10Y133        LUT3 (Prop_lut3_I2_O)        0.043    -1.103 r  SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>_SW0/O
                         net (fo=1, routed)           0.367    -0.736    SiTCP_inst/Wrapper_SiTCP/SiTCP/N60
    SLICE_X10Y133        LUT6 (Prop_lut6_I5_O)        0.043    -0.693 f  SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>/O
                         net (fo=3, routed)           0.320    -0.374    SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o
    SLICE_X11Y133        LUT2 (Prop_lut2_I1_O)        0.043    -0.331 r  SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_ENBWREN_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.470     0.140    SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_ENBWREN_cooolgate_en_sig_9
    RAMB18_X0Y52         RAMB18E1                                     r  SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p
                         net (fo=0)                   0.000     8.000    System_Clock/U0/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  System_Clock/U0/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     9.789    System_Clock/U0/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     3.030 r  System_Clock/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     5.035    System_Clock/U0/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.118 r  System_Clock/U0/clkout2_buf/O
                         net (fo=2, routed)           0.119     5.237    SiTCP_inst/clk_125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     5.320 r  SiTCP_inst/BUFGMUX_gmii_tx_clk/O
                         net (fo=279, routed)         1.352     6.673    SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y52                                                      r  SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.584     6.089    
                         clock uncertainty           -0.064     6.025    
    RAMB18_X0Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328     5.697    SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                          5.697    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  5.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p
                         net (fo=0)                   0.000     0.000    System_Clock/U0/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  System_Clock/U0/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    System_Clock/U0/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.149 r  System_Clock/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.209    System_Clock/U0/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  System_Clock/U0/clkout2_buf/O
                         net (fo=2, routed)           0.035    -1.148    SiTCP_inst/clk_125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.122 r  SiTCP_inst/BUFGMUX_gmii_tx_clk/O
                         net (fo=279, routed)         0.638    -0.484    SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X19Y135                                                     r  SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y135        FDRE (Prop_fdre_C_Q)         0.100    -0.384 r  SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/Q
                         net (fo=1, routed)           0.056    -0.328    SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr[2]
    SLICE_X18Y135        LUT3 (Prop_lut3_I2_O)        0.028    -0.300 r  SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT41/O
                         net (fo=1, routed)           0.000    -0.300    SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[2]
    SLICE_X18Y135        FDRE                                         r  SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p
                         net (fo=0)                   0.000     0.000    System_Clock/U0/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  System_Clock/U0/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    System_Clock/U0/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.470 r  System_Clock/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.463    System_Clock/U0/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  System_Clock/U0/clkout2_buf/O
                         net (fo=2, routed)           0.039    -1.394    SiTCP_inst/clk_125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.364 r  SiTCP_inst/BUFGMUX_gmii_tx_clk/O
                         net (fo=279, routed)         0.858    -0.506    SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X18Y135                                                     r  SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_2/C
                         clock pessimism              0.034    -0.473    
    SLICE_X18Y135        FDRE (Hold_fdre_C_D)         0.087    -0.386    SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_2
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform:           { 0 4 }
Period:             8.000
Sources:            { System_Clock/U0/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095     8.000   5.905    RAMB18_X0Y54     SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   8.000   205.360  MMCME2_ADV_X1Y1  System_Clock/U0/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642     4.000   3.358    SLICE_X10Y134    SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642     4.000   3.358    SLICE_X10Y134    SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { System_Clock/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     5.000   3.592   BUFGCTRL_X0Y4    System_Clock/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y1  System_Clock/U0/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.327ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 sys_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP_inst/Wrapper_SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_0/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.259ns (7.562%)  route 3.166ns (92.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 3.621 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.938ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p
                         net (fo=0)                   0.000     0.000    System_Clock/U0/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  System_Clock/U0/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    System_Clock/U0/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  System_Clock/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    System_Clock/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  System_Clock/U0/clkout1_buf/O
                         net (fo=3864, routed)        1.638    -1.938    clk_200
    SLICE_X138Y83                                                     r  sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y83        FDRE (Prop_fdre_C_Q)         0.259    -1.679 f  sys_rst_reg/Q
                         net (fo=33, routed)          3.166     1.487    SiTCP_inst/Wrapper_SiTCP/SiTCP/RST
    SLICE_X23Y91         FDPE                                         f  SiTCP_inst/Wrapper_SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p
                         net (fo=0)                   0.000     5.000    System_Clock/U0/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  System_Clock/U0/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    System_Clock/U0/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  System_Clock/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    System_Clock/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.118 r  System_Clock/U0/clkout1_buf/O
                         net (fo=3864, routed)        1.503     3.621    SiTCP_inst/Wrapper_SiTCP/SiTCP/CLK
    SLICE_X23Y91                                                      r  SiTCP_inst/Wrapper_SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_0/C
                         clock pessimism             -0.678     2.944    
                         clock uncertainty           -0.060     2.883    
    SLICE_X23Y91         FDPE (Recov_fdpe_C_PRE)     -0.178     2.705    SiTCP_inst/Wrapper_SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_0
  -------------------------------------------------------------------
                         required time                          2.705    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                  1.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.327ns  (arrival time - required time)
  Source:                 sys_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP_inst/Wrapper_SiTCP/TIMER/sTim_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.118ns (8.208%)  route 1.320ns (91.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.513ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p
                         net (fo=0)                   0.000     0.000    System_Clock/U0/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  System_Clock/U0/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    System_Clock/U0/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  System_Clock/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    System_Clock/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  System_Clock/U0/clkout1_buf/O
                         net (fo=3864, routed)        0.692    -0.491    clk_200
    SLICE_X138Y83                                                     r  sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y83        FDRE (Prop_fdre_C_Q)         0.118    -0.373 f  sys_rst_reg/Q
                         net (fo=33, routed)          1.320     0.947    SiTCP_inst/Wrapper_SiTCP/TIMER/AR[0]
    SLICE_X37Y86         FDCE                                         f  SiTCP_inst/Wrapper_SiTCP/TIMER/sTim_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p
                         net (fo=0)                   0.000     0.000    System_Clock/U0/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  System_Clock/U0/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    System_Clock/U0/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  System_Clock/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    System_Clock/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  System_Clock/U0/clkout1_buf/O
                         net (fo=3864, routed)        0.920    -0.513    SiTCP_inst/Wrapper_SiTCP/TIMER/CLK
    SLICE_X37Y86                                                      r  SiTCP_inst/Wrapper_SiTCP/TIMER/sTim_reg[10]/C
                         clock pessimism              0.203    -0.311    
    SLICE_X37Y86         FDCE (Remov_fdce_C_CLR)     -0.069    -0.380    SiTCP_inst/Wrapper_SiTCP/TIMER/sTim_reg[10]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  1.327    





