INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 12:36:03 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : sumi3_mem
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 oehb4/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mux2/tehb1/data_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 0.517ns (16.397%)  route 2.636ns (83.603%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.090ns = ( 5.090 - 4.000 ) 
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=492, unset)          1.216     1.216    oehb4/clk
    SLICE_X58Y114        FDCE                                         r  oehb4/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y114        FDCE (Prop_fdce_C_Q)         0.259     1.475 r  oehb4/data_reg_reg[3]/Q
                         net (fo=5, routed)           0.442     1.917    oehb4/Q[3]
    SLICE_X57Y114        LUT5 (Prop_lut5_I0_O)        0.043     1.960 f  oehb4/a_ce1_INST_0_i_8/O
                         net (fo=4, routed)           0.533     2.493    control_merge2/oehb1/Memory_reg[0][0]_0
    SLICE_X54Y113        LUT6 (Prop_lut6_I2_O)        0.043     2.536 r  control_merge2/oehb1/a_ce1_INST_0_i_4/O
                         net (fo=12, routed)          0.459     2.995    control_merge2/oehb1/data_reg_reg[0]_0
    SLICE_X58Y114        LUT6 (Prop_lut6_I2_O)        0.043     3.038 f  control_merge2/oehb1/reg_value_i_2__4/O
                         net (fo=5, routed)           0.262     3.300    oehb4/branchReady
    SLICE_X57Y113        LUT5 (Prop_lut5_I3_O)        0.043     3.343 r  oehb4/full_reg_i_3__2/O
                         net (fo=1, routed)           0.325     3.668    oehb4/full_reg_i_3__2_n_0
    SLICE_X57Y113        LUT6 (Prop_lut6_I2_O)        0.043     3.711 f  oehb4/full_reg_i_2__2/O
                         net (fo=9, routed)           0.308     4.019    fork2/generateBlocks[1].regblock/data_reg_reg[0]
    SLICE_X58Y113        LUT6 (Prop_lut6_I4_O)        0.043     4.062 r  fork2/generateBlocks[1].regblock/data_reg[10]_i_1/O
                         net (fo=11, routed)          0.307     4.369    mux2/tehb1/E[0]
    SLICE_X61Y114        FDCE                                         r  mux2/tehb1/data_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=492, unset)          1.090     5.090    mux2/tehb1/clk
    SLICE_X61Y114        FDCE                                         r  mux2/tehb1/data_reg_reg[5]/C
                         clock pessimism              0.085     5.175    
                         clock uncertainty           -0.035     5.140    
    SLICE_X61Y114        FDCE (Setup_fdce_C_CE)      -0.201     4.939    mux2/tehb1/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          4.939    
                         arrival time                          -4.369    
  -------------------------------------------------------------------
                         slack                                  0.570    




