Determining the location of the ModelSim executable...

Using: C:\Users\Olayi\Embedded_Systems\Setup_Drivers\intelFPGA\20.1\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Project1 -c Project1 --vector_source="C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/ALu_Dataflow.vwf" --testbench_file="C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/simulation/qsim/ALu_Dataflow.vwf.vht"

TBBmalloc: skip allocation functions replacement in ucrtbase.dll: unknown prologue for function _msize

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Copyright (C) 2025  Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Altera and sold by Altera or its authorized distributors.  Please
    Info: refer to the Altera Software License Subscription Agreements 
    Info: on the Quartus Prime software download page.
    Info: Processing started: Sun Sep  7 19:55:56 2025
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Project1 -c Project1 --vector_source=C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/ALu_Dataflow.vwf --testbench_file=C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/simulation/qsim/ALu_Dataflow.vwf.vht
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

iting test bench files

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/simulation/qsim/" Project1 -c Project1

TBBmalloc: skip allocation functions replacement in ucrtbase.dll: unknown prologue for function _msize

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Copyright (C) 2025  Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Altera and sold by Altera or its authorized distributors.  Please
    Info: refer to the Altera Software License Subscription Agreements 
    Info: on the Quartus Prime software download page.
    Info: Processing started: Sun Sep  7 19:55:57 2025
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/simulation/qsim/ Project1 -c Project1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file Project1.vho in folder "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4739 megabytes
    Info: Processing ended: Sun Sep  7 19:55:58 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/simulation/qsim/Project1.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/Users/Olayi/Embedded_Systems/Setup_Drivers/intelFPGA/20.1/modelsim_ase/win32aloem/vsim -c -do Project1.do

Reading pref.tcl


# 2020.1


# do Project1.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 19:55:59 on Sep 07,2025
# vcom -work work Project1.vho 

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing

# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components

# -- Loading package altera_lnsim_components

# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components

# -- Compiling entity ALU_Logic_Controller

# -- Compiling architecture structure of ALU_Logic_Controller

# End time: 19:55:59 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 19:56:00 on Sep 07,2025
# vcom -work work ALu_Dataflow.vwf.vht 

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164

# -- Compiling entity ALU_Logic_Controller_vhd_vec_tst

# -- Compiling architecture ALU_Logic_Controller_arch of ALU_Logic_Controller_vhd_vec_tst

# End time: 19:56:00 on Sep 07,2025, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.ALU_Logic_Controller_vhd_vec_tst 
# Start time: 19:56:00 on Sep 07,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.alu_logic_controller_vhd_vec_tst(alu_logic_controller_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading altera_lnsim.altera_lnsim_components
# Loading cyclonev.cyclonev_atom_pack(body)
# Loading cyclonev.cyclonev_components
# Loading work.alu_logic_controller(structure)
# Loading ieee.std_logic_arith(body)
# Loading cyclonev.cyclonev_io_obuf(arch)
# Loading cyclonev.cyclonev_io_ibuf(arch)
# Loading cyclonev.cyclonev_clkena(behavior)
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# Loading cyclonev.cyclonev_mac(behavior)
# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /alu_logic_controller_vhd_vec_tst/i1/\inst2|Mult0~8\/inst/ File: $MODEL_TECH/../altera/vhdl/src/cyclonev/mentor/cyclonev_atoms_ncrypt.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /alu_logic_controller_vhd_vec_tst/i1/\inst2|Mult0~8\/inst/ File: $MODEL_TECH/../altera/vhdl/src/cyclonev/mentor/cyclonev_atoms_ncrypt.v Line: 38
# ** Warning: Design size of 42830 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.

# after#34

# End time: 19:56:01 on Sep 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/ALu_Dataflow.vwf...

Reading C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/simulation/qsim/Project1.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/simulation/qsim/Project1_20250907195601.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.