# UVM-Verification-of-Asynchronous-FIFO
This repository contains RTL code for an Asynchronous FIFO in Verilog and a UVM based verification environment for its testing.

# EDA Playground Runtime Log
<img width="1625" height="786" alt="image" src="https://github.com/user-attachments/assets/52744d8f-1109-4195-a067-d429ce8d2d33" />
