

================================================================
== Vivado HLS Report for 'DCT_Loop_1_proc'
================================================================
* Date:           Fri Oct 30 22:32:23 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.09|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   67|   67|   67|   67|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   66|   66|         1|          -|          -|    66|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond1)
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: opt_type_02_loc_loc_loc0 [1/1] 0.00ns
newFuncRoot:0  %opt_type_02_loc_loc_loc0 = alloca i32, align 4

ST_1: stg_4 [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i32* %X, [8 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_5 [1/1] 1.57ns
newFuncRoot:2  br label %0


 <State 2>: 7.09ns
ST_2: read_idx_0_i_i [1/1] 0.00ns
:0  %read_idx_0_i_i = phi i7 [ 0, %newFuncRoot ], [ %read_idx, %1 ]

ST_2: p_0_rec_i_i_cast [1/1] 0.00ns
:1  %p_0_rec_i_i_cast = zext i7 %read_idx_0_i_i to i64

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66) nounwind

ST_2: exitcond1 [1/1] 1.97ns
:3  %exitcond1 = icmp eq i7 %read_idx_0_i_i, -62

ST_2: read_idx [1/1] 1.72ns
:4  %read_idx = add i7 %read_idx_0_i_i, 1

ST_2: stg_11 [1/1] 0.00ns
:5  br i1 %exitcond1, label %.preheader9.exitStub, label %1

ST_2: opt_type_02_loc_loc_loc0_load_1 [1/1] 0.00ns
:0  %opt_type_02_loc_loc_loc0_load_1 = load i32* %opt_type_02_loc_loc_loc0, align 4

ST_2: opt_type [1/1] 4.38ns
:1  %opt_type = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %X)

ST_2: tmp_i [1/1] 0.00ns
:2  %tmp_i = bitcast i32 %opt_type to float

ST_2: Xbuff_addr [1/1] 0.00ns
:3  %Xbuff_addr = getelementptr inbounds [66 x float]* %Xbuff, i64 0, i64 %p_0_rec_i_i_cast

ST_2: stg_16 [1/1] 2.71ns
:4  store float %tmp_i, float* %Xbuff_addr, align 4

ST_2: tmp_2_i [1/1] 1.97ns
:5  %tmp_2_i = icmp eq i7 %read_idx_0_i_i, 1

ST_2: tempin_0_opt_type_02_i_i [1/1] 1.37ns
:6  %tempin_0_opt_type_02_i_i = select i1 %tmp_2_i, i32 %opt_type, i32 %opt_type_02_loc_loc_loc0_load_1

ST_2: stg_19 [1/1] 0.00ns
:7  store i32 %tempin_0_opt_type_02_i_i, i32* %opt_type_02_loc_loc_loc0, align 4

ST_2: stg_20 [1/1] 0.00ns
:8  br label %0

ST_2: opt_type_02_loc_loc_loc0_load [1/1] 0.00ns
.preheader9.exitStub:0  %opt_type_02_loc_loc_loc0_load = load i32* %opt_type_02_loc_loc_loc0, align 4

ST_2: mrv [1/1] 0.00ns
.preheader9.exitStub:1  %mrv = insertvalue { i32, i32 } undef, i32 %opt_type_02_loc_loc_loc0_load, 0

ST_2: mrv_1 [1/1] 0.00ns
.preheader9.exitStub:2  %mrv_1 = insertvalue { i32, i32 } %mrv, i32 %opt_type_02_loc_loc_loc0_load, 1

ST_2: stg_24 [1/1] 0.00ns
.preheader9.exitStub:3  ret { i32, i32 } %mrv_1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0xfdfa830; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Xbuff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0xfdfa8c0; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
opt_type_02_loc_loc_loc0        (alloca           ) [ 001]
stg_4                           (specinterface    ) [ 000]
stg_5                           (br               ) [ 011]
read_idx_0_i_i                  (phi              ) [ 001]
p_0_rec_i_i_cast                (zext             ) [ 000]
empty                           (speclooptripcount) [ 000]
exitcond1                       (icmp             ) [ 001]
read_idx                        (add              ) [ 011]
stg_11                          (br               ) [ 000]
opt_type_02_loc_loc_loc0_load_1 (load             ) [ 000]
opt_type                        (read             ) [ 000]
tmp_i                           (bitcast          ) [ 000]
Xbuff_addr                      (getelementptr    ) [ 000]
stg_16                          (store            ) [ 000]
tmp_2_i                         (icmp             ) [ 000]
tempin_0_opt_type_02_i_i        (select           ) [ 000]
stg_19                          (store            ) [ 000]
stg_20                          (br               ) [ 011]
opt_type_02_loc_loc_loc0_load   (load             ) [ 000]
mrv                             (insertvalue      ) [ 000]
mrv_1                           (insertvalue      ) [ 000]
stg_24                          (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Xbuff">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xbuff"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="opt_type_02_loc_loc_loc0_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="opt_type_02_loc_loc_loc0/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="opt_type_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="opt_type/2 "/>
</bind>
</comp>

<comp id="40" class="1004" name="Xbuff_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="7" slack="0"/>
<pin id="44" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Xbuff_addr/2 "/>
</bind>
</comp>

<comp id="47" class="1004" name="stg_16_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="7" slack="0"/>
<pin id="49" dir="0" index="1" bw="32" slack="0"/>
<pin id="50" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_16/2 "/>
</bind>
</comp>

<comp id="52" class="1005" name="read_idx_0_i_i_reg_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="7" slack="1"/>
<pin id="54" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="read_idx_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="56" class="1004" name="read_idx_0_i_i_phi_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="1"/>
<pin id="58" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="59" dir="0" index="2" bw="7" slack="0"/>
<pin id="60" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="read_idx_0_i_i/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_load_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="1"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="opt_type_02_loc_loc_loc0_load_1/2 opt_type_02_loc_loc_loc0_load/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="p_0_rec_i_i_cast_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="7" slack="0"/>
<pin id="69" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_0_rec_i_i_cast/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="exitcond1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="7" slack="0"/>
<pin id="74" dir="0" index="1" bw="7" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="read_idx_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="7" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="read_idx/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_i_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="tmp_2_i_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="7" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_i/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="tempin_0_opt_type_02_i_i_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="0" index="2" bw="32" slack="0"/>
<pin id="99" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tempin_0_opt_type_02_i_i/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="stg_19_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="1"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_19/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="mrv_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="mrv_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="120" class="1005" name="opt_type_02_loc_loc_loc0_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="opt_type_02_loc_loc_loc0 "/>
</bind>
</comp>

<comp id="129" class="1005" name="read_idx_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="0"/>
<pin id="131" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="read_idx "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="4" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="38"><net_src comp="24" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="26" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="40" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="55"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="62"><net_src comp="52" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="70"><net_src comp="56" pin="4"/><net_sink comp="67" pin=0"/></net>

<net id="71"><net_src comp="67" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="76"><net_src comp="56" pin="4"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="56" pin="4"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="22" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="87"><net_src comp="34" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="88"><net_src comp="84" pin="1"/><net_sink comp="47" pin=1"/></net>

<net id="93"><net_src comp="56" pin="4"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="100"><net_src comp="89" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="34" pin="2"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="64" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="64" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="108" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="64" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="30" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="125"><net_src comp="120" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="132"><net_src comp="78" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="56" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		p_0_rec_i_i_cast : 1
		exitcond1 : 1
		read_idx : 1
		stg_11 : 2
		Xbuff_addr : 2
		stg_16 : 3
		tmp_2_i : 1
		tempin_0_opt_type_02_i_i : 2
		stg_19 : 3
		mrv : 1
		mrv_1 : 2
		stg_24 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|  select  | tempin_0_opt_type_02_i_i_fu_95 |    0    |    32   |
|----------|--------------------------------|---------|---------|
|    add   |         read_idx_fu_78         |    0    |    7    |
|----------|--------------------------------|---------|---------|
|   icmp   |         exitcond1_fu_72        |    0    |    3    |
|          |          tmp_2_i_fu_89         |    0    |    3    |
|----------|--------------------------------|---------|---------|
|   read   |       opt_type_read_fu_34      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |     p_0_rec_i_i_cast_fu_67     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|insertvalue|           mrv_fu_108           |    0    |    0    |
|          |          mrv_1_fu_114          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    45   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|opt_type_02_loc_loc_loc0_reg_120|   32   |
|      read_idx_0_i_i_reg_52     |    7   |
|        read_idx_reg_129        |    7   |
+--------------------------------+--------+
|              Total             |   46   |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   45   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   46   |    -   |
+-----------+--------+--------+
|   Total   |   46   |   45   |
+-----------+--------+--------+
