{COMPONENT S:\GITHUB\FRE80\2 - CPU AND CORE COMPONENTS (REV 2.1)\SIMULATION AND PLD\CPU_SHADOW_DIR.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Tue Sep 05 08:22:22 2023 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P MREQ {Pt "INPUT"}{Lq 0}{Ploc 100 200}}
   {P IORQ {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P M1 {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P RD {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P IRQ0 {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P IRQ1 {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P BUSAK {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P RESET {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P ROMDIS {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P IOSEL {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P NOTBUSAK {Pt "I/O"}{Lq 0}{Ploc 340 20}}
   {P MODE2 {Pt "I/O"}{Lq 0}{Ploc 340 40}}
   {P TERM {Pt "I/O"}{Lq 0}{Ploc 340 60}}
   {P RAMSEL {Pt "I/O"}{Lq 0}{Ploc 340 80}}
   {P ROMSEL {Pt "I/O"}{Lq 0}{Ploc 340 100}}
   {P RAMOE {Pt "I/O"}{Lq 0}{Ploc 340 120}}
   {P ROMCS {Pt "I/O"}{Lq 0}{Ploc 340 140}}
   {P DIR {Pt "I/O"}{Lq 0}{Ploc 340 160}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 220 230}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 210}
   {Pnl 120 190}
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 320 30}
   {Pnl 320 50}
   {Pnl 320 70}
   {Pnl 320 90}
   {Pnl 320 110}
   {Pnl 320 130}
   {Pnl 320 150}
   {Pnl 320 170}

   {Sd A 1 2 3 4 5 6 7 8 9 11 12 13 14 15 16 17 18 19}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 220 310 0}
   {L 130 200 100 200}
   {L 130 180 100 180}
   {L 130 160 100 160}
   {L 130 140 100 140}
   {L 130 120 100 120}
   {L 130 100 100 100}
   {L 130 80 100 80}
   {L 130 60 100 60}
   {L 130 40 100 40}
   {L 130 20 100 20}
   {L 310 20 340 20}
   {L 310 40 340 40}
   {L 310 60 340 60}
   {L 310 80 340 80}
   {L 310 100 340 100}
   {L 310 120 340 120}
   {L 310 140 340 140}
   {L 310 160 340 160}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "MREQ" 140 200}
   {T "IORQ" 140 180}
   {T "M1" 140 160}
   {T "RD" 140 140}
   {T "IRQ0" 140 120}
   {T "IRQ1" 140 100}
   {T "BUSAK" 140 80}
   {T "RESET" 140 60}
   {T "ROMDIS" 140 40}
   {T "IOSEL" 140 20}
   [Tj "RC"]
   {T "NOTBUSAK" 300 20}
   {T "MODE2" 300 40}
   {T "TERM" 300 60}
   {T "RAMSEL" 300 80}
   {T "ROMSEL" 300 100}
   {T "RAMOE" 300 120}
   {T "ROMCS" 300 140}
   {T "DIR" 300 160}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "G16V8MA" 220 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD S:\GITHUB\FRE80\2 - CPU AND CORE COMPONENTS (REV 2.1)\SIMULATION AND PLD\CPU_SHADOW_DIR 220 220}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N MREQ
   }
   {N IORQ
   }
   {N M1
   }
   {N RD
   }
   {N IRQ0
   }
   {N IRQ1
   }
   {N BUSAK
   }
   {N RESET
   }
   {N ROMDIS
   }
   {N IOSEL
   }
   {N NOTBUSAK
   }
   {N MODE2
   }
   {N TERM
   }
   {N RAMSEL
   }
   {N ROMSEL
   }
   {N RAMOE
   }
   {N ROMCS
   }
   {N DIR
   }
  }

  {SUBCOMP
  }
 }
}
