

================================================================
== Vitis HLS Report for 'addFloat64Sigs'
================================================================
* Date:           Tue Jun 18 22:35:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        dfsin_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.519 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        1|        5|  5.000 ns|  25.000 ns|    1|    5|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 10 6 21 11 12 16 17 23 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 21 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 21 
10 --> 19 
11 --> 18 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 21 
16 --> 21 
17 --> 18 
18 --> 19 
19 --> 20 22 
20 --> 21 
21 --> 
22 --> 21 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 21 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zSign_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %zSign"   --->   Operation 27 'read' 'zSign_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %b"   --->   Operation 28 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a"   --->   Operation 29 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = trunc i64 %b_read"   --->   Operation 30 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_32 = trunc i64 %a_read"   --->   Operation 31 'trunc' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty_33 = trunc i64 %b_read"   --->   Operation 32 'trunc' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_34 = trunc i64 %a_read"   --->   Operation 33 'trunc' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%aExp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %a_read, i32 52, i32 62" [benchmarks/chstone/dfsin/src/softfloat.c:97->benchmarks/chstone/dfsin/src/softfloat.c:293]   --->   Operation 34 'partselect' 'aExp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln288 = zext i11 %aExp" [benchmarks/chstone/dfsin/src/softfloat.c:288]   --->   Operation 35 'zext' 'zext_ln288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%bExp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %b_read, i32 52, i32 62" [benchmarks/chstone/dfsin/src/softfloat.c:97->benchmarks/chstone/dfsin/src/softfloat.c:295]   --->   Operation 36 'partselect' 'bExp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln288_1 = zext i11 %bExp" [benchmarks/chstone/dfsin/src/softfloat.c:288]   --->   Operation 37 'zext' 'zext_ln288_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.96ns)   --->   "%expDiff = sub i12 %zext_ln288, i12 %zext_ln288_1" [benchmarks/chstone/dfsin/src/softfloat.c:296]   --->   Operation 38 'sub' 'expDiff' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln290 = trunc i12 %expDiff" [benchmarks/chstone/dfsin/src/softfloat.c:290]   --->   Operation 39 'trunc' 'trunc_ln290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%aSig = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i52.i9, i52 %empty_34, i9 0" [benchmarks/chstone/dfsin/src/softfloat.c:297]   --->   Operation 40 'bitconcatenate' 'aSig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln289 = zext i61 %aSig" [benchmarks/chstone/dfsin/src/softfloat.c:289]   --->   Operation 41 'zext' 'zext_ln289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln289_1 = zext i61 %aSig" [benchmarks/chstone/dfsin/src/softfloat.c:289]   --->   Operation 42 'zext' 'zext_ln289_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%bSig = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i52.i9, i52 %empty_33, i9 0" [benchmarks/chstone/dfsin/src/softfloat.c:298]   --->   Operation 43 'bitconcatenate' 'bSig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln289_2 = zext i61 %bSig" [benchmarks/chstone/dfsin/src/softfloat.c:289]   --->   Operation 44 'zext' 'zext_ln289_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln289_3 = zext i61 %bSig" [benchmarks/chstone/dfsin/src/softfloat.c:289]   --->   Operation 45 'zext' 'zext_ln289_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.99ns)   --->   "%icmp_ln299 = icmp_sgt  i12 %expDiff, i12 0" [benchmarks/chstone/dfsin/src/softfloat.c:299]   --->   Operation 46 'icmp' 'icmp_ln299' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%float_exception_flags_load = load i32 %float_exception_flags" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat-specialize:122->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 47 'load' 'float_exception_flags_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln299 = br i1 %icmp_ln299, void %if.else13, void %if.then" [benchmarks/chstone/dfsin/src/softfloat.c:299]   --->   Operation 48 'br' 'br_ln299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %expDiff, i32 11" [benchmarks/chstone/dfsin/src/softfloat.c:314]   --->   Operation 49 'bitselect' 'tmp_47' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln314 = br i1 %tmp_47, void %if.else30, void %if.then15" [benchmarks/chstone/dfsin/src/softfloat.c:314]   --->   Operation 50 'br' 'br_ln314' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.91ns)   --->   "%switch_ln333 = switch i11 %aExp, void %if.end42, i11 2047, void %if.then32, i11 0, void %if.then40" [benchmarks/chstone/dfsin/src/softfloat.c:333]   --->   Operation 51 'switch' 'switch_ln333' <Predicate = (!icmp_ln299 & !tmp_47)> <Delay = 0.91>
ST_1 : Operation 52 [1/1] (1.35ns)   --->   "%add_ln340 = add i62 %zext_ln289_3, i62 %zext_ln289_1" [benchmarks/chstone/dfsin/src/softfloat.c:340]   --->   Operation 52 'add' 'add_ln340' <Predicate = (!icmp_ln299 & !tmp_47 & aExp == 0)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zSig_assign = partselect i53 @_ssdm_op_PartSelect.i53.i62.i32.i32, i62 %add_ln340, i32 9, i32 61" [benchmarks/chstone/dfsin/src/softfloat.c:340]   --->   Operation 53 'partselect' 'zSig_assign' <Predicate = (!icmp_ln299 & !tmp_47 & aExp == 0)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln335)   --->   "%or_ln335 = or i61 %bSig, i61 %aSig" [benchmarks/chstone/dfsin/src/softfloat.c:335]   --->   Operation 54 'or' 'or_ln335' <Predicate = (!icmp_ln299 & !tmp_47 & aExp == 2047)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.35ns) (out node of the LUT)   --->   "%icmp_ln335 = icmp_eq  i61 %or_ln335, i61 0" [benchmarks/chstone/dfsin/src/softfloat.c:335]   --->   Operation 55 'icmp' 'icmp_ln335' <Predicate = (!icmp_ln299 & !tmp_47 & aExp == 2047)> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.75ns)   --->   "%br_ln335 = br i1 %icmp_ln335, void %if.then35, void %cleanup" [benchmarks/chstone/dfsin/src/softfloat.c:335]   --->   Operation 56 'br' 'br_ln335' <Predicate = (!icmp_ln299 & !tmp_47 & aExp == 2047)> <Delay = 0.75>
ST_1 : Operation 57 [1/1] (1.31ns)   --->   "%icmp_ln100_38 = icmp_ne  i51 %empty_32, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 57 'icmp' 'icmp_ln100_38' <Predicate = (!icmp_ln299 & !tmp_47 & aExp == 2047 & !icmp_ln335)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.31ns)   --->   "%icmp_ln100_40 = icmp_ne  i51 %empty, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 58 'icmp' 'icmp_ln100_40' <Predicate = (!icmp_ln299 & !tmp_47 & aExp == 2047 & !icmp_ln335)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.96ns)   --->   "%icmp_ln316 = icmp_eq  i11 %bExp, i11 2047" [benchmarks/chstone/dfsin/src/softfloat.c:316]   --->   Operation 59 'icmp' 'icmp_ln316' <Predicate = (!icmp_ln299 & tmp_47)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln316 = br i1 %icmp_ln316, void %if.end23, void %if.then17" [benchmarks/chstone/dfsin/src/softfloat.c:316]   --->   Operation 60 'br' 'br_ln316' <Predicate = (!icmp_ln299 & tmp_47)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.96ns)   --->   "%icmp_ln322 = icmp_eq  i11 %aExp, i11 0" [benchmarks/chstone/dfsin/src/softfloat.c:322]   --->   Operation 61 'icmp' 'icmp_ln322' <Predicate = (!icmp_ln299 & tmp_47 & !icmp_ln316)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.99ns)   --->   "%expDiff_7 = add i12 %expDiff, i12 1" [benchmarks/chstone/dfsin/src/softfloat.c:323]   --->   Operation 62 'add' 'expDiff_7' <Predicate = (!icmp_ln299 & tmp_47 & !icmp_ln316)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%aSig_11 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i1.i52.i9, i1 1, i52 %empty_34, i9 0" [benchmarks/chstone/dfsin/src/softfloat.c:326]   --->   Operation 63 'bitconcatenate' 'aSig_11' <Predicate = (!icmp_ln299 & tmp_47 & !icmp_ln316)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.40ns)   --->   "%select_ln322 = select i1 %icmp_ln322, i62 %zext_ln289_1, i62 %aSig_11" [benchmarks/chstone/dfsin/src/softfloat.c:322]   --->   Operation 64 'select' 'select_ln322' <Predicate = (!icmp_ln299 & tmp_47 & !icmp_ln316)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.36ns)   --->   "%expDiff_8 = select i1 %icmp_ln322, i12 %expDiff_7, i12 %expDiff" [benchmarks/chstone/dfsin/src/softfloat.c:322]   --->   Operation 65 'select' 'expDiff_8' <Predicate = (!icmp_ln299 & tmp_47 & !icmp_ln316)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln290_2 = trunc i12 %expDiff_8" [benchmarks/chstone/dfsin/src/softfloat.c:290]   --->   Operation 66 'trunc' 'trunc_ln290_2' <Predicate = (!icmp_ln299 & tmp_47 & !icmp_ln316)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.31ns)   --->   "%icmp_ln318 = icmp_eq  i52 %empty_33, i52 0" [benchmarks/chstone/dfsin/src/softfloat.c:318]   --->   Operation 67 'icmp' 'icmp_ln318' <Predicate = (!icmp_ln299 & tmp_47 & icmp_ln316)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln318 = br i1 %icmp_ln318, void %if.then19, void %if.end21" [benchmarks/chstone/dfsin/src/softfloat.c:318]   --->   Operation 68 'br' 'br_ln318' <Predicate = (!icmp_ln299 & tmp_47 & icmp_ln316)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.31ns)   --->   "%icmp_ln100_34 = icmp_ne  i51 %empty_32, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 69 'icmp' 'icmp_ln100_34' <Predicate = (!icmp_ln299 & tmp_47 & icmp_ln316 & !icmp_ln318)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (1.31ns)   --->   "%icmp_ln100_36 = icmp_ne  i51 %empty, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 70 'icmp' 'icmp_ln100_36' <Predicate = (!icmp_ln299 & tmp_47 & icmp_ln316 & !icmp_ln318)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.96ns)   --->   "%icmp_ln301 = icmp_eq  i11 %aExp, i11 2047" [benchmarks/chstone/dfsin/src/softfloat.c:301]   --->   Operation 71 'icmp' 'icmp_ln301' <Predicate = (icmp_ln299)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln301 = br i1 %icmp_ln301, void %if.end9, void %if.then6" [benchmarks/chstone/dfsin/src/softfloat.c:301]   --->   Operation 72 'br' 'br_ln301' <Predicate = (icmp_ln299)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.96ns)   --->   "%icmp_ln307 = icmp_eq  i11 %bExp, i11 0" [benchmarks/chstone/dfsin/src/softfloat.c:307]   --->   Operation 73 'icmp' 'icmp_ln307' <Predicate = (icmp_ln299 & !icmp_ln301)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.96ns)   --->   "%expDiff_5 = add i11 %trunc_ln290, i11 2047" [benchmarks/chstone/dfsin/src/softfloat.c:308]   --->   Operation 74 'add' 'expDiff_5' <Predicate = (icmp_ln299 & !icmp_ln301)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%bSig_10 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i1.i52.i9, i1 1, i52 %empty_33, i9 0" [benchmarks/chstone/dfsin/src/softfloat.c:310]   --->   Operation 75 'bitconcatenate' 'bSig_10' <Predicate = (icmp_ln299 & !icmp_ln301)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.40ns)   --->   "%select_ln307 = select i1 %icmp_ln307, i62 %zext_ln289_3, i62 %bSig_10" [benchmarks/chstone/dfsin/src/softfloat.c:307]   --->   Operation 76 'select' 'select_ln307' <Predicate = (icmp_ln299 & !icmp_ln301)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.37ns)   --->   "%expDiff_6 = select i1 %icmp_ln307, i11 %expDiff_5, i11 %trunc_ln290" [benchmarks/chstone/dfsin/src/softfloat.c:307]   --->   Operation 77 'select' 'expDiff_6' <Predicate = (icmp_ln299 & !icmp_ln301)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln290_1 = trunc i11 %expDiff_6" [benchmarks/chstone/dfsin/src/softfloat.c:290]   --->   Operation 78 'trunc' 'trunc_ln290_1' <Predicate = (icmp_ln299 & !icmp_ln301)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.31ns)   --->   "%icmp_ln303 = icmp_eq  i52 %empty_34, i52 0" [benchmarks/chstone/dfsin/src/softfloat.c:303]   --->   Operation 79 'icmp' 'icmp_ln303' <Predicate = (icmp_ln299 & icmp_ln301)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.75ns)   --->   "%br_ln303 = br i1 %icmp_ln303, void %if.then7, void %cleanup" [benchmarks/chstone/dfsin/src/softfloat.c:303]   --->   Operation 80 'br' 'br_ln303' <Predicate = (icmp_ln299 & icmp_ln301)> <Delay = 0.75>
ST_1 : Operation 81 [1/1] (1.31ns)   --->   "%icmp_ln100_30 = icmp_ne  i51 %empty_32, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 81 'icmp' 'icmp_ln100_30' <Predicate = (icmp_ln299 & icmp_ln301 & !icmp_ln303)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (1.31ns)   --->   "%icmp_ln100_32 = icmp_ne  i51 %empty, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 82 'icmp' 'icmp_ln100_32' <Predicate = (icmp_ln299 & icmp_ln301 & !icmp_ln303)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.75>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln340 = zext i53 %zSig_assign" [benchmarks/chstone/dfsin/src/softfloat.c:340]   --->   Operation 83 'zext' 'zext_ln340' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i1.i62, i1 %zSign_read, i1 0, i62 %zext_ln340" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:340]   --->   Operation 84 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.75ns)   --->   "%br_ln340 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat.c:340]   --->   Operation 85 'br' 'br_ln340' <Predicate = true> <Delay = 0.75>

State 6 <SV = 1> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>

State 9 <SV = 4> <Delay = 2.69>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %a_read, i32 51, i32 62" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 86 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%and_ln100_9 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_36, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 87 'bitconcatenate' 'and_ln100_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (1.35ns)   --->   "%icmp_ln100_37 = icmp_eq  i63 %and_ln100_9, i63 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 88 'icmp' 'icmp_ln100_37' <Predicate = true> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.14ns)   --->   "%and_ln100_21 = and i1 %icmp_ln100_37, i1 %icmp_ln100_38" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 89 'and' 'and_ln100_21' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln87_7)   --->   "%shl_ln87_7 = shl i64 %b_read, i64 1" [benchmarks/chstone/dfsin/src/softfloat-specialize:87->benchmarks/chstone/dfsin/src/softfloat-specialize:117->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 90 'shl' 'shl_ln87_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (1.36ns) (out node of the LUT)   --->   "%icmp_ln87_7 = icmp_ugt  i64 %shl_ln87_7, i64 18437736874454810624" [benchmarks/chstone/dfsin/src/softfloat-specialize:87->benchmarks/chstone/dfsin/src/softfloat-specialize:117->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 91 'icmp' 'icmp_ln87_7' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %b_read, i32 51, i32 62" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 92 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%and_ln100_1 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_37, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 93 'bitconcatenate' 'and_ln100_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (1.35ns)   --->   "%icmp_ln100_39 = icmp_eq  i63 %and_ln100_1, i63 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 94 'icmp' 'icmp_ln100_39' <Predicate = true> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.14ns)   --->   "%and_ln100_22 = and i1 %icmp_ln100_39, i1 %icmp_ln100_40" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 95 'and' 'and_ln100_22' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%or_ln119_7 = or i64 %a_read, i64 2251799813685248" [benchmarks/chstone/dfsin/src/softfloat-specialize:119->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 96 'or' 'or_ln119_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%or_ln120_7 = or i64 %b_read, i64 2251799813685248" [benchmarks/chstone/dfsin/src/softfloat-specialize:120->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 97 'or' 'or_ln120_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln69_9 = or i32 %float_exception_flags_load, i32 16" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat-specialize:122->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 98 'or' 'or_ln69_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.14ns)   --->   "%or_ln121_7 = or i1 %and_ln100_21, i1 %and_ln100_22" [benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 99 'or' 'or_ln121_7' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.75ns)   --->   "%br_ln123 = br i1 %and_ln100_22, void %cond.false.i78, void %cleanup" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 100 'br' 'br_ln123' <Predicate = true> <Delay = 0.75>
ST_9 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln123_18)   --->   "%select_ln123_17 = select i1 %icmp_ln87_7, i64 %or_ln120_7, i64 %or_ln119_7" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 101 'select' 'select_ln123_17' <Predicate = (!and_ln100_22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln123_18 = select i1 %and_ln100_21, i64 %or_ln119_7, i64 %select_ln123_17" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 102 'select' 'select_ln123_18' <Predicate = (!and_ln100_22)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.75ns)   --->   "%br_ln123 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 103 'br' 'br_ln123' <Predicate = (!and_ln100_22)> <Delay = 0.75>

State 10 <SV = 2> <Delay = 1.81>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln341_cast = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i2.i52.i9, i2 2, i52 %empty_34, i9 0" [benchmarks/chstone/dfsin/src/softfloat.c:341]   --->   Operation 104 'bitconcatenate' 'zext_ln341_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i63 %zext_ln341_cast" [benchmarks/chstone/dfsin/src/softfloat.c:341]   --->   Operation 105 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (1.35ns)   --->   "%zSig = add i64 %zext_ln341, i64 %zext_ln289_2" [benchmarks/chstone/dfsin/src/softfloat.c:341]   --->   Operation 106 'add' 'zSig' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.46ns)   --->   "%br_ln343 = br void %roundAndPack" [benchmarks/chstone/dfsin/src/softfloat.c:343]   --->   Operation 107 'br' 'br_ln343' <Predicate = true> <Delay = 0.46>

State 11 <SV = 1> <Delay = 3.37>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln322 = zext i62 %select_ln322" [benchmarks/chstone/dfsin/src/softfloat.c:322]   --->   Operation 108 'zext' 'zext_ln322' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.99ns)   --->   "%sub_ln328 = sub i12 0, i12 %expDiff_8" [benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 109 'sub' 'sub_ln328' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (0.99ns)   --->   "%icmp_ln67_3 = icmp_eq  i12 %expDiff_8, i12 0" [benchmarks/chstone/dfsin/src/softfloat-macros:67->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 110 'icmp' 'icmp_ln67_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (0.54ns)   --->   "%br_ln67 = br i1 %icmp_ln67_3, void %if.else.i41, void %if.end46" [benchmarks/chstone/dfsin/src/softfloat-macros:67->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 111 'br' 'br_ln67' <Predicate = true> <Delay = 0.54>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %sub_ln328, i32 6, i32 11" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 112 'partselect' 'tmp_49' <Predicate = (!icmp_ln67_3)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.84ns)   --->   "%icmp_ln71_3 = icmp_slt  i6 %tmp_49, i6 1" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 113 'icmp' 'icmp_ln71_3' <Predicate = (!icmp_ln67_3)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_3, void %if.else5.i53, void %if.then2.i50" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 114 'br' 'br_ln71' <Predicate = (!icmp_ln67_3)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (1.35ns)   --->   "%z_20 = icmp_ne  i62 %select_ln322, i62 0" [benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 115 'icmp' 'z_20' <Predicate = (!icmp_ln67_3 & !icmp_ln71_3)> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln77_3 = zext i1 %z_20" [benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 116 'zext' 'zext_ln77_3' <Predicate = (!icmp_ln67_3 & !icmp_ln71_3)> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.54ns)   --->   "%br_ln0 = br void %if.end46"   --->   Operation 117 'br' 'br_ln0' <Predicate = (!icmp_ln67_3 & !icmp_ln71_3)> <Delay = 0.54>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln73_9 = zext i12 %sub_ln328" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 118 'zext' 'zext_ln73_9' <Predicate = (!icmp_ln67_3 & icmp_ln71_3)> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (1.31ns)   --->   "%lshr_ln73_3 = lshr i64 %zext_ln322, i64 %zext_ln73_9" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 119 'lshr' 'lshr_ln73_3' <Predicate = (!icmp_ln67_3 & icmp_ln71_3)> <Delay = 1.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln73_10 = zext i6 %trunc_ln290_2" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 120 'zext' 'zext_ln73_10' <Predicate = (!icmp_ln67_3 & icmp_ln71_3)> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (1.31ns)   --->   "%shl_ln73_3 = shl i64 %zext_ln322, i64 %zext_ln73_10" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 121 'shl' 'shl_ln73_3' <Predicate = (!icmp_ln67_3 & icmp_ln71_3)> <Delay = 1.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [1/1] (1.36ns)   --->   "%icmp_ln73_3 = icmp_ne  i64 %shl_ln73_3, i64 0" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 122 'icmp' 'icmp_ln73_3' <Predicate = (!icmp_ln67_3 & icmp_ln71_3)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln73_3 = trunc i64 %lshr_ln73_3" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 123 'trunc' 'trunc_ln73_3' <Predicate = (!icmp_ln67_3 & icmp_ln71_3)> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.14ns)   --->   "%or_ln73_3 = or i1 %trunc_ln73_3, i1 %icmp_ln73_3" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 124 'or' 'or_ln73_3' <Predicate = (!icmp_ln67_3 & icmp_ln71_3)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_s = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %lshr_ln73_3, i32 1, i32 63" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 125 'partselect' 'tmp_s' <Predicate = (!icmp_ln67_3 & icmp_ln71_3)> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%z_19 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_s, i1 %or_ln73_3" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 126 'bitconcatenate' 'z_19' <Predicate = (!icmp_ln67_3 & icmp_ln71_3)> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.54ns)   --->   "%br_ln74 = br void %if.end46" [benchmarks/chstone/dfsin/src/softfloat-macros:74->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 127 'br' 'br_ln74' <Predicate = (!icmp_ln67_3 & icmp_ln71_3)> <Delay = 0.54>

State 12 <SV = 1> <Delay = 0.00>

State 13 <SV = 2> <Delay = 0.00>

State 14 <SV = 3> <Delay = 0.00>

State 15 <SV = 4> <Delay = 2.69>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %a_read, i32 51, i32 62" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 128 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%and_ln100_7 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_34, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 129 'bitconcatenate' 'and_ln100_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (1.35ns)   --->   "%icmp_ln100_33 = icmp_eq  i63 %and_ln100_7, i63 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 130 'icmp' 'icmp_ln100_33' <Predicate = true> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 131 [1/1] (0.14ns)   --->   "%and_ln100_19 = and i1 %icmp_ln100_33, i1 %icmp_ln100_34" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 131 'and' 'and_ln100_19' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln87_6)   --->   "%shl_ln87_6 = shl i64 %b_read, i64 1" [benchmarks/chstone/dfsin/src/softfloat-specialize:87->benchmarks/chstone/dfsin/src/softfloat-specialize:117->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 132 'shl' 'shl_ln87_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (1.36ns) (out node of the LUT)   --->   "%icmp_ln87_6 = icmp_ugt  i64 %shl_ln87_6, i64 18437736874454810624" [benchmarks/chstone/dfsin/src/softfloat-specialize:87->benchmarks/chstone/dfsin/src/softfloat-specialize:117->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 133 'icmp' 'icmp_ln87_6' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %b_read, i32 51, i32 62" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 134 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%and_ln100_8 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_35, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 135 'bitconcatenate' 'and_ln100_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (1.35ns)   --->   "%icmp_ln100_35 = icmp_eq  i63 %and_ln100_8, i63 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 136 'icmp' 'icmp_ln100_35' <Predicate = true> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 137 [1/1] (0.14ns)   --->   "%and_ln100_20 = and i1 %icmp_ln100_35, i1 %icmp_ln100_36" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 137 'and' 'and_ln100_20' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%or_ln119_6 = or i64 %a_read, i64 2251799813685248" [benchmarks/chstone/dfsin/src/softfloat-specialize:119->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 138 'or' 'or_ln119_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%or_ln120_6 = or i64 %b_read, i64 2251799813685248" [benchmarks/chstone/dfsin/src/softfloat-specialize:120->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 139 'or' 'or_ln120_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%or_ln69_8 = or i32 %float_exception_flags_load, i32 16" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat-specialize:122->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 140 'or' 'or_ln69_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.14ns)   --->   "%or_ln121_6 = or i1 %and_ln100_19, i1 %and_ln100_20" [benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 141 'or' 'or_ln121_6' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 142 [1/1] (0.75ns)   --->   "%br_ln123 = br i1 %and_ln100_20, void %cond.false.i32, void %cleanup" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 142 'br' 'br_ln123' <Predicate = true> <Delay = 0.75>
ST_15 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln123_16)   --->   "%select_ln123_15 = select i1 %icmp_ln87_6, i64 %or_ln120_6, i64 %or_ln119_6" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 143 'select' 'select_ln123_15' <Predicate = (!and_ln100_20)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 144 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln123_16 = select i1 %and_ln100_19, i64 %or_ln119_6, i64 %select_ln123_15" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 144 'select' 'select_ln123_16' <Predicate = (!and_ln100_20)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 145 [1/1] (0.75ns)   --->   "%br_ln123 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 145 'br' 'br_ln123' <Predicate = (!and_ln100_20)> <Delay = 0.75>

State 16 <SV = 4> <Delay = 0.75>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %zSign_read, i63 0" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:320]   --->   Operation 146 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%or_ln146 = or i64 %shl_ln, i64 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:320]   --->   Operation 147 'or' 'or_ln146' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (0.75ns)   --->   "%br_ln320 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat.c:320]   --->   Operation 148 'br' 'br_ln320' <Predicate = true> <Delay = 0.75>

State 17 <SV = 1> <Delay = 3.51>
ST_17 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln307 = zext i62 %select_ln307" [benchmarks/chstone/dfsin/src/softfloat.c:307]   --->   Operation 149 'zext' 'zext_ln307' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 150 [1/1] (0.96ns)   --->   "%icmp_ln67 = icmp_eq  i11 %expDiff_6, i11 0" [benchmarks/chstone/dfsin/src/softfloat-macros:67->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 150 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 151 [1/1] (0.54ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %if.else.i, void %if.end46" [benchmarks/chstone/dfsin/src/softfloat-macros:67->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 151 'br' 'br_ln67' <Predicate = true> <Delay = 0.54>
ST_17 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %expDiff_6, i32 6, i32 10" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 152 'partselect' 'tmp_48' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_17 : Operation 153 [1/1] (0.82ns)   --->   "%icmp_ln71 = icmp_eq  i5 %tmp_48, i5 0" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 153 'icmp' 'icmp_ln71' <Predicate = (!icmp_ln67)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %if.else5.i, void %if.then2.i" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 154 'br' 'br_ln71' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_17 : Operation 155 [1/1] (1.35ns)   --->   "%z_18 = icmp_ne  i62 %select_ln307, i62 0" [benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 155 'icmp' 'z_18' <Predicate = (!icmp_ln67 & !icmp_ln71)> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i1 %z_18" [benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 156 'zext' 'zext_ln77' <Predicate = (!icmp_ln67 & !icmp_ln71)> <Delay = 0.00>
ST_17 : Operation 157 [1/1] (0.54ns)   --->   "%br_ln0 = br void %if.end46"   --->   Operation 157 'br' 'br_ln0' <Predicate = (!icmp_ln67 & !icmp_ln71)> <Delay = 0.54>
ST_17 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i11 %expDiff_6" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 158 'zext' 'zext_ln73' <Predicate = (!icmp_ln67 & icmp_ln71)> <Delay = 0.00>
ST_17 : Operation 159 [1/1] (1.31ns)   --->   "%lshr_ln73 = lshr i64 %zext_ln307, i64 %zext_ln73" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 159 'lshr' 'lshr_ln73' <Predicate = (!icmp_ln67 & icmp_ln71)> <Delay = 1.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 160 [1/1] (0.84ns)   --->   "%sub_ln73 = sub i6 0, i6 %trunc_ln290_1" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 160 'sub' 'sub_ln73' <Predicate = (!icmp_ln67 & icmp_ln71)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln73_8 = zext i6 %sub_ln73" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 161 'zext' 'zext_ln73_8' <Predicate = (!icmp_ln67 & icmp_ln71)> <Delay = 0.00>
ST_17 : Operation 162 [1/1] (1.31ns)   --->   "%shl_ln73 = shl i64 %zext_ln307, i64 %zext_ln73_8" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 162 'shl' 'shl_ln73' <Predicate = (!icmp_ln67 & icmp_ln71)> <Delay = 1.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 163 [1/1] (1.36ns)   --->   "%icmp_ln73 = icmp_ne  i64 %shl_ln73, i64 0" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 163 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln67 & icmp_ln71)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i64 %lshr_ln73" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 164 'trunc' 'trunc_ln73' <Predicate = (!icmp_ln67 & icmp_ln71)> <Delay = 0.00>
ST_17 : Operation 165 [1/1] (0.00ns)   --->   "%tmp = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %lshr_ln73, i32 1, i32 63" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 165 'partselect' 'tmp' <Predicate = (!icmp_ln67 & icmp_ln71)> <Delay = 0.00>

State 18 <SV = 2> <Delay = 2.95>
ST_18 : Operation 166 [1/1] (0.14ns)   --->   "%or_ln73 = or i1 %trunc_ln73, i1 %icmp_ln73" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 166 'or' 'or_ln73' <Predicate = (icmp_ln299 & !icmp_ln67 & icmp_ln71)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 167 [1/1] (0.00ns)   --->   "%z = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp, i1 %or_ln73" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 167 'bitconcatenate' 'z' <Predicate = (icmp_ln299 & !icmp_ln67 & icmp_ln71)> <Delay = 0.00>
ST_18 : Operation 168 [1/1] (0.54ns)   --->   "%br_ln74 = br void %if.end46" [benchmarks/chstone/dfsin/src/softfloat-macros:74->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 168 'br' 'br_ln74' <Predicate = (icmp_ln299 & !icmp_ln67 & icmp_ln71)> <Delay = 0.54>
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "%bSig_11 = phi i64 %zext_ln289_2, void %if.then2.i50, i64 %zext_ln289_2, void %if.else5.i53, i64 %z, void %if.then2.i, i64 %zext_ln77, void %if.else5.i, i64 %zext_ln307, void %if.end9, i64 %zext_ln289_2, void %if.end23"   --->   Operation 169 'phi' 'bSig_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%aSig_12 = phi i64 %z_19, void %if.then2.i50, i64 %zext_ln77_3, void %if.else5.i53, i64 %zext_ln289, void %if.then2.i, i64 %zext_ln289, void %if.else5.i, i64 %zext_ln289, void %if.end9, i64 %zext_ln322, void %if.end23"   --->   Operation 170 'phi' 'aSig_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 171 [1/1] (0.00ns)   --->   "%zExp_4 = phi i11 %bExp, void %if.then2.i50, i11 %bExp, void %if.else5.i53, i11 %aExp, void %if.then2.i, i11 %aExp, void %if.else5.i, i11 %aExp, void %if.end9, i11 %bExp, void %if.end23"   --->   Operation 171 'phi' 'zExp_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln289_4 = zext i11 %zExp_4" [benchmarks/chstone/dfsin/src/softfloat.c:289]   --->   Operation 172 'zext' 'zext_ln289_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node zSig_7)   --->   "%aSig_13 = or i64 %aSig_12, i64 2305843009213693952" [benchmarks/chstone/dfsin/src/softfloat.c:345]   --->   Operation 173 'or' 'aSig_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (1.36ns) (out node of the LUT)   --->   "%zSig_7 = add i64 %aSig_13, i64 %bSig_11" [benchmarks/chstone/dfsin/src/softfloat.c:346]   --->   Operation 174 'add' 'zSig_7' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node zSig_8)   --->   "%zSig_6 = shl i64 %zSig_7, i64 1" [benchmarks/chstone/dfsin/src/softfloat.c:346]   --->   Operation 175 'shl' 'zSig_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 176 [1/1] (0.96ns)   --->   "%zExp_6 = add i12 %zext_ln289_4, i12 4095" [benchmarks/chstone/dfsin/src/softfloat.c:347]   --->   Operation 176 'add' 'zExp_6' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %zSig_7, i32 62" [benchmarks/chstone/dfsin/src/softfloat.c:348]   --->   Operation 177 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 178 [1/1] (0.36ns)   --->   "%zExp_7 = select i1 %tmp_50, i12 %zext_ln289_4, i12 %zExp_6" [benchmarks/chstone/dfsin/src/softfloat.c:348]   --->   Operation 178 'select' 'zExp_7' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 179 [1/1] (0.43ns) (out node of the LUT)   --->   "%zSig_8 = select i1 %tmp_50, i64 %zSig_7, i64 %zSig_6" [benchmarks/chstone/dfsin/src/softfloat.c:348]   --->   Operation 179 'select' 'zSig_8' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 180 [1/1] (0.46ns)   --->   "%br_ln348 = br void %roundAndPack" [benchmarks/chstone/dfsin/src/softfloat.c:348]   --->   Operation 180 'br' 'br_ln348' <Predicate = true> <Delay = 0.46>

State 19 <SV = 3> <Delay = 3.27>
ST_19 : Operation 181 [1/1] (0.00ns)   --->   "%zExp = phi i12 %zExp_7, void %if.end46, i12 %zext_ln288, void %if.end42"   --->   Operation 181 'phi' 'zExp' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 182 [1/1] (0.00ns)   --->   "%zSig_9 = phi i64 %zSig_8, void %if.end46, i64 %zSig, void %if.end42"   --->   Operation 182 'phi' 'zSig_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln289 = trunc i12 %zExp" [benchmarks/chstone/dfsin/src/softfloat.c:289]   --->   Operation 183 'trunc' 'trunc_ln289' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 184 [1/1] (0.00ns)   --->   "%roundBits = trunc i64 %zSig_9" [benchmarks/chstone/dfsin/src/softfloat.c:203->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 184 'trunc' 'roundBits' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 185 [1/1] (0.99ns)   --->   "%icmp_ln204 = icmp_ugt  i12 %zExp, i12 2044" [benchmarks/chstone/dfsin/src/softfloat.c:204->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 185 'icmp' 'icmp_ln204' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 186 [1/1] (0.46ns)   --->   "%br_ln204 = br i1 %icmp_ln204, void %if.end41.i, void %if.then18.i" [benchmarks/chstone/dfsin/src/softfloat.c:204->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 186 'br' 'br_ln204' <Predicate = true> <Delay = 0.46>
ST_19 : Operation 187 [1/1] (0.99ns)   --->   "%icmp_ln206 = icmp_sgt  i12 %zExp, i12 2045" [benchmarks/chstone/dfsin/src/softfloat.c:206->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 187 'icmp' 'icmp_ln206' <Predicate = (icmp_ln204)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln207 = br i1 %icmp_ln206, void %lor.lhs.false.i, void %if.then26.i" [benchmarks/chstone/dfsin/src/softfloat.c:207->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 188 'br' 'br_ln207' <Predicate = (icmp_ln204)> <Delay = 0.00>
ST_19 : Operation 189 [1/1] (0.99ns)   --->   "%icmp_ln207 = icmp_eq  i12 %zExp, i12 2045" [benchmarks/chstone/dfsin/src/softfloat.c:207->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 189 'icmp' 'icmp_ln207' <Predicate = (icmp_ln204 & !icmp_ln206)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 190 [1/1] (1.36ns)   --->   "%add_ln207 = add i64 %zSig_9, i64 512" [benchmarks/chstone/dfsin/src/softfloat.c:207->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 190 'add' 'add_ln207' <Predicate = (icmp_ln204 & !icmp_ln206)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln207, i32 63" [benchmarks/chstone/dfsin/src/softfloat.c:207->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 191 'bitselect' 'tmp_51' <Predicate = (icmp_ln204 & !icmp_ln206)> <Delay = 0.00>
ST_19 : Operation 192 [1/1] (0.14ns)   --->   "%and_ln207 = and i1 %icmp_ln207, i1 %tmp_51" [benchmarks/chstone/dfsin/src/softfloat.c:207->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 192 'and' 'and_ln207' <Predicate = (icmp_ln204 & !icmp_ln206)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln207 = br i1 %and_ln207, void %if.end29.i, void %if.then26.i" [benchmarks/chstone/dfsin/src/softfloat.c:207->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 193 'br' 'br_ln207' <Predicate = (icmp_ln204 & !icmp_ln206)> <Delay = 0.00>
ST_19 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %zExp, i32 11" [benchmarks/chstone/dfsin/src/softfloat.c:212->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 194 'bitselect' 'tmp_52' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207)> <Delay = 0.00>
ST_19 : Operation 195 [1/1] (0.46ns)   --->   "%br_ln212 = br i1 %tmp_52, void %if.end41.i, void %if.then31.i" [benchmarks/chstone/dfsin/src/softfloat.c:212->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 195 'br' 'br_ln212' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207)> <Delay = 0.46>
ST_19 : Operation 196 [1/1] (0.99ns)   --->   "%sub_ln217 = sub i12 0, i12 %zExp" [benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 196 'sub' 'sub_ln217' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i2 @_ssdm_op_PartSelect.i2.i12.i32.i32, i12 %sub_ln217, i32 6, i32 7" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 197 'partselect' 'tmp_53' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52)> <Delay = 0.00>
ST_19 : Operation 198 [1/1] (0.62ns)   --->   "%icmp_ln71_4 = icmp_eq  i2 %tmp_53, i2 1" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 198 'icmp' 'icmp_ln71_4' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_4, void %if.then2.i.i, void %if.else5.i.i" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 199 'br' 'br_ln71' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52)> <Delay = 0.00>
ST_19 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln73_11 = zext i12 %sub_ln217" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 200 'zext' 'zext_ln73_11' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52 & !icmp_ln71_4)> <Delay = 0.00>
ST_19 : Operation 201 [1/1] (1.30ns)   --->   "%lshr_ln73_4 = lshr i64 %zSig_9, i64 %zext_ln73_11" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 201 'lshr' 'lshr_ln73_4' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52 & !icmp_ln71_4)> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln73_12 = zext i6 %trunc_ln289" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 202 'zext' 'zext_ln73_12' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52 & !icmp_ln71_4)> <Delay = 0.00>
ST_19 : Operation 203 [1/1] (1.30ns)   --->   "%shl_ln73_4 = shl i64 %zSig_9, i64 %zext_ln73_12" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 203 'shl' 'shl_ln73_4' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52 & !icmp_ln71_4)> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 204 [1/1] (1.36ns)   --->   "%icmp_ln73_4 = icmp_ne  i64 %shl_ln73_4, i64 0" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 204 'icmp' 'icmp_ln73_4' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52 & !icmp_ln71_4)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln73_4 = trunc i64 %lshr_ln73_4" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 205 'trunc' 'trunc_ln73_4' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52 & !icmp_ln71_4)> <Delay = 0.00>
ST_19 : Operation 206 [1/1] (0.14ns)   --->   "%or_ln73_4 = or i1 %trunc_ln73_4, i1 %icmp_ln73_4" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 206 'or' 'or_ln73_4' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52 & !icmp_ln71_4)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %lshr_ln73_4, i32 1, i32 63" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 207 'partselect' 'tmp_1' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52 & !icmp_ln71_4)> <Delay = 0.00>
ST_19 : Operation 208 [1/1] (0.00ns)   --->   "%z_22 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_1, i1 %or_ln73_4" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 208 'bitconcatenate' 'z_22' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52 & !icmp_ln71_4)> <Delay = 0.00>
ST_19 : Operation 209 [1/1] (0.46ns)   --->   "%br_ln74 = br void %shift64RightJamming.exit.i" [benchmarks/chstone/dfsin/src/softfloat-macros:74->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 209 'br' 'br_ln74' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52 & !icmp_ln71_4)> <Delay = 0.46>
ST_19 : Operation 210 [1/1] (1.36ns)   --->   "%z_21 = icmp_ne  i64 %zSig_9, i64 0" [benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 210 'icmp' 'z_21' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52 & icmp_ln71_4)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln77_4 = zext i1 %z_21" [benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 211 'zext' 'zext_ln77_4' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52 & icmp_ln71_4)> <Delay = 0.00>
ST_19 : Operation 212 [1/1] (0.46ns)   --->   "%br_ln0 = br void %shift64RightJamming.exit.i"   --->   Operation 212 'br' 'br_ln0' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52 & icmp_ln71_4)> <Delay = 0.46>

State 20 <SV = 4> <Delay = 3.41>
ST_20 : Operation 213 [1/1] (0.00ns)   --->   "%z_23 = phi i64 %z_22, void %if.then2.i.i, i64 %zext_ln77_4, void %if.else5.i.i"   --->   Operation 213 'phi' 'z_23' <Predicate = (icmp_ln204 & tmp_52)> <Delay = 0.00>
ST_20 : Operation 214 [1/1] (0.00ns)   --->   "%roundBits_7 = trunc i64 %z_23" [benchmarks/chstone/dfsin/src/softfloat.c:219->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 214 'trunc' 'roundBits_7' <Predicate = (icmp_ln204 & tmp_52)> <Delay = 0.00>
ST_20 : Operation 215 [1/1] (0.93ns)   --->   "%icmp_ln220 = icmp_eq  i10 %roundBits_7, i10 0" [benchmarks/chstone/dfsin/src/softfloat.c:220->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 215 'icmp' 'icmp_ln220' <Predicate = (icmp_ln204 & tmp_52)> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node select_ln220)   --->   "%or_ln69_11 = or i32 %float_exception_flags_load, i32 4" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat.c:221->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 216 'or' 'or_ln69_11' <Predicate = (icmp_ln204 & tmp_52)> <Delay = 0.00>
ST_20 : Operation 217 [1/1] (0.14ns)   --->   "%xor_ln220 = xor i1 %icmp_ln220, i1 1" [benchmarks/chstone/dfsin/src/softfloat.c:220->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 217 'xor' 'xor_ln220' <Predicate = (icmp_ln204 & tmp_52)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 218 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln220 = select i1 %icmp_ln220, i32 %float_exception_flags_load, i32 %or_ln69_11" [benchmarks/chstone/dfsin/src/softfloat.c:220->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 218 'select' 'select_ln220' <Predicate = (icmp_ln204 & tmp_52)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 219 [1/1] (0.46ns)   --->   "%br_ln222 = br void %if.end41.i" [benchmarks/chstone/dfsin/src/softfloat.c:222->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 219 'br' 'br_ln222' <Predicate = (icmp_ln204 & tmp_52)> <Delay = 0.46>
ST_20 : Operation 220 [1/1] (0.00ns)   --->   "%empty_35 = phi i64 %z_23, void %shift64RightJamming.exit.i, i64 %zSig_9, void %if.end29.i, i64 %zSig_9, void %roundAndPack"   --->   Operation 220 'phi' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 221 [1/1] (0.00ns)   --->   "%roundBits_8 = phi i10 %roundBits_7, void %shift64RightJamming.exit.i, i10 %roundBits, void %if.end29.i, i10 %roundBits, void %roundAndPack"   --->   Operation 221 'phi' 'roundBits_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 222 [1/1] (0.93ns)   --->   "%icmp_ln224 = icmp_ne  i10 %roundBits_8, i10 0" [benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 222 'icmp' 'icmp_ln224' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 223 [1/1] (1.36ns)   --->   "%add_ln226 = add i64 %empty_35, i64 512" [benchmarks/chstone/dfsin/src/softfloat.c:226->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 223 'add' 'add_ln226' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node and_ln227)   --->   "%trunc_ln = partselect i54 @_ssdm_op_PartSelect.i54.i64.i32.i32, i64 %add_ln226, i32 10, i32 63" [benchmarks/chstone/dfsin/src/softfloat.c:227->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 224 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 225 [1/1] (0.93ns)   --->   "%icmp_ln227 = icmp_eq  i10 %roundBits_8, i10 512" [benchmarks/chstone/dfsin/src/softfloat.c:227->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 225 'icmp' 'icmp_ln227' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node and_ln227)   --->   "%zext_ln227 = zext i1 %icmp_ln227" [benchmarks/chstone/dfsin/src/softfloat.c:227->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 226 'zext' 'zext_ln227' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node and_ln227)   --->   "%xor_ln227 = xor i2 %zext_ln227, i2 3" [benchmarks/chstone/dfsin/src/softfloat.c:227->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 227 'xor' 'xor_ln227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node and_ln227)   --->   "%sext_ln227 = sext i2 %xor_ln227" [benchmarks/chstone/dfsin/src/softfloat.c:227->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 228 'sext' 'sext_ln227' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 229 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln227 = and i54 %trunc_ln, i54 %sext_ln227" [benchmarks/chstone/dfsin/src/softfloat.c:227->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 229 'and' 'and_ln227' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 5> <Delay = 3.44>
ST_21 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node or_ln224)   --->   "%float_exception_flags_flag_4 = phi i1 %xor_ln220, void %shift64RightJamming.exit.i, i1 0, void %if.end29.i, i1 0, void %roundAndPack" [benchmarks/chstone/dfsin/src/softfloat.c:220->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 230 'phi' 'float_exception_flags_flag_4' <Predicate = (icmp_ln299 & !icmp_ln301 & !icmp_ln206 & !and_ln207) | (icmp_ln299 & !icmp_ln301 & !icmp_ln204) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln204) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln204)> <Delay = 0.00>
ST_21 : Operation 231 [1/1] (0.00ns)   --->   "%float_exception_flags_loc_1 = phi i32 %select_ln220, void %shift64RightJamming.exit.i, i32 %float_exception_flags_load, void %if.end29.i, i32 %float_exception_flags_load, void %roundAndPack" [benchmarks/chstone/dfsin/src/softfloat.c:220->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 231 'phi' 'float_exception_flags_loc_1' <Predicate = (icmp_ln299 & !icmp_ln301 & !icmp_ln206 & !and_ln207) | (icmp_ln299 & !icmp_ln301 & !icmp_ln204) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln204) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln204)> <Delay = 0.00>
ST_21 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node add_ln146)   --->   "%zExp_assign_8 = phi i12 0, void %shift64RightJamming.exit.i, i12 %zExp, void %if.end29.i, i12 %zExp, void %roundAndPack"   --->   Operation 232 'phi' 'zExp_assign_8' <Predicate = (icmp_ln299 & !icmp_ln301 & !icmp_ln206 & !and_ln207) | (icmp_ln299 & !icmp_ln301 & !icmp_ln204) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln204) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln204)> <Delay = 0.00>
ST_21 : Operation 233 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln224 = or i1 %float_exception_flags_flag_4, i1 %icmp_ln224" [benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 233 'or' 'or_ln224' <Predicate = (icmp_ln299 & !icmp_ln301 & !icmp_ln206 & !and_ln207) | (icmp_ln299 & !icmp_ln301 & !icmp_ln204) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln204) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln204)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln224 = trunc i32 %float_exception_flags_loc_1" [benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 234 'trunc' 'trunc_ln224' <Predicate = (icmp_ln299 & !icmp_ln301 & !icmp_ln206 & !and_ln207) | (icmp_ln299 & !icmp_ln301 & !icmp_ln204) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln204) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln204)> <Delay = 0.00>
ST_21 : Operation 235 [1/1] (0.14ns)   --->   "%or_ln224_5 = or i1 %trunc_ln224, i1 %icmp_ln224" [benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 235 'or' 'or_ln224_5' <Predicate = (icmp_ln299 & !icmp_ln301 & !icmp_ln206 & !and_ln207) | (icmp_ln299 & !icmp_ln301 & !icmp_ln204) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln204) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln204)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %float_exception_flags_loc_1, i32 1, i32 31" [benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 236 'partselect' 'tmp_2' <Predicate = (icmp_ln299 & !icmp_ln301 & !icmp_ln206 & !and_ln207) | (icmp_ln299 & !icmp_ln301 & !icmp_ln204) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln204) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln204)> <Delay = 0.00>
ST_21 : Operation 237 [1/1] (0.00ns)   --->   "%or_ln224_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_2, i1 %or_ln224_5" [benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 237 'bitconcatenate' 'or_ln224_4' <Predicate = (icmp_ln299 & !icmp_ln301 & !icmp_ln206 & !and_ln207) | (icmp_ln299 & !icmp_ln301 & !icmp_ln204) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln204) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln204)> <Delay = 0.00>
ST_21 : Operation 238 [1/1] (1.32ns)   --->   "%icmp_ln228 = icmp_eq  i54 %and_ln227, i54 0" [benchmarks/chstone/dfsin/src/softfloat.c:228->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 238 'icmp' 'icmp_ln228' <Predicate = (icmp_ln299 & !icmp_ln301 & !icmp_ln206 & !and_ln207) | (icmp_ln299 & !icmp_ln301 & !icmp_ln204) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln204) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln204)> <Delay = 1.32> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node add_ln146)   --->   "%select_ln146 = select i1 %icmp_ln228, i12 0, i12 %zExp_assign_8" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:230->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 239 'select' 'select_ln146' <Predicate = (icmp_ln299 & !icmp_ln301 & !icmp_ln206 & !and_ln207) | (icmp_ln299 & !icmp_ln301 & !icmp_ln204) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln204) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln204)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node add_ln146)   --->   "%shl_ln146_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i12.i52, i12 %select_ln146, i52 0" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:230->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 240 'bitconcatenate' 'shl_ln146_3' <Predicate = (icmp_ln299 & !icmp_ln301 & !icmp_ln206 & !and_ln207) | (icmp_ln299 & !icmp_ln301 & !icmp_ln204) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln204) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln204)> <Delay = 0.00>
ST_21 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node add_ln146)   --->   "%or_ln146_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i9.i54, i1 %zSign_read, i9 0, i54 %and_ln227" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:230->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 241 'bitconcatenate' 'or_ln146_s' <Predicate = (icmp_ln299 & !icmp_ln301 & !icmp_ln206 & !and_ln207) | (icmp_ln299 & !icmp_ln301 & !icmp_ln204) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln204) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln204)> <Delay = 0.00>
ST_21 : Operation 242 [1/1] (1.36ns) (out node of the LUT)   --->   "%add_ln146 = add i64 %shl_ln146_3, i64 %or_ln146_s" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:230->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 242 'add' 'add_ln146' <Predicate = (icmp_ln299 & !icmp_ln301 & !icmp_ln206 & !and_ln207) | (icmp_ln299 & !icmp_ln301 & !icmp_ln204) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln204) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln204)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 243 [1/1] (0.75ns)   --->   "%br_ln230 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat.c:230->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 243 'br' 'br_ln230' <Predicate = (icmp_ln299 & !icmp_ln301 & !icmp_ln206 & !and_ln207) | (icmp_ln299 & !icmp_ln301 & !icmp_ln204) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln204) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln204)> <Delay = 0.75>
ST_21 : Operation 244 [1/1] (0.00ns)   --->   "%float_exception_flags_flag_6 = phi i1 0, void %if.then6, i1 %or_ln121, void %if.then7, i1 %or_ln121, void %cond.false.i, i1 1, void %if.then26.i, i1 %or_ln224, void %if.end41.i, i1 0, void %if.end21, i1 %or_ln121_6, void %if.then19, i1 %or_ln121_6, void %cond.false.i32, i1 0, void %if.then40, i1 0, void %if.then32, i1 %or_ln121_7, void %if.then35, i1 %or_ln121_7, void %cond.false.i78" [benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 244 'phi' 'float_exception_flags_flag_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 245 [1/1] (0.00ns)   --->   "%float_exception_flags_new_6 = phi i32 0, void %if.then6, i32 %or_ln69, void %if.then7, i32 %or_ln69, void %cond.false.i, i32 %or_ln69_10, void %if.then26.i, i32 %or_ln224_4, void %if.end41.i, i32 0, void %if.end21, i32 %or_ln69_8, void %if.then19, i32 %or_ln69_8, void %cond.false.i32, i32 0, void %if.then40, i32 0, void %if.then32, i32 %or_ln69_9, void %if.then35, i32 %or_ln69_9, void %cond.false.i78" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat-specialize:122->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 245 'phi' 'float_exception_flags_new_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 246 [1/1] (0.00ns)   --->   "%retval_0 = phi i64 %a_read, void %if.then6, i64 %or_ln120, void %if.then7, i64 %select_ln123_14, void %cond.false.i, i64 %or_ln146_6, void %if.then26.i, i64 %add_ln146, void %if.end41.i, i64 %or_ln146, void %if.end21, i64 %or_ln120_6, void %if.then19, i64 %select_ln123_16, void %cond.false.i32, i64 %or_ln, void %if.then40, i64 %a_read, void %if.then32, i64 %or_ln120_7, void %if.then35, i64 %select_ln123_18, void %cond.false.i78" [benchmarks/chstone/dfsin/src/softfloat-specialize:120->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 246 'phi' 'retval_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %float_exception_flags_flag_6, void %cleanup.new, void %mergeST" [benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 247 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 248 [1/1] (0.00ns)   --->   "%store_ln69 = store i32 %float_exception_flags_new_6, i32 %float_exception_flags" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat-specialize:122->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 248 'store' 'store_ln69' <Predicate = (float_exception_flags_flag_6)> <Delay = 0.00>
ST_21 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup.new"   --->   Operation 249 'br' 'br_ln0' <Predicate = (float_exception_flags_flag_6)> <Delay = 0.00>
ST_21 : Operation 250 [1/1] (0.00ns)   --->   "%ret_ln356 = ret i64 %retval_0" [benchmarks/chstone/dfsin/src/softfloat.c:356]   --->   Operation 250 'ret' 'ret_ln356' <Predicate = true> <Delay = 0.00>

State 22 <SV = 4> <Delay = 0.75>
ST_22 : Operation 251 [1/1] (0.00ns)   --->   "%or_ln69_10 = or i32 %float_exception_flags_load, i32 9" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat.c:209->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 251 'or' 'or_ln69_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 252 [1/1] (0.00ns)   --->   "%shl_ln146_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %zSign_read, i63 0" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:210->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 252 'bitconcatenate' 'shl_ln146_s' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 253 [1/1] (0.00ns)   --->   "%or_ln146_6 = or i64 %shl_ln146_s, i64 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:210->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 253 'or' 'or_ln146_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 254 [1/1] (0.75ns)   --->   "%br_ln210 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat.c:210->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 254 'br' 'br_ln210' <Predicate = true> <Delay = 0.75>

State 23 <SV = 1> <Delay = 0.00>

State 24 <SV = 2> <Delay = 0.00>

State 25 <SV = 3> <Delay = 0.00>

State 26 <SV = 4> <Delay = 2.69>
ST_26 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %a_read, i32 51, i32 62" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 255 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 256 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_32, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 256 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 257 [1/1] (1.35ns)   --->   "%icmp_ln100 = icmp_eq  i63 %and_ln, i63 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 257 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 258 [1/1] (0.14ns)   --->   "%and_ln100 = and i1 %icmp_ln100, i1 %icmp_ln100_30" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 258 'and' 'and_ln100' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln87)   --->   "%shl_ln87 = shl i64 %b_read, i64 1" [benchmarks/chstone/dfsin/src/softfloat-specialize:87->benchmarks/chstone/dfsin/src/softfloat-specialize:117->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 259 'shl' 'shl_ln87' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 260 [1/1] (1.36ns) (out node of the LUT)   --->   "%icmp_ln87 = icmp_ugt  i64 %shl_ln87, i64 18437736874454810624" [benchmarks/chstone/dfsin/src/softfloat-specialize:87->benchmarks/chstone/dfsin/src/softfloat-specialize:117->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 260 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %b_read, i32 51, i32 62" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 261 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 262 [1/1] (0.00ns)   --->   "%and_ln100_s = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_33, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 262 'bitconcatenate' 'and_ln100_s' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 263 [1/1] (1.35ns)   --->   "%icmp_ln100_31 = icmp_eq  i63 %and_ln100_s, i63 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 263 'icmp' 'icmp_ln100_31' <Predicate = true> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 264 [1/1] (0.14ns)   --->   "%and_ln100_18 = and i1 %icmp_ln100_31, i1 %icmp_ln100_32" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 264 'and' 'and_ln100_18' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 265 [1/1] (0.00ns)   --->   "%or_ln119 = or i64 %a_read, i64 2251799813685248" [benchmarks/chstone/dfsin/src/softfloat-specialize:119->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 265 'or' 'or_ln119' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 266 [1/1] (0.00ns)   --->   "%or_ln120 = or i64 %b_read, i64 2251799813685248" [benchmarks/chstone/dfsin/src/softfloat-specialize:120->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 266 'or' 'or_ln120' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 267 [1/1] (0.00ns)   --->   "%or_ln69 = or i32 %float_exception_flags_load, i32 16" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat-specialize:122->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 267 'or' 'or_ln69' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 268 [1/1] (0.14ns)   --->   "%or_ln121 = or i1 %and_ln100, i1 %and_ln100_18" [benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 268 'or' 'or_ln121' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 269 [1/1] (0.75ns)   --->   "%br_ln123 = br i1 %and_ln100_18, void %cond.false.i, void %cleanup" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 269 'br' 'br_ln123' <Predicate = true> <Delay = 0.75>
ST_26 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln123_14)   --->   "%select_ln123 = select i1 %icmp_ln87, i64 %or_ln120, i64 %or_ln119" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 270 'select' 'select_ln123' <Predicate = (!and_ln100_18)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 271 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln123_14 = select i1 %and_ln100, i64 %or_ln119, i64 %select_ln123" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 271 'select' 'select_ln123_14' <Predicate = (!and_ln100_18)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 272 [1/1] (0.75ns)   --->   "%br_ln123 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 272 'br' 'br_ln123' <Predicate = (!and_ln100_18)> <Delay = 0.75>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zSign]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ float_exception_flags]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
zSign_read                   (read          ) [ 001111111111111111111111111]
b_read                       (read          ) [ 000000111100111100000001111]
a_read                       (read          ) [ 011111111111111111111111111]
empty                        (trunc         ) [ 000000000000000000000000000]
empty_32                     (trunc         ) [ 000000000000000000000000000]
empty_33                     (trunc         ) [ 000000000000000000000000000]
empty_34                     (trunc         ) [ 000000000010000000000000000]
aExp                         (partselect    ) [ 011111111111111111111111111]
zext_ln288                   (zext          ) [ 000000000011000001110000000]
bExp                         (partselect    ) [ 000000000001000001100000000]
zext_ln288_1                 (zext          ) [ 000000000000000000000000000]
expDiff                      (sub           ) [ 000000000000000000000000000]
trunc_ln290                  (trunc         ) [ 000000000000000000000000000]
aSig                         (bitconcatenate) [ 000000000000000000000000000]
zext_ln289                   (zext          ) [ 000000000001000001100000000]
zext_ln289_1                 (zext          ) [ 000000000000000000000000000]
bSig                         (bitconcatenate) [ 000000000000000000000000000]
zext_ln289_2                 (zext          ) [ 000000000011000001100000000]
zext_ln289_3                 (zext          ) [ 000000000000000000000000000]
icmp_ln299                   (icmp          ) [ 011111111111111111111111111]
float_exception_flags_load   (load          ) [ 001111111111111111111111111]
br_ln299                     (br            ) [ 000000000000000000000000000]
tmp_47                       (bitselect     ) [ 011111111111111111111111111]
br_ln314                     (br            ) [ 000000000000000000000000000]
switch_ln333                 (switch        ) [ 000000000000000000000000000]
add_ln340                    (add           ) [ 000000000000000000000000000]
zSig_assign                  (partselect    ) [ 001111000000000000000000000]
or_ln335                     (or            ) [ 000000000000000000000000000]
icmp_ln335                   (icmp          ) [ 010000000000000000000000000]
br_ln335                     (br            ) [ 011111111111111111111111111]
icmp_ln100_38                (icmp          ) [ 000000111100000000000000000]
icmp_ln100_40                (icmp          ) [ 000000111100000000000000000]
icmp_ln316                   (icmp          ) [ 011111111111111111111111111]
br_ln316                     (br            ) [ 000000000000000000000000000]
icmp_ln322                   (icmp          ) [ 000000000000000000000000000]
expDiff_7                    (add           ) [ 000000000000000000000000000]
aSig_11                      (bitconcatenate) [ 000000000000000000000000000]
select_ln322                 (select        ) [ 000000000001000000000000000]
expDiff_8                    (select        ) [ 000000000001000000000000000]
trunc_ln290_2                (trunc         ) [ 000000000001000000000000000]
icmp_ln318                   (icmp          ) [ 010000000000000000000000000]
br_ln318                     (br            ) [ 000000000000000000000000000]
icmp_ln100_34                (icmp          ) [ 000000000000111100000000000]
icmp_ln100_36                (icmp          ) [ 000000000000111100000000000]
icmp_ln301                   (icmp          ) [ 011111111111111111111111111]
br_ln301                     (br            ) [ 000000000000000000000000000]
icmp_ln307                   (icmp          ) [ 000000000000000000000000000]
expDiff_5                    (add           ) [ 000000000000000000000000000]
bSig_10                      (bitconcatenate) [ 000000000000000000000000000]
select_ln307                 (select        ) [ 000000000000000001000000000]
expDiff_6                    (select        ) [ 000000000000000001000000000]
trunc_ln290_1                (trunc         ) [ 000000000000000001000000000]
icmp_ln303                   (icmp          ) [ 010000000000000000000000000]
br_ln303                     (br            ) [ 011111111111111111111111111]
icmp_ln100_30                (icmp          ) [ 000000000000000000000001111]
icmp_ln100_32                (icmp          ) [ 000000000000000000000001111]
zext_ln340                   (zext          ) [ 000000000000000000000000000]
or_ln                        (bitconcatenate) [ 010001000100000110000110001]
br_ln340                     (br            ) [ 010001000100000110000110001]
tmp_36                       (partselect    ) [ 000000000000000000000000000]
and_ln100_9                  (bitconcatenate) [ 000000000000000000000000000]
icmp_ln100_37                (icmp          ) [ 000000000000000000000000000]
and_ln100_21                 (and           ) [ 000000000000000000000000000]
shl_ln87_7                   (shl           ) [ 000000000000000000000000000]
icmp_ln87_7                  (icmp          ) [ 000000000000000000000000000]
tmp_37                       (partselect    ) [ 000000000000000000000000000]
and_ln100_1                  (bitconcatenate) [ 000000000000000000000000000]
icmp_ln100_39                (icmp          ) [ 000000000000000000000000000]
and_ln100_22                 (and           ) [ 000000000100000000000000000]
or_ln119_7                   (or            ) [ 000000000000000000000000000]
or_ln120_7                   (or            ) [ 010001000100000110000110001]
or_ln69_9                    (or            ) [ 010001000100000110000110001]
or_ln121_7                   (or            ) [ 010001000100000110000110001]
br_ln123                     (br            ) [ 010001000100000110000110001]
select_ln123_17              (select        ) [ 000000000000000000000000000]
select_ln123_18              (select        ) [ 010001000100000110000110001]
br_ln123                     (br            ) [ 010001000100000110000110001]
zext_ln341_cast              (bitconcatenate) [ 000000000000000000000000000]
zext_ln341                   (zext          ) [ 000000000000000000000000000]
zSig                         (add           ) [ 000000000010000000110000000]
br_ln343                     (br            ) [ 000000000010000000110000000]
zext_ln322                   (zext          ) [ 000000000001000001100000000]
sub_ln328                    (sub           ) [ 000000000000000000000000000]
icmp_ln67_3                  (icmp          ) [ 000000000001000000000000000]
br_ln67                      (br            ) [ 000000000001000001100000000]
tmp_49                       (partselect    ) [ 000000000000000000000000000]
icmp_ln71_3                  (icmp          ) [ 000000000001000000000000000]
br_ln71                      (br            ) [ 000000000000000000000000000]
z_20                         (icmp          ) [ 000000000000000000000000000]
zext_ln77_3                  (zext          ) [ 000000000001000001100000000]
br_ln0                       (br            ) [ 000000000001000001100000000]
zext_ln73_9                  (zext          ) [ 000000000000000000000000000]
lshr_ln73_3                  (lshr          ) [ 000000000000000000000000000]
zext_ln73_10                 (zext          ) [ 000000000000000000000000000]
shl_ln73_3                   (shl           ) [ 000000000000000000000000000]
icmp_ln73_3                  (icmp          ) [ 000000000000000000000000000]
trunc_ln73_3                 (trunc         ) [ 000000000000000000000000000]
or_ln73_3                    (or            ) [ 000000000000000000000000000]
tmp_s                        (partselect    ) [ 000000000000000000000000000]
z_19                         (bitconcatenate) [ 000000000001000001100000000]
br_ln74                      (br            ) [ 000000000001000001100000000]
tmp_34                       (partselect    ) [ 000000000000000000000000000]
and_ln100_7                  (bitconcatenate) [ 000000000000000000000000000]
icmp_ln100_33                (icmp          ) [ 000000000000000000000000000]
and_ln100_19                 (and           ) [ 000000000000000000000000000]
shl_ln87_6                   (shl           ) [ 000000000000000000000000000]
icmp_ln87_6                  (icmp          ) [ 000000000000000000000000000]
tmp_35                       (partselect    ) [ 000000000000000000000000000]
and_ln100_8                  (bitconcatenate) [ 000000000000000000000000000]
icmp_ln100_35                (icmp          ) [ 000000000000000000000000000]
and_ln100_20                 (and           ) [ 000000000000000100000000000]
or_ln119_6                   (or            ) [ 000000000000000000000000000]
or_ln120_6                   (or            ) [ 010001000100000110000110001]
or_ln69_8                    (or            ) [ 010001000100000110000110001]
or_ln121_6                   (or            ) [ 010001000100000110000110001]
br_ln123                     (br            ) [ 010001000100000110000110001]
select_ln123_15              (select        ) [ 000000000000000000000000000]
select_ln123_16              (select        ) [ 010001000100000110000110001]
br_ln123                     (br            ) [ 010001000100000110000110001]
shl_ln                       (bitconcatenate) [ 000000000000000000000000000]
or_ln146                     (or            ) [ 010001000100000110000110001]
br_ln320                     (br            ) [ 010001000100000110000110001]
zext_ln307                   (zext          ) [ 000000000001000001100000000]
icmp_ln67                    (icmp          ) [ 000000000000000001100000000]
br_ln67                      (br            ) [ 000000000001000001100000000]
tmp_48                       (partselect    ) [ 000000000000000000000000000]
icmp_ln71                    (icmp          ) [ 000000000000000001100000000]
br_ln71                      (br            ) [ 000000000000000000000000000]
z_18                         (icmp          ) [ 000000000000000000000000000]
zext_ln77                    (zext          ) [ 000000000001000001100000000]
br_ln0                       (br            ) [ 000000000001000001100000000]
zext_ln73                    (zext          ) [ 000000000000000000000000000]
lshr_ln73                    (lshr          ) [ 000000000000000000000000000]
sub_ln73                     (sub           ) [ 000000000000000000000000000]
zext_ln73_8                  (zext          ) [ 000000000000000000000000000]
shl_ln73                     (shl           ) [ 000000000000000000000000000]
icmp_ln73                    (icmp          ) [ 000000000000000000100000000]
trunc_ln73                   (trunc         ) [ 000000000000000000100000000]
tmp                          (partselect    ) [ 000000000000000000100000000]
or_ln73                      (or            ) [ 000000000000000000000000000]
z                            (bitconcatenate) [ 000000000000000000000000000]
br_ln74                      (br            ) [ 000000000000000000000000000]
bSig_11                      (phi           ) [ 000000000000000000100000000]
aSig_12                      (phi           ) [ 000000000000000000100000000]
zExp_4                       (phi           ) [ 000000000000000000100000000]
zext_ln289_4                 (zext          ) [ 000000000000000000000000000]
aSig_13                      (or            ) [ 000000000000000000000000000]
zSig_7                       (add           ) [ 000000000000000000000000000]
zSig_6                       (shl           ) [ 000000000000000000000000000]
zExp_6                       (add           ) [ 000000000000000000000000000]
tmp_50                       (bitselect     ) [ 000000000000000000000000000]
zExp_7                       (select        ) [ 000000000010000000110000000]
zSig_8                       (select        ) [ 000000000010000000110000000]
br_ln348                     (br            ) [ 000000000010000000110000000]
zExp                         (phi           ) [ 000000000000000000011110000]
zSig_9                       (phi           ) [ 000000000000000000011000000]
trunc_ln289                  (trunc         ) [ 000000000000000000000000000]
roundBits                    (trunc         ) [ 000000000000000000011000000]
icmp_ln204                   (icmp          ) [ 000000000000000000011110000]
br_ln204                     (br            ) [ 000000000000000000011110000]
icmp_ln206                   (icmp          ) [ 000000000000000000011110000]
br_ln207                     (br            ) [ 000000000000000000000000000]
icmp_ln207                   (icmp          ) [ 000000000000000000000000000]
add_ln207                    (add           ) [ 000000000000000000000000000]
tmp_51                       (bitselect     ) [ 000000000000000000000000000]
and_ln207                    (and           ) [ 000000000000000000011110000]
br_ln207                     (br            ) [ 000000000000000000000000000]
tmp_52                       (bitselect     ) [ 000000000000000000011000000]
br_ln212                     (br            ) [ 000000000000000000011110000]
sub_ln217                    (sub           ) [ 000000000000000000000000000]
tmp_53                       (partselect    ) [ 000000000000000000000000000]
icmp_ln71_4                  (icmp          ) [ 000000000000000000010000000]
br_ln71                      (br            ) [ 000000000000000000000000000]
zext_ln73_11                 (zext          ) [ 000000000000000000000000000]
lshr_ln73_4                  (lshr          ) [ 000000000000000000000000000]
zext_ln73_12                 (zext          ) [ 000000000000000000000000000]
shl_ln73_4                   (shl           ) [ 000000000000000000000000000]
icmp_ln73_4                  (icmp          ) [ 000000000000000000000000000]
trunc_ln73_4                 (trunc         ) [ 000000000000000000000000000]
or_ln73_4                    (or            ) [ 000000000000000000000000000]
tmp_1                        (partselect    ) [ 000000000000000000000000000]
z_22                         (bitconcatenate) [ 000000000000000000011000000]
br_ln74                      (br            ) [ 000000000000000000011000000]
z_21                         (icmp          ) [ 000000000000000000000000000]
zext_ln77_4                  (zext          ) [ 000000000000000000011000000]
br_ln0                       (br            ) [ 000000000000000000011000000]
z_23                         (phi           ) [ 000000000000000000001000000]
roundBits_7                  (trunc         ) [ 000000000000000000000000000]
icmp_ln220                   (icmp          ) [ 000000000000000000000000000]
or_ln69_11                   (or            ) [ 000000000000000000000000000]
xor_ln220                    (xor           ) [ 000000000000000000011100000]
select_ln220                 (select        ) [ 000000000000000000011100000]
br_ln222                     (br            ) [ 000000000000000000011100000]
empty_35                     (phi           ) [ 000000000000000000001000000]
roundBits_8                  (phi           ) [ 000000000000000000001000000]
icmp_ln224                   (icmp          ) [ 000000000000000000000100000]
add_ln226                    (add           ) [ 000000000000000000000000000]
trunc_ln                     (partselect    ) [ 000000000000000000000000000]
icmp_ln227                   (icmp          ) [ 000000000000000000000000000]
zext_ln227                   (zext          ) [ 000000000000000000000000000]
xor_ln227                    (xor           ) [ 000000000000000000000000000]
sext_ln227                   (sext          ) [ 000000000000000000000000000]
and_ln227                    (and           ) [ 000000000000000000000100000]
float_exception_flags_flag_4 (phi           ) [ 000000000000000000000100000]
float_exception_flags_loc_1  (phi           ) [ 000000000000000000000100000]
zExp_assign_8                (phi           ) [ 000000000000000000000100000]
or_ln224                     (or            ) [ 000000000000000000000000000]
trunc_ln224                  (trunc         ) [ 000000000000000000000000000]
or_ln224_5                   (or            ) [ 000000000000000000000000000]
tmp_2                        (partselect    ) [ 000000000000000000000000000]
or_ln224_4                   (bitconcatenate) [ 000000000000000000000000000]
icmp_ln228                   (icmp          ) [ 000000000000000000000000000]
select_ln146                 (select        ) [ 000000000000000000000000000]
shl_ln146_3                  (bitconcatenate) [ 000000000000000000000000000]
or_ln146_s                   (bitconcatenate) [ 000000000000000000000000000]
add_ln146                    (add           ) [ 000000000000000000000000000]
br_ln230                     (br            ) [ 000000000000000000000000000]
float_exception_flags_flag_6 (phi           ) [ 000000000000000000000100000]
float_exception_flags_new_6  (phi           ) [ 000000000000000000000100000]
retval_0                     (phi           ) [ 000000000000000000000100000]
br_ln121                     (br            ) [ 000000000000000000000000000]
store_ln69                   (store         ) [ 000000000000000000000000000]
br_ln0                       (br            ) [ 000000000000000000000000000]
ret_ln356                    (ret           ) [ 000000000000000000000000000]
or_ln69_10                   (or            ) [ 010001000100000110000110001]
shl_ln146_s                  (bitconcatenate) [ 000000000000000000000000000]
or_ln146_6                   (or            ) [ 010001000100000110000110001]
br_ln210                     (br            ) [ 010001000100000110000110001]
tmp_32                       (partselect    ) [ 000000000000000000000000000]
and_ln                       (bitconcatenate) [ 000000000000000000000000000]
icmp_ln100                   (icmp          ) [ 000000000000000000000000000]
and_ln100                    (and           ) [ 000000000000000000000000000]
shl_ln87                     (shl           ) [ 000000000000000000000000000]
icmp_ln87                    (icmp          ) [ 000000000000000000000000000]
tmp_33                       (partselect    ) [ 000000000000000000000000000]
and_ln100_s                  (bitconcatenate) [ 000000000000000000000000000]
icmp_ln100_31                (icmp          ) [ 000000000000000000000000000]
and_ln100_18                 (and           ) [ 000000000000000000000000001]
or_ln119                     (or            ) [ 000000000000000000000000000]
or_ln120                     (or            ) [ 010001000100000110000110001]
or_ln69                      (or            ) [ 010001000100000110000110001]
or_ln121                     (or            ) [ 010001000100000110000110001]
br_ln123                     (br            ) [ 010001000100000110000110001]
select_ln123                 (select        ) [ 000000000000000000000000000]
select_ln123_14              (select        ) [ 010001000100000110000110001]
br_ln123                     (br            ) [ 010001000100000110000110001]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zSign">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zSign"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="float_exception_flags">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_exception_flags"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i61.i52.i9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i53.i62.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i1.i52.i9"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i1.i62"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i12.i51"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i2.i52.i9"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i54.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i12.i52"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i9.i54"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1004" name="zSign_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zSign_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="b_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="a_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="166" class="1005" name="bSig_11_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="168" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="bSig_11 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="bSig_11_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="61" slack="2"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="61" slack="2"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="4" bw="64" slack="0"/>
<pin id="175" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="6" bw="1" slack="1"/>
<pin id="177" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="8" bw="62" slack="1"/>
<pin id="179" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="10" bw="61" slack="2"/>
<pin id="181" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="12" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bSig_11/18 "/>
</bind>
</comp>

<comp id="183" class="1005" name="aSig_12_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="185" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="aSig_12 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="aSig_12_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="1" slack="1"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="4" bw="61" slack="2"/>
<pin id="192" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="6" bw="61" slack="2"/>
<pin id="194" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="8" bw="61" slack="2"/>
<pin id="196" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="10" bw="62" slack="1"/>
<pin id="198" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="12" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="aSig_12/18 "/>
</bind>
</comp>

<comp id="200" class="1005" name="zExp_4_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="202" dir="1" index="1" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opset="zExp_4 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="zExp_4_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="11" slack="2"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="11" slack="2"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="4" bw="11" slack="2"/>
<pin id="209" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="6" bw="11" slack="2"/>
<pin id="211" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="8" bw="11" slack="2"/>
<pin id="213" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="10" bw="11" slack="2"/>
<pin id="215" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="12" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="zExp_4/18 "/>
</bind>
</comp>

<comp id="217" class="1005" name="zExp_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="12" slack="2"/>
<pin id="219" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="zExp (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="zExp_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="12" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="11" slack="3"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="zExp/19 "/>
</bind>
</comp>

<comp id="227" class="1005" name="zSig_9_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="1"/>
<pin id="229" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zSig_9 (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="zSig_9_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="64" slack="1"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="zSig_9/19 "/>
</bind>
</comp>

<comp id="237" class="1005" name="z_23_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="239" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="z_23 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="z_23_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="1"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="1" slack="1"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="z_23/20 "/>
</bind>
</comp>

<comp id="246" class="1005" name="empty_35_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="248" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_35 (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="empty_35_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="0"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="64" slack="1"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="4" bw="64" slack="1"/>
<pin id="255" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_35/20 "/>
</bind>
</comp>

<comp id="260" class="1005" name="roundBits_8_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="262" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="roundBits_8 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="roundBits_8_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="10" slack="0"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="10" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="4" bw="10" slack="1"/>
<pin id="269" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="6" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="roundBits_8/20 "/>
</bind>
</comp>

<comp id="271" class="1005" name="float_exception_flags_flag_4_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="2"/>
<pin id="273" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="float_exception_flags_flag_4 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="float_exception_flags_flag_4_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="1" slack="2"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="4" bw="1" slack="2"/>
<pin id="281" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="float_exception_flags_flag_4/21 "/>
</bind>
</comp>

<comp id="285" class="1005" name="float_exception_flags_loc_1_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="287" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="float_exception_flags_loc_1 (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="float_exception_flags_loc_1_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="float_exception_flags_loc_1/21 "/>
</bind>
</comp>

<comp id="296" class="1005" name="zExp_assign_8_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="12" slack="1"/>
<pin id="298" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zExp_assign_8 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="zExp_assign_8_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="12" slack="2"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="4" bw="12" slack="2"/>
<pin id="306" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="6" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="zExp_assign_8/21 "/>
</bind>
</comp>

<comp id="311" class="1005" name="float_exception_flags_flag_6_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="float_exception_flags_flag_6 (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="float_exception_flags_flag_6_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="5"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="1" slack="1"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="4" bw="1" slack="1"/>
<pin id="322" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="6" bw="1" slack="1"/>
<pin id="324" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="8" bw="1" slack="0"/>
<pin id="326" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="10" bw="1" slack="1"/>
<pin id="328" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="12" bw="1" slack="1"/>
<pin id="330" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="14" bw="1" slack="1"/>
<pin id="332" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="16" bw="1" slack="1"/>
<pin id="334" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="18" bw="1" slack="5"/>
<pin id="336" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="20" bw="1" slack="1"/>
<pin id="338" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="22" bw="1" slack="1"/>
<pin id="340" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="24" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="float_exception_flags_flag_6/21 "/>
</bind>
</comp>

<comp id="347" class="1005" name="float_exception_flags_new_6_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="float_exception_flags_new_6 (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="float_exception_flags_new_6_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="5"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="32" slack="1"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="4" bw="32" slack="1"/>
<pin id="357" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="6" bw="32" slack="1"/>
<pin id="359" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="8" bw="32" slack="0"/>
<pin id="361" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="10" bw="1" slack="1"/>
<pin id="363" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="12" bw="32" slack="1"/>
<pin id="365" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="14" bw="32" slack="1"/>
<pin id="367" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="16" bw="1" slack="1"/>
<pin id="369" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="18" bw="1" slack="5"/>
<pin id="371" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="20" bw="32" slack="1"/>
<pin id="373" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="22" bw="32" slack="1"/>
<pin id="375" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="24" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="float_exception_flags_new_6/21 "/>
</bind>
</comp>

<comp id="381" class="1005" name="retval_0_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="383" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="retval_0 (phireg) "/>
</bind>
</comp>

<comp id="384" class="1004" name="retval_0_phi_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="5"/>
<pin id="386" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="64" slack="1"/>
<pin id="388" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="4" bw="64" slack="1"/>
<pin id="390" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="6" bw="64" slack="1"/>
<pin id="392" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="393" dir="0" index="8" bw="64" slack="0"/>
<pin id="394" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="10" bw="64" slack="1"/>
<pin id="396" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="12" bw="64" slack="1"/>
<pin id="398" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="14" bw="64" slack="1"/>
<pin id="400" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="16" bw="64" slack="1"/>
<pin id="402" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="18" bw="64" slack="5"/>
<pin id="404" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="20" bw="64" slack="1"/>
<pin id="406" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="22" bw="64" slack="1"/>
<pin id="408" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="24" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="retval_0/21 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="51" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100_38/1 icmp_ln100_34/1 icmp_ln100_30/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="51" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100_40/1 icmp_ln100_36/1 icmp_ln100_32/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="12" slack="0"/>
<pin id="422" dir="0" index="1" bw="64" slack="4"/>
<pin id="423" dir="0" index="2" bw="7" slack="0"/>
<pin id="424" dir="0" index="3" bw="7" slack="0"/>
<pin id="425" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_36/9 tmp_34/15 tmp_32/26 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="12" slack="0"/>
<pin id="431" dir="0" index="1" bw="64" slack="4"/>
<pin id="432" dir="0" index="2" bw="7" slack="0"/>
<pin id="433" dir="0" index="3" bw="7" slack="0"/>
<pin id="434" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37/9 tmp_35/15 tmp_33/26 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="64" slack="4"/>
<pin id="440" dir="0" index="1" bw="53" slack="0"/>
<pin id="441" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln119_7/9 or_ln119_6/15 or_ln119/26 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="64" slack="4"/>
<pin id="445" dir="0" index="1" bw="53" slack="0"/>
<pin id="446" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120_7/9 or_ln120_6/15 or_ln120/26 "/>
</bind>
</comp>

<comp id="448" class="1004" name="grp_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="4"/>
<pin id="450" dir="0" index="1" bw="6" slack="0"/>
<pin id="451" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln69_9/9 or_ln69_8/15 or_ln69/26 "/>
</bind>
</comp>

<comp id="453" class="1004" name="empty_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="64" slack="0"/>
<pin id="455" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="empty_32_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="64" slack="0"/>
<pin id="460" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_32/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="empty_33_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="64" slack="0"/>
<pin id="465" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_33/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="empty_34_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="64" slack="0"/>
<pin id="469" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_34/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="aExp_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="0"/>
<pin id="473" dir="0" index="1" bw="64" slack="0"/>
<pin id="474" dir="0" index="2" bw="7" slack="0"/>
<pin id="475" dir="0" index="3" bw="7" slack="0"/>
<pin id="476" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="aExp/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln288_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="11" slack="0"/>
<pin id="483" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln288/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="bExp_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="11" slack="0"/>
<pin id="487" dir="0" index="1" bw="64" slack="0"/>
<pin id="488" dir="0" index="2" bw="7" slack="0"/>
<pin id="489" dir="0" index="3" bw="7" slack="0"/>
<pin id="490" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bExp/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln288_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="11" slack="0"/>
<pin id="497" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln288_1/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="expDiff_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="11" slack="0"/>
<pin id="501" dir="0" index="1" bw="11" slack="0"/>
<pin id="502" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="expDiff/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="trunc_ln290_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="12" slack="0"/>
<pin id="507" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln290/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="aSig_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="61" slack="0"/>
<pin id="511" dir="0" index="1" bw="52" slack="0"/>
<pin id="512" dir="0" index="2" bw="1" slack="0"/>
<pin id="513" dir="1" index="3" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="aSig/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="zext_ln289_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="61" slack="0"/>
<pin id="519" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln289/1 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln289_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="61" slack="0"/>
<pin id="523" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln289_1/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="bSig_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="61" slack="0"/>
<pin id="527" dir="0" index="1" bw="52" slack="0"/>
<pin id="528" dir="0" index="2" bw="1" slack="0"/>
<pin id="529" dir="1" index="3" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="bSig/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln289_2_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="61" slack="0"/>
<pin id="535" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln289_2/1 "/>
</bind>
</comp>

<comp id="537" class="1004" name="zext_ln289_3_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="61" slack="0"/>
<pin id="539" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln289_3/1 "/>
</bind>
</comp>

<comp id="541" class="1004" name="icmp_ln299_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="12" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln299/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="float_exception_flags_load_load_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="float_exception_flags_load/1 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_47_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="12" slack="0"/>
<pin id="554" dir="0" index="2" bw="5" slack="0"/>
<pin id="555" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_47/1 "/>
</bind>
</comp>

<comp id="559" class="1004" name="add_ln340_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="61" slack="0"/>
<pin id="561" dir="0" index="1" bw="61" slack="0"/>
<pin id="562" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln340/1 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zSig_assign_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="53" slack="0"/>
<pin id="567" dir="0" index="1" bw="62" slack="0"/>
<pin id="568" dir="0" index="2" bw="5" slack="0"/>
<pin id="569" dir="0" index="3" bw="7" slack="0"/>
<pin id="570" dir="1" index="4" bw="53" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="zSig_assign/1 "/>
</bind>
</comp>

<comp id="575" class="1004" name="or_ln335_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="61" slack="0"/>
<pin id="577" dir="0" index="1" bw="61" slack="0"/>
<pin id="578" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln335/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="icmp_ln335_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="61" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln335/1 "/>
</bind>
</comp>

<comp id="587" class="1004" name="icmp_ln316_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="11" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln316/1 "/>
</bind>
</comp>

<comp id="593" class="1004" name="icmp_ln322_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="11" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln322/1 "/>
</bind>
</comp>

<comp id="599" class="1004" name="expDiff_7_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="12" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="expDiff_7/1 "/>
</bind>
</comp>

<comp id="605" class="1004" name="aSig_11_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="62" slack="0"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="0" index="2" bw="52" slack="0"/>
<pin id="609" dir="0" index="3" bw="1" slack="0"/>
<pin id="610" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="aSig_11/1 "/>
</bind>
</comp>

<comp id="615" class="1004" name="select_ln322_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="61" slack="0"/>
<pin id="618" dir="0" index="2" bw="62" slack="0"/>
<pin id="619" dir="1" index="3" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln322/1 "/>
</bind>
</comp>

<comp id="623" class="1004" name="expDiff_8_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="12" slack="0"/>
<pin id="626" dir="0" index="2" bw="12" slack="0"/>
<pin id="627" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="expDiff_8/1 "/>
</bind>
</comp>

<comp id="631" class="1004" name="trunc_ln290_2_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="12" slack="0"/>
<pin id="633" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln290_2/1 "/>
</bind>
</comp>

<comp id="635" class="1004" name="icmp_ln318_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="52" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln318/1 "/>
</bind>
</comp>

<comp id="641" class="1004" name="icmp_ln301_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="11" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln301/1 "/>
</bind>
</comp>

<comp id="647" class="1004" name="icmp_ln307_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="11" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln307/1 "/>
</bind>
</comp>

<comp id="653" class="1004" name="expDiff_5_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="11" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="expDiff_5/1 "/>
</bind>
</comp>

<comp id="659" class="1004" name="bSig_10_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="62" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="0" index="2" bw="52" slack="0"/>
<pin id="663" dir="0" index="3" bw="1" slack="0"/>
<pin id="664" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="bSig_10/1 "/>
</bind>
</comp>

<comp id="669" class="1004" name="select_ln307_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="61" slack="0"/>
<pin id="672" dir="0" index="2" bw="62" slack="0"/>
<pin id="673" dir="1" index="3" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln307/1 "/>
</bind>
</comp>

<comp id="677" class="1004" name="expDiff_6_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="11" slack="0"/>
<pin id="680" dir="0" index="2" bw="11" slack="0"/>
<pin id="681" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="expDiff_6/1 "/>
</bind>
</comp>

<comp id="685" class="1004" name="trunc_ln290_1_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="11" slack="0"/>
<pin id="687" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln290_1/1 "/>
</bind>
</comp>

<comp id="689" class="1004" name="icmp_ln303_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="52" slack="0"/>
<pin id="691" dir="0" index="1" bw="1" slack="0"/>
<pin id="692" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln303/1 "/>
</bind>
</comp>

<comp id="695" class="1004" name="zext_ln340_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="53" slack="4"/>
<pin id="697" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln340/5 "/>
</bind>
</comp>

<comp id="698" class="1004" name="or_ln_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="64" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="4"/>
<pin id="701" dir="0" index="2" bw="1" slack="0"/>
<pin id="702" dir="0" index="3" bw="53" slack="0"/>
<pin id="703" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/5 "/>
</bind>
</comp>

<comp id="707" class="1004" name="and_ln100_9_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="63" slack="0"/>
<pin id="709" dir="0" index="1" bw="12" slack="0"/>
<pin id="710" dir="0" index="2" bw="1" slack="0"/>
<pin id="711" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln100_9/9 "/>
</bind>
</comp>

<comp id="715" class="1004" name="icmp_ln100_37_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="63" slack="0"/>
<pin id="717" dir="0" index="1" bw="53" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100_37/9 "/>
</bind>
</comp>

<comp id="721" class="1004" name="and_ln100_21_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="4"/>
<pin id="724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln100_21/9 "/>
</bind>
</comp>

<comp id="726" class="1004" name="shl_ln87_7_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="64" slack="4"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln87_7/9 "/>
</bind>
</comp>

<comp id="731" class="1004" name="icmp_ln87_7_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="64" slack="0"/>
<pin id="733" dir="0" index="1" bw="64" slack="0"/>
<pin id="734" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87_7/9 "/>
</bind>
</comp>

<comp id="737" class="1004" name="and_ln100_1_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="63" slack="0"/>
<pin id="739" dir="0" index="1" bw="12" slack="0"/>
<pin id="740" dir="0" index="2" bw="1" slack="0"/>
<pin id="741" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln100_1/9 "/>
</bind>
</comp>

<comp id="745" class="1004" name="icmp_ln100_39_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="63" slack="0"/>
<pin id="747" dir="0" index="1" bw="53" slack="0"/>
<pin id="748" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100_39/9 "/>
</bind>
</comp>

<comp id="751" class="1004" name="and_ln100_22_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="1" slack="4"/>
<pin id="754" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln100_22/9 "/>
</bind>
</comp>

<comp id="756" class="1004" name="or_ln121_7_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="1" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln121_7/9 "/>
</bind>
</comp>

<comp id="762" class="1004" name="select_ln123_17_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="64" slack="0"/>
<pin id="765" dir="0" index="2" bw="64" slack="0"/>
<pin id="766" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln123_17/9 "/>
</bind>
</comp>

<comp id="770" class="1004" name="select_ln123_18_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="0" index="1" bw="64" slack="0"/>
<pin id="773" dir="0" index="2" bw="64" slack="0"/>
<pin id="774" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln123_18/9 "/>
</bind>
</comp>

<comp id="778" class="1004" name="zext_ln341_cast_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="63" slack="0"/>
<pin id="780" dir="0" index="1" bw="2" slack="0"/>
<pin id="781" dir="0" index="2" bw="52" slack="2"/>
<pin id="782" dir="0" index="3" bw="1" slack="0"/>
<pin id="783" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln341_cast/10 "/>
</bind>
</comp>

<comp id="787" class="1004" name="zext_ln341_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="63" slack="0"/>
<pin id="789" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln341/10 "/>
</bind>
</comp>

<comp id="791" class="1004" name="zSig_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="63" slack="0"/>
<pin id="793" dir="0" index="1" bw="61" slack="2"/>
<pin id="794" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="zSig/10 "/>
</bind>
</comp>

<comp id="796" class="1004" name="zext_ln322_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="62" slack="1"/>
<pin id="798" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln322/11 "/>
</bind>
</comp>

<comp id="799" class="1004" name="sub_ln328_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="12" slack="1"/>
<pin id="802" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln328/11 "/>
</bind>
</comp>

<comp id="804" class="1004" name="icmp_ln67_3_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="12" slack="1"/>
<pin id="806" dir="0" index="1" bw="1" slack="0"/>
<pin id="807" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67_3/11 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_49_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="6" slack="0"/>
<pin id="811" dir="0" index="1" bw="12" slack="0"/>
<pin id="812" dir="0" index="2" bw="4" slack="0"/>
<pin id="813" dir="0" index="3" bw="5" slack="0"/>
<pin id="814" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_49/11 "/>
</bind>
</comp>

<comp id="819" class="1004" name="icmp_ln71_3_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="6" slack="0"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71_3/11 "/>
</bind>
</comp>

<comp id="825" class="1004" name="z_20_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="62" slack="1"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="z_20/11 "/>
</bind>
</comp>

<comp id="830" class="1004" name="zext_ln77_3_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="0"/>
<pin id="832" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_3/11 "/>
</bind>
</comp>

<comp id="834" class="1004" name="zext_ln73_9_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="12" slack="0"/>
<pin id="836" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_9/11 "/>
</bind>
</comp>

<comp id="838" class="1004" name="lshr_ln73_3_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="62" slack="0"/>
<pin id="840" dir="0" index="1" bw="12" slack="0"/>
<pin id="841" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln73_3/11 "/>
</bind>
</comp>

<comp id="844" class="1004" name="zext_ln73_10_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="6" slack="1"/>
<pin id="846" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_10/11 "/>
</bind>
</comp>

<comp id="847" class="1004" name="shl_ln73_3_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="62" slack="0"/>
<pin id="849" dir="0" index="1" bw="6" slack="0"/>
<pin id="850" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln73_3/11 "/>
</bind>
</comp>

<comp id="853" class="1004" name="icmp_ln73_3_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="64" slack="0"/>
<pin id="855" dir="0" index="1" bw="1" slack="0"/>
<pin id="856" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73_3/11 "/>
</bind>
</comp>

<comp id="859" class="1004" name="trunc_ln73_3_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="64" slack="0"/>
<pin id="861" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln73_3/11 "/>
</bind>
</comp>

<comp id="863" class="1004" name="or_ln73_3_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="1" slack="0"/>
<pin id="866" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73_3/11 "/>
</bind>
</comp>

<comp id="869" class="1004" name="tmp_s_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="63" slack="0"/>
<pin id="871" dir="0" index="1" bw="64" slack="0"/>
<pin id="872" dir="0" index="2" bw="1" slack="0"/>
<pin id="873" dir="0" index="3" bw="7" slack="0"/>
<pin id="874" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="879" class="1004" name="z_19_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="64" slack="0"/>
<pin id="881" dir="0" index="1" bw="63" slack="0"/>
<pin id="882" dir="0" index="2" bw="1" slack="0"/>
<pin id="883" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="z_19/11 "/>
</bind>
</comp>

<comp id="887" class="1004" name="and_ln100_7_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="63" slack="0"/>
<pin id="889" dir="0" index="1" bw="12" slack="0"/>
<pin id="890" dir="0" index="2" bw="1" slack="0"/>
<pin id="891" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln100_7/15 "/>
</bind>
</comp>

<comp id="895" class="1004" name="icmp_ln100_33_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="63" slack="0"/>
<pin id="897" dir="0" index="1" bw="53" slack="0"/>
<pin id="898" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100_33/15 "/>
</bind>
</comp>

<comp id="901" class="1004" name="and_ln100_19_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="0"/>
<pin id="903" dir="0" index="1" bw="1" slack="4"/>
<pin id="904" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln100_19/15 "/>
</bind>
</comp>

<comp id="906" class="1004" name="shl_ln87_6_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="64" slack="4"/>
<pin id="908" dir="0" index="1" bw="1" slack="0"/>
<pin id="909" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln87_6/15 "/>
</bind>
</comp>

<comp id="911" class="1004" name="icmp_ln87_6_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="64" slack="0"/>
<pin id="913" dir="0" index="1" bw="64" slack="0"/>
<pin id="914" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87_6/15 "/>
</bind>
</comp>

<comp id="917" class="1004" name="and_ln100_8_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="63" slack="0"/>
<pin id="919" dir="0" index="1" bw="12" slack="0"/>
<pin id="920" dir="0" index="2" bw="1" slack="0"/>
<pin id="921" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln100_8/15 "/>
</bind>
</comp>

<comp id="925" class="1004" name="icmp_ln100_35_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="63" slack="0"/>
<pin id="927" dir="0" index="1" bw="53" slack="0"/>
<pin id="928" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100_35/15 "/>
</bind>
</comp>

<comp id="931" class="1004" name="and_ln100_20_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="0"/>
<pin id="933" dir="0" index="1" bw="1" slack="4"/>
<pin id="934" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln100_20/15 "/>
</bind>
</comp>

<comp id="936" class="1004" name="or_ln121_6_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="0"/>
<pin id="938" dir="0" index="1" bw="1" slack="0"/>
<pin id="939" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln121_6/15 "/>
</bind>
</comp>

<comp id="942" class="1004" name="select_ln123_15_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="0"/>
<pin id="944" dir="0" index="1" bw="64" slack="0"/>
<pin id="945" dir="0" index="2" bw="64" slack="0"/>
<pin id="946" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln123_15/15 "/>
</bind>
</comp>

<comp id="950" class="1004" name="select_ln123_16_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="0"/>
<pin id="952" dir="0" index="1" bw="64" slack="0"/>
<pin id="953" dir="0" index="2" bw="64" slack="0"/>
<pin id="954" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln123_16/15 "/>
</bind>
</comp>

<comp id="958" class="1004" name="shl_ln_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="64" slack="0"/>
<pin id="960" dir="0" index="1" bw="1" slack="4"/>
<pin id="961" dir="0" index="2" bw="1" slack="0"/>
<pin id="962" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/16 "/>
</bind>
</comp>

<comp id="965" class="1004" name="or_ln146_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="64" slack="0"/>
<pin id="967" dir="0" index="1" bw="64" slack="0"/>
<pin id="968" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln146/16 "/>
</bind>
</comp>

<comp id="971" class="1004" name="zext_ln307_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="62" slack="1"/>
<pin id="973" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln307/17 "/>
</bind>
</comp>

<comp id="974" class="1004" name="icmp_ln67_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="11" slack="1"/>
<pin id="976" dir="0" index="1" bw="1" slack="0"/>
<pin id="977" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/17 "/>
</bind>
</comp>

<comp id="979" class="1004" name="tmp_48_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="5" slack="0"/>
<pin id="981" dir="0" index="1" bw="11" slack="1"/>
<pin id="982" dir="0" index="2" bw="4" slack="0"/>
<pin id="983" dir="0" index="3" bw="5" slack="0"/>
<pin id="984" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_48/17 "/>
</bind>
</comp>

<comp id="988" class="1004" name="icmp_ln71_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="5" slack="0"/>
<pin id="990" dir="0" index="1" bw="1" slack="0"/>
<pin id="991" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/17 "/>
</bind>
</comp>

<comp id="994" class="1004" name="z_18_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="62" slack="1"/>
<pin id="996" dir="0" index="1" bw="1" slack="0"/>
<pin id="997" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="z_18/17 "/>
</bind>
</comp>

<comp id="999" class="1004" name="zext_ln77_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="0"/>
<pin id="1001" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/17 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="zext_ln73_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="11" slack="1"/>
<pin id="1005" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/17 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="lshr_ln73_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="62" slack="0"/>
<pin id="1008" dir="0" index="1" bw="11" slack="0"/>
<pin id="1009" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln73/17 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="sub_ln73_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="1" slack="0"/>
<pin id="1014" dir="0" index="1" bw="6" slack="1"/>
<pin id="1015" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln73/17 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="zext_ln73_8_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="6" slack="0"/>
<pin id="1019" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_8/17 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="shl_ln73_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="62" slack="0"/>
<pin id="1023" dir="0" index="1" bw="6" slack="0"/>
<pin id="1024" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln73/17 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="icmp_ln73_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="64" slack="0"/>
<pin id="1029" dir="0" index="1" bw="1" slack="0"/>
<pin id="1030" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/17 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="trunc_ln73_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="64" slack="0"/>
<pin id="1035" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln73/17 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="tmp_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="63" slack="0"/>
<pin id="1039" dir="0" index="1" bw="64" slack="0"/>
<pin id="1040" dir="0" index="2" bw="1" slack="0"/>
<pin id="1041" dir="0" index="3" bw="7" slack="0"/>
<pin id="1042" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/17 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="or_ln73_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="1"/>
<pin id="1049" dir="0" index="1" bw="1" slack="1"/>
<pin id="1050" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73/18 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="z_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="64" slack="0"/>
<pin id="1053" dir="0" index="1" bw="63" slack="1"/>
<pin id="1054" dir="0" index="2" bw="1" slack="0"/>
<pin id="1055" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="z/18 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="zext_ln289_4_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="11" slack="0"/>
<pin id="1061" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln289_4/18 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="aSig_13_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="64" slack="0"/>
<pin id="1065" dir="0" index="1" bw="63" slack="0"/>
<pin id="1066" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="aSig_13/18 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="zSig_7_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="64" slack="0"/>
<pin id="1071" dir="0" index="1" bw="64" slack="0"/>
<pin id="1072" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="zSig_7/18 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="zSig_6_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="64" slack="0"/>
<pin id="1077" dir="0" index="1" bw="1" slack="0"/>
<pin id="1078" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="zSig_6/18 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="zExp_6_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="11" slack="0"/>
<pin id="1083" dir="0" index="1" bw="1" slack="0"/>
<pin id="1084" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="zExp_6/18 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="tmp_50_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="0"/>
<pin id="1089" dir="0" index="1" bw="64" slack="0"/>
<pin id="1090" dir="0" index="2" bw="7" slack="0"/>
<pin id="1091" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_50/18 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="zExp_7_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="1" slack="0"/>
<pin id="1097" dir="0" index="1" bw="11" slack="0"/>
<pin id="1098" dir="0" index="2" bw="12" slack="0"/>
<pin id="1099" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="zExp_7/18 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="zSig_8_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="0"/>
<pin id="1105" dir="0" index="1" bw="64" slack="0"/>
<pin id="1106" dir="0" index="2" bw="64" slack="0"/>
<pin id="1107" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="zSig_8/18 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="trunc_ln289_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="12" slack="0"/>
<pin id="1113" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln289/19 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="roundBits_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="64" slack="0"/>
<pin id="1117" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="roundBits/19 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="icmp_ln204_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="12" slack="0"/>
<pin id="1121" dir="0" index="1" bw="12" slack="0"/>
<pin id="1122" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln204/19 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="icmp_ln206_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="12" slack="0"/>
<pin id="1127" dir="0" index="1" bw="12" slack="0"/>
<pin id="1128" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln206/19 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="icmp_ln207_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="12" slack="0"/>
<pin id="1133" dir="0" index="1" bw="12" slack="0"/>
<pin id="1134" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln207/19 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="add_ln207_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="64" slack="0"/>
<pin id="1139" dir="0" index="1" bw="11" slack="0"/>
<pin id="1140" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln207/19 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="tmp_51_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="1" slack="0"/>
<pin id="1145" dir="0" index="1" bw="64" slack="0"/>
<pin id="1146" dir="0" index="2" bw="7" slack="0"/>
<pin id="1147" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_51/19 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="and_ln207_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="1" slack="0"/>
<pin id="1153" dir="0" index="1" bw="1" slack="0"/>
<pin id="1154" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln207/19 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="tmp_52_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="0"/>
<pin id="1159" dir="0" index="1" bw="12" slack="0"/>
<pin id="1160" dir="0" index="2" bw="5" slack="0"/>
<pin id="1161" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_52/19 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="sub_ln217_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="1" slack="0"/>
<pin id="1167" dir="0" index="1" bw="12" slack="0"/>
<pin id="1168" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln217/19 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="tmp_53_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="2" slack="0"/>
<pin id="1173" dir="0" index="1" bw="12" slack="0"/>
<pin id="1174" dir="0" index="2" bw="4" slack="0"/>
<pin id="1175" dir="0" index="3" bw="4" slack="0"/>
<pin id="1176" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_53/19 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="icmp_ln71_4_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="2" slack="0"/>
<pin id="1183" dir="0" index="1" bw="1" slack="0"/>
<pin id="1184" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71_4/19 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="zext_ln73_11_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="12" slack="0"/>
<pin id="1189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_11/19 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="lshr_ln73_4_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="64" slack="0"/>
<pin id="1193" dir="0" index="1" bw="12" slack="0"/>
<pin id="1194" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln73_4/19 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="zext_ln73_12_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="6" slack="0"/>
<pin id="1199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_12/19 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="shl_ln73_4_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="64" slack="0"/>
<pin id="1203" dir="0" index="1" bw="6" slack="0"/>
<pin id="1204" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln73_4/19 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="icmp_ln73_4_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="64" slack="0"/>
<pin id="1209" dir="0" index="1" bw="1" slack="0"/>
<pin id="1210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73_4/19 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="trunc_ln73_4_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="64" slack="0"/>
<pin id="1215" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln73_4/19 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="or_ln73_4_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="1" slack="0"/>
<pin id="1219" dir="0" index="1" bw="1" slack="0"/>
<pin id="1220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73_4/19 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="tmp_1_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="63" slack="0"/>
<pin id="1225" dir="0" index="1" bw="64" slack="0"/>
<pin id="1226" dir="0" index="2" bw="1" slack="0"/>
<pin id="1227" dir="0" index="3" bw="7" slack="0"/>
<pin id="1228" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/19 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="z_22_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="64" slack="0"/>
<pin id="1235" dir="0" index="1" bw="63" slack="0"/>
<pin id="1236" dir="0" index="2" bw="1" slack="0"/>
<pin id="1237" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="z_22/19 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="z_21_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="64" slack="0"/>
<pin id="1243" dir="0" index="1" bw="1" slack="0"/>
<pin id="1244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="z_21/19 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="zext_ln77_4_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="1" slack="0"/>
<pin id="1249" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_4/19 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="roundBits_7_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="64" slack="0"/>
<pin id="1253" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="roundBits_7/20 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="icmp_ln220_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="10" slack="0"/>
<pin id="1258" dir="0" index="1" bw="1" slack="0"/>
<pin id="1259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln220/20 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="or_ln69_11_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1264" dir="0" index="1" bw="4" slack="0"/>
<pin id="1265" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln69_11/20 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="xor_ln220_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="1" slack="0"/>
<pin id="1269" dir="0" index="1" bw="1" slack="0"/>
<pin id="1270" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln220/20 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="select_ln220_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="1" slack="0"/>
<pin id="1275" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1276" dir="0" index="2" bw="32" slack="0"/>
<pin id="1277" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln220/20 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="icmp_ln224_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="10" slack="0"/>
<pin id="1282" dir="0" index="1" bw="1" slack="0"/>
<pin id="1283" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln224/20 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="add_ln226_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="64" slack="0"/>
<pin id="1288" dir="0" index="1" bw="11" slack="0"/>
<pin id="1289" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln226/20 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="trunc_ln_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="54" slack="0"/>
<pin id="1294" dir="0" index="1" bw="64" slack="0"/>
<pin id="1295" dir="0" index="2" bw="5" slack="0"/>
<pin id="1296" dir="0" index="3" bw="7" slack="0"/>
<pin id="1297" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/20 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="icmp_ln227_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="10" slack="0"/>
<pin id="1304" dir="0" index="1" bw="10" slack="0"/>
<pin id="1305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln227/20 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="zext_ln227_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="1" slack="0"/>
<pin id="1310" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln227/20 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="xor_ln227_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="1" slack="0"/>
<pin id="1314" dir="0" index="1" bw="1" slack="0"/>
<pin id="1315" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln227/20 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="sext_ln227_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="2" slack="0"/>
<pin id="1320" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln227/20 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="and_ln227_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="54" slack="0"/>
<pin id="1324" dir="0" index="1" bw="2" slack="0"/>
<pin id="1325" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln227/20 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="or_ln224_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="1" slack="0"/>
<pin id="1330" dir="0" index="1" bw="1" slack="1"/>
<pin id="1331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln224/21 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="trunc_ln224_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="32" slack="0"/>
<pin id="1336" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln224/21 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="or_ln224_5_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="1" slack="0"/>
<pin id="1340" dir="0" index="1" bw="1" slack="1"/>
<pin id="1341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln224_5/21 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="tmp_2_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="31" slack="0"/>
<pin id="1345" dir="0" index="1" bw="32" slack="0"/>
<pin id="1346" dir="0" index="2" bw="1" slack="0"/>
<pin id="1347" dir="0" index="3" bw="6" slack="0"/>
<pin id="1348" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/21 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="or_ln224_4_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="32" slack="0"/>
<pin id="1355" dir="0" index="1" bw="31" slack="0"/>
<pin id="1356" dir="0" index="2" bw="1" slack="0"/>
<pin id="1357" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln224_4/21 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="icmp_ln228_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="54" slack="1"/>
<pin id="1364" dir="0" index="1" bw="1" slack="0"/>
<pin id="1365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln228/21 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="select_ln146_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="1" slack="0"/>
<pin id="1369" dir="0" index="1" bw="1" slack="0"/>
<pin id="1370" dir="0" index="2" bw="12" slack="0"/>
<pin id="1371" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln146/21 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="shl_ln146_3_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="64" slack="0"/>
<pin id="1377" dir="0" index="1" bw="12" slack="0"/>
<pin id="1378" dir="0" index="2" bw="1" slack="0"/>
<pin id="1379" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln146_3/21 "/>
</bind>
</comp>

<comp id="1383" class="1004" name="or_ln146_s_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="64" slack="0"/>
<pin id="1385" dir="0" index="1" bw="1" slack="5"/>
<pin id="1386" dir="0" index="2" bw="1" slack="0"/>
<pin id="1387" dir="0" index="3" bw="54" slack="1"/>
<pin id="1388" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln146_s/21 "/>
</bind>
</comp>

<comp id="1391" class="1004" name="add_ln146_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="64" slack="0"/>
<pin id="1393" dir="0" index="1" bw="64" slack="0"/>
<pin id="1394" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln146/21 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="store_ln69_store_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="32" slack="0"/>
<pin id="1400" dir="0" index="1" bw="32" slack="0"/>
<pin id="1401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/21 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="or_ln69_10_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="32" slack="4"/>
<pin id="1406" dir="0" index="1" bw="5" slack="0"/>
<pin id="1407" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln69_10/22 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="shl_ln146_s_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="64" slack="0"/>
<pin id="1411" dir="0" index="1" bw="1" slack="4"/>
<pin id="1412" dir="0" index="2" bw="1" slack="0"/>
<pin id="1413" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln146_s/22 "/>
</bind>
</comp>

<comp id="1416" class="1004" name="or_ln146_6_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="64" slack="0"/>
<pin id="1418" dir="0" index="1" bw="64" slack="0"/>
<pin id="1419" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln146_6/22 "/>
</bind>
</comp>

<comp id="1422" class="1004" name="and_ln_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="63" slack="0"/>
<pin id="1424" dir="0" index="1" bw="12" slack="0"/>
<pin id="1425" dir="0" index="2" bw="1" slack="0"/>
<pin id="1426" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/26 "/>
</bind>
</comp>

<comp id="1430" class="1004" name="icmp_ln100_fu_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="63" slack="0"/>
<pin id="1432" dir="0" index="1" bw="53" slack="0"/>
<pin id="1433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/26 "/>
</bind>
</comp>

<comp id="1436" class="1004" name="and_ln100_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="1" slack="0"/>
<pin id="1438" dir="0" index="1" bw="1" slack="4"/>
<pin id="1439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln100/26 "/>
</bind>
</comp>

<comp id="1441" class="1004" name="shl_ln87_fu_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="64" slack="4"/>
<pin id="1443" dir="0" index="1" bw="1" slack="0"/>
<pin id="1444" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln87/26 "/>
</bind>
</comp>

<comp id="1446" class="1004" name="icmp_ln87_fu_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="64" slack="0"/>
<pin id="1448" dir="0" index="1" bw="64" slack="0"/>
<pin id="1449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/26 "/>
</bind>
</comp>

<comp id="1452" class="1004" name="and_ln100_s_fu_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="63" slack="0"/>
<pin id="1454" dir="0" index="1" bw="12" slack="0"/>
<pin id="1455" dir="0" index="2" bw="1" slack="0"/>
<pin id="1456" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln100_s/26 "/>
</bind>
</comp>

<comp id="1460" class="1004" name="icmp_ln100_31_fu_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="63" slack="0"/>
<pin id="1462" dir="0" index="1" bw="53" slack="0"/>
<pin id="1463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100_31/26 "/>
</bind>
</comp>

<comp id="1466" class="1004" name="and_ln100_18_fu_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="1" slack="0"/>
<pin id="1468" dir="0" index="1" bw="1" slack="4"/>
<pin id="1469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln100_18/26 "/>
</bind>
</comp>

<comp id="1471" class="1004" name="or_ln121_fu_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="1" slack="0"/>
<pin id="1473" dir="0" index="1" bw="1" slack="0"/>
<pin id="1474" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln121/26 "/>
</bind>
</comp>

<comp id="1477" class="1004" name="select_ln123_fu_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="1" slack="0"/>
<pin id="1479" dir="0" index="1" bw="64" slack="0"/>
<pin id="1480" dir="0" index="2" bw="64" slack="0"/>
<pin id="1481" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln123/26 "/>
</bind>
</comp>

<comp id="1485" class="1004" name="select_ln123_14_fu_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="1" slack="0"/>
<pin id="1487" dir="0" index="1" bw="64" slack="0"/>
<pin id="1488" dir="0" index="2" bw="64" slack="0"/>
<pin id="1489" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln123_14/26 "/>
</bind>
</comp>

<comp id="1493" class="1005" name="zSign_read_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="1" slack="4"/>
<pin id="1495" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="zSign_read "/>
</bind>
</comp>

<comp id="1501" class="1005" name="b_read_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="64" slack="4"/>
<pin id="1503" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="1510" class="1005" name="a_read_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="64" slack="4"/>
<pin id="1512" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="1518" class="1005" name="empty_34_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="52" slack="2"/>
<pin id="1520" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opset="empty_34 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="aExp_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="11" slack="2"/>
<pin id="1525" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="aExp "/>
</bind>
</comp>

<comp id="1530" class="1005" name="zext_ln288_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="12" slack="3"/>
<pin id="1532" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln288 "/>
</bind>
</comp>

<comp id="1535" class="1005" name="bExp_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="11" slack="2"/>
<pin id="1537" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="bExp "/>
</bind>
</comp>

<comp id="1542" class="1005" name="zext_ln289_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="64" slack="2"/>
<pin id="1544" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln289 "/>
</bind>
</comp>

<comp id="1549" class="1005" name="zext_ln289_2_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="64" slack="2"/>
<pin id="1551" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln289_2 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="icmp_ln299_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="1" slack="2"/>
<pin id="1559" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln299 "/>
</bind>
</comp>

<comp id="1561" class="1005" name="float_exception_flags_load_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="32" slack="4"/>
<pin id="1563" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="float_exception_flags_load "/>
</bind>
</comp>

<comp id="1567" class="1005" name="tmp_47_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="1" slack="5"/>
<pin id="1569" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="1571" class="1005" name="zSig_assign_reg_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="53" slack="4"/>
<pin id="1573" dir="1" index="1" bw="53" slack="4"/>
</pin_list>
<bind>
<opset="zSig_assign "/>
</bind>
</comp>

<comp id="1579" class="1005" name="icmp_ln100_38_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="1" slack="4"/>
<pin id="1581" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln100_38 "/>
</bind>
</comp>

<comp id="1584" class="1005" name="icmp_ln100_40_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="1" slack="4"/>
<pin id="1586" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln100_40 "/>
</bind>
</comp>

<comp id="1589" class="1005" name="icmp_ln316_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="1" slack="5"/>
<pin id="1591" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln316 "/>
</bind>
</comp>

<comp id="1593" class="1005" name="select_ln322_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="62" slack="1"/>
<pin id="1595" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="select_ln322 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="expDiff_8_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="12" slack="1"/>
<pin id="1601" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="expDiff_8 "/>
</bind>
</comp>

<comp id="1605" class="1005" name="trunc_ln290_2_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="6" slack="1"/>
<pin id="1607" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln290_2 "/>
</bind>
</comp>

<comp id="1613" class="1005" name="icmp_ln100_34_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="1" slack="4"/>
<pin id="1615" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln100_34 "/>
</bind>
</comp>

<comp id="1618" class="1005" name="icmp_ln100_36_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="1" slack="4"/>
<pin id="1620" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln100_36 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="icmp_ln301_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="1" slack="5"/>
<pin id="1625" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln301 "/>
</bind>
</comp>

<comp id="1627" class="1005" name="select_ln307_reg_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="62" slack="1"/>
<pin id="1629" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="select_ln307 "/>
</bind>
</comp>

<comp id="1633" class="1005" name="expDiff_6_reg_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="11" slack="1"/>
<pin id="1635" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="expDiff_6 "/>
</bind>
</comp>

<comp id="1640" class="1005" name="trunc_ln290_1_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="6" slack="1"/>
<pin id="1642" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln290_1 "/>
</bind>
</comp>

<comp id="1648" class="1005" name="icmp_ln100_30_reg_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="1" slack="4"/>
<pin id="1650" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln100_30 "/>
</bind>
</comp>

<comp id="1653" class="1005" name="icmp_ln100_32_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="1" slack="4"/>
<pin id="1655" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln100_32 "/>
</bind>
</comp>

<comp id="1658" class="1005" name="or_ln_reg_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="64" slack="1"/>
<pin id="1660" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="1666" class="1005" name="or_ln120_7_reg_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="64" slack="1"/>
<pin id="1668" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="or_ln120_7 "/>
</bind>
</comp>

<comp id="1671" class="1005" name="or_ln69_9_reg_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="32" slack="1"/>
<pin id="1673" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln69_9 "/>
</bind>
</comp>

<comp id="1677" class="1005" name="or_ln121_7_reg_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="1" slack="1"/>
<pin id="1679" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln121_7 "/>
</bind>
</comp>

<comp id="1683" class="1005" name="select_ln123_18_reg_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="64" slack="1"/>
<pin id="1685" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln123_18 "/>
</bind>
</comp>

<comp id="1688" class="1005" name="zSig_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="64" slack="1"/>
<pin id="1690" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zSig "/>
</bind>
</comp>

<comp id="1693" class="1005" name="zext_ln322_reg_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="64" slack="1"/>
<pin id="1695" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln322 "/>
</bind>
</comp>

<comp id="1704" class="1005" name="zext_ln77_3_reg_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="64" slack="1"/>
<pin id="1706" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln77_3 "/>
</bind>
</comp>

<comp id="1709" class="1005" name="z_19_reg_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="64" slack="1"/>
<pin id="1711" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="z_19 "/>
</bind>
</comp>

<comp id="1717" class="1005" name="or_ln120_6_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="64" slack="1"/>
<pin id="1719" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="or_ln120_6 "/>
</bind>
</comp>

<comp id="1722" class="1005" name="or_ln69_8_reg_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="32" slack="1"/>
<pin id="1724" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln69_8 "/>
</bind>
</comp>

<comp id="1728" class="1005" name="or_ln121_6_reg_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="1" slack="1"/>
<pin id="1730" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln121_6 "/>
</bind>
</comp>

<comp id="1734" class="1005" name="select_ln123_16_reg_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="64" slack="1"/>
<pin id="1736" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln123_16 "/>
</bind>
</comp>

<comp id="1739" class="1005" name="or_ln146_reg_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="64" slack="1"/>
<pin id="1741" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="or_ln146 "/>
</bind>
</comp>

<comp id="1744" class="1005" name="zext_ln307_reg_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="64" slack="1"/>
<pin id="1746" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln307 "/>
</bind>
</comp>

<comp id="1749" class="1005" name="icmp_ln67_reg_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="1" slack="1"/>
<pin id="1751" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln67 "/>
</bind>
</comp>

<comp id="1753" class="1005" name="icmp_ln71_reg_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="1" slack="1"/>
<pin id="1755" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln71 "/>
</bind>
</comp>

<comp id="1757" class="1005" name="zext_ln77_reg_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="64" slack="1"/>
<pin id="1759" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln77 "/>
</bind>
</comp>

<comp id="1762" class="1005" name="icmp_ln73_reg_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="1" slack="1"/>
<pin id="1764" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln73 "/>
</bind>
</comp>

<comp id="1767" class="1005" name="trunc_ln73_reg_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="1" slack="1"/>
<pin id="1769" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln73 "/>
</bind>
</comp>

<comp id="1772" class="1005" name="tmp_reg_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="63" slack="1"/>
<pin id="1774" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1777" class="1005" name="zExp_7_reg_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="12" slack="1"/>
<pin id="1779" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zExp_7 "/>
</bind>
</comp>

<comp id="1782" class="1005" name="zSig_8_reg_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="64" slack="1"/>
<pin id="1784" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zSig_8 "/>
</bind>
</comp>

<comp id="1787" class="1005" name="roundBits_reg_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="10" slack="1"/>
<pin id="1789" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="roundBits "/>
</bind>
</comp>

<comp id="1793" class="1005" name="icmp_ln204_reg_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="1" slack="1"/>
<pin id="1795" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln204 "/>
</bind>
</comp>

<comp id="1797" class="1005" name="icmp_ln206_reg_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="1" slack="2"/>
<pin id="1799" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln206 "/>
</bind>
</comp>

<comp id="1801" class="1005" name="and_ln207_reg_1801">
<pin_list>
<pin id="1802" dir="0" index="0" bw="1" slack="2"/>
<pin id="1803" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln207 "/>
</bind>
</comp>

<comp id="1805" class="1005" name="tmp_52_reg_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="1" slack="1"/>
<pin id="1807" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_52 "/>
</bind>
</comp>

<comp id="1812" class="1005" name="z_22_reg_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="64" slack="1"/>
<pin id="1814" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="z_22 "/>
</bind>
</comp>

<comp id="1817" class="1005" name="zext_ln77_4_reg_1817">
<pin_list>
<pin id="1818" dir="0" index="0" bw="64" slack="1"/>
<pin id="1819" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln77_4 "/>
</bind>
</comp>

<comp id="1822" class="1005" name="xor_ln220_reg_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="1" slack="1"/>
<pin id="1824" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln220 "/>
</bind>
</comp>

<comp id="1827" class="1005" name="select_ln220_reg_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="32" slack="1"/>
<pin id="1829" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln220 "/>
</bind>
</comp>

<comp id="1832" class="1005" name="icmp_ln224_reg_1832">
<pin_list>
<pin id="1833" dir="0" index="0" bw="1" slack="1"/>
<pin id="1834" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln224 "/>
</bind>
</comp>

<comp id="1838" class="1005" name="and_ln227_reg_1838">
<pin_list>
<pin id="1839" dir="0" index="0" bw="54" slack="1"/>
<pin id="1840" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="and_ln227 "/>
</bind>
</comp>

<comp id="1844" class="1005" name="or_ln69_10_reg_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="32" slack="1"/>
<pin id="1846" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln69_10 "/>
</bind>
</comp>

<comp id="1849" class="1005" name="or_ln146_6_reg_1849">
<pin_list>
<pin id="1850" dir="0" index="0" bw="64" slack="1"/>
<pin id="1851" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="or_ln146_6 "/>
</bind>
</comp>

<comp id="1857" class="1005" name="or_ln120_reg_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="64" slack="1"/>
<pin id="1859" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="or_ln120 "/>
</bind>
</comp>

<comp id="1862" class="1005" name="or_ln69_reg_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="32" slack="1"/>
<pin id="1864" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln69 "/>
</bind>
</comp>

<comp id="1868" class="1005" name="or_ln121_reg_1868">
<pin_list>
<pin id="1869" dir="0" index="0" bw="1" slack="1"/>
<pin id="1870" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln121 "/>
</bind>
</comp>

<comp id="1874" class="1005" name="select_ln123_14_reg_1874">
<pin_list>
<pin id="1875" dir="0" index="0" bw="64" slack="1"/>
<pin id="1876" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln123_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="152"><net_src comp="8" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="10" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="226"><net_src comp="220" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="236"><net_src comp="230" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="257"><net_src comp="240" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="227" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="259"><net_src comp="227" pin="1"/><net_sink comp="249" pin=4"/></net>

<net id="274"><net_src comp="52" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="283"><net_src comp="271" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="284"><net_src comp="271" pin="1"/><net_sink comp="275" pin=4"/></net>

<net id="299"><net_src comp="22" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="308"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="217" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="310"><net_src comp="217" pin="1"/><net_sink comp="300" pin=4"/></net>

<net id="314"><net_src comp="52" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="46" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="342"><net_src comp="311" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="343"><net_src comp="311" pin="1"/><net_sink comp="316" pin=6"/></net>

<net id="344"><net_src comp="311" pin="1"/><net_sink comp="316" pin=10"/></net>

<net id="345"><net_src comp="311" pin="1"/><net_sink comp="316" pin=16"/></net>

<net id="346"><net_src comp="311" pin="1"/><net_sink comp="316" pin=18"/></net>

<net id="350"><net_src comp="146" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="377"><net_src comp="347" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="378"><net_src comp="347" pin="1"/><net_sink comp="351" pin=10"/></net>

<net id="379"><net_src comp="347" pin="1"/><net_sink comp="351" pin=16"/></net>

<net id="380"><net_src comp="347" pin="1"/><net_sink comp="351" pin=18"/></net>

<net id="414"><net_src comp="40" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="40" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="426"><net_src comp="54" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="56" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="428"><net_src comp="16" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="435"><net_src comp="54" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="56" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="437"><net_src comp="16" pin="0"/><net_sink comp="429" pin=3"/></net>

<net id="442"><net_src comp="66" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="66" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="68" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="154" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="461"><net_src comp="160" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="466"><net_src comp="154" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="160" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="477"><net_src comp="12" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="160" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="479"><net_src comp="14" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="480"><net_src comp="16" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="484"><net_src comp="471" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="491"><net_src comp="12" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="154" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="493"><net_src comp="14" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="494"><net_src comp="16" pin="0"/><net_sink comp="485" pin=3"/></net>

<net id="498"><net_src comp="485" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="481" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="495" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="508"><net_src comp="499" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="514"><net_src comp="18" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="467" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="20" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="520"><net_src comp="509" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="509" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="530"><net_src comp="18" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="463" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="20" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="536"><net_src comp="525" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="525" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="545"><net_src comp="499" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="22" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="6" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="556"><net_src comp="24" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="499" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="26" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="563"><net_src comp="537" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="521" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="571"><net_src comp="32" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="559" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="34" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="574"><net_src comp="36" pin="0"/><net_sink comp="565" pin=3"/></net>

<net id="579"><net_src comp="525" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="509" pin="3"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="575" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="38" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="485" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="28" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="471" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="30" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="499" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="42" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="611"><net_src comp="44" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="46" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="613"><net_src comp="467" pin="1"/><net_sink comp="605" pin=2"/></net>

<net id="614"><net_src comp="20" pin="0"/><net_sink comp="605" pin=3"/></net>

<net id="620"><net_src comp="593" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="521" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="605" pin="4"/><net_sink comp="615" pin=2"/></net>

<net id="628"><net_src comp="593" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="599" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="499" pin="2"/><net_sink comp="623" pin=2"/></net>

<net id="634"><net_src comp="623" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="639"><net_src comp="463" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="48" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="471" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="28" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="485" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="30" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="505" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="28" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="665"><net_src comp="44" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="46" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="667"><net_src comp="463" pin="1"/><net_sink comp="659" pin=2"/></net>

<net id="668"><net_src comp="20" pin="0"/><net_sink comp="659" pin=3"/></net>

<net id="674"><net_src comp="647" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="537" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="676"><net_src comp="659" pin="4"/><net_sink comp="669" pin=2"/></net>

<net id="682"><net_src comp="647" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="683"><net_src comp="653" pin="2"/><net_sink comp="677" pin=1"/></net>

<net id="684"><net_src comp="505" pin="1"/><net_sink comp="677" pin=2"/></net>

<net id="688"><net_src comp="677" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="693"><net_src comp="467" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="48" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="704"><net_src comp="50" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="52" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="706"><net_src comp="695" pin="1"/><net_sink comp="698" pin=3"/></net>

<net id="712"><net_src comp="58" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="713"><net_src comp="420" pin="4"/><net_sink comp="707" pin=1"/></net>

<net id="714"><net_src comp="40" pin="0"/><net_sink comp="707" pin=2"/></net>

<net id="719"><net_src comp="707" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="60" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="715" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="730"><net_src comp="62" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="735"><net_src comp="726" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="64" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="742"><net_src comp="58" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="743"><net_src comp="429" pin="4"/><net_sink comp="737" pin=1"/></net>

<net id="744"><net_src comp="40" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="749"><net_src comp="737" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="60" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="755"><net_src comp="745" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="760"><net_src comp="721" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="751" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="767"><net_src comp="731" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="768"><net_src comp="443" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="769"><net_src comp="438" pin="2"/><net_sink comp="762" pin=2"/></net>

<net id="775"><net_src comp="721" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="776"><net_src comp="438" pin="2"/><net_sink comp="770" pin=1"/></net>

<net id="777"><net_src comp="762" pin="3"/><net_sink comp="770" pin=2"/></net>

<net id="784"><net_src comp="70" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="785"><net_src comp="72" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="786"><net_src comp="20" pin="0"/><net_sink comp="778" pin=3"/></net>

<net id="790"><net_src comp="778" pin="4"/><net_sink comp="787" pin=0"/></net>

<net id="795"><net_src comp="787" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="803"><net_src comp="22" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="808"><net_src comp="22" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="815"><net_src comp="74" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="816"><net_src comp="799" pin="2"/><net_sink comp="809" pin=1"/></net>

<net id="817"><net_src comp="76" pin="0"/><net_sink comp="809" pin=2"/></net>

<net id="818"><net_src comp="26" pin="0"/><net_sink comp="809" pin=3"/></net>

<net id="823"><net_src comp="809" pin="4"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="78" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="829"><net_src comp="80" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="833"><net_src comp="825" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="837"><net_src comp="799" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="842"><net_src comp="796" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="834" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="851"><net_src comp="796" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="844" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="857"><net_src comp="847" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="82" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="862"><net_src comp="838" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="867"><net_src comp="859" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="853" pin="2"/><net_sink comp="863" pin=1"/></net>

<net id="875"><net_src comp="84" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="876"><net_src comp="838" pin="2"/><net_sink comp="869" pin=1"/></net>

<net id="877"><net_src comp="86" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="878"><net_src comp="88" pin="0"/><net_sink comp="869" pin=3"/></net>

<net id="884"><net_src comp="90" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="885"><net_src comp="869" pin="4"/><net_sink comp="879" pin=1"/></net>

<net id="886"><net_src comp="863" pin="2"/><net_sink comp="879" pin=2"/></net>

<net id="892"><net_src comp="58" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="893"><net_src comp="420" pin="4"/><net_sink comp="887" pin=1"/></net>

<net id="894"><net_src comp="40" pin="0"/><net_sink comp="887" pin=2"/></net>

<net id="899"><net_src comp="887" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="60" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="905"><net_src comp="895" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="910"><net_src comp="62" pin="0"/><net_sink comp="906" pin=1"/></net>

<net id="915"><net_src comp="906" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="64" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="922"><net_src comp="58" pin="0"/><net_sink comp="917" pin=0"/></net>

<net id="923"><net_src comp="429" pin="4"/><net_sink comp="917" pin=1"/></net>

<net id="924"><net_src comp="40" pin="0"/><net_sink comp="917" pin=2"/></net>

<net id="929"><net_src comp="917" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="60" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="935"><net_src comp="925" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="940"><net_src comp="901" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="931" pin="2"/><net_sink comp="936" pin=1"/></net>

<net id="947"><net_src comp="911" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="948"><net_src comp="443" pin="2"/><net_sink comp="942" pin=1"/></net>

<net id="949"><net_src comp="438" pin="2"/><net_sink comp="942" pin=2"/></net>

<net id="955"><net_src comp="901" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="956"><net_src comp="438" pin="2"/><net_sink comp="950" pin=1"/></net>

<net id="957"><net_src comp="942" pin="3"/><net_sink comp="950" pin=2"/></net>

<net id="963"><net_src comp="92" pin="0"/><net_sink comp="958" pin=0"/></net>

<net id="964"><net_src comp="94" pin="0"/><net_sink comp="958" pin=2"/></net>

<net id="969"><net_src comp="958" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="96" pin="0"/><net_sink comp="965" pin=1"/></net>

<net id="978"><net_src comp="30" pin="0"/><net_sink comp="974" pin=1"/></net>

<net id="985"><net_src comp="98" pin="0"/><net_sink comp="979" pin=0"/></net>

<net id="986"><net_src comp="76" pin="0"/><net_sink comp="979" pin=2"/></net>

<net id="987"><net_src comp="100" pin="0"/><net_sink comp="979" pin=3"/></net>

<net id="992"><net_src comp="979" pin="4"/><net_sink comp="988" pin=0"/></net>

<net id="993"><net_src comp="102" pin="0"/><net_sink comp="988" pin=1"/></net>

<net id="998"><net_src comp="80" pin="0"/><net_sink comp="994" pin=1"/></net>

<net id="1002"><net_src comp="994" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1010"><net_src comp="971" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="1003" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1016"><net_src comp="104" pin="0"/><net_sink comp="1012" pin=0"/></net>

<net id="1020"><net_src comp="1012" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1025"><net_src comp="971" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1026"><net_src comp="1017" pin="1"/><net_sink comp="1021" pin=1"/></net>

<net id="1031"><net_src comp="1021" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="82" pin="0"/><net_sink comp="1027" pin=1"/></net>

<net id="1036"><net_src comp="1006" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1043"><net_src comp="84" pin="0"/><net_sink comp="1037" pin=0"/></net>

<net id="1044"><net_src comp="1006" pin="2"/><net_sink comp="1037" pin=1"/></net>

<net id="1045"><net_src comp="86" pin="0"/><net_sink comp="1037" pin=2"/></net>

<net id="1046"><net_src comp="88" pin="0"/><net_sink comp="1037" pin=3"/></net>

<net id="1056"><net_src comp="90" pin="0"/><net_sink comp="1051" pin=0"/></net>

<net id="1057"><net_src comp="1047" pin="2"/><net_sink comp="1051" pin=2"/></net>

<net id="1058"><net_src comp="1051" pin="3"/><net_sink comp="169" pin=4"/></net>

<net id="1062"><net_src comp="203" pin="12"/><net_sink comp="1059" pin=0"/></net>

<net id="1067"><net_src comp="186" pin="12"/><net_sink comp="1063" pin=0"/></net>

<net id="1068"><net_src comp="106" pin="0"/><net_sink comp="1063" pin=1"/></net>

<net id="1073"><net_src comp="1063" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1074"><net_src comp="169" pin="12"/><net_sink comp="1069" pin=1"/></net>

<net id="1079"><net_src comp="1069" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1080"><net_src comp="62" pin="0"/><net_sink comp="1075" pin=1"/></net>

<net id="1085"><net_src comp="1059" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1086"><net_src comp="108" pin="0"/><net_sink comp="1081" pin=1"/></net>

<net id="1092"><net_src comp="110" pin="0"/><net_sink comp="1087" pin=0"/></net>

<net id="1093"><net_src comp="1069" pin="2"/><net_sink comp="1087" pin=1"/></net>

<net id="1094"><net_src comp="16" pin="0"/><net_sink comp="1087" pin=2"/></net>

<net id="1100"><net_src comp="1087" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1101"><net_src comp="1059" pin="1"/><net_sink comp="1095" pin=1"/></net>

<net id="1102"><net_src comp="1081" pin="2"/><net_sink comp="1095" pin=2"/></net>

<net id="1108"><net_src comp="1087" pin="3"/><net_sink comp="1103" pin=0"/></net>

<net id="1109"><net_src comp="1069" pin="2"/><net_sink comp="1103" pin=1"/></net>

<net id="1110"><net_src comp="1075" pin="2"/><net_sink comp="1103" pin=2"/></net>

<net id="1114"><net_src comp="220" pin="4"/><net_sink comp="1111" pin=0"/></net>

<net id="1118"><net_src comp="230" pin="4"/><net_sink comp="1115" pin=0"/></net>

<net id="1123"><net_src comp="220" pin="4"/><net_sink comp="1119" pin=0"/></net>

<net id="1124"><net_src comp="112" pin="0"/><net_sink comp="1119" pin=1"/></net>

<net id="1129"><net_src comp="220" pin="4"/><net_sink comp="1125" pin=0"/></net>

<net id="1130"><net_src comp="114" pin="0"/><net_sink comp="1125" pin=1"/></net>

<net id="1135"><net_src comp="220" pin="4"/><net_sink comp="1131" pin=0"/></net>

<net id="1136"><net_src comp="114" pin="0"/><net_sink comp="1131" pin=1"/></net>

<net id="1141"><net_src comp="230" pin="4"/><net_sink comp="1137" pin=0"/></net>

<net id="1142"><net_src comp="116" pin="0"/><net_sink comp="1137" pin=1"/></net>

<net id="1148"><net_src comp="110" pin="0"/><net_sink comp="1143" pin=0"/></net>

<net id="1149"><net_src comp="1137" pin="2"/><net_sink comp="1143" pin=1"/></net>

<net id="1150"><net_src comp="88" pin="0"/><net_sink comp="1143" pin=2"/></net>

<net id="1155"><net_src comp="1131" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1156"><net_src comp="1143" pin="3"/><net_sink comp="1151" pin=1"/></net>

<net id="1162"><net_src comp="24" pin="0"/><net_sink comp="1157" pin=0"/></net>

<net id="1163"><net_src comp="220" pin="4"/><net_sink comp="1157" pin=1"/></net>

<net id="1164"><net_src comp="26" pin="0"/><net_sink comp="1157" pin=2"/></net>

<net id="1169"><net_src comp="22" pin="0"/><net_sink comp="1165" pin=0"/></net>

<net id="1170"><net_src comp="220" pin="4"/><net_sink comp="1165" pin=1"/></net>

<net id="1177"><net_src comp="118" pin="0"/><net_sink comp="1171" pin=0"/></net>

<net id="1178"><net_src comp="1165" pin="2"/><net_sink comp="1171" pin=1"/></net>

<net id="1179"><net_src comp="76" pin="0"/><net_sink comp="1171" pin=2"/></net>

<net id="1180"><net_src comp="120" pin="0"/><net_sink comp="1171" pin=3"/></net>

<net id="1185"><net_src comp="1171" pin="4"/><net_sink comp="1181" pin=0"/></net>

<net id="1186"><net_src comp="122" pin="0"/><net_sink comp="1181" pin=1"/></net>

<net id="1190"><net_src comp="1165" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1195"><net_src comp="230" pin="4"/><net_sink comp="1191" pin=0"/></net>

<net id="1196"><net_src comp="1187" pin="1"/><net_sink comp="1191" pin=1"/></net>

<net id="1200"><net_src comp="1111" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1205"><net_src comp="230" pin="4"/><net_sink comp="1201" pin=0"/></net>

<net id="1206"><net_src comp="1197" pin="1"/><net_sink comp="1201" pin=1"/></net>

<net id="1211"><net_src comp="1201" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1212"><net_src comp="82" pin="0"/><net_sink comp="1207" pin=1"/></net>

<net id="1216"><net_src comp="1191" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1221"><net_src comp="1213" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1222"><net_src comp="1207" pin="2"/><net_sink comp="1217" pin=1"/></net>

<net id="1229"><net_src comp="84" pin="0"/><net_sink comp="1223" pin=0"/></net>

<net id="1230"><net_src comp="1191" pin="2"/><net_sink comp="1223" pin=1"/></net>

<net id="1231"><net_src comp="86" pin="0"/><net_sink comp="1223" pin=2"/></net>

<net id="1232"><net_src comp="88" pin="0"/><net_sink comp="1223" pin=3"/></net>

<net id="1238"><net_src comp="90" pin="0"/><net_sink comp="1233" pin=0"/></net>

<net id="1239"><net_src comp="1223" pin="4"/><net_sink comp="1233" pin=1"/></net>

<net id="1240"><net_src comp="1217" pin="2"/><net_sink comp="1233" pin=2"/></net>

<net id="1245"><net_src comp="230" pin="4"/><net_sink comp="1241" pin=0"/></net>

<net id="1246"><net_src comp="82" pin="0"/><net_sink comp="1241" pin=1"/></net>

<net id="1250"><net_src comp="1241" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1254"><net_src comp="240" pin="4"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="1260"><net_src comp="1251" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1261"><net_src comp="124" pin="0"/><net_sink comp="1256" pin=1"/></net>

<net id="1266"><net_src comp="126" pin="0"/><net_sink comp="1262" pin=1"/></net>

<net id="1271"><net_src comp="1256" pin="2"/><net_sink comp="1267" pin=0"/></net>

<net id="1272"><net_src comp="46" pin="0"/><net_sink comp="1267" pin=1"/></net>

<net id="1278"><net_src comp="1256" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1279"><net_src comp="1262" pin="2"/><net_sink comp="1273" pin=2"/></net>

<net id="1284"><net_src comp="263" pin="6"/><net_sink comp="1280" pin=0"/></net>

<net id="1285"><net_src comp="124" pin="0"/><net_sink comp="1280" pin=1"/></net>

<net id="1290"><net_src comp="249" pin="6"/><net_sink comp="1286" pin=0"/></net>

<net id="1291"><net_src comp="116" pin="0"/><net_sink comp="1286" pin=1"/></net>

<net id="1298"><net_src comp="128" pin="0"/><net_sink comp="1292" pin=0"/></net>

<net id="1299"><net_src comp="1286" pin="2"/><net_sink comp="1292" pin=1"/></net>

<net id="1300"><net_src comp="100" pin="0"/><net_sink comp="1292" pin=2"/></net>

<net id="1301"><net_src comp="88" pin="0"/><net_sink comp="1292" pin=3"/></net>

<net id="1306"><net_src comp="263" pin="6"/><net_sink comp="1302" pin=0"/></net>

<net id="1307"><net_src comp="130" pin="0"/><net_sink comp="1302" pin=1"/></net>

<net id="1311"><net_src comp="1302" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1316"><net_src comp="1308" pin="1"/><net_sink comp="1312" pin=0"/></net>

<net id="1317"><net_src comp="132" pin="0"/><net_sink comp="1312" pin=1"/></net>

<net id="1321"><net_src comp="1312" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1326"><net_src comp="1292" pin="4"/><net_sink comp="1322" pin=0"/></net>

<net id="1327"><net_src comp="1318" pin="1"/><net_sink comp="1322" pin=1"/></net>

<net id="1332"><net_src comp="275" pin="6"/><net_sink comp="1328" pin=0"/></net>

<net id="1333"><net_src comp="1328" pin="2"/><net_sink comp="316" pin=8"/></net>

<net id="1337"><net_src comp="288" pin="6"/><net_sink comp="1334" pin=0"/></net>

<net id="1342"><net_src comp="1334" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1349"><net_src comp="134" pin="0"/><net_sink comp="1343" pin=0"/></net>

<net id="1350"><net_src comp="288" pin="6"/><net_sink comp="1343" pin=1"/></net>

<net id="1351"><net_src comp="86" pin="0"/><net_sink comp="1343" pin=2"/></net>

<net id="1352"><net_src comp="136" pin="0"/><net_sink comp="1343" pin=3"/></net>

<net id="1358"><net_src comp="138" pin="0"/><net_sink comp="1353" pin=0"/></net>

<net id="1359"><net_src comp="1343" pin="4"/><net_sink comp="1353" pin=1"/></net>

<net id="1360"><net_src comp="1338" pin="2"/><net_sink comp="1353" pin=2"/></net>

<net id="1361"><net_src comp="1353" pin="3"/><net_sink comp="351" pin=8"/></net>

<net id="1366"><net_src comp="140" pin="0"/><net_sink comp="1362" pin=1"/></net>

<net id="1372"><net_src comp="1362" pin="2"/><net_sink comp="1367" pin=0"/></net>

<net id="1373"><net_src comp="22" pin="0"/><net_sink comp="1367" pin=1"/></net>

<net id="1374"><net_src comp="300" pin="6"/><net_sink comp="1367" pin=2"/></net>

<net id="1380"><net_src comp="142" pin="0"/><net_sink comp="1375" pin=0"/></net>

<net id="1381"><net_src comp="1367" pin="3"/><net_sink comp="1375" pin=1"/></net>

<net id="1382"><net_src comp="48" pin="0"/><net_sink comp="1375" pin=2"/></net>

<net id="1389"><net_src comp="144" pin="0"/><net_sink comp="1383" pin=0"/></net>

<net id="1390"><net_src comp="20" pin="0"/><net_sink comp="1383" pin=2"/></net>

<net id="1395"><net_src comp="1375" pin="3"/><net_sink comp="1391" pin=0"/></net>

<net id="1396"><net_src comp="1383" pin="4"/><net_sink comp="1391" pin=1"/></net>

<net id="1397"><net_src comp="1391" pin="2"/><net_sink comp="384" pin=8"/></net>

<net id="1402"><net_src comp="351" pin="24"/><net_sink comp="1398" pin=0"/></net>

<net id="1403"><net_src comp="6" pin="0"/><net_sink comp="1398" pin=1"/></net>

<net id="1408"><net_src comp="34" pin="0"/><net_sink comp="1404" pin=1"/></net>

<net id="1414"><net_src comp="92" pin="0"/><net_sink comp="1409" pin=0"/></net>

<net id="1415"><net_src comp="94" pin="0"/><net_sink comp="1409" pin=2"/></net>

<net id="1420"><net_src comp="1409" pin="3"/><net_sink comp="1416" pin=0"/></net>

<net id="1421"><net_src comp="96" pin="0"/><net_sink comp="1416" pin=1"/></net>

<net id="1427"><net_src comp="58" pin="0"/><net_sink comp="1422" pin=0"/></net>

<net id="1428"><net_src comp="420" pin="4"/><net_sink comp="1422" pin=1"/></net>

<net id="1429"><net_src comp="40" pin="0"/><net_sink comp="1422" pin=2"/></net>

<net id="1434"><net_src comp="1422" pin="3"/><net_sink comp="1430" pin=0"/></net>

<net id="1435"><net_src comp="60" pin="0"/><net_sink comp="1430" pin=1"/></net>

<net id="1440"><net_src comp="1430" pin="2"/><net_sink comp="1436" pin=0"/></net>

<net id="1445"><net_src comp="62" pin="0"/><net_sink comp="1441" pin=1"/></net>

<net id="1450"><net_src comp="1441" pin="2"/><net_sink comp="1446" pin=0"/></net>

<net id="1451"><net_src comp="64" pin="0"/><net_sink comp="1446" pin=1"/></net>

<net id="1457"><net_src comp="58" pin="0"/><net_sink comp="1452" pin=0"/></net>

<net id="1458"><net_src comp="429" pin="4"/><net_sink comp="1452" pin=1"/></net>

<net id="1459"><net_src comp="40" pin="0"/><net_sink comp="1452" pin=2"/></net>

<net id="1464"><net_src comp="1452" pin="3"/><net_sink comp="1460" pin=0"/></net>

<net id="1465"><net_src comp="60" pin="0"/><net_sink comp="1460" pin=1"/></net>

<net id="1470"><net_src comp="1460" pin="2"/><net_sink comp="1466" pin=0"/></net>

<net id="1475"><net_src comp="1436" pin="2"/><net_sink comp="1471" pin=0"/></net>

<net id="1476"><net_src comp="1466" pin="2"/><net_sink comp="1471" pin=1"/></net>

<net id="1482"><net_src comp="1446" pin="2"/><net_sink comp="1477" pin=0"/></net>

<net id="1483"><net_src comp="443" pin="2"/><net_sink comp="1477" pin=1"/></net>

<net id="1484"><net_src comp="438" pin="2"/><net_sink comp="1477" pin=2"/></net>

<net id="1490"><net_src comp="1436" pin="2"/><net_sink comp="1485" pin=0"/></net>

<net id="1491"><net_src comp="438" pin="2"/><net_sink comp="1485" pin=1"/></net>

<net id="1492"><net_src comp="1477" pin="3"/><net_sink comp="1485" pin=2"/></net>

<net id="1496"><net_src comp="148" pin="2"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="1498"><net_src comp="1493" pin="1"/><net_sink comp="958" pin=1"/></net>

<net id="1499"><net_src comp="1493" pin="1"/><net_sink comp="1383" pin=1"/></net>

<net id="1500"><net_src comp="1493" pin="1"/><net_sink comp="1409" pin=1"/></net>

<net id="1504"><net_src comp="154" pin="2"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1506"><net_src comp="1501" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="1507"><net_src comp="1501" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="1508"><net_src comp="1501" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="1509"><net_src comp="1501" pin="1"/><net_sink comp="1441" pin=0"/></net>

<net id="1513"><net_src comp="160" pin="2"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="1515"><net_src comp="1510" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="1516"><net_src comp="1510" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="1517"><net_src comp="1510" pin="1"/><net_sink comp="384" pin=18"/></net>

<net id="1521"><net_src comp="467" pin="1"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="778" pin=2"/></net>

<net id="1526"><net_src comp="471" pin="4"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="203" pin=4"/></net>

<net id="1528"><net_src comp="1523" pin="1"/><net_sink comp="203" pin=6"/></net>

<net id="1529"><net_src comp="1523" pin="1"/><net_sink comp="203" pin=8"/></net>

<net id="1533"><net_src comp="481" pin="1"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="1538"><net_src comp="485" pin="4"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1540"><net_src comp="1535" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="1541"><net_src comp="1535" pin="1"/><net_sink comp="203" pin=10"/></net>

<net id="1545"><net_src comp="517" pin="1"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="186" pin=4"/></net>

<net id="1547"><net_src comp="1542" pin="1"/><net_sink comp="186" pin=6"/></net>

<net id="1548"><net_src comp="1542" pin="1"/><net_sink comp="186" pin=8"/></net>

<net id="1552"><net_src comp="533" pin="1"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="1554"><net_src comp="1549" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="1555"><net_src comp="1549" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="1556"><net_src comp="1549" pin="1"/><net_sink comp="169" pin=10"/></net>

<net id="1560"><net_src comp="541" pin="2"/><net_sink comp="1557" pin=0"/></net>

<net id="1564"><net_src comp="547" pin="1"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="1566"><net_src comp="1561" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="1570"><net_src comp="551" pin="3"/><net_sink comp="1567" pin=0"/></net>

<net id="1574"><net_src comp="565" pin="4"/><net_sink comp="1571" pin=0"/></net>

<net id="1575"><net_src comp="1571" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="1582"><net_src comp="410" pin="2"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="1587"><net_src comp="415" pin="2"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="1592"><net_src comp="587" pin="2"/><net_sink comp="1589" pin=0"/></net>

<net id="1596"><net_src comp="615" pin="3"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1598"><net_src comp="1593" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="1602"><net_src comp="623" pin="3"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="1604"><net_src comp="1599" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="1608"><net_src comp="631" pin="1"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1616"><net_src comp="410" pin="2"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="1621"><net_src comp="415" pin="2"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="1626"><net_src comp="641" pin="2"/><net_sink comp="1623" pin=0"/></net>

<net id="1630"><net_src comp="669" pin="3"/><net_sink comp="1627" pin=0"/></net>

<net id="1631"><net_src comp="1627" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="1632"><net_src comp="1627" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1636"><net_src comp="677" pin="3"/><net_sink comp="1633" pin=0"/></net>

<net id="1637"><net_src comp="1633" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1638"><net_src comp="1633" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="1639"><net_src comp="1633" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1643"><net_src comp="685" pin="1"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="1012" pin=1"/></net>

<net id="1651"><net_src comp="410" pin="2"/><net_sink comp="1648" pin=0"/></net>

<net id="1652"><net_src comp="1648" pin="1"/><net_sink comp="1436" pin=1"/></net>

<net id="1656"><net_src comp="415" pin="2"/><net_sink comp="1653" pin=0"/></net>

<net id="1657"><net_src comp="1653" pin="1"/><net_sink comp="1466" pin=1"/></net>

<net id="1661"><net_src comp="698" pin="4"/><net_sink comp="1658" pin=0"/></net>

<net id="1662"><net_src comp="1658" pin="1"/><net_sink comp="384" pin=16"/></net>

<net id="1669"><net_src comp="443" pin="2"/><net_sink comp="1666" pin=0"/></net>

<net id="1670"><net_src comp="1666" pin="1"/><net_sink comp="384" pin=20"/></net>

<net id="1674"><net_src comp="448" pin="2"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="351" pin=20"/></net>

<net id="1676"><net_src comp="1671" pin="1"/><net_sink comp="351" pin=22"/></net>

<net id="1680"><net_src comp="756" pin="2"/><net_sink comp="1677" pin=0"/></net>

<net id="1681"><net_src comp="1677" pin="1"/><net_sink comp="316" pin=20"/></net>

<net id="1682"><net_src comp="1677" pin="1"/><net_sink comp="316" pin=22"/></net>

<net id="1686"><net_src comp="770" pin="3"/><net_sink comp="1683" pin=0"/></net>

<net id="1687"><net_src comp="1683" pin="1"/><net_sink comp="384" pin=22"/></net>

<net id="1691"><net_src comp="791" pin="2"/><net_sink comp="1688" pin=0"/></net>

<net id="1692"><net_src comp="1688" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="1696"><net_src comp="796" pin="1"/><net_sink comp="1693" pin=0"/></net>

<net id="1697"><net_src comp="1693" pin="1"/><net_sink comp="186" pin=10"/></net>

<net id="1707"><net_src comp="830" pin="1"/><net_sink comp="1704" pin=0"/></net>

<net id="1708"><net_src comp="1704" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="1712"><net_src comp="879" pin="3"/><net_sink comp="1709" pin=0"/></net>

<net id="1713"><net_src comp="1709" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="1720"><net_src comp="443" pin="2"/><net_sink comp="1717" pin=0"/></net>

<net id="1721"><net_src comp="1717" pin="1"/><net_sink comp="384" pin=12"/></net>

<net id="1725"><net_src comp="448" pin="2"/><net_sink comp="1722" pin=0"/></net>

<net id="1726"><net_src comp="1722" pin="1"/><net_sink comp="351" pin=12"/></net>

<net id="1727"><net_src comp="1722" pin="1"/><net_sink comp="351" pin=14"/></net>

<net id="1731"><net_src comp="936" pin="2"/><net_sink comp="1728" pin=0"/></net>

<net id="1732"><net_src comp="1728" pin="1"/><net_sink comp="316" pin=12"/></net>

<net id="1733"><net_src comp="1728" pin="1"/><net_sink comp="316" pin=14"/></net>

<net id="1737"><net_src comp="950" pin="3"/><net_sink comp="1734" pin=0"/></net>

<net id="1738"><net_src comp="1734" pin="1"/><net_sink comp="384" pin=14"/></net>

<net id="1742"><net_src comp="965" pin="2"/><net_sink comp="1739" pin=0"/></net>

<net id="1743"><net_src comp="1739" pin="1"/><net_sink comp="384" pin=10"/></net>

<net id="1747"><net_src comp="971" pin="1"/><net_sink comp="1744" pin=0"/></net>

<net id="1748"><net_src comp="1744" pin="1"/><net_sink comp="169" pin=8"/></net>

<net id="1752"><net_src comp="974" pin="2"/><net_sink comp="1749" pin=0"/></net>

<net id="1756"><net_src comp="988" pin="2"/><net_sink comp="1753" pin=0"/></net>

<net id="1760"><net_src comp="999" pin="1"/><net_sink comp="1757" pin=0"/></net>

<net id="1761"><net_src comp="1757" pin="1"/><net_sink comp="169" pin=6"/></net>

<net id="1765"><net_src comp="1027" pin="2"/><net_sink comp="1762" pin=0"/></net>

<net id="1766"><net_src comp="1762" pin="1"/><net_sink comp="1047" pin=1"/></net>

<net id="1770"><net_src comp="1033" pin="1"/><net_sink comp="1767" pin=0"/></net>

<net id="1771"><net_src comp="1767" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1775"><net_src comp="1037" pin="4"/><net_sink comp="1772" pin=0"/></net>

<net id="1776"><net_src comp="1772" pin="1"/><net_sink comp="1051" pin=1"/></net>

<net id="1780"><net_src comp="1095" pin="3"/><net_sink comp="1777" pin=0"/></net>

<net id="1781"><net_src comp="1777" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="1785"><net_src comp="1103" pin="3"/><net_sink comp="1782" pin=0"/></net>

<net id="1786"><net_src comp="1782" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="1790"><net_src comp="1115" pin="1"/><net_sink comp="1787" pin=0"/></net>

<net id="1791"><net_src comp="1787" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="1792"><net_src comp="1787" pin="1"/><net_sink comp="263" pin=4"/></net>

<net id="1796"><net_src comp="1119" pin="2"/><net_sink comp="1793" pin=0"/></net>

<net id="1800"><net_src comp="1125" pin="2"/><net_sink comp="1797" pin=0"/></net>

<net id="1804"><net_src comp="1151" pin="2"/><net_sink comp="1801" pin=0"/></net>

<net id="1808"><net_src comp="1157" pin="3"/><net_sink comp="1805" pin=0"/></net>

<net id="1815"><net_src comp="1233" pin="3"/><net_sink comp="1812" pin=0"/></net>

<net id="1816"><net_src comp="1812" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="1820"><net_src comp="1247" pin="1"/><net_sink comp="1817" pin=0"/></net>

<net id="1821"><net_src comp="1817" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="1825"><net_src comp="1267" pin="2"/><net_sink comp="1822" pin=0"/></net>

<net id="1826"><net_src comp="1822" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="1830"><net_src comp="1273" pin="3"/><net_sink comp="1827" pin=0"/></net>

<net id="1831"><net_src comp="1827" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="1835"><net_src comp="1280" pin="2"/><net_sink comp="1832" pin=0"/></net>

<net id="1836"><net_src comp="1832" pin="1"/><net_sink comp="1328" pin=1"/></net>

<net id="1837"><net_src comp="1832" pin="1"/><net_sink comp="1338" pin=1"/></net>

<net id="1841"><net_src comp="1322" pin="2"/><net_sink comp="1838" pin=0"/></net>

<net id="1842"><net_src comp="1838" pin="1"/><net_sink comp="1362" pin=0"/></net>

<net id="1843"><net_src comp="1838" pin="1"/><net_sink comp="1383" pin=3"/></net>

<net id="1847"><net_src comp="1404" pin="2"/><net_sink comp="1844" pin=0"/></net>

<net id="1848"><net_src comp="1844" pin="1"/><net_sink comp="351" pin=6"/></net>

<net id="1852"><net_src comp="1416" pin="2"/><net_sink comp="1849" pin=0"/></net>

<net id="1853"><net_src comp="1849" pin="1"/><net_sink comp="384" pin=6"/></net>

<net id="1860"><net_src comp="443" pin="2"/><net_sink comp="1857" pin=0"/></net>

<net id="1861"><net_src comp="1857" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="1865"><net_src comp="448" pin="2"/><net_sink comp="1862" pin=0"/></net>

<net id="1866"><net_src comp="1862" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="1867"><net_src comp="1862" pin="1"/><net_sink comp="351" pin=4"/></net>

<net id="1871"><net_src comp="1471" pin="2"/><net_sink comp="1868" pin=0"/></net>

<net id="1872"><net_src comp="1868" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="1873"><net_src comp="1868" pin="1"/><net_sink comp="316" pin=4"/></net>

<net id="1877"><net_src comp="1485" pin="3"/><net_sink comp="1874" pin=0"/></net>

<net id="1878"><net_src comp="1874" pin="1"/><net_sink comp="384" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: float_exception_flags | {21 }
 - Input state : 
	Port: addFloat64Sigs : a | {1 }
	Port: addFloat64Sigs : b | {1 }
	Port: addFloat64Sigs : zSign | {1 }
	Port: addFloat64Sigs : float_exception_flags | {1 }
  - Chain level:
	State 1
		zext_ln288 : 1
		zext_ln288_1 : 1
		expDiff : 2
		trunc_ln290 : 3
		aSig : 1
		zext_ln289 : 2
		zext_ln289_1 : 2
		bSig : 1
		zext_ln289_2 : 2
		zext_ln289_3 : 2
		icmp_ln299 : 3
		br_ln299 : 4
		tmp_47 : 3
		br_ln314 : 4
		switch_ln333 : 1
		add_ln340 : 3
		zSig_assign : 4
		or_ln335 : 2
		icmp_ln335 : 2
		br_ln335 : 3
		icmp_ln100_38 : 1
		icmp_ln100_40 : 1
		icmp_ln316 : 1
		br_ln316 : 2
		icmp_ln322 : 1
		expDiff_7 : 3
		aSig_11 : 1
		select_ln322 : 3
		expDiff_8 : 4
		trunc_ln290_2 : 5
		icmp_ln318 : 1
		br_ln318 : 2
		icmp_ln100_34 : 1
		icmp_ln100_36 : 1
		icmp_ln301 : 1
		br_ln301 : 2
		icmp_ln307 : 1
		expDiff_5 : 4
		bSig_10 : 1
		select_ln307 : 3
		expDiff_6 : 5
		trunc_ln290_1 : 6
		icmp_ln303 : 1
		br_ln303 : 2
		icmp_ln100_30 : 1
		icmp_ln100_32 : 1
	State 2
	State 3
	State 4
	State 5
		or_ln : 1
	State 6
	State 7
	State 8
	State 9
		and_ln100_9 : 1
		icmp_ln100_37 : 2
		and_ln100_21 : 3
		and_ln100_1 : 1
		icmp_ln100_39 : 2
		and_ln100_22 : 3
		or_ln121_7 : 3
		br_ln123 : 3
		select_ln123_17 : 1
		select_ln123_18 : 3
	State 10
		zext_ln341 : 1
		zSig : 2
	State 11
		br_ln67 : 1
		tmp_49 : 1
		icmp_ln71_3 : 2
		br_ln71 : 3
		zext_ln77_3 : 1
		zext_ln73_9 : 1
		lshr_ln73_3 : 2
		shl_ln73_3 : 1
		icmp_ln73_3 : 2
		trunc_ln73_3 : 3
		or_ln73_3 : 4
		tmp_s : 3
		z_19 : 4
	State 12
	State 13
	State 14
	State 15
		and_ln100_7 : 1
		icmp_ln100_33 : 2
		and_ln100_19 : 3
		and_ln100_8 : 1
		icmp_ln100_35 : 2
		and_ln100_20 : 3
		or_ln121_6 : 3
		br_ln123 : 3
		select_ln123_15 : 1
		select_ln123_16 : 3
	State 16
		or_ln146 : 1
	State 17
		br_ln67 : 1
		icmp_ln71 : 1
		br_ln71 : 2
		zext_ln77 : 1
		lshr_ln73 : 1
		zext_ln73_8 : 1
		shl_ln73 : 2
		icmp_ln73 : 3
		trunc_ln73 : 2
		tmp : 2
	State 18
		bSig_11 : 1
		aSig_12 : 1
		zExp_4 : 1
		zext_ln289_4 : 2
		aSig_13 : 2
		zSig_7 : 2
		zSig_6 : 3
		zExp_6 : 3
		tmp_50 : 3
		zExp_7 : 4
		zSig_8 : 4
	State 19
		trunc_ln289 : 1
		roundBits : 1
		icmp_ln204 : 1
		br_ln204 : 2
		icmp_ln206 : 1
		br_ln207 : 2
		icmp_ln207 : 1
		add_ln207 : 1
		tmp_51 : 2
		and_ln207 : 3
		br_ln207 : 3
		tmp_52 : 1
		br_ln212 : 2
		sub_ln217 : 1
		tmp_53 : 2
		icmp_ln71_4 : 3
		br_ln71 : 4
		zext_ln73_11 : 2
		lshr_ln73_4 : 3
		zext_ln73_12 : 2
		shl_ln73_4 : 3
		icmp_ln73_4 : 4
		trunc_ln73_4 : 4
		or_ln73_4 : 5
		tmp_1 : 4
		z_22 : 5
		z_21 : 1
		zext_ln77_4 : 2
	State 20
		roundBits_7 : 1
		icmp_ln220 : 2
		xor_ln220 : 3
		select_ln220 : 3
		empty_35 : 1
		roundBits_8 : 2
		icmp_ln224 : 3
		add_ln226 : 2
		trunc_ln : 3
		icmp_ln227 : 3
		zext_ln227 : 4
		xor_ln227 : 5
		sext_ln227 : 5
		and_ln227 : 6
	State 21
		or_ln224 : 1
		trunc_ln224 : 1
		or_ln224_5 : 2
		tmp_2 : 1
		or_ln224_4 : 2
		select_ln146 : 1
		shl_ln146_3 : 2
		add_ln146 : 3
		float_exception_flags_flag_6 : 1
		float_exception_flags_new_6 : 3
		retval_0 : 4
		br_ln121 : 2
		store_ln69 : 4
		ret_ln356 : 5
	State 22
		or_ln146_6 : 1
	State 23
	State 24
	State 25
	State 26
		and_ln : 1
		icmp_ln100 : 2
		and_ln100 : 3
		and_ln100_s : 1
		icmp_ln100_31 : 2
		and_ln100_18 : 3
		or_ln121 : 3
		br_ln123 : 3
		select_ln123 : 1
		select_ln123_14 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |        grp_fu_410       |    0    |    58   |
|          |        grp_fu_415       |    0    |    58   |
|          |    icmp_ln299_fu_541    |    0    |    19   |
|          |    icmp_ln335_fu_581    |    0    |    68   |
|          |    icmp_ln316_fu_587    |    0    |    18   |
|          |    icmp_ln322_fu_593    |    0    |    18   |
|          |    icmp_ln318_fu_635    |    0    |    59   |
|          |    icmp_ln301_fu_641    |    0    |    18   |
|          |    icmp_ln307_fu_647    |    0    |    18   |
|          |    icmp_ln303_fu_689    |    0    |    59   |
|          |   icmp_ln100_37_fu_715  |    0    |    70   |
|          |    icmp_ln87_7_fu_731   |    0    |    71   |
|          |   icmp_ln100_39_fu_745  |    0    |    70   |
|          |    icmp_ln67_3_fu_804   |    0    |    19   |
|          |    icmp_ln71_3_fu_819   |    0    |    13   |
|          |       z_20_fu_825       |    0    |    69   |
|          |    icmp_ln73_3_fu_853   |    0    |    71   |
|          |   icmp_ln100_33_fu_895  |    0    |    70   |
|   icmp   |    icmp_ln87_6_fu_911   |    0    |    71   |
|          |   icmp_ln100_35_fu_925  |    0    |    70   |
|          |     icmp_ln67_fu_974    |    0    |    18   |
|          |     icmp_ln71_fu_988    |    0    |    12   |
|          |       z_18_fu_994       |    0    |    69   |
|          |    icmp_ln73_fu_1027    |    0    |    71   |
|          |    icmp_ln204_fu_1119   |    0    |    19   |
|          |    icmp_ln206_fu_1125   |    0    |    19   |
|          |    icmp_ln207_fu_1131   |    0    |    19   |
|          |   icmp_ln71_4_fu_1181   |    0    |    9    |
|          |   icmp_ln73_4_fu_1207   |    0    |    71   |
|          |       z_21_fu_1241      |    0    |    71   |
|          |    icmp_ln220_fu_1256   |    0    |    17   |
|          |    icmp_ln224_fu_1280   |    0    |    17   |
|          |    icmp_ln227_fu_1302   |    0    |    17   |
|          |    icmp_ln228_fu_1362   |    0    |    61   |
|          |    icmp_ln100_fu_1430   |    0    |    70   |
|          |    icmp_ln87_fu_1446    |    0    |    71   |
|          |  icmp_ln100_31_fu_1460  |    0    |    70   |
|----------|-------------------------|---------|---------|
|          |   select_ln322_fu_615   |    0    |    62   |
|          |     expDiff_8_fu_623    |    0    |    12   |
|          |   select_ln307_fu_669   |    0    |    62   |
|          |     expDiff_6_fu_677    |    0    |    11   |
|          |  select_ln123_17_fu_762 |    0    |    64   |
|          |  select_ln123_18_fu_770 |    0    |    64   |
|  select  |  select_ln123_15_fu_942 |    0    |    64   |
|          |  select_ln123_16_fu_950 |    0    |    64   |
|          |      zExp_7_fu_1095     |    0    |    12   |
|          |      zSig_8_fu_1103     |    0    |    64   |
|          |   select_ln220_fu_1273  |    0    |    32   |
|          |   select_ln146_fu_1367  |    0    |    12   |
|          |   select_ln123_fu_1477  |    0    |    64   |
|          | select_ln123_14_fu_1485 |    0    |    64   |
|----------|-------------------------|---------|---------|
|          |    shl_ln87_7_fu_726    |    0    |    0    |
|          |    shl_ln73_3_fu_847    |    0    |   177   |
|          |    shl_ln87_6_fu_906    |    0    |    0    |
|    shl   |     shl_ln73_fu_1021    |    0    |   177   |
|          |      zSig_6_fu_1075     |    0    |    0    |
|          |    shl_ln73_4_fu_1201   |    0    |   182   |
|          |     shl_ln87_fu_1441    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    lshr_ln73_3_fu_838   |    0    |   177   |
|   lshr   |    lshr_ln73_fu_1006    |    0    |   177   |
|          |   lshr_ln73_4_fu_1191   |    0    |   182   |
|----------|-------------------------|---------|---------|
|          |     add_ln340_fu_559    |    0    |    68   |
|          |     expDiff_7_fu_599    |    0    |    19   |
|          |     expDiff_5_fu_653    |    0    |    18   |
|          |       zSig_fu_791       |    0    |    70   |
|    add   |      zSig_7_fu_1069     |    0    |    71   |
|          |      zExp_6_fu_1081     |    0    |    18   |
|          |    add_ln207_fu_1137    |    0    |    71   |
|          |    add_ln226_fu_1286    |    0    |    71   |
|          |    add_ln146_fu_1391    |    0    |    71   |
|----------|-------------------------|---------|---------|
|          |        grp_fu_438       |    0    |    0    |
|          |        grp_fu_443       |    0    |    0    |
|          |        grp_fu_448       |    0    |    0    |
|          |     or_ln335_fu_575     |    0    |    61   |
|          |    or_ln121_7_fu_756    |    0    |    2    |
|          |     or_ln73_3_fu_863    |    0    |    2    |
|          |    or_ln121_6_fu_936    |    0    |    2    |
|          |     or_ln146_fu_965     |    0    |    0    |
|    or    |     or_ln73_fu_1047     |    0    |    2    |
|          |     aSig_13_fu_1063     |    0    |    0    |
|          |    or_ln73_4_fu_1217    |    0    |    2    |
|          |    or_ln69_11_fu_1262   |    0    |    0    |
|          |     or_ln224_fu_1328    |    0    |    2    |
|          |    or_ln224_5_fu_1338   |    0    |    2    |
|          |    or_ln69_10_fu_1404   |    0    |    0    |
|          |    or_ln146_6_fu_1416   |    0    |    0    |
|          |     or_ln121_fu_1471    |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |      expDiff_fu_499     |    0    |    18   |
|    sub   |     sub_ln328_fu_799    |    0    |    19   |
|          |     sub_ln73_fu_1012    |    0    |    13   |
|          |    sub_ln217_fu_1165    |    0    |    19   |
|----------|-------------------------|---------|---------|
|          |   and_ln100_21_fu_721   |    0    |    2    |
|          |   and_ln100_22_fu_751   |    0    |    2    |
|          |   and_ln100_19_fu_901   |    0    |    2    |
|    and   |   and_ln100_20_fu_931   |    0    |    2    |
|          |    and_ln207_fu_1151    |    0    |    2    |
|          |    and_ln227_fu_1322    |    0    |    54   |
|          |    and_ln100_fu_1436    |    0    |    2    |
|          |   and_ln100_18_fu_1466  |    0    |    2    |
|----------|-------------------------|---------|---------|
|    xor   |    xor_ln220_fu_1267    |    0    |    2    |
|          |    xor_ln227_fu_1312    |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |  zSign_read_read_fu_148 |    0    |    0    |
|   read   |    b_read_read_fu_154   |    0    |    0    |
|          |    a_read_read_fu_160   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |        grp_fu_420       |    0    |    0    |
|          |        grp_fu_429       |    0    |    0    |
|          |       aExp_fu_471       |    0    |    0    |
|          |       bExp_fu_485       |    0    |    0    |
|          |    zSig_assign_fu_565   |    0    |    0    |
|          |      tmp_49_fu_809      |    0    |    0    |
|partselect|       tmp_s_fu_869      |    0    |    0    |
|          |      tmp_48_fu_979      |    0    |    0    |
|          |       tmp_fu_1037       |    0    |    0    |
|          |      tmp_53_fu_1171     |    0    |    0    |
|          |      tmp_1_fu_1223      |    0    |    0    |
|          |     trunc_ln_fu_1292    |    0    |    0    |
|          |      tmp_2_fu_1343      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |       empty_fu_453      |    0    |    0    |
|          |     empty_32_fu_458     |    0    |    0    |
|          |     empty_33_fu_463     |    0    |    0    |
|          |     empty_34_fu_467     |    0    |    0    |
|          |    trunc_ln290_fu_505   |    0    |    0    |
|          |   trunc_ln290_2_fu_631  |    0    |    0    |
|   trunc  |   trunc_ln290_1_fu_685  |    0    |    0    |
|          |   trunc_ln73_3_fu_859   |    0    |    0    |
|          |    trunc_ln73_fu_1033   |    0    |    0    |
|          |   trunc_ln289_fu_1111   |    0    |    0    |
|          |    roundBits_fu_1115    |    0    |    0    |
|          |   trunc_ln73_4_fu_1213  |    0    |    0    |
|          |   roundBits_7_fu_1251   |    0    |    0    |
|          |   trunc_ln224_fu_1334   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    zext_ln288_fu_481    |    0    |    0    |
|          |   zext_ln288_1_fu_495   |    0    |    0    |
|          |    zext_ln289_fu_517    |    0    |    0    |
|          |   zext_ln289_1_fu_521   |    0    |    0    |
|          |   zext_ln289_2_fu_533   |    0    |    0    |
|          |   zext_ln289_3_fu_537   |    0    |    0    |
|          |    zext_ln340_fu_695    |    0    |    0    |
|          |    zext_ln341_fu_787    |    0    |    0    |
|          |    zext_ln322_fu_796    |    0    |    0    |
|          |    zext_ln77_3_fu_830   |    0    |    0    |
|   zext   |    zext_ln73_9_fu_834   |    0    |    0    |
|          |   zext_ln73_10_fu_844   |    0    |    0    |
|          |    zext_ln307_fu_971    |    0    |    0    |
|          |     zext_ln77_fu_999    |    0    |    0    |
|          |    zext_ln73_fu_1003    |    0    |    0    |
|          |   zext_ln73_8_fu_1017   |    0    |    0    |
|          |   zext_ln289_4_fu_1059  |    0    |    0    |
|          |   zext_ln73_11_fu_1187  |    0    |    0    |
|          |   zext_ln73_12_fu_1197  |    0    |    0    |
|          |   zext_ln77_4_fu_1247   |    0    |    0    |
|          |    zext_ln227_fu_1308   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |       aSig_fu_509       |    0    |    0    |
|          |       bSig_fu_525       |    0    |    0    |
|          |      aSig_11_fu_605     |    0    |    0    |
|          |      bSig_10_fu_659     |    0    |    0    |
|          |       or_ln_fu_698      |    0    |    0    |
|          |    and_ln100_9_fu_707   |    0    |    0    |
|          |    and_ln100_1_fu_737   |    0    |    0    |
|          |  zext_ln341_cast_fu_778 |    0    |    0    |
|          |       z_19_fu_879       |    0    |    0    |
|bitconcatenate|    and_ln100_7_fu_887   |    0    |    0    |
|          |    and_ln100_8_fu_917   |    0    |    0    |
|          |      shl_ln_fu_958      |    0    |    0    |
|          |        z_fu_1051        |    0    |    0    |
|          |       z_22_fu_1233      |    0    |    0    |
|          |    or_ln224_4_fu_1353   |    0    |    0    |
|          |   shl_ln146_3_fu_1375   |    0    |    0    |
|          |    or_ln146_s_fu_1383   |    0    |    0    |
|          |   shl_ln146_s_fu_1409   |    0    |    0    |
|          |      and_ln_fu_1422     |    0    |    0    |
|          |   and_ln100_s_fu_1452   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |      tmp_47_fu_551      |    0    |    0    |
| bitselect|      tmp_50_fu_1087     |    0    |    0    |
|          |      tmp_51_fu_1143     |    0    |    0    |
|          |      tmp_52_fu_1157     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   sext   |    sext_ln227_fu_1318   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   4106  |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|            aExp_reg_1523           |   11   |
|           aSig_12_reg_183          |   64   |
|           a_read_reg_1510          |   64   |
|         and_ln207_reg_1801         |    1   |
|         and_ln227_reg_1838         |   54   |
|            bExp_reg_1535           |   11   |
|           bSig_11_reg_166          |   64   |
|           b_read_reg_1501          |   64   |
|          empty_34_reg_1518         |   52   |
|          empty_35_reg_246          |   64   |
|         expDiff_6_reg_1633         |   11   |
|         expDiff_8_reg_1599         |   12   |
|float_exception_flags_flag_4_reg_271|    1   |
|float_exception_flags_flag_6_reg_311|    1   |
| float_exception_flags_load_reg_1561|   32   |
| float_exception_flags_loc_1_reg_285|   32   |
| float_exception_flags_new_6_reg_347|   32   |
|       icmp_ln100_30_reg_1648       |    1   |
|       icmp_ln100_32_reg_1653       |    1   |
|       icmp_ln100_34_reg_1613       |    1   |
|       icmp_ln100_36_reg_1618       |    1   |
|       icmp_ln100_38_reg_1579       |    1   |
|       icmp_ln100_40_reg_1584       |    1   |
|         icmp_ln204_reg_1793        |    1   |
|         icmp_ln206_reg_1797        |    1   |
|         icmp_ln224_reg_1832        |    1   |
|         icmp_ln299_reg_1557        |    1   |
|         icmp_ln301_reg_1623        |    1   |
|         icmp_ln316_reg_1589        |    1   |
|         icmp_ln67_reg_1749         |    1   |
|         icmp_ln71_reg_1753         |    1   |
|         icmp_ln73_reg_1762         |    1   |
|         or_ln120_6_reg_1717        |   64   |
|         or_ln120_7_reg_1666        |   64   |
|          or_ln120_reg_1857         |   64   |
|         or_ln121_6_reg_1728        |    1   |
|         or_ln121_7_reg_1677        |    1   |
|          or_ln121_reg_1868         |    1   |
|         or_ln146_6_reg_1849        |   64   |
|          or_ln146_reg_1739         |   64   |
|         or_ln69_10_reg_1844        |   32   |
|         or_ln69_8_reg_1722         |   32   |
|         or_ln69_9_reg_1671         |   32   |
|          or_ln69_reg_1862          |   32   |
|           or_ln_reg_1658           |   64   |
|          retval_0_reg_381          |   64   |
|         roundBits_8_reg_260        |   10   |
|         roundBits_reg_1787         |   10   |
|      select_ln123_14_reg_1874      |   64   |
|      select_ln123_16_reg_1734      |   64   |
|      select_ln123_18_reg_1683      |   64   |
|        select_ln220_reg_1827       |   32   |
|        select_ln307_reg_1627       |   62   |
|        select_ln322_reg_1593       |   62   |
|           tmp_47_reg_1567          |    1   |
|           tmp_52_reg_1805          |    1   |
|            tmp_reg_1772            |   63   |
|       trunc_ln290_1_reg_1640       |    6   |
|       trunc_ln290_2_reg_1605       |    6   |
|         trunc_ln73_reg_1767        |    1   |
|         xor_ln220_reg_1822         |    1   |
|           zExp_4_reg_200           |   11   |
|           zExp_7_reg_1777          |   12   |
|        zExp_assign_8_reg_296       |   12   |
|            zExp_reg_217            |   12   |
|           zSig_8_reg_1782          |   64   |
|           zSig_9_reg_227           |   64   |
|        zSig_assign_reg_1571        |   53   |
|            zSig_reg_1688           |   64   |
|         zSign_read_reg_1493        |    1   |
|            z_19_reg_1709           |   64   |
|            z_22_reg_1812           |   64   |
|            z_23_reg_237            |   64   |
|         zext_ln288_reg_1530        |   12   |
|        zext_ln289_2_reg_1549       |   64   |
|         zext_ln289_reg_1542        |   64   |
|         zext_ln307_reg_1744        |   64   |
|         zext_ln322_reg_1693        |   64   |
|        zext_ln77_3_reg_1704        |   64   |
|        zext_ln77_4_reg_1817        |   64   |
|         zext_ln77_reg_1757         |   64   |
+------------------------------------+--------+
|                Total               |  2556  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------|------|------|------|--------||---------|
|                 Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  |
|--------------------------------------|------|------|------|--------||---------|
| float_exception_flags_flag_6_reg_311 |  p0  |   2  |   1  |    2   |
|--------------------------------------|------|------|------|--------||---------|
|                 Total                |      |      |      |    2   ||   0.46  |
|--------------------------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  4106  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    -   |
|  Register |    -   |  2556  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  2556  |  4106  |
+-----------+--------+--------+--------+
