Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/debounce_circuit.vhd" in Library work.
Architecture behavioral of Entity debounce_circuit is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/ov7670_capture.vhd" in Library work.
Architecture behavioral of Entity ov7670_capture is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/ov7670_registers.vhd" in Library work.
Architecture behavioral of Entity ov7670_registers is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/ov7670_SCCB.vhd" in Library work.
Architecture behavioral of Entity ov7670_sccb is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Top> in library <work> (architecture <structural>) with generics.
	G_FE_WAIT_BITS = 20
	G_PB_BITS = 24
	G_WAIT1 = 20

Analyzing hierarchy for entity <debounce_circuit> in library <work> (architecture <behavioral>) with generics.
	PB_BITS = 24

Analyzing hierarchy for entity <ov7670_capture> in library <work> (architecture <behavioral>) with generics.
	PIXELS = 307200

Analyzing hierarchy for entity <ov7670_registers> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ov7670_SCCB> in library <work> (architecture <behavioral>) with generics.
	FE_WAIT_BITS = 20


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <Top> in library <work> (Architecture <structural>).
	G_FE_WAIT_BITS = 20
	G_PB_BITS = 24
	G_WAIT1 = 20
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_xclk1> in unit <Top>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_xclk1> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_xclk1> in unit <Top>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_xclk1> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <vga_bufa> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <vga_bufa> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <vga_bufa> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <vga_bufa> in unit <Top>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "CLKFX_DIVIDE =  25" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "CLKFX_MULTIPLY =  6" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_cam> in unit <Top>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_pclk1> in unit <Top>.
    Set user-defined property "CLKFX_DIVIDE =  2" for instance <DCM_pclk1> in unit <Top>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <DCM_pclk1> in unit <Top>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_pclk1> in unit <Top>.
    Set user-defined property "CLKIN_PERIOD =  41.6670000000000016" for instance <DCM_pclk1> in unit <Top>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_pclk1> in unit <Top>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_pclk1> in unit <Top>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_pclk1> in unit <Top>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_pclk1> in unit <Top>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_pclk1> in unit <Top>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_pclk1> in unit <Top>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_pclk1> in unit <Top>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_pclk1> in unit <Top>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_pclk1> in unit <Top>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <DCM_pclk1> in unit <Top>.
    Set user-defined property "STARTUP_WAIT =  TRUE" for instance <DCM_pclk1> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <pclk1_bufa> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <pclk1_bufa> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <pclk1_bufa> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <pclk1_bufa> in unit <Top>.
Entity <Top> analyzed. Unit <Top> generated.

Analyzing generic Entity <debounce_circuit> in library <work> (Architecture <behavioral>).
	PB_BITS = 24
Entity <debounce_circuit> analyzed. Unit <debounce_circuit> generated.

Analyzing generic Entity <ov7670_capture> in library <work> (Architecture <behavioral>).
	PIXELS = 307200
INFO:Xst:1561 - "/home/user/workspace/ov7670_vga_Nexys2/ov7670_capture.vhd" line 78: Mux is complete : default of case is discarded
Entity <ov7670_capture> analyzed. Unit <ov7670_capture> generated.

Analyzing Entity <ov7670_registers> in library <work> (Architecture <behavioral>).
Entity <ov7670_registers> analyzed. Unit <ov7670_registers> generated.

Analyzing generic Entity <ov7670_SCCB> in library <work> (Architecture <behavioral>).
	FE_WAIT_BITS = 20
Entity <ov7670_SCCB> analyzed. Unit <ov7670_SCCB> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <debounce_circuit>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/debounce_circuit.vhd".
    Found 1-bit register for signal <output>.
    Found 24-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <debounce_circuit> synthesized.


Synthesizing Unit <ov7670_capture>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/ov7670_capture.vhd".
WARNING:Xst:646 - Signal <d_latch<15:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 19-bit register for signal <address>.
    Found 19-bit adder for signal <address$addsub0000> created at line 66.
    Found 16-bit register for signal <d_latch>.
    Found 1-bit register for signal <href_hold>.
    Found 8-bit register for signal <latched_d>.
    Found 1-bit register for signal <latched_href>.
    Found 1-bit register for signal <latched_vsync>.
    Found 1-bit register for signal <row<0>>.
    Found 1-bit register for signal <we_reg>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ov7670_capture> synthesized.


Synthesizing Unit <ov7670_registers>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/ov7670_registers.vhd".
    Found 63x16-bit ROM for signal <cmd_reg$rom0000> created at line 112.
    Found 16-bit register for signal <cmd_reg>.
    Found 6-bit up counter for signal <sequence>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <ov7670_registers> synthesized.


Synthesizing Unit <ov7670_SCCB>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/ov7670_SCCB.vhd".
    Found 1-bit register for signal <taken>.
    Found 1-bit register for signal <sioc>.
    Found 1-bit tristate buffer for signal <siod>.
    Found 32-bit register for signal <busy_sr>.
    Found 32-bit 4-to-1 multiplexer for signal <busy_sr$mux0001>.
    Found 20-bit up counter for signal <counter>.
    Found 32-bit register for signal <data_sr>.
    Found 32-bit 4-to-1 multiplexer for signal <data_sr$mux0001>.
    Found 8-bit up counter for signal <scaler>.
    Summary:
	inferred   2 Counter(s).
	inferred  66 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <ov7670_SCCB> synthesized.


Synthesizing Unit <Top>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd".
WARNING:Xst:647 - Input <ov7670_data2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ov7670_data3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ov7670_data4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ov7670_href2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ov7670_href3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ov7670_href4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk50> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ov7670_pclk2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ov7670_pclk3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ov7670_pclk4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ov7670_vsync2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ov7670_vsync3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ov7670_vsync4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wren4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wren3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wren2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_d4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_d3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_a4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_a3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_a2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wr_a1<18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vga_vsync_sig> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_d4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_d3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_a4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_a3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_a2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_a1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ov7670_pclk4buf1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ov7670_pclk4buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ov7670_pclk3buf1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ov7670_pclk3buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ov7670_pclk2buf1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ov7670_pclk2buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock6b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock6a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock5b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock5a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock4b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock4a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock1b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock1a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk25> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <camera4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <camera3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <camera2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <active4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <active3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <active2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <active1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State 0110 is never reached in FSM <state>.
INFO:Xst:1799 - State 0101 is never reached in FSM <state>.
INFO:Xst:1799 - State 0111 is never reached in FSM <state>.
INFO:Xst:1799 - State 1000 is never reached in FSM <state>.
INFO:Xst:1799 - State 1001 is never reached in FSM <state>.
INFO:Xst:1799 - State 1010 is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | clkcambuf                 (rising_edge)        |
    | Reset              | resend                    (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <camera1>.
    Found 13-bit register for signal <counter>.
    Found 13-bit adder for signal <counter$addsub0000>.
    Found 1-bit register for signal <resend2>.
    Found 1-bit register for signal <resetdcm>.
    Found 1-bit register for signal <resetdcm1>.
    Found 1-bit register for signal <send>.
    Found 20-bit register for signal <w4dcmcnt>.
    Found 20-bit adder for signal <w4dcmcnt$addsub0000>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  38 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <Top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 63x16-bit ROM                                         : 1
# Adders/Subtractors                                   : 3
 13-bit adder                                          : 1
 19-bit adder                                          : 1
 20-bit adder                                          : 1
# Counters                                             : 4
 20-bit up counter                                     : 1
 24-bit up counter                                     : 1
 6-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 19
 1-bit register                                        : 11
 13-bit register                                       : 1
 16-bit register                                       : 2
 19-bit register                                       : 1
 20-bit register                                       : 1
 32-bit register                                       : 2
 8-bit register                                        : 1
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 2
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 110
 0011  | 011
 0100  | 010
 0101  | unreached
 0110  | unreached
 0111  | unreached
 1000  | unreached
 1001  | unreached
 1010  | unreached
 1011  | 111
-------------------
WARNING:Xst:2677 - Node <latched_d_1> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <latched_d_2> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <latched_d_3> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <latched_d_4> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <latched_d_5> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <latched_d_6> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <latched_d_7> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_1> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_2> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_3> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_4> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_5> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_6> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_7> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_9> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_10> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_11> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_12> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_13> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_14> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <d_latch_15> of sequential type is unconnected in block <inst_ov7670capt1>.
WARNING:Xst:2677 - Node <latched_d_1> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <latched_d_2> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <latched_d_3> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <latched_d_4> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <latched_d_5> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <latched_d_6> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <latched_d_7> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_1> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_2> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_3> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_4> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_5> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_6> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_7> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_9> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_10> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_11> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_12> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_13> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_14> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_15> of sequential type is unconnected in block <ov7670_capture>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 63x16-bit ROM                                         : 1
# Adders/Subtractors                                   : 3
 13-bit adder                                          : 1
 19-bit adder                                          : 1
 20-bit adder                                          : 1
# Counters                                             : 4
 20-bit up counter                                     : 1
 24-bit up counter                                     : 1
 6-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 146
 Flip-Flops                                            : 146
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <data_sr_0> has a constant value of 1 in block <ov7670_SCCB>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance DCM_cam in unit Top of type DCM has been replaced by DCM_SP
INFO:Xst:1901 - Instance DCM_pclk1 in unit Top of type DCM has been replaced by DCM_SP
WARNING:Xst:2041 - Unit ov7670_SCCB: 1 internal tristate is replaced by logic (pull-up yes): siod.

Optimizing unit <Top> ...

Optimizing unit <ov7670_capture> ...

Optimizing unit <ov7670_registers> ...

Optimizing unit <ov7670_SCCB> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 2.
FlipFlop SCCB/busy_sr_31 has been replicated 1 time(s)
FlipFlop inst_ov7670capt1/latched_vsync has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop inst_ov7670capt1/latched_vsync connected to a primary input has been replicated

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 208
 Flip-Flops                                            : 208

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Top.ngr
Top Level Output File Name         : Top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 86

Cell Usage :
# BELS                             : 688
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 98
#      LUT2                        : 47
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 84
#      LUT3_D                      : 2
#      LUT3_L                      : 1
#      LUT4                        : 158
#      LUT4_D                      : 4
#      LUT4_L                      : 10
#      MUXCY                       : 119
#      MUXF5                       : 34
#      MUXF6                       : 15
#      VCC                         : 1
#      XORCY                       : 104
# FlipFlops/Latches                : 208
#      FDC                         : 60
#      FDC_1                       : 4
#      FDCE                        : 85
#      FDE                         : 1
#      FDP                         : 1
#      FDPE                        : 32
#      FDR                         : 25
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 51
#      IBUF                        : 11
#      IBUFG                       : 2
#      OBUF                        : 38
# DCMs                             : 2
#      DCM_SP                      : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                      222  out of   8672     2%  
 Number of Slice Flip Flops:            208  out of  17344     1%  
 Number of 4 input LUTs:                414  out of  17344     2%  
 Number of IOs:                          86
 Number of bonded IOBs:                  51  out of    250    20%  
 Number of GCLKs:                         4  out of     24    16%  
 Number of DCMs:                          2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clkcam                             | IBUFG+BUFG             | 182   |
ov7670_pclk1                       | DCM_pclk1:CLK0         | 26    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------+--------------------------+-------+
Control Signal                              | Buffer(FF name)          | Load  |
--------------------------------------------+--------------------------+-------+
inst_debounce/output(inst_debounce/output:Q)| NONE(Registers/cmd_reg_0)| 182   |
--------------------------------------------+--------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.868ns (Maximum Frequency: 145.603MHz)
   Minimum input arrival time before clock: 4.707ns
   Maximum output required time after clock: 8.250ns
   Maximum combinational path delay: 7.508ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkcam'
  Clock period: 6.667ns (frequency: 149.993MHz)
  Total number of paths / destination ports: 6079 / 305
-------------------------------------------------------------------------
Delay:               6.667ns (Levels of Logic = 8)
  Source:            w4dcmcnt_7 (FF)
  Destination:       w4dcmcnt_0 (FF)
  Source Clock:      clkcam rising
  Destination Clock: clkcam rising

  Data Path: w4dcmcnt_7 to w4dcmcnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.706  w4dcmcnt_7 (w4dcmcnt_7)
     LUT4:I0->O            1   0.704   0.000  state_cmp_eq0000_wg_lut<0> (state_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  state_cmp_eq0000_wg_cy<0> (state_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  state_cmp_eq0000_wg_cy<1> (state_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  state_cmp_eq0000_wg_cy<2> (state_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  state_cmp_eq0000_wg_cy<3> (state_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           8   0.459   0.761  state_cmp_eq0000_wg_cy<4> (state_cmp_eq0000)
     LUT4_D:I3->O         19   0.704   1.089  w4dcmcnt_mux0000<0>41 (N6)
     LUT4:I3->O            1   0.704   0.000  w4dcmcnt_mux0000<19>1 (w4dcmcnt_mux0000<19>)
     FDC:D                     0.308          w4dcmcnt_0
    ----------------------------------------
    Total                      6.667ns (4.111ns logic, 2.556ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ov7670_pclk1'
  Clock period: 6.868ns (frequency: 145.603MHz)
  Total number of paths / destination ports: 614 / 41
-------------------------------------------------------------------------
Delay:               3.434ns (Levels of Logic = 1)
  Source:            inst_ov7670capt1/latched_vsync_1 (FF)
  Destination:       inst_ov7670capt1/address_18 (FF)
  Source Clock:      ov7670_pclk1 falling
  Destination Clock: ov7670_pclk1 rising

  Data Path: inst_ov7670capt1/latched_vsync_1 to inst_ov7670capt1/address_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            1   0.591   0.499  inst_ov7670capt1/latched_vsync_1 (inst_ov7670capt1/latched_vsync_1)
     LUT2:I1->O           19   0.704   1.085  inst_ov7670capt1/address_not00011 (inst_ov7670capt1/address_not0001)
     FDCE:CE                   0.555          inst_ov7670capt1/address_0
    ----------------------------------------
    Total                      3.434ns (1.850ns logic, 1.584ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkcam'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              4.707ns (Levels of Logic = 2)
  Source:            pb (PAD)
  Destination:       inst_debounce/counter_0 (FF)
  Destination Clock: clkcam rising

  Data Path: pb to inst_debounce/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  pb_IBUF (pb_IBUF)
     LUT2:I0->O           24   0.704   1.252  inst_debounce/counter_or00001 (inst_debounce/counter_or0000)
     FDR:R                     0.911          inst_debounce/counter_0
    ----------------------------------------
    Total                      4.707ns (2.833ns logic, 1.874ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ov7670_pclk1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.973ns (Levels of Logic = 1)
  Source:            ov7670_data1<0> (PAD)
  Destination:       inst_ov7670capt1/latched_d_0 (FF)
  Destination Clock: ov7670_pclk1 falling

  Data Path: ov7670_data1<0> to inst_ov7670capt1/latched_d_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.447  ov7670_data1_0_IBUF (ov7670_data1_0_IBUF)
     FDC_1:D                   0.308          inst_ov7670capt1/latched_d_0
    ----------------------------------------
    Total                      1.973ns (1.526ns logic, 0.447ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkcam'
  Total number of paths / destination ports: 20 / 4
-------------------------------------------------------------------------
Offset:              8.250ns (Levels of Logic = 5)
  Source:            inst_debounce/output (FF)
  Destination:       ov7670_siod1 (PAD)
  Source Clock:      clkcam rising

  Data Path: inst_debounce/output to ov7670_siod1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            190   0.591   1.391  inst_debounce/output (inst_debounce/output)
     LUT4:I1->O            1   0.704   0.000  ov7670_siod1121 (ov7670_siod1121)
     MUXF5:I0->O           2   0.321   0.526  ov7670_siod112_f5 (ov7670_siod112)
     LUT4:I1->O            1   0.704   0.000  ov7670_siod1261 (ov7670_siod126)
     MUXF5:I1->O           1   0.321   0.420  ov7670_siod126_f5 (ov7670_siod1_OBUF)
     OBUF:I->O                 3.272          ov7670_siod1_OBUF (ov7670_siod1)
    ----------------------------------------
    Total                      8.250ns (5.913ns logic, 2.337ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ov7670_pclk1'
  Total number of paths / destination ports: 20 / 3
-------------------------------------------------------------------------
Offset:              6.793ns (Levels of Logic = 7)
  Source:            inst_ov7670capt1/address_11 (FF)
  Destination:       led2 (PAD)
  Source Clock:      ov7670_pclk1 rising

  Data Path: inst_ov7670capt1/address_11 to led2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.706  inst_ov7670capt1/address_11 (inst_ov7670capt1/address_11)
     LUT2:I0->O            1   0.704   0.000  led2_wg_lut<0> (led2_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  led2_wg_cy<0> (led2_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  led2_wg_cy<1> (led2_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  led2_wg_cy<2> (led2_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  led2_wg_cy<3> (led2_wg_cy<3>)
     MUXCY:CI->O           1   0.459   0.420  led2_wg_cy<4> (led2_OBUF)
     OBUF:I->O                 3.272          led2_OBUF (led2)
    ----------------------------------------
    Total                      6.793ns (5.667ns logic, 1.126ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 1
-------------------------------------------------------------------------
Delay:               7.508ns (Levels of Logic = 4)
  Source:            ov7670_data1<5> (PAD)
  Destination:       led1 (PAD)

  Data Path: ov7670_data1<5> to led1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  ov7670_data1_5_IBUF (ov7670_data1_5_IBUF)
     LUT4:I0->O            1   0.704   0.595  led14 (led14)
     LUT2:I0->O            1   0.704   0.420  led110 (led1_OBUF)
     OBUF:I->O                 3.272          led1_OBUF (led1)
    ----------------------------------------
    Total                      7.508ns (5.898ns logic, 1.610ns route)
                                       (78.6% logic, 21.4% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.81 secs
 
--> 


Total memory usage is 530212 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  100 (   0 filtered)
Number of infos    :   11 (   0 filtered)

