Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sun Mar 15 19:09:27 2020
| Host         : BuntuBot running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/Address_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/Address_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/Address_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/Address_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/Address_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/Address_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/Address_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/Address_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/Address_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/Address_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/Address_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/Address_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/Address_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/Address_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/Address_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/Address_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/Address_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/Address_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/Address_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/Address_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/Address_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/Address_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/Address_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/Address_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/Address_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/Address_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/Address_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/Address_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/Address_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/Address_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/axi_araddr_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.950       -0.950                      1                36378        0.015        0.000                      0                36354        3.000        0.000                       0                 13430  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                ------------       ----------      --------------
clk_fpga_0                           {0.000 5.000}      10.000          100.000         
system_i/clk_wiz_0/inst/clk_in1      {0.000 5.000}      10.000          100.000         
  clk_50Mhz_out1_system_clk_wiz_0_0  {0.000 10.000}     20.000          50.000          
  clkfbout_system_clk_wiz_0_0        {0.000 5.000}      10.000          100.000         
system_i/clk_wiz_25M/inst/clk_in1    {0.000 5.000}      10.000          100.000         
  clk_out1_system_clk_wiz_25M_0      {0.000 20.347}     40.693          24.574          
  clkfbout_system_clk_wiz_25M_0      {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                 0.434        0.000                      0                32689        0.015        0.000                      0                32689        3.750        0.000                       0                 12159  
system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_50Mhz_out1_system_clk_wiz_0_0        5.167        0.000                      0                 2104        0.043        0.000                      0                 2104        9.500        0.000                       0                  1063  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                          7.845        0.000                       0                     3  
system_i/clk_wiz_25M/inst/clk_in1                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_25M_0           35.723        0.000                      0                  339        0.106        0.000                      0                  339       19.367        0.000                       0                   200  
  clkfbout_system_clk_wiz_25M_0                                                                                                                                                       47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50Mhz_out1_system_clk_wiz_0_0  clk_fpga_0                              -0.950       -0.950                      1                  514        1.211        0.000                      0                  514  
clk_out1_system_clk_wiz_25M_0      clk_fpga_0                              39.375        0.000                      0                   12                                                                        
clk_fpga_0                         clk_50Mhz_out1_system_clk_wiz_0_0        4.719        0.000                      0                  516        0.515        0.000                      0                  516  
clk_fpga_0                         clk_out1_system_clk_wiz_25M_0            8.501        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         ----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                  clk_fpga_0                         clk_50Mhz_out1_system_clk_wiz_0_0        3.241        0.000                      0                 1057        0.999        0.000                      0                 1057  
**async_default**                  clk_fpga_0                         clk_fpga_0                               4.718        0.000                      0                   33        1.531        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.434ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[984]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.229ns  (logic 0.580ns (6.284%)  route 8.649ns (93.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 13.344 - 10.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.756     3.888    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X41Y41         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     4.344 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/FSM_sequential_state_reg[2]/Q
                         net (fo=1052, routed)        8.649    12.993    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/out[2]
    SLICE_X8Y52          LUT6 (Prop_lut6_I3_O)        0.124    13.117 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/temp[984]_i_1/O
                         net (fo=1, routed)           0.000    13.117    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub_n_44
    SLICE_X8Y52          FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[984]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.495    13.344    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X8Y52          FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[984]/C
                         clock pessimism              0.282    13.626    
                         clock uncertainty           -0.154    13.472    
    SLICE_X8Y52          FDRE (Setup_fdre_C_D)        0.079    13.551    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[984]
  -------------------------------------------------------------------
                         required time                         13.551    
                         arrival time                         -13.117    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[991]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.099ns  (logic 0.580ns (6.374%)  route 8.519ns (93.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.343ns = ( 13.343 - 10.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.756     3.888    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X41Y41         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     4.344 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/FSM_sequential_state_reg[2]/Q
                         net (fo=1052, routed)        8.519    12.863    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/out[2]
    SLICE_X7Y52          LUT6 (Prop_lut6_I3_O)        0.124    12.987 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/temp[991]_i_1/O
                         net (fo=1, routed)           0.000    12.987    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub_n_37
    SLICE_X7Y52          FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[991]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.494    13.343    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X7Y52          FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[991]/C
                         clock pessimism              0.282    13.625    
                         clock uncertainty           -0.154    13.471    
    SLICE_X7Y52          FDRE (Setup_fdre_C_D)        0.031    13.502    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[991]
  -------------------------------------------------------------------
                         required time                         13.502    
                         arrival time                         -12.987    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.554ns  (logic 2.090ns (24.433%)  route 6.464ns (75.567%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 13.387 - 10.000 ) 
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.660     3.792    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X19Y95         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y95         FDRE (Prop_fdre_C_Q)         0.456     4.248 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/Q
                         net (fo=20, routed)          1.154     5.402    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid
    SLICE_X16Y94         LUT3 (Prop_lut3_I1_O)        0.148     5.550 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=11, routed)          0.516     6.066    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/ex_Take_Intr_or_Exc_reg
    SLICE_X18Y96         LUT5 (Prop_lut5_I4_O)        0.328     6.394 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__91/O
                         net (fo=3, routed)           0.424     6.818    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/p_241_in
    SLICE_X19Y95         LUT3 (Prop_lut3_I2_O)        0.124     6.942 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__171/O
                         net (fo=1, routed)           0.680     7.622    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X21Y95         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     8.507 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=5, routed)           1.079     9.586    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/enb
    SLICE_X27Y90         LUT2 (Prop_lut2_I1_O)        0.149     9.735 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2__0/O
                         net (fo=10, routed)          2.611    12.346    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg
    RAMB36_X0Y5          RAMB36E1                                     r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.537    13.387    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.282    13.669    
                         clock uncertainty           -0.154    13.515    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.651    12.864    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.864    
                         arrival time                         -12.346    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[1011]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.141ns  (logic 0.580ns (6.345%)  route 8.561ns (93.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.343ns = ( 13.343 - 10.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.756     3.888    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X41Y41         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     4.344 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/FSM_sequential_state_reg[2]/Q
                         net (fo=1052, routed)        8.561    12.905    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/out[2]
    SLICE_X6Y50          LUT6 (Prop_lut6_I3_O)        0.124    13.029 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/temp[1011]_i_1/O
                         net (fo=1, routed)           0.000    13.029    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub_n_17
    SLICE_X6Y50          FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[1011]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.494    13.343    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X6Y50          FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[1011]/C
                         clock pessimism              0.282    13.625    
                         clock uncertainty           -0.154    13.471    
    SLICE_X6Y50          FDRE (Setup_fdre_C_D)        0.079    13.550    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[1011]
  -------------------------------------------------------------------
                         required time                         13.550    
                         arrival time                         -13.029    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[561]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.145ns  (logic 0.580ns (6.342%)  route 8.565ns (93.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns = ( 13.360 - 10.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.756     3.888    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X41Y41         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     4.344 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/FSM_sequential_state_reg[2]/Q
                         net (fo=1052, routed)        8.565    12.909    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/out[2]
    SLICE_X6Y1           LUT6 (Prop_lut6_I3_O)        0.124    13.033 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/temp[561]_i_1/O
                         net (fo=1, routed)           0.000    13.033    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub_n_467
    SLICE_X6Y1           FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[561]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.510    13.360    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X6Y1           FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[561]/C
                         clock pessimism              0.296    13.656    
                         clock uncertainty           -0.154    13.502    
    SLICE_X6Y1           FDRE (Setup_fdre_C_D)        0.079    13.581    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[561]
  -------------------------------------------------------------------
                         required time                         13.581    
                         arrival time                         -13.033    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[525]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.142ns  (logic 0.580ns (6.345%)  route 8.562ns (93.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.405ns = ( 13.405 - 10.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.756     3.888    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X41Y41         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     4.344 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/FSM_sequential_state_reg[2]/Q
                         net (fo=1052, routed)        8.562    12.905    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/out[2]
    SLICE_X5Y2           LUT6 (Prop_lut6_I3_O)        0.124    13.029 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/temp[525]_i_1/O
                         net (fo=1, routed)           0.000    13.029    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub_n_503
    SLICE_X5Y2           FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[525]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.555    13.405    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X5Y2           FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[525]/C
                         clock pessimism              0.296    13.701    
                         clock uncertainty           -0.154    13.547    
    SLICE_X5Y2           FDRE (Setup_fdre_C_D)        0.031    13.578    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[525]
  -------------------------------------------------------------------
                         required time                         13.578    
                         arrival time                         -13.029    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[674]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.089ns  (logic 0.580ns (6.382%)  route 8.509ns (93.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.355ns = ( 13.355 - 10.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.756     3.888    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X41Y41         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     4.344 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/FSM_sequential_state_reg[2]/Q
                         net (fo=1052, routed)        8.509    12.852    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/out[2]
    SLICE_X9Y14          LUT6 (Prop_lut6_I3_O)        0.124    12.976 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/temp[674]_i_1/O
                         net (fo=1, routed)           0.000    12.976    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub_n_354
    SLICE_X9Y14          FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[674]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.505    13.355    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X9Y14          FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[674]/C
                         clock pessimism              0.296    13.651    
                         clock uncertainty           -0.154    13.497    
    SLICE_X9Y14          FDRE (Setup_fdre_C_D)        0.029    13.526    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[674]
  -------------------------------------------------------------------
                         required time                         13.526    
                         arrival time                         -12.976    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[550]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.097ns  (logic 0.580ns (6.376%)  route 8.517ns (93.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns = ( 13.360 - 10.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.756     3.888    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X41Y41         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     4.344 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/FSM_sequential_state_reg[2]/Q
                         net (fo=1052, routed)        8.517    12.861    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/out[2]
    SLICE_X8Y3           LUT6 (Prop_lut6_I3_O)        0.124    12.985 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/temp[550]_i_1/O
                         net (fo=1, routed)           0.000    12.985    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub_n_478
    SLICE_X8Y3           FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[550]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.510    13.360    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X8Y3           FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[550]/C
                         clock pessimism              0.296    13.656    
                         clock uncertainty           -0.154    13.502    
    SLICE_X8Y3           FDRE (Setup_fdre_C_D)        0.077    13.579    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[550]
  -------------------------------------------------------------------
                         required time                         13.579    
                         arrival time                         -12.985    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[558]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.043ns  (logic 0.580ns (6.414%)  route 8.463ns (93.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns = ( 13.360 - 10.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.756     3.888    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X41Y41         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     4.344 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/FSM_sequential_state_reg[2]/Q
                         net (fo=1052, routed)        8.463    12.807    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/out[2]
    SLICE_X7Y1           LUT6 (Prop_lut6_I3_O)        0.124    12.931 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/temp[558]_i_1/O
                         net (fo=1, routed)           0.000    12.931    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub_n_470
    SLICE_X7Y1           FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[558]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.510    13.360    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X7Y1           FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[558]/C
                         clock pessimism              0.296    13.656    
                         clock uncertainty           -0.154    13.502    
    SLICE_X7Y1           FDRE (Setup_fdre_C_D)        0.031    13.533    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[558]
  -------------------------------------------------------------------
                         required time                         13.533    
                         arrival time                         -12.931    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.457ns  (logic 2.090ns (24.713%)  route 6.367ns (75.287%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.380ns = ( 13.380 - 10.000 ) 
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.660     3.792    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X19Y95         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y95         FDRE (Prop_fdre_C_Q)         0.456     4.248 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/Q
                         net (fo=20, routed)          1.154     5.402    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid
    SLICE_X16Y94         LUT3 (Prop_lut3_I1_O)        0.148     5.550 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=11, routed)          0.516     6.066    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/ex_Take_Intr_or_Exc_reg
    SLICE_X18Y96         LUT5 (Prop_lut5_I4_O)        0.328     6.394 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__91/O
                         net (fo=3, routed)           0.424     6.818    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/p_241_in
    SLICE_X19Y95         LUT3 (Prop_lut3_I2_O)        0.124     6.942 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__171/O
                         net (fo=1, routed)           0.680     7.622    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X21Y95         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     8.507 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=5, routed)           1.079     9.586    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/enb
    SLICE_X27Y90         LUT2 (Prop_lut2_I1_O)        0.149     9.735 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2__0/O
                         net (fo=10, routed)          2.514    12.249    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg
    RAMB36_X1Y5          RAMB36E1                                     r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.530    13.380    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.282    13.662    
                         clock uncertainty           -0.154    13.508    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.651    12.857    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.857    
                         arrival time                         -12.249    
  -------------------------------------------------------------------
                         slack                                  0.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.464%)  route 0.207ns (59.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.588     1.507    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[53]/Q
                         net (fo=1, routed)           0.207     1.856    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/Q[22]
    SLICE_X2Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.851     1.889    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                         clock pessimism             -0.118     1.771    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.070     1.841    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/C_reg[1006]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/A_hold_reg[1006]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.293%)  route 0.199ns (51.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.566     1.485    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/s00_axi_aclk
    SLICE_X15Y48         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/C_reg[1006]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/C_reg[1006]/Q
                         net (fo=3, routed)           0.199     1.826    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/C_reg[1023][1006]
    SLICE_X11Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.871 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/A_hold[1006]_i_1/O
                         net (fo=1, routed)           0.000     1.871    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/A_hold[1006]_i_1_n_0
    SLICE_X11Y51         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/A_hold_reg[1006]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.832     1.870    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X11Y51         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/A_hold_reg[1006]/C
                         clock pessimism             -0.118     1.752    
    SLICE_X11Y51         FDRE (Hold_fdre_C_D)         0.091     1.843    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/A_hold_reg[1006]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/C_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/A_hold_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.999%)  route 0.210ns (53.001%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.554     1.473    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/s00_axi_aclk
    SLICE_X21Y19         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/C_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y19         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/C_reg[101]/Q
                         net (fo=3, routed)           0.210     1.824    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/C_reg[1023][101]
    SLICE_X25Y20         LUT3 (Prop_lut3_I2_O)        0.045     1.869 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/A_hold[101]_i_1/O
                         net (fo=1, routed)           0.000     1.869    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/A_hold[101]_i_1_n_0
    SLICE_X25Y20         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/A_hold_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.819     1.857    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X25Y20         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/A_hold_reg[101]/C
                         clock pessimism             -0.123     1.734    
    SLICE_X25Y20         FDRE (Hold_fdre_C_D)         0.092     1.826    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/A_hold_reg[101]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/C_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.106%)  route 0.245ns (56.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.558     1.477    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/s00_axi_aclk
    SLICE_X17Y18         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y18         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/temp_reg[93]/Q
                         net (fo=6, routed)           0.245     1.864    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/ABmodN_out[93]
    SLICE_X24Y17         LUT5 (Prop_lut5_I1_O)        0.045     1.909 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/C[93]_i_1/O
                         net (fo=1, routed)           0.000     1.909    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut_n_959
    SLICE_X24Y17         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/C_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.822     1.860    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/s00_axi_aclk
    SLICE_X24Y17         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/C_reg[93]/C
                         clock pessimism             -0.123     1.737    
    SLICE_X24Y17         FDRE (Hold_fdre_C_D)         0.121     1.858    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/C_reg[93]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.486%)  route 0.245ns (63.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.549     1.468    system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X22Y81         FDRE                                         r  system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y81         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/Q
                         net (fo=2, routed)           0.245     1.855    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[14]
    SLICE_X18Y80         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.818     1.856    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X18Y80         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[17]/C
                         clock pessimism             -0.123     1.733    
    SLICE_X18Y80         FDRE (Hold_fdre_C_D)         0.070     1.803    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/e_holder_reg[936]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/e_holder_reg[937]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.226ns (55.033%)  route 0.185ns (44.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.563     1.482    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/s00_axi_aclk
    SLICE_X23Y47         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/e_holder_reg[936]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.128     1.610 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/e_holder_reg[936]/Q
                         net (fo=1, routed)           0.185     1.795    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/e_holder_reg_n_0_[936]
    SLICE_X21Y48         LUT3 (Prop_lut3_I0_O)        0.098     1.893 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/e_holder[937]_i_1/O
                         net (fo=1, routed)           0.000     1.893    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/e_holder[937]_i_1_n_0
    SLICE_X21Y48         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/e_holder_reg[937]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.833     1.871    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/s00_axi_aclk
    SLICE_X21Y48         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/e_holder_reg[937]/C
                         clock pessimism             -0.123     1.748    
    SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.092     1.840    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/e_holder_reg[937]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_IBUS.IAXI_Interface_I1/IAXI_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.485%)  route 0.205ns (61.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.549     1.468    system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X22Y81         FDRE                                         r  system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y81         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/Q
                         net (fo=2, routed)           0.205     1.801    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_IBUS.IAXI_Interface_I1/M_AXI_IP_RDATA[30]
    SLICE_X17Y82         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_IBUS.IAXI_Interface_I1/IAXI_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.820     1.858    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_IBUS.IAXI_Interface_I1/Clk
    SLICE_X17Y82         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_IBUS.IAXI_Interface_I1/IAXI_Data_reg[1]/C
                         clock pessimism             -0.123     1.735    
    SLICE_X17Y82         FDRE (Hold_fdre_C_D)         0.013     1.748    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_IBUS.IAXI_Interface_I1/IAXI_Data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[898]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/e_holder_reg[899]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.209ns (49.289%)  route 0.215ns (50.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.556     1.475    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y53         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[898]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y53         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[898]/Q
                         net (fo=3, routed)           0.215     1.855    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/Key[2]
    SLICE_X21Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.900 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/e_holder[899]_i_1/O
                         net (fo=1, routed)           0.000     1.900    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/e_holder[899]_i_1_n_0
    SLICE_X21Y49         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/e_holder_reg[899]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.833     1.871    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/s00_axi_aclk
    SLICE_X21Y49         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/e_holder_reg[899]/C
                         clock pessimism             -0.118     1.753    
    SLICE_X21Y49         FDRE (Hold_fdre_C_D)         0.091     1.844    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/e_holder_reg[899]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[801]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/e_holder_reg[802]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.326%)  route 0.234ns (55.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.557     1.476    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y52         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[801]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[801]/Q
                         net (fo=3, routed)           0.234     1.851    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/Round1[33]
    SLICE_X19Y52         LUT3 (Prop_lut3_I2_O)        0.045     1.896 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/e_holder[802]_i_1/O
                         net (fo=1, routed)           0.000     1.896    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/e_holder[802]_i_1_n_0
    SLICE_X19Y52         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/e_holder_reg[802]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.829     1.867    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/s00_axi_aclk
    SLICE_X19Y52         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/e_holder_reg[802]/C
                         clock pessimism             -0.123     1.744    
    SLICE_X19Y52         FDRE (Hold_fdre_C_D)         0.092     1.836    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/e_holder_reg[802]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/e_holder_reg[515]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/e_holder_reg[516]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.246ns (55.184%)  route 0.200ns (44.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.554     1.473    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/s00_axi_aclk
    SLICE_X24Y61         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/e_holder_reg[515]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         FDRE (Prop_fdre_C_Q)         0.148     1.621 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/e_holder_reg[515]/Q
                         net (fo=1, routed)           0.200     1.821    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/e_holder_reg_n_0_[515]
    SLICE_X20Y62         LUT3 (Prop_lut3_I0_O)        0.098     1.919 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/e_holder[516]_i_1/O
                         net (fo=1, routed)           0.000     1.919    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/e_holder[516]_i_1_n_0
    SLICE_X20Y62         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/e_holder_reg[516]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.823     1.861    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/s00_axi_aclk
    SLICE_X20Y62         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/e_holder_reg[516]/C
                         clock pessimism             -0.123     1.738    
    SLICE_X20Y62         FDRE (Hold_fdre_C_D)         0.120     1.858    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/e_holder_reg[516]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y86  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y86  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y86  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y86  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y86  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y86  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y86  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y86  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y85  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y85  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y85  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y85  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y85  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y85  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y85  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y85  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y85  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y85  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y83  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y83  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50Mhz_out1_system_clk_wiz_0_0
  To Clock:  clk_50Mhz_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.167ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[1][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@20.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.793ns  (logic 6.033ns (40.783%)  route 8.760ns (59.217%))
  Logic Levels:           20  (CARRY4=9 LUT3=1 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 21.563 - 20.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.663     1.663    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.655     1.655    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X24Y53         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y53         FDCE (Prop_fdce_C_Q)         0.518     2.173 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[1][14]/Q
                         net (fo=8, routed)           1.425     3.598    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/p_2_in[7]
    SLICE_X32Y58         LUT5 (Prop_lut5_I2_O)        0.150     3.748 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_17/O
                         net (fo=2, routed)           0.848     4.596    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_17_n_0
    SLICE_X28Y57         LUT5 (Prop_lut5_I3_O)        0.328     4.924 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_6/O
                         net (fo=2, routed)           0.412     5.336    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_6_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I0_O)        0.124     5.460 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_10/O
                         net (fo=1, routed)           0.000     5.460    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_10_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.992 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.992    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][11]_i_2_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.214 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][15]_i_2/O[0]
                         net (fo=2, routed)           0.749     6.963    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_new[12]
    SLICE_X23Y56         LUT6 (Prop_lut6_I3_O)        0.299     7.262 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_34/O
                         net (fo=2, routed)           0.998     8.260    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_data[12]
    SLICE_X24Y44         LUT3 (Prop_lut3_I0_O)        0.124     8.384 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_26/O
                         net (fo=2, routed)           0.798     9.182    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_26_n_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124     9.306 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_30/O
                         net (fo=1, routed)           0.000     9.306    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_30_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.856 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.856    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg_reg[19]_i_22_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.078 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg_reg[23]_i_22/O[0]
                         net (fo=2, routed)           0.591    10.669    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst_n_21
    SLICE_X31Y45         LUT5 (Prop_lut5_I0_O)        0.299    10.968 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_13/O
                         net (fo=2, routed)           0.641    11.609    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_13_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.733 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_17/O
                         net (fo=1, routed)           0.000    11.733    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_17_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.266 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.266    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[19]_i_10_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.589 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[23]_i_10/O[1]
                         net (fo=4, routed)           1.315    13.905    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/p_1_in[21]
    SLICE_X42Y50         LUT5 (Prop_lut5_I4_O)        0.306    14.211 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_4/O
                         net (fo=2, routed)           0.489    14.700    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_4_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.824 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_8/O
                         net (fo=1, routed)           0.000    14.824    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_8_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.222 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.222    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[23]_i_2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.336 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.336    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[27]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.649 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.493    16.142    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[31]_i_3_n_4
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.306    16.448 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    16.448    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_new[31]
    SLICE_X39Y52         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.474    21.474    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    18.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.563    21.563    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X39Y52         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[31]/C
                         clock pessimism              0.104    21.667    
                         clock uncertainty           -0.084    21.583    
    SLICE_X39Y52         FDCE (Setup_fdce_C_D)        0.031    21.614    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         21.614    
                         arrival time                         -16.448    
  -------------------------------------------------------------------
                         slack                                  5.167    

Slack (MET) :             5.282ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[1][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@20.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.676ns  (logic 5.935ns (40.441%)  route 8.741ns (59.559%))
  Logic Levels:           20  (CARRY4=9 LUT3=1 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 21.563 - 20.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.663     1.663    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.655     1.655    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X24Y53         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y53         FDCE (Prop_fdce_C_Q)         0.518     2.173 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[1][14]/Q
                         net (fo=8, routed)           1.425     3.598    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/p_2_in[7]
    SLICE_X32Y58         LUT5 (Prop_lut5_I2_O)        0.150     3.748 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_17/O
                         net (fo=2, routed)           0.848     4.596    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_17_n_0
    SLICE_X28Y57         LUT5 (Prop_lut5_I3_O)        0.328     4.924 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_6/O
                         net (fo=2, routed)           0.412     5.336    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_6_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I0_O)        0.124     5.460 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_10/O
                         net (fo=1, routed)           0.000     5.460    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_10_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.992 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.992    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][11]_i_2_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.214 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][15]_i_2/O[0]
                         net (fo=2, routed)           0.749     6.963    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_new[12]
    SLICE_X23Y56         LUT6 (Prop_lut6_I3_O)        0.299     7.262 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_34/O
                         net (fo=2, routed)           0.998     8.260    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_data[12]
    SLICE_X24Y44         LUT3 (Prop_lut3_I0_O)        0.124     8.384 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_26/O
                         net (fo=2, routed)           0.798     9.182    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_26_n_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124     9.306 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_30/O
                         net (fo=1, routed)           0.000     9.306    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_30_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.856 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.856    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg_reg[19]_i_22_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.078 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg_reg[23]_i_22/O[0]
                         net (fo=2, routed)           0.591    10.669    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst_n_21
    SLICE_X31Y45         LUT5 (Prop_lut5_I0_O)        0.299    10.968 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_13/O
                         net (fo=2, routed)           0.641    11.609    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_13_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.733 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_17/O
                         net (fo=1, routed)           0.000    11.733    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_17_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.266 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.266    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[19]_i_10_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.589 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[23]_i_10/O[1]
                         net (fo=4, routed)           1.315    13.905    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/p_1_in[21]
    SLICE_X42Y50         LUT5 (Prop_lut5_I4_O)        0.306    14.211 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_4/O
                         net (fo=2, routed)           0.489    14.700    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_4_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.824 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_8/O
                         net (fo=1, routed)           0.000    14.824    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_8_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.222 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.222    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[23]_i_2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.336 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.336    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[27]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.558 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.474    16.032    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[31]_i_3_n_7
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.299    16.331 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    16.331    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_new[28]
    SLICE_X39Y52         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.474    21.474    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    18.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.563    21.563    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X39Y52         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[28]/C
                         clock pessimism              0.104    21.667    
                         clock uncertainty           -0.084    21.583    
    SLICE_X39Y52         FDCE (Setup_fdce_C_D)        0.029    21.612    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         21.612    
                         arrival time                         -16.331    
  -------------------------------------------------------------------
                         slack                                  5.282    

Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[1][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@20.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.726ns  (logic 5.955ns (40.438%)  route 8.771ns (59.562%))
  Logic Levels:           20  (CARRY4=9 LUT3=1 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 21.563 - 20.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.663     1.663    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.655     1.655    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X24Y53         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y53         FDCE (Prop_fdce_C_Q)         0.518     2.173 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[1][14]/Q
                         net (fo=8, routed)           1.425     3.598    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/p_2_in[7]
    SLICE_X32Y58         LUT5 (Prop_lut5_I2_O)        0.150     3.748 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_17/O
                         net (fo=2, routed)           0.848     4.596    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_17_n_0
    SLICE_X28Y57         LUT5 (Prop_lut5_I3_O)        0.328     4.924 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_6/O
                         net (fo=2, routed)           0.412     5.336    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_6_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I0_O)        0.124     5.460 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_10/O
                         net (fo=1, routed)           0.000     5.460    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_10_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.992 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.992    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][11]_i_2_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.214 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][15]_i_2/O[0]
                         net (fo=2, routed)           0.749     6.963    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_new[12]
    SLICE_X23Y56         LUT6 (Prop_lut6_I3_O)        0.299     7.262 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_34/O
                         net (fo=2, routed)           0.998     8.260    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_data[12]
    SLICE_X24Y44         LUT3 (Prop_lut3_I0_O)        0.124     8.384 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_26/O
                         net (fo=2, routed)           0.798     9.182    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_26_n_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124     9.306 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_30/O
                         net (fo=1, routed)           0.000     9.306    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_30_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.856 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.856    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg_reg[19]_i_22_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.078 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg_reg[23]_i_22/O[0]
                         net (fo=2, routed)           0.591    10.669    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst_n_21
    SLICE_X31Y45         LUT5 (Prop_lut5_I0_O)        0.299    10.968 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_13/O
                         net (fo=2, routed)           0.641    11.609    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_13_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.733 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_17/O
                         net (fo=1, routed)           0.000    11.733    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_17_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.266 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.266    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[19]_i_10_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.589 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[23]_i_10/O[1]
                         net (fo=4, routed)           1.315    13.905    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/p_1_in[21]
    SLICE_X42Y50         LUT5 (Prop_lut5_I4_O)        0.306    14.211 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_4/O
                         net (fo=2, routed)           0.489    14.700    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_4_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.824 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_8/O
                         net (fo=1, routed)           0.000    14.824    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_8_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.222 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.222    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[23]_i_2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.336 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.336    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[27]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.575 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.504    16.079    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[31]_i_3_n_5
    SLICE_X38Y52         LUT5 (Prop_lut5_I4_O)        0.302    16.381 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    16.381    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_new[30]
    SLICE_X38Y52         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.474    21.474    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    18.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.563    21.563    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X38Y52         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[30]/C
                         clock pessimism              0.104    21.667    
                         clock uncertainty           -0.084    21.583    
    SLICE_X38Y52         FDCE (Setup_fdce_C_D)        0.081    21.664    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         21.664    
                         arrival time                         -16.381    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[1][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@20.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.627ns  (logic 6.051ns (41.369%)  route 8.576ns (58.631%))
  Logic Levels:           20  (CARRY4=9 LUT3=1 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 21.563 - 20.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.663     1.663    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.655     1.655    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X24Y53         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y53         FDCE (Prop_fdce_C_Q)         0.518     2.173 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[1][14]/Q
                         net (fo=8, routed)           1.425     3.598    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/p_2_in[7]
    SLICE_X32Y58         LUT5 (Prop_lut5_I2_O)        0.150     3.748 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_17/O
                         net (fo=2, routed)           0.848     4.596    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_17_n_0
    SLICE_X28Y57         LUT5 (Prop_lut5_I3_O)        0.328     4.924 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_6/O
                         net (fo=2, routed)           0.412     5.336    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_6_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I0_O)        0.124     5.460 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_10/O
                         net (fo=1, routed)           0.000     5.460    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_10_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.992 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.992    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][11]_i_2_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.214 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][15]_i_2/O[0]
                         net (fo=2, routed)           0.749     6.963    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_new[12]
    SLICE_X23Y56         LUT6 (Prop_lut6_I3_O)        0.299     7.262 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_34/O
                         net (fo=2, routed)           0.998     8.260    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_data[12]
    SLICE_X24Y44         LUT3 (Prop_lut3_I0_O)        0.124     8.384 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_26/O
                         net (fo=2, routed)           0.798     9.182    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_26_n_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124     9.306 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_30/O
                         net (fo=1, routed)           0.000     9.306    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_30_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.856 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.856    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg_reg[19]_i_22_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.078 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg_reg[23]_i_22/O[0]
                         net (fo=2, routed)           0.591    10.669    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst_n_21
    SLICE_X31Y45         LUT5 (Prop_lut5_I0_O)        0.299    10.968 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_13/O
                         net (fo=2, routed)           0.641    11.609    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_13_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.733 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_17/O
                         net (fo=1, routed)           0.000    11.733    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_17_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.266 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.266    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[19]_i_10_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.589 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[23]_i_10/O[1]
                         net (fo=4, routed)           1.315    13.905    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/p_1_in[21]
    SLICE_X42Y50         LUT5 (Prop_lut5_I4_O)        0.306    14.211 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_4/O
                         net (fo=2, routed)           0.489    14.700    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_4_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.824 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_8/O
                         net (fo=1, routed)           0.000    14.824    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_8_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.222 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.222    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[23]_i_2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.336 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.336    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[27]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.670 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.309    15.979    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[31]_i_3_n_6
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.303    16.282 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    16.282    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_new[29]
    SLICE_X39Y52         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.474    21.474    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    18.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.563    21.563    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X39Y52         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[29]/C
                         clock pessimism              0.104    21.667    
                         clock uncertainty           -0.084    21.583    
    SLICE_X39Y52         FDCE (Setup_fdce_C_D)        0.031    21.614    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         21.614    
                         arrival time                         -16.282    
  -------------------------------------------------------------------
                         slack                                  5.333    

Slack (MET) :             5.401ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[1][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@20.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.555ns  (logic 5.821ns (39.993%)  route 8.734ns (60.007%))
  Logic Levels:           19  (CARRY4=8 LUT3=1 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 21.562 - 20.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.663     1.663    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.655     1.655    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X24Y53         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y53         FDCE (Prop_fdce_C_Q)         0.518     2.173 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[1][14]/Q
                         net (fo=8, routed)           1.425     3.598    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/p_2_in[7]
    SLICE_X32Y58         LUT5 (Prop_lut5_I2_O)        0.150     3.748 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_17/O
                         net (fo=2, routed)           0.848     4.596    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_17_n_0
    SLICE_X28Y57         LUT5 (Prop_lut5_I3_O)        0.328     4.924 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_6/O
                         net (fo=2, routed)           0.412     5.336    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_6_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I0_O)        0.124     5.460 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_10/O
                         net (fo=1, routed)           0.000     5.460    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_10_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.992 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.992    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][11]_i_2_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.214 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][15]_i_2/O[0]
                         net (fo=2, routed)           0.749     6.963    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_new[12]
    SLICE_X23Y56         LUT6 (Prop_lut6_I3_O)        0.299     7.262 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_34/O
                         net (fo=2, routed)           0.998     8.260    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_data[12]
    SLICE_X24Y44         LUT3 (Prop_lut3_I0_O)        0.124     8.384 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_26/O
                         net (fo=2, routed)           0.798     9.182    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_26_n_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124     9.306 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_30/O
                         net (fo=1, routed)           0.000     9.306    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_30_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.856 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.856    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg_reg[19]_i_22_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.078 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg_reg[23]_i_22/O[0]
                         net (fo=2, routed)           0.591    10.669    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst_n_21
    SLICE_X31Y45         LUT5 (Prop_lut5_I0_O)        0.299    10.968 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_13/O
                         net (fo=2, routed)           0.641    11.609    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_13_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.733 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_17/O
                         net (fo=1, routed)           0.000    11.733    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_17_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.266 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.266    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[19]_i_10_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.589 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[23]_i_10/O[1]
                         net (fo=4, routed)           1.315    13.905    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/p_1_in[21]
    SLICE_X42Y50         LUT5 (Prop_lut5_I4_O)        0.306    14.211 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_4/O
                         net (fo=2, routed)           0.489    14.700    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_4_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.824 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_8/O
                         net (fo=1, routed)           0.000    14.824    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_8_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.222 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.222    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[23]_i_2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.444 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.467    15.911    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[27]_i_2_n_7
    SLICE_X39Y54         LUT5 (Prop_lut5_I4_O)        0.299    16.210 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    16.210    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_new[24]
    SLICE_X39Y54         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.474    21.474    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    18.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.562    21.562    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X39Y54         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[24]/C
                         clock pessimism              0.104    21.666    
                         clock uncertainty           -0.084    21.582    
    SLICE_X39Y54         FDCE (Setup_fdce_C_D)        0.029    21.611    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         21.611    
                         arrival time                         -16.210    
  -------------------------------------------------------------------
                         slack                                  5.401    

Slack (MET) :             5.421ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[9][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@20.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.458ns  (logic 5.779ns (39.972%)  route 8.679ns (60.028%))
  Logic Levels:           19  (CARRY4=8 LUT3=1 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 21.563 - 20.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.663     1.663    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.734     1.734    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X36Y62         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[9][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDCE (Prop_fdce_C_Q)         0.456     2.190 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[9][7]/Q
                         net (fo=4, routed)           1.415     3.605    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[9]__0[7]
    SLICE_X32Y58         LUT5 (Prop_lut5_I1_O)        0.150     3.755 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_17/O
                         net (fo=2, routed)           0.848     4.603    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_17_n_0
    SLICE_X28Y57         LUT5 (Prop_lut5_I3_O)        0.328     4.931 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_6/O
                         net (fo=2, routed)           0.412     5.343    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_6_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I0_O)        0.124     5.467 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_10/O
                         net (fo=1, routed)           0.000     5.467    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_10_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.999 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.999    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][11]_i_2_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.221 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][15]_i_2/O[0]
                         net (fo=2, routed)           0.749     6.970    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_new[12]
    SLICE_X23Y56         LUT6 (Prop_lut6_I3_O)        0.299     7.269 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_34/O
                         net (fo=2, routed)           0.998     8.267    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_data[12]
    SLICE_X24Y44         LUT3 (Prop_lut3_I0_O)        0.124     8.391 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_26/O
                         net (fo=2, routed)           0.798     9.189    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_26_n_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124     9.313 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_30/O
                         net (fo=1, routed)           0.000     9.313    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_30_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.863 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.863    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg_reg[19]_i_22_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.085 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg_reg[23]_i_22/O[0]
                         net (fo=2, routed)           0.591    10.676    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst_n_21
    SLICE_X31Y45         LUT5 (Prop_lut5_I0_O)        0.299    10.975 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_13/O
                         net (fo=2, routed)           0.641    11.616    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_13_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.740 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_17/O
                         net (fo=1, routed)           0.000    11.740    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_17_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.273 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.273    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[19]_i_10_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.596 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[23]_i_10/O[1]
                         net (fo=4, routed)           1.315    13.912    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/p_1_in[21]
    SLICE_X42Y50         LUT5 (Prop_lut5_I4_O)        0.306    14.218 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_4/O
                         net (fo=2, routed)           0.489    14.707    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_4_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.831 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_8/O
                         net (fo=1, routed)           0.000    14.831    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_8_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.229 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.229    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[23]_i_2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.468 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.422    15.890    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[27]_i_2_n_5
    SLICE_X40Y53         LUT5 (Prop_lut5_I4_O)        0.302    16.192 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    16.192    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_new[26]
    SLICE_X40Y53         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.474    21.474    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    18.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.563    21.563    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X40Y53         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[26]/C
                         clock pessimism              0.104    21.667    
                         clock uncertainty           -0.084    21.583    
    SLICE_X40Y53         FDCE (Setup_fdce_C_D)        0.029    21.612    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         21.612    
                         arrival time                         -16.192    
  -------------------------------------------------------------------
                         slack                                  5.421    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[1][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@20.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.491ns  (logic 5.919ns (40.845%)  route 8.572ns (59.155%))
  Logic Levels:           19  (CARRY4=8 LUT3=1 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 21.563 - 20.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.663     1.663    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.655     1.655    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X24Y53         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y53         FDCE (Prop_fdce_C_Q)         0.518     2.173 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[1][14]/Q
                         net (fo=8, routed)           1.425     3.598    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/p_2_in[7]
    SLICE_X32Y58         LUT5 (Prop_lut5_I2_O)        0.150     3.748 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_17/O
                         net (fo=2, routed)           0.848     4.596    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_17_n_0
    SLICE_X28Y57         LUT5 (Prop_lut5_I3_O)        0.328     4.924 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_6/O
                         net (fo=2, routed)           0.412     5.336    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_6_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I0_O)        0.124     5.460 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_10/O
                         net (fo=1, routed)           0.000     5.460    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_10_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.992 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.992    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][11]_i_2_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.214 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][15]_i_2/O[0]
                         net (fo=2, routed)           0.749     6.963    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_new[12]
    SLICE_X23Y56         LUT6 (Prop_lut6_I3_O)        0.299     7.262 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_34/O
                         net (fo=2, routed)           0.998     8.260    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_data[12]
    SLICE_X24Y44         LUT3 (Prop_lut3_I0_O)        0.124     8.384 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_26/O
                         net (fo=2, routed)           0.798     9.182    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_26_n_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124     9.306 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_30/O
                         net (fo=1, routed)           0.000     9.306    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_30_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.856 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.856    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg_reg[19]_i_22_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.078 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg_reg[23]_i_22/O[0]
                         net (fo=2, routed)           0.591    10.669    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst_n_21
    SLICE_X31Y45         LUT5 (Prop_lut5_I0_O)        0.299    10.968 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_13/O
                         net (fo=2, routed)           0.641    11.609    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_13_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.733 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_17/O
                         net (fo=1, routed)           0.000    11.733    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_17_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.266 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.266    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[19]_i_10_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.589 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[23]_i_10/O[1]
                         net (fo=4, routed)           1.315    13.905    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/p_1_in[21]
    SLICE_X42Y50         LUT5 (Prop_lut5_I4_O)        0.306    14.211 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_4/O
                         net (fo=2, routed)           0.489    14.700    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_4_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.824 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_8/O
                         net (fo=1, routed)           0.000    14.824    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_8_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.222 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.222    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[23]_i_2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.535 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.306    15.840    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[27]_i_2_n_4
    SLICE_X39Y51         LUT5 (Prop_lut5_I4_O)        0.306    16.146 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    16.146    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_new[27]
    SLICE_X39Y51         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.474    21.474    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    18.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.563    21.563    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X39Y51         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[27]/C
                         clock pessimism              0.104    21.667    
                         clock uncertainty           -0.084    21.583    
    SLICE_X39Y51         FDCE (Setup_fdce_C_D)        0.031    21.614    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         21.614    
                         arrival time                         -16.146    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.489ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[9][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@20.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.438ns  (logic 5.875ns (40.690%)  route 8.563ns (59.310%))
  Logic Levels:           19  (CARRY4=8 LUT3=1 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 21.564 - 20.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.663     1.663    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.734     1.734    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X36Y62         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[9][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDCE (Prop_fdce_C_Q)         0.456     2.190 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[9][7]/Q
                         net (fo=4, routed)           1.415     3.605    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[9]__0[7]
    SLICE_X32Y58         LUT5 (Prop_lut5_I1_O)        0.150     3.755 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_17/O
                         net (fo=2, routed)           0.848     4.603    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_17_n_0
    SLICE_X28Y57         LUT5 (Prop_lut5_I3_O)        0.328     4.931 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_6/O
                         net (fo=2, routed)           0.412     5.343    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_6_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I0_O)        0.124     5.467 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_10/O
                         net (fo=1, routed)           0.000     5.467    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_10_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.999 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.999    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][11]_i_2_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.221 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][15]_i_2/O[0]
                         net (fo=2, routed)           0.749     6.970    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_new[12]
    SLICE_X23Y56         LUT6 (Prop_lut6_I3_O)        0.299     7.269 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_34/O
                         net (fo=2, routed)           0.998     8.267    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_data[12]
    SLICE_X24Y44         LUT3 (Prop_lut3_I0_O)        0.124     8.391 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_26/O
                         net (fo=2, routed)           0.798     9.189    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_26_n_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124     9.313 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_30/O
                         net (fo=1, routed)           0.000     9.313    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_30_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.863 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.863    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg_reg[19]_i_22_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.085 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg_reg[23]_i_22/O[0]
                         net (fo=2, routed)           0.591    10.676    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst_n_21
    SLICE_X31Y45         LUT5 (Prop_lut5_I0_O)        0.299    10.975 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_13/O
                         net (fo=2, routed)           0.641    11.616    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_13_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.740 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_17/O
                         net (fo=1, routed)           0.000    11.740    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_17_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.273 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.273    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[19]_i_10_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.596 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[23]_i_10/O[1]
                         net (fo=4, routed)           1.315    13.912    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/p_1_in[21]
    SLICE_X42Y50         LUT5 (Prop_lut5_I4_O)        0.306    14.218 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_4/O
                         net (fo=2, routed)           0.489    14.707    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_4_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.831 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_8/O
                         net (fo=1, routed)           0.000    14.831    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_8_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.229 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.229    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[23]_i_2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.563 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.306    15.869    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[27]_i_2_n_6
    SLICE_X42Y51         LUT5 (Prop_lut5_I4_O)        0.303    16.172 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    16.172    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_new[25]
    SLICE_X42Y51         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.474    21.474    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    18.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.564    21.564    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X42Y51         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[25]/C
                         clock pessimism              0.104    21.668    
                         clock uncertainty           -0.084    21.584    
    SLICE_X42Y51         FDCE (Setup_fdce_C_D)        0.077    21.661    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         21.661    
                         arrival time                         -16.172    
  -------------------------------------------------------------------
                         slack                                  5.489    

Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[1][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@20.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.257ns  (logic 5.560ns (38.998%)  route 8.697ns (61.002%))
  Logic Levels:           18  (CARRY4=7 LUT3=1 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 21.563 - 20.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.663     1.663    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.655     1.655    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X24Y53         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y53         FDCE (Prop_fdce_C_Q)         0.518     2.173 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[1][14]/Q
                         net (fo=8, routed)           1.425     3.598    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/p_2_in[7]
    SLICE_X32Y58         LUT5 (Prop_lut5_I2_O)        0.150     3.748 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_17/O
                         net (fo=2, routed)           0.848     4.596    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_17_n_0
    SLICE_X28Y57         LUT5 (Prop_lut5_I3_O)        0.328     4.924 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_6/O
                         net (fo=2, routed)           0.412     5.336    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_6_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I0_O)        0.124     5.460 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_10/O
                         net (fo=1, routed)           0.000     5.460    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_10_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.992 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.992    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][11]_i_2_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.214 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][15]_i_2/O[0]
                         net (fo=2, routed)           0.749     6.963    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_new[12]
    SLICE_X23Y56         LUT6 (Prop_lut6_I3_O)        0.299     7.262 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_34/O
                         net (fo=2, routed)           0.998     8.260    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_data[12]
    SLICE_X24Y44         LUT3 (Prop_lut3_I0_O)        0.124     8.384 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_26/O
                         net (fo=2, routed)           0.798     9.182    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_26_n_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124     9.306 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_30/O
                         net (fo=1, routed)           0.000     9.306    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_30_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.856 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.856    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg_reg[19]_i_22_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.078 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg_reg[23]_i_22/O[0]
                         net (fo=2, routed)           0.591    10.669    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst_n_21
    SLICE_X31Y45         LUT5 (Prop_lut5_I0_O)        0.299    10.968 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_13/O
                         net (fo=2, routed)           0.641    11.609    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_13_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.733 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_17/O
                         net (fo=1, routed)           0.000    11.733    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_17_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.266 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.266    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[19]_i_10_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.589 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[23]_i_10/O[1]
                         net (fo=4, routed)           1.315    13.905    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/p_1_in[21]
    SLICE_X42Y50         LUT5 (Prop_lut5_I4_O)        0.306    14.211 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_4/O
                         net (fo=2, routed)           0.489    14.700    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_4_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.824 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_8/O
                         net (fo=1, routed)           0.000    14.824    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_8_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    15.176 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.430    15.606    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[23]_i_2_n_4
    SLICE_X39Y51         LUT5 (Prop_lut5_I4_O)        0.306    15.912 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    15.912    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_new[23]
    SLICE_X39Y51         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.474    21.474    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    18.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.563    21.563    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X39Y51         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[23]/C
                         clock pessimism              0.104    21.667    
                         clock uncertainty           -0.084    21.583    
    SLICE_X39Y51         FDCE (Setup_fdce_C_D)        0.029    21.612    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         21.612    
                         arrival time                         -15.912    
  -------------------------------------------------------------------
                         slack                                  5.700    

Slack (MET) :             5.753ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[9][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@20.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.033ns  (logic 5.690ns (40.547%)  route 8.343ns (59.453%))
  Logic Levels:           18  (CARRY4=9 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 21.504 - 20.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.663     1.663    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.734     1.734    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X36Y62         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[9][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDCE (Prop_fdce_C_Q)         0.456     2.190 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[9][7]/Q
                         net (fo=4, routed)           1.415     3.605    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[9]__0[7]
    SLICE_X32Y58         LUT5 (Prop_lut5_I1_O)        0.150     3.755 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_17/O
                         net (fo=2, routed)           0.848     4.603    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_17_n_0
    SLICE_X28Y57         LUT5 (Prop_lut5_I3_O)        0.328     4.931 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_6/O
                         net (fo=2, routed)           0.412     5.343    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_6_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I0_O)        0.124     5.467 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_10/O
                         net (fo=1, routed)           0.000     5.467    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][11]_i_10_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.999 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.999    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][11]_i_2_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.221 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][15]_i_2/O[0]
                         net (fo=2, routed)           0.749     6.970    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_new[12]
    SLICE_X23Y56         LUT6 (Prop_lut6_I3_O)        0.299     7.269 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_34/O
                         net (fo=2, routed)           0.998     8.267    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_data[12]
    SLICE_X24Y44         LUT3 (Prop_lut3_I0_O)        0.124     8.391 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_26/O
                         net (fo=2, routed)           0.798     9.189    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_26_n_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124     9.313 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_30/O
                         net (fo=1, routed)           0.000     9.313    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg[19]_i_30_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.863 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.863    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg_reg[19]_i_22_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.085 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/e_reg_reg[23]_i_22/O[0]
                         net (fo=2, routed)           0.591    10.676    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst_n_21
    SLICE_X31Y45         LUT5 (Prop_lut5_I0_O)        0.299    10.975 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_13/O
                         net (fo=2, routed)           0.641    11.616    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_13_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.740 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_17/O
                         net (fo=1, routed)           0.000    11.740    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_17_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.383 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[19]_i_10/O[3]
                         net (fo=4, routed)           1.273    13.656    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/p_1_in[19]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.337    13.993 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_2/O
                         net (fo=1, routed)           0.618    14.611    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg[19]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    15.210 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.210    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[19]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.327 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.327    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[23]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.444 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.444    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[27]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.767 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.767    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[31]_i_1_n_6
    SLICE_X34Y48         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.474    21.474    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    18.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.504    21.504    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X34Y48         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[29]/C
                         clock pessimism             -0.010    21.494    
                         clock uncertainty           -0.084    21.411    
    SLICE_X34Y48         FDCE (Setup_fdce_C_D)        0.109    21.520    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         21.520    
                         arrival time                         -15.767    
  -------------------------------------------------------------------
                         slack                                  5.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[2][20]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[1][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.348%)  route 0.190ns (47.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.542     0.542    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.555     0.555    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X20Y57         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[2][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y57         FDCE (Prop_fdce_C_Q)         0.164     0.719 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[2][20]/Q
                         net (fo=2, routed)           0.190     0.909    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[2]__0[20]
    SLICE_X22Y57         LUT6 (Prop_lut6_I3_O)        0.045     0.954 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[1][20]_i_1/O
                         net (fo=1, routed)           0.000     0.954    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem01_new[20]
    SLICE_X22Y57         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[1][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.809     0.809    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.824     0.824    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X22Y57         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[1][20]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X22Y57         FDCE (Hold_fdce_C_D)         0.092     0.911    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[1][20]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H6_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/g_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.387%)  route 0.215ns (53.613%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.542     0.542    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.566     0.566    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X29Y47         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H6_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDCE (Prop_fdce_C_Q)         0.141     0.707 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H6_reg_reg[27]/Q
                         net (fo=3, routed)           0.215     0.922    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/core_digest[59]
    SLICE_X31Y50         LUT5 (Prop_lut5_I1_O)        0.045     0.967 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/g_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     0.967    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/g_reg[27]_i_1_n_0
    SLICE_X31Y50         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/g_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.809     0.809    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.829     0.829    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X31Y50         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/g_reg_reg[27]/C
                         clock pessimism              0.000     0.829    
    SLICE_X31Y50         FDCE (Hold_fdce_C_D)         0.092     0.921    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/g_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H0_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.250ns (51.734%)  route 0.233ns (48.266%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.542     0.542    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.587     0.587    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X39Y51         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.141     0.728 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/a_reg_reg[23]/Q
                         net (fo=11, routed)          0.233     0.961    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/p_3_in[21]
    SLICE_X38Y49         LUT4 (Prop_lut4_I2_O)        0.045     1.006 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H0_reg[20]_i_6/O
                         net (fo=1, routed)           0.000     1.006    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H0_reg[20]_i_6_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.070 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H0_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.070    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H0_reg_reg[20]_i_1_n_4
    SLICE_X38Y49         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H0_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.809     0.809    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.862     0.862    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X38Y49         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H0_reg_reg[23]/C
                         clock pessimism              0.000     0.862    
    SLICE_X38Y49         FDCE (Hold_fdce_C_D)         0.134     0.996    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H0_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[12][17]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[11][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.261%)  route 0.244ns (56.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.542     0.542    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.552     0.552    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X23Y65         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[12][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y65         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[12][17]/Q
                         net (fo=2, routed)           0.244     0.937    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[12]__0[17]
    SLICE_X21Y66         LUT6 (Prop_lut6_I3_O)        0.045     0.982 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[11][17]_i_1/O
                         net (fo=1, routed)           0.000     0.982    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem11_new[17]
    SLICE_X21Y66         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[11][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.809     0.809    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.820     0.820    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X21Y66         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[11][17]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X21Y66         FDCE (Hold_fdce_C_D)         0.091     0.906    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[11][17]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[5][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[4][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.317%)  route 0.224ns (51.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.542     0.542    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.559     0.559    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X16Y54         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[5][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y54         FDCE (Prop_fdce_C_Q)         0.164     0.723 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[5][12]/Q
                         net (fo=2, routed)           0.224     0.946    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[5]__0[12]
    SLICE_X23Y54         LUT6 (Prop_lut6_I3_O)        0.045     0.991 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[4][12]_i_1/O
                         net (fo=1, routed)           0.000     0.991    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem04_new[12]
    SLICE_X23Y54         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.809     0.809    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.825     0.825    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X23Y54         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[4][12]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X23Y54         FDCE (Hold_fdce_C_D)         0.092     0.912    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[4][12]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/f_reg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/g_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.986%)  route 0.268ns (59.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.542     0.542    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.560     0.560    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X29Y50         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/f_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/f_reg_reg[21]/Q
                         net (fo=5, routed)           0.268     0.969    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/f_reg[21]
    SLICE_X27Y47         LUT5 (Prop_lut5_I4_O)        0.045     1.014 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/g_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     1.014    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/g_reg[21]_i_1_n_0
    SLICE_X27Y47         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/g_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.809     0.809    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.834     0.834    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X27Y47         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/g_reg_reg[21]/C
                         clock pessimism              0.000     0.834    
    SLICE_X27Y47         FDCE (Hold_fdce_C_D)         0.091     0.925    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/g_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[7][28]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[6][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.209ns (43.220%)  route 0.275ns (56.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.542     0.542    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.552     0.552    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X20Y63         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[7][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDCE (Prop_fdce_C_Q)         0.164     0.716 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[7][28]/Q
                         net (fo=2, routed)           0.275     0.990    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[7]__0[28]
    SLICE_X24Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.035 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[6][28]_i_1/O
                         net (fo=1, routed)           0.000     1.035    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem06_new[28]
    SLICE_X24Y59         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[6][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.809     0.809    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.824     0.824    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X24Y59         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[6][28]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X24Y59         FDCE (Hold_fdce_C_D)         0.121     0.940    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[6][28]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H5_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/f_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (46.001%)  route 0.245ns (53.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.542     0.542    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.566     0.566    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X30Y49         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H5_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.164     0.730 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H5_reg_reg[27]/Q
                         net (fo=3, routed)           0.245     0.975    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/core_digest[91]
    SLICE_X31Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.020 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/f_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     1.020    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/f_reg[27]_i_1_n_0
    SLICE_X31Y50         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/f_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.809     0.809    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.829     0.829    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X31Y50         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/f_reg_reg[27]/C
                         clock pessimism              0.000     0.829    
    SLICE_X31Y50         FDCE (Hold_fdce_C_D)         0.092     0.921    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/f_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[5][27]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[4][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.876%)  route 0.292ns (61.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.542     0.542    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.554     0.554    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X23Y61         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[5][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y61         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[5][27]/Q
                         net (fo=2, routed)           0.292     0.987    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[5]__0[27]
    SLICE_X19Y61         LUT6 (Prop_lut6_I3_O)        0.045     1.032 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[4][27]_i_1/O
                         net (fo=1, routed)           0.000     1.032    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem04_new[27]
    SLICE_X19Y61         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[4][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.809     0.809    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.826     0.826    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X19Y61         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[4][27]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X19Y61         FDCE (Hold_fdce_C_D)         0.092     0.913    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[4][27]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[2][29]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[1][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.209ns (43.236%)  route 0.274ns (56.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.542     0.542    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.554     0.554    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X20Y61         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[2][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y61         FDCE (Prop_fdce_C_Q)         0.164     0.718 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[2][29]/Q
                         net (fo=2, routed)           0.274     0.992    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[2]__0[29]
    SLICE_X25Y61         LUT6 (Prop_lut6_I3_O)        0.045     1.037 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[1][29]_i_1/O
                         net (fo=1, routed)           0.000     1.037    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem01_new[29]
    SLICE_X25Y61         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.809     0.809    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.823     0.823    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X25Y61         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[1][29]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X25Y61         FDCE (Hold_fdce_C_D)         0.091     0.909    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[1][29]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50Mhz_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X38Y44     system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H0_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X38Y46     system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H0_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X38Y46     system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H0_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X38Y47     system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H0_reg_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X38Y47     system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H0_reg_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X38Y47     system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H0_reg_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X38Y47     system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H0_reg_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X38Y48     system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H0_reg_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y44     system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H0_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y46     system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H0_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y46     system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H0_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y47     system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H0_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y47     system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H0_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y47     system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H0_reg_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y47     system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H0_reg_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y48     system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H0_reg_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y48     system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H0_reg_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y48     system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H0_reg_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y48     system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/d_reg_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y49     system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/d_reg_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y48     system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/d_reg_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y49     system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/d_reg_reg[20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y49     system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/d_reg_reg[21]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y49     system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/d_reg_reg[22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y49     system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/d_reg_reg[23]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y47     system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[24]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y47     system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[25]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y47     system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/e_reg_reg[26]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_25M/inst/clk_in1
  To Clock:  system_i/clk_wiz_25M/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_25M/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_25M/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_25M_0
  To Clock:  clk_out1_system_clk_wiz_25M_0

Setup :            0  Failing Endpoints,  Worst Slack       35.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.723ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_system_clk_wiz_25M_0 rise@40.693ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.580ns (14.119%)  route 3.528ns (85.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 42.239 - 40.693 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.680     1.680    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         1.725     1.728    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X43Y76         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.456     2.184 f  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=40, routed)          1.468     3.652    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X42Y69         LUT6 (Prop_lut6_I1_O)        0.124     3.776 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2/O
                         net (fo=3, routed)           2.060     5.836    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X2Y9          RAMB36E1                                     r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                     40.693    40.693 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.693 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.490    42.184    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    39.006 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    40.605    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.696 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         1.543    42.239    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X2Y9          RAMB36E1                                     r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.010    42.229    
                         clock uncertainty           -0.227    42.002    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.559    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.559    
                         arrival time                          -5.836    
  -------------------------------------------------------------------
                         slack                                 35.723    

Slack (MET) :             36.189ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_system_clk_wiz_25M_0 rise@40.693ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.580ns (15.478%)  route 3.167ns (84.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 42.230 - 40.693 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.680     1.680    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         1.725     1.728    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X43Y76         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.456     2.184 f  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=40, routed)          1.468     3.652    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X42Y69         LUT6 (Prop_lut6_I1_O)        0.124     3.776 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2/O
                         net (fo=3, routed)           1.699     5.475    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB18_X2Y20         RAMB18E1                                     r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                     40.693    40.693 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.693 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.490    42.184    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    39.006 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    40.605    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.696 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         1.533    42.230    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB18_X2Y20         RAMB18E1                                     r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.104    42.334    
                         clock uncertainty           -0.227    42.107    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.664    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         41.664    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                 36.189    

Slack (MET) :             36.305ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_system_clk_wiz_25M_0 rise@40.693ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 1.733ns (42.612%)  route 2.334ns (57.388%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 42.251 - 40.693 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.680     1.680    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         1.734     1.737    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X41Y67         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.419     2.156 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=7, routed)           0.851     3.007    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q[1]
    SLICE_X40Y68         LUT4 (Prop_lut4_I3_O)        0.296     3.303 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[0].gm1.m1_i_1/O
                         net (fo=1, routed)           0.000     3.303    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1_reg[0]
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.835 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.835    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/carrynet_3
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.992 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           1.002     4.994    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/comp0
    SLICE_X43Y69         LUT6 (Prop_lut6_I0_O)        0.329     5.323 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.481     5.804    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0_n_0
    SLICE_X43Y70         FDSE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                     40.693    40.693 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.693 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.490    42.184    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    39.006 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    40.605    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.696 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         1.555    42.251    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X43Y70         FDSE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.142    42.393    
                         clock uncertainty           -0.227    42.166    
    SLICE_X43Y70         FDSE (Setup_fdse_C_D)       -0.058    42.108    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         42.108    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                 36.305    

Slack (MET) :             36.320ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_system_clk_wiz_25M_0 rise@40.693ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 1.733ns (42.612%)  route 2.334ns (57.388%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 42.251 - 40.693 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.680     1.680    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         1.734     1.737    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X41Y67         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.419     2.156 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=7, routed)           0.851     3.007    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q[1]
    SLICE_X40Y68         LUT4 (Prop_lut4_I3_O)        0.296     3.303 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[0].gm1.m1_i_1/O
                         net (fo=1, routed)           0.000     3.303    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1_reg[0]
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.835 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.835    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/carrynet_3
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.992 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           1.002     4.994    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/comp0
    SLICE_X43Y69         LUT6 (Prop_lut6_I0_O)        0.329     5.323 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.481     5.804    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0_n_0
    SLICE_X43Y70         FDSE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                     40.693    40.693 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.693 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.490    42.184    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    39.006 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    40.605    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.696 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         1.555    42.251    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X43Y70         FDSE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.142    42.393    
                         clock uncertainty           -0.227    42.166    
    SLICE_X43Y70         FDSE (Setup_fdse_C_D)       -0.043    42.123    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         42.124    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                 36.320    

Slack (MET) :             36.362ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_system_clk_wiz_25M_0 rise@40.693ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 2.454ns (63.897%)  route 1.387ns (36.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 42.262 - 40.693 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.680     1.680    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         1.716     1.719    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X2Y9          RAMB36E1                                     r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     4.173 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.387     5.560    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[15]
    SLICE_X41Y54         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                     40.693    40.693 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.693 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.490    42.184    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    39.006 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    40.605    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.696 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         1.566    42.262    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X41Y54         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/C
                         clock pessimism             -0.010    42.252    
                         clock uncertainty           -0.227    42.025    
    SLICE_X41Y54         FDRE (Setup_fdre_C_D)       -0.103    41.922    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                         41.922    
                         arrival time                          -5.560    
  -------------------------------------------------------------------
                         slack                                 36.362    

Slack (MET) :             36.448ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_system_clk_wiz_25M_0 rise@40.693ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 2.454ns (65.366%)  route 1.300ns (34.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 42.262 - 40.693 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.680     1.680    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         1.716     1.719    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X2Y9          RAMB36E1                                     r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     4.173 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.300     5.474    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[14]
    SLICE_X41Y54         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                     40.693    40.693 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.693 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.490    42.184    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    39.006 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    40.605    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.696 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         1.566    42.262    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X41Y54         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/C
                         clock pessimism             -0.010    42.252    
                         clock uncertainty           -0.227    42.025    
    SLICE_X41Y54         FDRE (Setup_fdre_C_D)       -0.103    41.922    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         41.922    
                         arrival time                          -5.474    
  -------------------------------------------------------------------
                         slack                                 36.448    

Slack (MET) :             36.510ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_system_clk_wiz_25M_0 rise@40.693ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 2.454ns (66.054%)  route 1.261ns (33.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 42.262 - 40.693 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.680     1.680    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         1.716     1.719    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X2Y9          RAMB36E1                                     r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     4.173 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.261     5.435    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[17]
    SLICE_X40Y54         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                     40.693    40.693 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.693 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.490    42.184    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    39.006 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    40.605    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.696 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         1.566    42.262    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X40Y54         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[17]/C
                         clock pessimism             -0.010    42.252    
                         clock uncertainty           -0.227    42.025    
    SLICE_X40Y54         FDRE (Setup_fdre_C_D)       -0.081    41.944    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[17]
  -------------------------------------------------------------------
                         required time                         41.944    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                 36.510    

Slack (MET) :             36.527ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_system_clk_wiz_25M_0 rise@40.693ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 2.454ns (66.015%)  route 1.263ns (33.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 42.262 - 40.693 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.680     1.680    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         1.716     1.719    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X2Y9          RAMB36E1                                     r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     4.173 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.263     5.437    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[16]
    SLICE_X41Y54         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                     40.693    40.693 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.693 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.490    42.184    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    39.006 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    40.605    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.696 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         1.566    42.262    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X41Y54         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]/C
                         clock pessimism             -0.010    42.252    
                         clock uncertainty           -0.227    42.025    
    SLICE_X41Y54         FDRE (Setup_fdre_C_D)       -0.061    41.964    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]
  -------------------------------------------------------------------
                         required time                         41.964    
                         arrival time                          -5.437    
  -------------------------------------------------------------------
                         slack                                 36.527    

Slack (MET) :             36.675ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_system_clk_wiz_25M_0 rise@40.693ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 2.454ns (68.679%)  route 1.119ns (31.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 42.262 - 40.693 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.680     1.680    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         1.716     1.719    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X2Y9          RAMB36E1                                     r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     4.173 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.119     5.293    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[18]
    SLICE_X41Y54         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                     40.693    40.693 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.693 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.490    42.184    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    39.006 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    40.605    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.696 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         1.566    42.262    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X41Y54         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[18]/C
                         clock pessimism             -0.010    42.252    
                         clock uncertainty           -0.227    42.025    
    SLICE_X41Y54         FDRE (Setup_fdre_C_D)       -0.058    41.967    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[18]
  -------------------------------------------------------------------
                         required time                         41.967    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                 36.675    

Slack (MET) :             36.696ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_system_clk_wiz_25M_0 rise@40.693ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.897ns (23.808%)  route 2.871ns (76.192%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 42.251 - 40.693 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.680     1.680    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         1.728     1.731    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X38Y70         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.478     2.209 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/Q
                         net (fo=6, routed)           1.739     3.948    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][10]
    SLICE_X42Y65         LUT3 (Prop_lut3_I2_O)        0.295     4.243 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[9]_i_1/O
                         net (fo=3, routed)           1.132     5.375    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[9]
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.499 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=1, routed)           0.000     5.499    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[1]
    SLICE_X39Y68         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                     40.693    40.693 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.693 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.490    42.184    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    39.006 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    40.605    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.696 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         1.555    42.251    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X39Y68         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.141    42.392    
                         clock uncertainty           -0.227    42.165    
    SLICE_X39Y68         FDRE (Setup_fdre_C_D)        0.029    42.194    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         42.194    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                 36.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/i2s_output_1/U0/shift_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/i2s_output_1/U0/shift_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_25M_0 rise@0.000ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.548     0.548    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         0.590     0.592    system_i/i2s_output_1/U0/clk
    SLICE_X43Y55         FDRE                                         r  system_i/i2s_output_1/U0/shift_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  system_i/i2s_output_1/U0/shift_out_reg[1]/Q
                         net (fo=1, routed)           0.054     0.787    system_i/i2s_output_1/U0/shift_out[1]
    SLICE_X42Y55         LUT5 (Prop_lut5_I0_O)        0.045     0.832 r  system_i/i2s_output_1/U0/shift_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.832    system_i/i2s_output_1/U0/p_1_in[2]
    SLICE_X42Y55         FDRE                                         r  system_i/i2s_output_1/U0/shift_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.814     0.814    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         0.860     0.862    system_i/i2s_output_1/U0/clk
    SLICE_X42Y55         FDRE                                         r  system_i/i2s_output_1/U0/shift_out_reg[2]/C
                         clock pessimism             -0.257     0.605    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.121     0.726    system_i/i2s_output_1/U0/shift_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_25M_0 rise@0.000ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.548     0.548    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         0.582     0.584    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X39Y67         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     0.781    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X39Y67         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.814     0.814    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         0.850     0.852    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X39Y67         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.268     0.584    
    SLICE_X39Y67         FDRE (Hold_fdre_C_D)         0.078     0.662    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_25M_0 rise@0.000ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.548     0.548    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         0.578     0.580    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X43Y76         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/Q
                         net (fo=1, routed)           0.056     0.777    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_rd_ext[0]
    SLICE_X43Y76         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.814     0.814    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         0.845     0.847    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X43Y76         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.267     0.580    
    SLICE_X43Y76         FDRE (Hold_fdre_C_D)         0.078     0.658    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_25M_0 rise@0.000ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.548     0.548    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         0.582     0.584    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X39Y67         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     0.781    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X39Y67         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.814     0.814    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         0.850     0.852    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X39Y67         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.268     0.584    
    SLICE_X39Y67         FDRE (Hold_fdre_C_D)         0.076     0.660    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_25M_0 rise@0.000ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.548     0.548    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         0.580     0.582    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X39Y69         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     0.779    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X39Y69         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.814     0.814    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         0.848     0.850    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X39Y69         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.268     0.582    
    SLICE_X39Y69         FDRE (Hold_fdre_C_D)         0.076     0.658    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_25M_0 rise@0.000ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.548     0.548    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         0.581     0.583    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X37Y68         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     0.780    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X37Y68         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.814     0.814    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         0.849     0.851    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X37Y68         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.268     0.583    
    SLICE_X37Y68         FDRE (Hold_fdre_C_D)         0.076     0.659    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_25M_0 rise@0.000ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.548     0.548    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         0.573     0.575    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y77          FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     0.716 r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.772    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X3Y77          FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.814     0.814    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         0.839     0.841    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y77          FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.266     0.575    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.076     0.651    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_25M_0 rise@0.000ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.548     0.548    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         0.582     0.584    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X39Y67         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.781    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X39Y67         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.814     0.814    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         0.850     0.852    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X39Y67         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.268     0.584    
    SLICE_X39Y67         FDRE (Hold_fdre_C_D)         0.075     0.659    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_25M_0 rise@0.000ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.548     0.548    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         0.578     0.580    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X39Y71         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     0.777    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X39Y71         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.814     0.814    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         0.846     0.848    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X39Y71         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.268     0.580    
    SLICE_X39Y71         FDRE (Hold_fdre_C_D)         0.075     0.655    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_25M_0 rise@0.000ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.548     0.548    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         0.578     0.580    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X43Y76         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.777    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X43Y76         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.814     0.814    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=198, routed)         0.845     0.847    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X43Y76         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism             -0.267     0.580    
    SLICE_X43Y76         FDRE (Hold_fdre_C_D)         0.075     0.655    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_25M_0
Waveform(ns):       { 0.000 20.347 }
Period(ns):         40.693
Sources:            { system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.693      38.117     RAMB18_X2Y20     system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.693      38.117     RAMB36_X2Y11     system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.693      38.117     RAMB36_X2Y9      system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.693      38.538     BUFGCTRL_X0Y0    system_i/clk_wiz_25M/inst/clkout1_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         40.693      39.219     OLOGIC_X0Y16     system_i/i2s_output_1/U0/mclk_ODDR/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.693      39.444     MMCME2_ADV_X0Y0  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X42Y67     system_i/i2s_output_1/U0/data_accepted_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X42Y53     system_i/i2s_output_1/U0/hold_r_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X43Y54     system_i/i2s_output_1/U0/hold_r_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X43Y54     system_i/i2s_output_1/U0/hold_r_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.693      172.667    MMCME2_ADV_X0Y0  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.347      19.367     SLICE_X0Y78      system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.347      19.367     SLICE_X42Y65     system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.347      19.367     SLICE_X0Y78      system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.347      19.367     SLICE_X42Y65     system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X40Y70     system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X41Y70     system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X41Y70     system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X40Y70     system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X40Y70     system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X40Y70     system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.347      19.367     SLICE_X0Y78      system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.347      19.367     SLICE_X42Y65     system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.347      19.367     SLICE_X0Y78      system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.347      19.367     SLICE_X42Y65     system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X42Y67     system_i/i2s_output_1/U0/data_accepted_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X42Y53     system_i/i2s_output_1/U0/hold_r_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X43Y54     system_i/i2s_output_1/U0/hold_r_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X43Y54     system_i/i2s_output_1/U0/hold_r_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X43Y54     system_i/i2s_output_1/U0/hold_r_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X43Y54     system_i/i2s_output_1/U0/hold_r_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_25M_0
  To Clock:  clkfbout_system_clk_wiz_25M_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_25M_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    system_i/clk_wiz_25M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_50Mhz_out1_system_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.950ns,  Total Violation       -0.950ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.950ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/sha256_ctrl_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/slv_reg0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.108ns  (logic 0.668ns (5.517%)  route 11.440ns (94.483%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.336ns = ( 13.336 - 10.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.663     1.663    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.660     1.660    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X34Y54         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/sha256_ctrl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     2.178 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/sha256_ctrl_reg_reg[0]/Q
                         net (fo=11, routed)          6.138     8.316    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/sha256_ctrl_reg[0]
    SLICE_X34Y54         LUT2 (Prop_lut2_I0_O)        0.150     8.466 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/slv_reg0[1]_i_1/O
                         net (fo=1, routed)           5.301    13.768    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core_ready
    SLICE_X34Y55         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/slv_reg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.487    13.336    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y55         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                         clock pessimism              0.000    13.336    
                         clock uncertainty           -0.270    13.066    
    SLICE_X34Y55         FDRE (Setup_fdre_C_D)       -0.249    12.817    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/slv_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                         12.817    
                         arrival time                         -13.768    
  -------------------------------------------------------------------
                         slack                                 -0.950    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/digest_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.222ns  (logic 0.766ns (9.316%)  route 7.456ns (90.684%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.350ns = ( 13.350 - 10.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.663     1.663    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.660     1.660    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X34Y54         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/digest_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     2.178 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/digest_valid_reg_reg/Q
                         net (fo=4, routed)           2.165     4.343    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/core_digest_valid
    SLICE_X33Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.467 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[127]_i_3/O
                         net (fo=1, routed)           0.451     4.918    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[127]_i_3_n_0
    SLICE_X33Y70         LUT2 (Prop_lut2_I0_O)        0.124     5.042 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[127]_i_1/O
                         net (fo=128, routed)         4.840     9.882    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core_n_264
    SLICE_X30Y39         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.500    13.350    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y39         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[34]/C
                         clock pessimism              0.000    13.350    
                         clock uncertainty           -0.270    13.080    
    SLICE_X30Y39         FDRE (Setup_fdre_C_CE)      -0.169    12.911    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[34]
  -------------------------------------------------------------------
                         required time                         12.911    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/digest_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.222ns  (logic 0.766ns (9.316%)  route 7.456ns (90.684%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.350ns = ( 13.350 - 10.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.663     1.663    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.660     1.660    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X34Y54         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/digest_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     2.178 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/digest_valid_reg_reg/Q
                         net (fo=4, routed)           2.165     4.343    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/core_digest_valid
    SLICE_X33Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.467 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[127]_i_3/O
                         net (fo=1, routed)           0.451     4.918    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[127]_i_3_n_0
    SLICE_X33Y70         LUT2 (Prop_lut2_I0_O)        0.124     5.042 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[127]_i_1/O
                         net (fo=128, routed)         4.840     9.882    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core_n_264
    SLICE_X30Y39         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.500    13.350    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y39         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[36]/C
                         clock pessimism              0.000    13.350    
                         clock uncertainty           -0.270    13.080    
    SLICE_X30Y39         FDRE (Setup_fdre_C_CE)      -0.169    12.911    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[36]
  -------------------------------------------------------------------
                         required time                         12.911    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/digest_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.222ns  (logic 0.766ns (9.316%)  route 7.456ns (90.684%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.350ns = ( 13.350 - 10.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.663     1.663    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.660     1.660    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X34Y54         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/digest_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     2.178 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/digest_valid_reg_reg/Q
                         net (fo=4, routed)           2.165     4.343    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/core_digest_valid
    SLICE_X33Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.467 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[127]_i_3/O
                         net (fo=1, routed)           0.451     4.918    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[127]_i_3_n_0
    SLICE_X33Y70         LUT2 (Prop_lut2_I0_O)        0.124     5.042 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[127]_i_1/O
                         net (fo=128, routed)         4.840     9.882    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core_n_264
    SLICE_X30Y39         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.500    13.350    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y39         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[56]/C
                         clock pessimism              0.000    13.350    
                         clock uncertainty           -0.270    13.080    
    SLICE_X30Y39         FDRE (Setup_fdre_C_CE)      -0.169    12.911    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[56]
  -------------------------------------------------------------------
                         required time                         12.911    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/digest_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[67]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.222ns  (logic 0.766ns (9.316%)  route 7.456ns (90.684%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.350ns = ( 13.350 - 10.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.663     1.663    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.660     1.660    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X34Y54         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/digest_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     2.178 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/digest_valid_reg_reg/Q
                         net (fo=4, routed)           2.165     4.343    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/core_digest_valid
    SLICE_X33Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.467 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[127]_i_3/O
                         net (fo=1, routed)           0.451     4.918    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[127]_i_3_n_0
    SLICE_X33Y70         LUT2 (Prop_lut2_I0_O)        0.124     5.042 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[127]_i_1/O
                         net (fo=128, routed)         4.840     9.882    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core_n_264
    SLICE_X30Y39         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[67]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.500    13.350    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y39         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[67]/C
                         clock pessimism              0.000    13.350    
                         clock uncertainty           -0.270    13.080    
    SLICE_X30Y39         FDRE (Setup_fdre_C_CE)      -0.169    12.911    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[67]
  -------------------------------------------------------------------
                         required time                         12.911    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/digest_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[87]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.222ns  (logic 0.766ns (9.316%)  route 7.456ns (90.684%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.350ns = ( 13.350 - 10.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.663     1.663    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.660     1.660    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X34Y54         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/digest_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     2.178 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/digest_valid_reg_reg/Q
                         net (fo=4, routed)           2.165     4.343    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/core_digest_valid
    SLICE_X33Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.467 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[127]_i_3/O
                         net (fo=1, routed)           0.451     4.918    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[127]_i_3_n_0
    SLICE_X33Y70         LUT2 (Prop_lut2_I0_O)        0.124     5.042 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[127]_i_1/O
                         net (fo=128, routed)         4.840     9.882    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core_n_264
    SLICE_X30Y39         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[87]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.500    13.350    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y39         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[87]/C
                         clock pessimism              0.000    13.350    
                         clock uncertainty           -0.270    13.080    
    SLICE_X30Y39         FDRE (Setup_fdre_C_CE)      -0.169    12.911    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[87]
  -------------------------------------------------------------------
                         required time                         12.911    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/digest_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[89]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.222ns  (logic 0.766ns (9.316%)  route 7.456ns (90.684%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.350ns = ( 13.350 - 10.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.663     1.663    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.660     1.660    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X34Y54         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/digest_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     2.178 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/digest_valid_reg_reg/Q
                         net (fo=4, routed)           2.165     4.343    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/core_digest_valid
    SLICE_X33Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.467 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[127]_i_3/O
                         net (fo=1, routed)           0.451     4.918    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[127]_i_3_n_0
    SLICE_X33Y70         LUT2 (Prop_lut2_I0_O)        0.124     5.042 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[127]_i_1/O
                         net (fo=128, routed)         4.840     9.882    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core_n_264
    SLICE_X30Y39         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[89]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.500    13.350    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y39         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[89]/C
                         clock pessimism              0.000    13.350    
                         clock uncertainty           -0.270    13.080    
    SLICE_X30Y39         FDRE (Setup_fdre_C_CE)      -0.169    12.911    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[89]
  -------------------------------------------------------------------
                         required time                         12.911    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/digest_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[107]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.195ns  (logic 0.766ns (9.347%)  route 7.429ns (90.653%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 13.348 - 10.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.663     1.663    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.660     1.660    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X34Y54         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/digest_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     2.178 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/digest_valid_reg_reg/Q
                         net (fo=4, routed)           2.165     4.343    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/core_digest_valid
    SLICE_X33Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.467 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[127]_i_3/O
                         net (fo=1, routed)           0.451     4.918    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[127]_i_3_n_0
    SLICE_X33Y70         LUT2 (Prop_lut2_I0_O)        0.124     5.042 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[127]_i_1/O
                         net (fo=128, routed)         4.813     9.855    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core_n_264
    SLICE_X24Y43         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[107]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.498    13.348    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y43         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[107]/C
                         clock pessimism              0.000    13.348    
                         clock uncertainty           -0.270    13.078    
    SLICE_X24Y43         FDRE (Setup_fdre_C_CE)      -0.169    12.909    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[107]
  -------------------------------------------------------------------
                         required time                         12.909    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/digest_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[112]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.195ns  (logic 0.766ns (9.347%)  route 7.429ns (90.653%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 13.348 - 10.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.663     1.663    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.660     1.660    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X34Y54         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/digest_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     2.178 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/digest_valid_reg_reg/Q
                         net (fo=4, routed)           2.165     4.343    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/core_digest_valid
    SLICE_X33Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.467 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[127]_i_3/O
                         net (fo=1, routed)           0.451     4.918    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[127]_i_3_n_0
    SLICE_X33Y70         LUT2 (Prop_lut2_I0_O)        0.124     5.042 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[127]_i_1/O
                         net (fo=128, routed)         4.813     9.855    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core_n_264
    SLICE_X24Y43         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[112]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.498    13.348    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y43         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[112]/C
                         clock pessimism              0.000    13.348    
                         clock uncertainty           -0.270    13.078    
    SLICE_X24Y43         FDRE (Setup_fdre_C_CE)      -0.169    12.909    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[112]
  -------------------------------------------------------------------
                         required time                         12.909    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/digest_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.195ns  (logic 0.766ns (9.347%)  route 7.429ns (90.653%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 13.348 - 10.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.663     1.663    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.660     1.660    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X34Y54         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/digest_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     2.178 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/digest_valid_reg_reg/Q
                         net (fo=4, routed)           2.165     4.343    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/core_digest_valid
    SLICE_X33Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.467 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[127]_i_3/O
                         net (fo=1, routed)           0.451     4.918    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[127]_i_3_n_0
    SLICE_X33Y70         LUT2 (Prop_lut2_I0_O)        0.124     5.042 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[127]_i_1/O
                         net (fo=128, routed)         4.813     9.855    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core_n_264
    SLICE_X24Y43         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.498    13.348    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y43         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[11]/C
                         clock pessimism              0.000    13.348    
                         clock uncertainty           -0.270    13.078    
    SLICE_X24Y43         FDRE (Setup_fdre_C_CE)      -0.169    12.909    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[11]
  -------------------------------------------------------------------
                         required time                         12.909    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                  3.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.211ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H5_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.208ns (7.183%)  route 2.688ns (92.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.542     0.542    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.560     0.560    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X30Y50         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H5_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.164     0.724 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H5_reg_reg[31]/Q
                         net (fo=3, routed)           2.688     3.411    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/core_digest[95]
    SLICE_X27Y50         LUT3 (Prop_lut3_I0_O)        0.044     3.455 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[95]_i_1/O
                         net (fo=1, routed)           0.000     3.455    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder0_out[95]
    SLICE_X27Y50         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.829     1.867    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y50         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[95]/C
                         clock pessimism              0.000     1.867    
                         clock uncertainty            0.270     2.137    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.107     2.244    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[95]
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           3.455    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.229ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H7_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.207ns (7.048%)  route 2.730ns (92.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.542     0.542    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.564     0.564    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X28Y41         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H7_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDCE (Prop_fdce_C_Q)         0.164     0.728 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H7_reg_reg[2]/Q
                         net (fo=3, routed)           2.730     3.457    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/core_digest[2]
    SLICE_X32Y40         LUT3 (Prop_lut3_I0_O)        0.043     3.500 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[2]_i_1/O
                         net (fo=1, routed)           0.000     3.500    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder0_out[2]
    SLICE_X32Y40         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.832     1.870    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y40         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[2]/C
                         clock pessimism              0.000     1.870    
                         clock uncertainty            0.270     2.140    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.131     2.271    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.231ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H4_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.186ns (6.355%)  route 2.741ns (93.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.542     0.542    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.566     0.566    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X33Y47         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H4_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDCE (Prop_fdce_C_Q)         0.141     0.707 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H4_reg_reg[24]/Q
                         net (fo=3, routed)           2.741     3.448    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/core_digest[120]
    SLICE_X32Y40         LUT3 (Prop_lut3_I0_O)        0.045     3.493 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[120]_i_1/O
                         net (fo=1, routed)           0.000     3.493    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder0_out[120]
    SLICE_X32Y40         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.832     1.870    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y40         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[120]/C
                         clock pessimism              0.000     1.870    
                         clock uncertainty            0.270     2.140    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.121     2.261    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[120]
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           3.493    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.235ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H5_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.212ns (7.209%)  route 2.729ns (92.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.542     0.542    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.565     0.565    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X30Y44         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H5_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDCE (Prop_fdce_C_Q)         0.164     0.729 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H5_reg_reg[5]/Q
                         net (fo=3, routed)           2.729     3.457    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/core_digest[69]
    SLICE_X28Y38         LUT3 (Prop_lut3_I0_O)        0.048     3.505 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[69]_i_1/O
                         net (fo=1, routed)           0.000     3.505    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder0_out[69]
    SLICE_X28Y38         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.831     1.869    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y38         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[69]/C
                         clock pessimism              0.000     1.869    
                         clock uncertainty            0.270     2.139    
    SLICE_X28Y38         FDRE (Hold_fdre_C_D)         0.131     2.270    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[69]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           3.505    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.236ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H6_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.931ns  (logic 0.186ns (6.345%)  route 2.745ns (93.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.542     0.542    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.565     0.565    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X29Y45         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H6_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDCE (Prop_fdce_C_Q)         0.141     0.706 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H6_reg_reg[17]/Q
                         net (fo=3, routed)           2.745     3.451    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/core_digest[49]
    SLICE_X28Y39         LUT3 (Prop_lut3_I0_O)        0.045     3.496 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[49]_i_1/O
                         net (fo=1, routed)           0.000     3.496    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder0_out[49]
    SLICE_X28Y39         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.831     1.869    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y39         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[49]/C
                         clock pessimism              0.000     1.869    
                         clock uncertainty            0.270     2.139    
    SLICE_X28Y39         FDRE (Hold_fdre_C_D)         0.121     2.260    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[49]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           3.496    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.240ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H4_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.186ns (6.400%)  route 2.720ns (93.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.542     0.542    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.565     0.565    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X33Y45         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H4_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.141     0.706 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H4_reg_reg[19]/Q
                         net (fo=3, routed)           2.720     3.426    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/core_digest[115]
    SLICE_X29Y38         LUT3 (Prop_lut3_I0_O)        0.045     3.471 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[115]_i_1/O
                         net (fo=1, routed)           0.000     3.471    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder0_out[115]
    SLICE_X29Y38         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.831     1.869    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y38         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[115]/C
                         clock pessimism              0.000     1.869    
                         clock uncertainty            0.270     2.139    
    SLICE_X29Y38         FDRE (Hold_fdre_C_D)         0.092     2.231    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[115]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           3.471    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.244ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H6_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.186ns (6.325%)  route 2.755ns (93.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.542     0.542    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.564     0.564    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X29Y42         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H6_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H6_reg_reg[4]/Q
                         net (fo=3, routed)           2.755     3.459    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/core_digest[36]
    SLICE_X30Y39         LUT3 (Prop_lut3_I0_O)        0.045     3.504 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[36]_i_1/O
                         net (fo=1, routed)           0.000     3.504    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder0_out[36]
    SLICE_X30Y39         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.831     1.869    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y39         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[36]/C
                         clock pessimism              0.000     1.869    
                         clock uncertainty            0.270     2.139    
    SLICE_X30Y39         FDRE (Hold_fdre_C_D)         0.121     2.260    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           3.504    
  -------------------------------------------------------------------
                         slack                                  1.244    

Slack (MET) :             1.252ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H6_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.186ns (6.373%)  route 2.733ns (93.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.542     0.542    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.565     0.565    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X29Y43         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H6_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDCE (Prop_fdce_C_Q)         0.141     0.706 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H6_reg_reg[8]/Q
                         net (fo=3, routed)           2.733     3.438    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/core_digest[40]
    SLICE_X27Y39         LUT3 (Prop_lut3_I0_O)        0.045     3.483 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[40]_i_1/O
                         net (fo=1, routed)           0.000     3.483    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder0_out[40]
    SLICE_X27Y39         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.831     1.869    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y39         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[40]/C
                         clock pessimism              0.000     1.869    
                         clock uncertainty            0.270     2.139    
    SLICE_X27Y39         FDRE (Hold_fdre_C_D)         0.092     2.231    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.256ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H4_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.186ns (6.365%)  route 2.736ns (93.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.542     0.542    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.565     0.565    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X33Y45         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H4_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.141     0.706 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H4_reg_reg[18]/Q
                         net (fo=3, routed)           2.736     3.442    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/core_digest[114]
    SLICE_X26Y38         LUT3 (Prop_lut3_I0_O)        0.045     3.487 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/DataOutHolder[114]_i_1/O
                         net (fo=1, routed)           0.000     3.487    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder0_out[114]
    SLICE_X26Y38         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.831     1.869    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y38         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[114]/C
                         clock pessimism              0.000     1.869    
                         clock uncertainty            0.270     2.139    
    SLICE_X26Y38         FDRE (Hold_fdre_C_D)         0.092     2.231    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[114]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           3.487    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.258ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H1_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[216]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.141ns (4.824%)  route 2.782ns (95.176%))
  Logic Levels:           0  
  Clock Path Skew:        1.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.542     0.542    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.589     0.589    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X41Y51         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H1_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.141     0.730 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H1_reg_reg[24]/Q
                         net (fo=3, routed)           2.782     3.511    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core_digest[216]
    SLICE_X38Y54         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[216]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.856     1.894    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y54         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[216]/C
                         clock pessimism              0.000     1.894    
                         clock uncertainty            0.270     2.164    
    SLICE_X38Y54         FDRE (Hold_fdre_C_D)         0.089     2.253    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/DataOutHolder_reg[216]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           3.511    
  -------------------------------------------------------------------
                         slack                                  1.258    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_25M_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       39.375ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.375ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (MaxDelay Path 40.693ns)
  Data Path Delay:        1.119ns  (logic 0.419ns (37.428%)  route 0.700ns (62.572%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.693ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.700     1.119    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X42Y70         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.693    40.693    
    SLICE_X42Y70         FDRE (Setup_fdre_C_D)       -0.199    40.494    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         40.494    
                         arrival time                          -1.119    
  -------------------------------------------------------------------
                         slack                                 39.375    

Slack (MET) :             39.402ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (MaxDelay Path 40.693ns)
  Data Path Delay:        1.196ns  (logic 0.456ns (38.124%)  route 0.740ns (61.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.693ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.740     1.196    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X43Y72         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.693    40.693    
    SLICE_X43Y72         FDRE (Setup_fdre_C_D)       -0.095    40.598    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         40.598    
                         arrival time                          -1.196    
  -------------------------------------------------------------------
                         slack                                 39.402    

Slack (MET) :             39.457ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (MaxDelay Path 40.693ns)
  Data Path Delay:        1.189ns  (logic 0.456ns (38.350%)  route 0.733ns (61.650%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.693ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.733     1.189    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X38Y71         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.693    40.693    
    SLICE_X38Y71         FDRE (Setup_fdre_C_D)       -0.047    40.646    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         40.646    
                         arrival time                          -1.189    
  -------------------------------------------------------------------
                         slack                                 39.457    

Slack (MET) :             39.459ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (MaxDelay Path 40.693ns)
  Data Path Delay:        1.016ns  (logic 0.419ns (41.248%)  route 0.597ns (58.752%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.693ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.597     1.016    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X38Y71         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.693    40.693    
    SLICE_X38Y71         FDRE (Setup_fdre_C_D)       -0.218    40.475    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         40.475    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                 39.459    

Slack (MET) :             39.460ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (MaxDelay Path 40.693ns)
  Data Path Delay:        1.018ns  (logic 0.419ns (41.152%)  route 0.599ns (58.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.693ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.599     1.018    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X38Y72         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.693    40.693    
    SLICE_X38Y72         FDRE (Setup_fdre_C_D)       -0.215    40.478    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         40.478    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                 39.460    

Slack (MET) :             39.546ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (MaxDelay Path 40.693ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.665%)  route 0.588ns (56.335%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.693ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.588     1.044    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X40Y72         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.693    40.693    
    SLICE_X40Y72         FDRE (Setup_fdre_C_D)       -0.103    40.590    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         40.590    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                 39.546    

Slack (MET) :             39.553ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (MaxDelay Path 40.693ns)
  Data Path Delay:        0.870ns  (logic 0.419ns (48.164%)  route 0.451ns (51.836%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.693ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.451     0.870    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X41Y71         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.693    40.693    
    SLICE_X41Y71         FDRE (Setup_fdre_C_D)       -0.270    40.423    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         40.423    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                 39.553    

Slack (MET) :             39.558ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (MaxDelay Path 40.693ns)
  Data Path Delay:        1.042ns  (logic 0.456ns (43.742%)  route 0.586ns (56.258%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.693ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.586     1.042    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X40Y71         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.693    40.693    
    SLICE_X40Y71         FDRE (Setup_fdre_C_D)       -0.093    40.600    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         40.600    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                 39.558    

Slack (MET) :             39.560ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (MaxDelay Path 40.693ns)
  Data Path Delay:        0.868ns  (logic 0.419ns (48.287%)  route 0.449ns (51.713%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.693ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.449     0.868    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X40Y72         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.693    40.693    
    SLICE_X40Y72         FDRE (Setup_fdre_C_D)       -0.265    40.428    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         40.428    
                         arrival time                          -0.868    
  -------------------------------------------------------------------
                         slack                                 39.560    

Slack (MET) :             39.568ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (MaxDelay Path 40.693ns)
  Data Path Delay:        1.030ns  (logic 0.456ns (44.277%)  route 0.574ns (55.723%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.693ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.574     1.030    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X40Y71         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.693    40.693    
    SLICE_X40Y71         FDRE (Setup_fdre_C_D)       -0.095    40.598    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         40.598    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 39.568    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_50Mhz_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.515ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.719ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[514]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.790ns  (logic 0.580ns (20.792%)  route 2.210ns (79.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 21.485 - 20.000 ) 
    Source Clock Delay      (SCD):    3.785ns = ( 13.785 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031    12.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.653    13.785    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y60         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[514]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y60         FDRE (Prop_fdre_C_Q)         0.456    14.241 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[514]/Q
                         net (fo=3, routed)           2.210    16.450    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/Round3[2]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124    16.574 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][2]_i_1/O
                         net (fo=1, routed)           0.000    16.574    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem15_new[2]
    SLICE_X32Y60         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.474    21.474    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    18.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.485    21.485    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X32Y60         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][2]/C
                         clock pessimism              0.000    21.485    
                         clock uncertainty           -0.270    21.214    
    SLICE_X32Y60         FDCE (Setup_fdce_C_D)        0.079    21.293    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][2]
  -------------------------------------------------------------------
                         required time                         21.293    
                         arrival time                         -16.574    
  -------------------------------------------------------------------
                         slack                                  4.719    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[672]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[10][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.691ns  (logic 0.642ns (23.856%)  route 2.049ns (76.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 21.485 - 20.000 ) 
    Source Clock Delay      (SCD):    3.788ns = ( 13.788 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031    12.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.656    13.788    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y62         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[672]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y62         FDRE (Prop_fdre_C_Q)         0.518    14.306 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[672]/Q
                         net (fo=3, routed)           2.049    16.355    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/Round2[32]
    SLICE_X34Y60         LUT6 (Prop_lut6_I5_O)        0.124    16.479 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[10][0]_i_1/O
                         net (fo=1, routed)           0.000    16.479    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem10_new[0]
    SLICE_X34Y60         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.474    21.474    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    18.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.485    21.485    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X34Y60         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[10][0]/C
                         clock pessimism              0.000    21.485    
                         clock uncertainty           -0.270    21.214    
    SLICE_X34Y60         FDCE (Setup_fdce_C_D)        0.077    21.291    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[10][0]
  -------------------------------------------------------------------
                         required time                         21.291    
                         arrival time                         -16.479    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.821ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[676]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[10][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.679ns  (logic 0.773ns (28.853%)  route 1.906ns (71.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 21.482 - 20.000 ) 
    Source Clock Delay      (SCD):    3.788ns = ( 13.788 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031    12.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.656    13.788    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y62         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[676]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y62         FDRE (Prop_fdre_C_Q)         0.478    14.266 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[676]/Q
                         net (fo=3, routed)           1.906    16.172    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/Round2[36]
    SLICE_X34Y63         LUT6 (Prop_lut6_I5_O)        0.295    16.467 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[10][4]_i_1/O
                         net (fo=1, routed)           0.000    16.467    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem10_new[4]
    SLICE_X34Y63         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[10][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.474    21.474    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    18.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.482    21.482    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X34Y63         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[10][4]/C
                         clock pessimism              0.000    21.482    
                         clock uncertainty           -0.270    21.211    
    SLICE_X34Y63         FDCE (Setup_fdce_C_D)        0.077    21.288    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[10][4]
  -------------------------------------------------------------------
                         required time                         21.288    
                         arrival time                         -16.467    
  -------------------------------------------------------------------
                         slack                                  4.821    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[881]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[4][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.626ns  (logic 0.580ns (22.083%)  route 2.046ns (77.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 21.484 - 20.000 ) 
    Source Clock Delay      (SCD):    3.787ns = ( 13.787 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031    12.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.655    13.787    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y53         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[881]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y53         FDRE (Prop_fdre_C_Q)         0.456    14.243 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[881]/Q
                         net (fo=3, routed)           2.046    16.289    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/Round1[113]
    SLICE_X20Y59         LUT6 (Prop_lut6_I5_O)        0.124    16.413 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[4][17]_i_1/O
                         net (fo=1, routed)           0.000    16.413    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem04_new[17]
    SLICE_X20Y59         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[4][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.474    21.474    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    18.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.484    21.484    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X20Y59         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[4][17]/C
                         clock pessimism              0.000    21.484    
                         clock uncertainty           -0.270    21.213    
    SLICE_X20Y59         FDCE (Setup_fdce_C_D)        0.079    21.292    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[4][17]
  -------------------------------------------------------------------
                         required time                         21.292    
                         arrival time                         -16.413    
  -------------------------------------------------------------------
                         slack                                  4.879    

Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[803]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[6][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.538ns  (logic 0.580ns (22.853%)  route 1.958ns (77.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 21.488 - 20.000 ) 
    Source Clock Delay      (SCD):    3.804ns = ( 13.804 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031    12.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.672    13.804    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y46         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[803]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456    14.260 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[803]/Q
                         net (fo=3, routed)           1.958    16.218    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/Round1[35]
    SLICE_X33Y52         LUT6 (Prop_lut6_I5_O)        0.124    16.342 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[6][3]_i_1/O
                         net (fo=1, routed)           0.000    16.342    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem06_new[3]
    SLICE_X33Y52         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.474    21.474    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    18.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.488    21.488    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X33Y52         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[6][3]/C
                         clock pessimism              0.000    21.488    
                         clock uncertainty           -0.270    21.217    
    SLICE_X33Y52         FDCE (Setup_fdce_C_D)        0.031    21.248    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[6][3]
  -------------------------------------------------------------------
                         required time                         21.248    
                         arrival time                         -16.342    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[518]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.497ns  (logic 0.580ns (23.228%)  route 1.917ns (76.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 21.483 - 20.000 ) 
    Source Clock Delay      (SCD):    3.787ns = ( 13.787 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031    12.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.655    13.787    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y63         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[518]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y63         FDRE (Prop_fdre_C_Q)         0.456    14.243 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[518]/Q
                         net (fo=3, routed)           1.917    16.160    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/Round3[6]
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.124    16.284 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[15][6]_i_1/O
                         net (fo=1, routed)           0.000    16.284    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem15_new[6]
    SLICE_X31Y61         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.474    21.474    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    18.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.483    21.483    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X31Y61         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][6]/C
                         clock pessimism              0.000    21.483    
                         clock uncertainty           -0.270    21.212    
    SLICE_X31Y61         FDCE (Setup_fdce_C_D)        0.032    21.244    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[15][6]
  -------------------------------------------------------------------
                         required time                         21.244    
                         arrival time                         -16.284    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             4.962ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[799]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[7][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.491ns  (logic 0.715ns (28.706%)  route 1.776ns (71.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 21.484 - 20.000 ) 
    Source Clock Delay      (SCD):    3.792ns = ( 13.792 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031    12.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.660    13.792    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y54         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[799]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.419    14.211 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[799]/Q
                         net (fo=3, routed)           1.776    15.987    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/Round1[31]
    SLICE_X27Y60         LUT6 (Prop_lut6_I5_O)        0.296    16.283 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[7][31]_i_1/O
                         net (fo=1, routed)           0.000    16.283    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem07_new[31]
    SLICE_X27Y60         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[7][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.474    21.474    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    18.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.484    21.484    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X27Y60         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[7][31]/C
                         clock pessimism              0.000    21.484    
                         clock uncertainty           -0.270    21.213    
    SLICE_X27Y60         FDCE (Setup_fdce_C_D)        0.031    21.244    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[7][31]
  -------------------------------------------------------------------
                         required time                         21.244    
                         arrival time                         -16.283    
  -------------------------------------------------------------------
                         slack                                  4.962    

Slack (MET) :             4.971ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[802]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[6][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.472ns  (logic 0.580ns (23.459%)  route 1.892ns (76.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 21.486 - 20.000 ) 
    Source Clock Delay      (SCD):    3.804ns = ( 13.804 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031    12.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.672    13.804    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y46         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[802]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456    14.260 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[802]/Q
                         net (fo=3, routed)           1.892    16.152    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/Round1[34]
    SLICE_X29Y53         LUT6 (Prop_lut6_I5_O)        0.124    16.276 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[6][2]_i_1/O
                         net (fo=1, routed)           0.000    16.276    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem06_new[2]
    SLICE_X29Y53         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.474    21.474    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    18.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.486    21.486    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X29Y53         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[6][2]/C
                         clock pessimism              0.000    21.486    
                         clock uncertainty           -0.270    21.215    
    SLICE_X29Y53         FDCE (Setup_fdce_C_D)        0.032    21.247    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[6][2]
  -------------------------------------------------------------------
                         required time                         21.247    
                         arrival time                         -16.276    
  -------------------------------------------------------------------
                         slack                                  4.971    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[680]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[10][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.469ns  (logic 0.580ns (23.491%)  route 1.889ns (76.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 21.483 - 20.000 ) 
    Source Clock Delay      (SCD):    3.789ns = ( 13.789 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031    12.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.657    13.789    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y64         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[680]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.456    14.245 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[680]/Q
                         net (fo=3, routed)           1.889    16.134    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/Round2[40]
    SLICE_X35Y62         LUT6 (Prop_lut6_I5_O)        0.124    16.258 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[10][8]_i_1/O
                         net (fo=1, routed)           0.000    16.258    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem10_new[8]
    SLICE_X35Y62         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[10][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.474    21.474    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    18.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.483    21.483    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X35Y62         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[10][8]/C
                         clock pessimism              0.000    21.483    
                         clock uncertainty           -0.270    21.212    
    SLICE_X35Y62         FDCE (Setup_fdce_C_D)        0.029    21.241    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[10][8]
  -------------------------------------------------------------------
                         required time                         21.241    
                         arrival time                         -16.258    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             4.987ns  (required time - arrival time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[1023]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[0][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.454ns  (logic 0.580ns (23.636%)  route 1.874ns (76.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 21.484 - 20.000 ) 
    Source Clock Delay      (SCD):    3.804ns = ( 13.804 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031    12.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.672    13.804    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y45         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[1023]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.456    14.260 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[1023]/Q
                         net (fo=130, routed)         1.874    16.134    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/Key[127]
    SLICE_X27Y59         LUT6 (Prop_lut6_I5_O)        0.124    16.258 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[0][31]_i_1/O
                         net (fo=1, routed)           0.000    16.258    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem00_new[31]
    SLICE_X27Y59         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.474    21.474    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    18.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.484    21.484    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X27Y59         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[0][31]/C
                         clock pessimism              0.000    21.484    
                         clock uncertainty           -0.270    21.213    
    SLICE_X27Y59         FDCE (Setup_fdce_C_D)        0.031    21.244    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[0][31]
  -------------------------------------------------------------------
                         required time                         21.244    
                         arrival time                         -16.258    
  -------------------------------------------------------------------
                         slack                                  4.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[715]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[9][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.093%)  route 0.068ns (26.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.556     1.475    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y62         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[715]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[715]/Q
                         net (fo=3, routed)           0.068     1.685    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/Round2[75]
    SLICE_X30Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.730 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[9][11]_i_1/O
                         net (fo=1, routed)           0.000     1.730    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem09_new[11]
    SLICE_X30Y62         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[9][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.809     0.809    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.824     0.824    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X30Y62         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[9][11]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.270     1.094    
    SLICE_X30Y62         FDCE (Hold_fdce_C_D)         0.121     1.215    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[9][11]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[666]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[11][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.268%)  route 0.113ns (37.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.548     1.467    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y69         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[666]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y69         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[666]/Q
                         net (fo=3, routed)           0.113     1.721    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/Round2[26]
    SLICE_X24Y69         LUT6 (Prop_lut6_I5_O)        0.045     1.766 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[11][26]_i_1/O
                         net (fo=1, routed)           0.000     1.766    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem11_new[26]
    SLICE_X24Y69         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[11][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.809     0.809    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.815     0.815    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X24Y69         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[11][26]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.270     1.085    
    SLICE_X24Y69         FDCE (Hold_fdce_C_D)         0.121     1.206    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[11][26]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[1020]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[0][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.078%)  route 0.087ns (31.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.557     1.476    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y61         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[1020]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[1020]/Q
                         net (fo=3, routed)           0.087     1.705    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/Key[124]
    SLICE_X26Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.750 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[0][28]_i_1/O
                         net (fo=1, routed)           0.000     1.750    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem00_new[28]
    SLICE_X26Y61         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.809     0.809    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.826     0.826    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X26Y61         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[0][28]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.270     1.096    
    SLICE_X26Y61         FDCE (Hold_fdce_C_D)         0.091     1.187    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[0][28]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[719]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[9][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.694%)  route 0.097ns (34.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.555     1.474    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y65         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[719]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y65         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[719]/Q
                         net (fo=3, routed)           0.097     1.713    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/Round2[79]
    SLICE_X27Y65         LUT6 (Prop_lut6_I5_O)        0.045     1.758 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[9][15]_i_1/O
                         net (fo=1, routed)           0.000     1.758    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem09_new[15]
    SLICE_X27Y65         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[9][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.809     0.809    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.822     0.822    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X27Y65         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[9][15]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.270     1.092    
    SLICE_X27Y65         FDCE (Hold_fdce_C_D)         0.092     1.184    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[9][15]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[834]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[5][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.764%)  route 0.114ns (35.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.559     1.478    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y54         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[834]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[834]/Q
                         net (fo=3, routed)           0.114     1.756    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/Round1[66]
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.801 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[5][2]_i_1/O
                         net (fo=1, routed)           0.000     1.801    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem05_new[2]
    SLICE_X30Y54         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.809     0.809    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.828     0.828    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X30Y54         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[5][2]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.270     1.098    
    SLICE_X30Y54         FDCE (Hold_fdce_C_D)         0.121     1.219    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[917]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[3][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.454%)  route 0.120ns (36.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.556     1.475    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y53         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[917]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y53         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[917]/Q
                         net (fo=3, routed)           0.120     1.760    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/Key[21]
    SLICE_X20Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.805 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[3][21]_i_1/O
                         net (fo=1, routed)           0.000     1.805    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem03_new[21]
    SLICE_X20Y54         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[3][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.809     0.809    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.827     0.827    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X20Y54         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[3][21]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.270     1.097    
    SLICE_X20Y54         FDCE (Hold_fdce_C_D)         0.121     1.218    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[3][21]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[867]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[4][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.467%)  route 0.120ns (36.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.560     1.479    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y51         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[867]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[867]/Q
                         net (fo=3, routed)           0.120     1.764    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/Round1[99]
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.809 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[4][3]_i_1/O
                         net (fo=1, routed)           0.000     1.809    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem04_new[3]
    SLICE_X32Y52         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.809     0.809    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.829     0.829    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X32Y52         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[4][3]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.270     1.099    
    SLICE_X32Y52         FDCE (Hold_fdce_C_D)         0.121     1.220    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[721]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[9][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.648%)  route 0.125ns (37.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.551     1.470    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y66         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[721]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y66         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[721]/Q
                         net (fo=3, routed)           0.125     1.759    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/Round2[81]
    SLICE_X24Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.804 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[9][17]_i_1/O
                         net (fo=1, routed)           0.000     1.804    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem09_new[17]
    SLICE_X24Y64         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[9][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.809     0.809    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.820     0.820    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X24Y64         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[9][17]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.270     1.090    
    SLICE_X24Y64         FDCE (Hold_fdce_C_D)         0.121     1.211    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[9][17]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[739]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[8][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.063%)  route 0.124ns (39.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.584     1.503    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y60         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[739]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[739]/Q
                         net (fo=3, routed)           0.124     1.768    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/Round2[99]
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.045     1.813 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[8][3]_i_1/O
                         net (fo=1, routed)           0.000     1.813    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem08_new[3]
    SLICE_X37Y60         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.809     0.809    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.854     0.854    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X37Y60         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[8][3]/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.270     1.124    
    SLICE_X37Y60         FDCE (Hold_fdce_C_D)         0.092     1.216    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[8][3]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[741]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[8][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.897%)  route 0.125ns (40.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.585     1.504    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y59         FDRE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[741]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/A_reg[741]/Q
                         net (fo=3, routed)           0.125     1.770    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/Round2[101]
    SLICE_X36Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.815 r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem[8][5]_i_1/O
                         net (fo=1, routed)           0.000     1.815    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem08_new[5]
    SLICE_X36Y58         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[8][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.809     0.809    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.855     0.855    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X36Y58         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[8][5]/C
                         clock pessimism              0.000     0.855    
                         clock uncertainty            0.270     1.125    
    SLICE_X36Y58         FDCE (Hold_fdce_C_D)         0.092     1.217    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[8][5]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.598    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_system_clk_wiz_25M_0

Setup :            0  Failing Endpoints,  Worst Slack        8.501ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.501ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.233ns  (logic 0.478ns (38.753%)  route 0.755ns (61.247%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.755     1.233    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X39Y67         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y67         FDRE (Setup_fdre_C_D)       -0.266     9.734    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.233    
  -------------------------------------------------------------------
                         slack                                  8.501    

Slack (MET) :             8.505ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.230ns  (logic 0.478ns (38.855%)  route 0.752ns (61.145%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.752     1.230    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X39Y67         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y67         FDRE (Setup_fdre_C_D)       -0.265     9.735    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.230    
  -------------------------------------------------------------------
                         slack                                  8.505    

Slack (MET) :             8.696ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.087ns  (logic 0.478ns (43.970%)  route 0.609ns (56.030%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.609     1.087    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X38Y70         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X38Y70         FDRE (Setup_fdre_C_D)       -0.217     9.783    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.783    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                  8.696    

Slack (MET) :             8.729ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.005ns  (logic 0.419ns (41.709%)  route 0.586ns (58.291%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.586     1.005    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X39Y69         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y69         FDRE (Setup_fdre_C_D)       -0.266     9.734    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  8.729    

Slack (MET) :             8.745ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.987ns  (logic 0.419ns (42.472%)  route 0.568ns (57.528%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.568     0.987    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X39Y69         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y69         FDRE (Setup_fdre_C_D)       -0.268     9.732    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.987    
  -------------------------------------------------------------------
                         slack                                  8.745    

Slack (MET) :             8.809ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.096ns  (logic 0.518ns (47.255%)  route 0.578ns (52.745%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.578     1.096    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X39Y71         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y71         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                  8.809    

Slack (MET) :             8.830ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.077ns  (logic 0.518ns (48.100%)  route 0.559ns (51.900%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.559     1.077    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X39Y67         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y67         FDRE (Setup_fdre_C_D)       -0.093     9.907    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                  8.830    

Slack (MET) :             8.865ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.074ns  (logic 0.456ns (42.475%)  route 0.618ns (57.525%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.618     1.074    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X40Y70         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y70         FDRE (Setup_fdre_C_D)       -0.061     9.939    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -1.074    
  -------------------------------------------------------------------
                         slack                                  8.865    

Slack (MET) :             8.904ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.001ns  (logic 0.518ns (51.723%)  route 0.483ns (48.277%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.483     1.001    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X39Y67         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y67         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.001    
  -------------------------------------------------------------------
                         slack                                  8.904    

Slack (MET) :             8.959ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.994ns  (logic 0.518ns (52.135%)  route 0.476ns (47.865%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.476     0.994    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X38Y70         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X38Y70         FDRE (Setup_fdre_C_D)       -0.047     9.953    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                  8.959    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_50Mhz_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.999ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[2][12]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.780ns  (logic 0.580ns (15.343%)  route 3.200ns (84.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 21.487 - 20.000 ) 
    Source Clock Delay      (SCD):    3.790ns = ( 13.790 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031    12.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.658    13.790    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.456    14.246 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.536    14.782    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.906 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        2.664    17.570    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/p_0_in
    SLICE_X21Y52         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[2][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.474    21.474    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    18.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.487    21.487    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X21Y52         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[2][12]/C
                         clock pessimism              0.000    21.487    
                         clock uncertainty           -0.270    21.216    
    SLICE_X21Y52         FDCE (Recov_fdce_C_CLR)     -0.405    20.811    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[2][12]
  -------------------------------------------------------------------
                         required time                         20.811    
                         arrival time                         -17.570    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[2][30]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.780ns  (logic 0.580ns (15.343%)  route 3.200ns (84.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 21.487 - 20.000 ) 
    Source Clock Delay      (SCD):    3.790ns = ( 13.790 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031    12.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.658    13.790    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.456    14.246 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.536    14.782    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.906 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        2.664    17.570    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/p_0_in
    SLICE_X21Y52         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[2][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.474    21.474    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    18.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.487    21.487    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X21Y52         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[2][30]/C
                         clock pessimism              0.000    21.487    
                         clock uncertainty           -0.270    21.216    
    SLICE_X21Y52         FDCE (Recov_fdce_C_CLR)     -0.405    20.811    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[2][30]
  -------------------------------------------------------------------
                         required time                         20.811    
                         arrival time                         -17.570    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[6][14]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.780ns  (logic 0.580ns (15.343%)  route 3.200ns (84.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 21.487 - 20.000 ) 
    Source Clock Delay      (SCD):    3.790ns = ( 13.790 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031    12.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.658    13.790    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.456    14.246 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.536    14.782    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.906 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        2.664    17.570    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/p_0_in
    SLICE_X21Y52         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[6][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.474    21.474    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    18.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.487    21.487    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X21Y52         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[6][14]/C
                         clock pessimism              0.000    21.487    
                         clock uncertainty           -0.270    21.216    
    SLICE_X21Y52         FDCE (Recov_fdce_C_CLR)     -0.405    20.811    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[6][14]
  -------------------------------------------------------------------
                         required time                         20.811    
                         arrival time                         -17.570    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.300ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/b_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.899ns  (logic 0.580ns (14.875%)  route 3.319ns (85.125%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 21.578 - 20.000 ) 
    Source Clock Delay      (SCD):    3.790ns = ( 13.790 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031    12.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.658    13.790    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.456    14.246 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.536    14.782    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.906 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        2.783    17.689    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/p_0_in
    SLICE_X42Y41         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/b_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.474    21.474    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    18.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.578    21.578    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X42Y41         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/b_reg_reg[0]/C
                         clock pessimism              0.000    21.578    
                         clock uncertainty           -0.270    21.308    
    SLICE_X42Y41         FDCE (Recov_fdce_C_CLR)     -0.319    20.989    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/b_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         20.989    
                         arrival time                         -17.689    
  -------------------------------------------------------------------
                         slack                                  3.300    

Slack (MET) :             3.300ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/c_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.899ns  (logic 0.580ns (14.875%)  route 3.319ns (85.125%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 21.578 - 20.000 ) 
    Source Clock Delay      (SCD):    3.790ns = ( 13.790 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031    12.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.658    13.790    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.456    14.246 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.536    14.782    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.906 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        2.783    17.689    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/p_0_in
    SLICE_X42Y41         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/c_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.474    21.474    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    18.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.578    21.578    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X42Y41         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/c_reg_reg[5]/C
                         clock pessimism              0.000    21.578    
                         clock uncertainty           -0.270    21.308    
    SLICE_X42Y41         FDCE (Recov_fdce_C_CLR)     -0.319    20.989    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/c_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         20.989    
                         arrival time                         -17.689    
  -------------------------------------------------------------------
                         slack                                  3.300    

Slack (MET) :             3.309ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H3_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.804ns  (logic 0.580ns (15.246%)  route 3.224ns (84.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 21.578 - 20.000 ) 
    Source Clock Delay      (SCD):    3.790ns = ( 13.790 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031    12.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.658    13.790    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.456    14.246 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.536    14.782    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.906 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        2.688    17.594    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/p_0_in
    SLICE_X36Y44         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H3_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.474    21.474    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    18.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.578    21.578    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X36Y44         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H3_reg_reg[4]/C
                         clock pessimism              0.000    21.578    
                         clock uncertainty           -0.270    21.308    
    SLICE_X36Y44         FDCE (Recov_fdce_C_CLR)     -0.405    20.903    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H3_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         20.903    
                         arrival time                         -17.594    
  -------------------------------------------------------------------
                         slack                                  3.309    

Slack (MET) :             3.309ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H3_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.804ns  (logic 0.580ns (15.246%)  route 3.224ns (84.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 21.578 - 20.000 ) 
    Source Clock Delay      (SCD):    3.790ns = ( 13.790 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031    12.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.658    13.790    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.456    14.246 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.536    14.782    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.906 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        2.688    17.594    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/p_0_in
    SLICE_X36Y44         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H3_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.474    21.474    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    18.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.578    21.578    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X36Y44         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H3_reg_reg[5]/C
                         clock pessimism              0.000    21.578    
                         clock uncertainty           -0.270    21.308    
    SLICE_X36Y44         FDCE (Recov_fdce_C_CLR)     -0.405    20.903    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H3_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         20.903    
                         arrival time                         -17.594    
  -------------------------------------------------------------------
                         slack                                  3.309    

Slack (MET) :             3.309ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H3_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.804ns  (logic 0.580ns (15.246%)  route 3.224ns (84.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 21.578 - 20.000 ) 
    Source Clock Delay      (SCD):    3.790ns = ( 13.790 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031    12.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.658    13.790    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.456    14.246 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.536    14.782    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.906 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        2.688    17.594    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/p_0_in
    SLICE_X36Y44         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H3_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.474    21.474    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    18.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.578    21.578    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X36Y44         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H3_reg_reg[6]/C
                         clock pessimism              0.000    21.578    
                         clock uncertainty           -0.270    21.308    
    SLICE_X36Y44         FDCE (Recov_fdce_C_CLR)     -0.405    20.903    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H3_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         20.903    
                         arrival time                         -17.594    
  -------------------------------------------------------------------
                         slack                                  3.309    

Slack (MET) :             3.309ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H3_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.804ns  (logic 0.580ns (15.246%)  route 3.224ns (84.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 21.578 - 20.000 ) 
    Source Clock Delay      (SCD):    3.790ns = ( 13.790 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031    12.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.658    13.790    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.456    14.246 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.536    14.782    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.906 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        2.688    17.594    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/p_0_in
    SLICE_X36Y44         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H3_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.474    21.474    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    18.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.578    21.578    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X36Y44         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H3_reg_reg[7]/C
                         clock pessimism              0.000    21.578    
                         clock uncertainty           -0.270    21.308    
    SLICE_X36Y44         FDCE (Recov_fdce_C_CLR)     -0.405    20.903    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H3_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         20.903    
                         arrival time                         -17.594    
  -------------------------------------------------------------------
                         slack                                  3.309    

Slack (MET) :             3.313ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H2_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.800ns  (logic 0.580ns (15.264%)  route 3.220ns (84.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 21.578 - 20.000 ) 
    Source Clock Delay      (SCD):    3.790ns = ( 13.790 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031    12.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.658    13.790    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.456    14.246 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.536    14.782    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.906 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        2.684    17.590    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/p_0_in
    SLICE_X37Y44         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H2_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.474    21.474    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    18.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        1.578    21.578    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X37Y44         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H2_reg_reg[0]/C
                         clock pessimism              0.000    21.578    
                         clock uncertainty           -0.270    21.308    
    SLICE_X37Y44         FDCE (Recov_fdce_C_CLR)     -0.405    20.903    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/H2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         20.903    
                         arrival time                         -17.590    
  -------------------------------------------------------------------
                         slack                                  3.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[2][10]/CLR
                            (removal check against rising-edge clock clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.668%)  route 0.366ns (66.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.558     1.477    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.233     1.852    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.897 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        0.133     2.030    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/p_0_in
    SLICE_X32Y54         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[2][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.809     0.809    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.828     0.828    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X32Y54         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[2][10]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.270     1.098    
    SLICE_X32Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.031    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[2][10]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[3][10]/CLR
                            (removal check against rising-edge clock clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.668%)  route 0.366ns (66.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.558     1.477    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.233     1.852    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.897 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        0.133     2.030    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/p_0_in
    SLICE_X32Y54         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[3][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.809     0.809    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.828     0.828    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X32Y54         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[3][10]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.270     1.098    
    SLICE_X32Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.031    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[3][10]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[4][10]/CLR
                            (removal check against rising-edge clock clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.668%)  route 0.366ns (66.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.558     1.477    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.233     1.852    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.897 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        0.133     2.030    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/p_0_in
    SLICE_X32Y54         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[4][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.809     0.809    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.828     0.828    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X32Y54         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[4][10]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.270     1.098    
    SLICE_X32Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.031    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[4][10]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[7][8]/CLR
                            (removal check against rising-edge clock clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.668%)  route 0.366ns (66.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.558     1.477    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.233     1.852    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.897 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        0.133     2.030    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/p_0_in
    SLICE_X32Y54         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[7][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.809     0.809    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.828     0.828    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X32Y54         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[7][8]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.270     1.098    
    SLICE_X32Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.031    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[7][8]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.172ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/digest_valid_reg_reg/CLR
                            (removal check against rising-edge clock clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.595%)  route 0.541ns (74.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.558     1.477    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.233     1.852    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.897 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        0.308     2.204    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/p_0_in
    SLICE_X34Y54         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/digest_valid_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.809     0.809    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.829     0.829    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X34Y54         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/digest_valid_reg_reg/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.270     1.099    
    SLICE_X34Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.032    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/digest_valid_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.172ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/sha256_ctrl_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.595%)  route 0.541ns (74.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.558     1.477    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.233     1.852    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.897 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        0.308     2.204    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/p_0_in
    SLICE_X34Y54         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/sha256_ctrl_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.809     0.809    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.829     0.829    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X34Y54         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/sha256_ctrl_reg_reg[0]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.270     1.099    
    SLICE_X34Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.032    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/sha256_ctrl_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.172ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/sha256_ctrl_reg_reg[0]_rep/CLR
                            (removal check against rising-edge clock clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.595%)  route 0.541ns (74.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.558     1.477    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.233     1.852    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.897 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        0.308     2.204    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/p_0_in
    SLICE_X34Y54         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/sha256_ctrl_reg_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.809     0.809    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.829     0.829    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/clk_50Mhz
    SLICE_X34Y54         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/sha256_ctrl_reg_reg[0]_rep/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.270     1.099    
    SLICE_X34Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.032    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/sha256_ctrl_reg_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.214ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[0][4]/CLR
                            (removal check against rising-edge clock clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.216%)  route 0.582ns (75.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.558     1.477    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.233     1.852    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.897 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        0.349     2.246    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/p_0_in
    SLICE_X30Y54         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.809     0.809    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.828     0.828    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X30Y54         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[0][4]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.270     1.098    
    SLICE_X30Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.031    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.214ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[4][8]/CLR
                            (removal check against rising-edge clock clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.216%)  route 0.582ns (75.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.558     1.477    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.233     1.852    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.897 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        0.349     2.246    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/p_0_in
    SLICE_X30Y54         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[4][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.809     0.809    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.828     0.828    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X30Y54         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[4][8]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.270     1.098    
    SLICE_X30Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.031    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[4][8]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.214ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[5][2]/CLR
                            (removal check against rising-edge clock clk_50Mhz_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.216%)  route 0.582ns (75.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.558     1.477    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.233     1.852    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.897 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        0.349     2.246    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/p_0_in
    SLICE_X30Y54         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[5][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.809     0.809    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_50Mhz_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1061, routed)        0.828     0.828    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/clk_50Mhz
    SLICE_X30Y54         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[5][2]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.270     1.098    
    SLICE_X30Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.031    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/core/w_mem_inst/w_mem_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  1.214    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.531ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 0.580ns (12.504%)  route 4.059ns (87.496%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.423ns = ( 13.423 - 10.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.658     3.790    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.456     4.246 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.536     4.782    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.124     4.906 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        3.523     8.428    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[0]_0
    SLICE_X39Y35         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.573    13.423    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aclk
    SLICE_X39Y35         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[0]/C
                         clock pessimism              0.282    13.705    
                         clock uncertainty           -0.154    13.551    
    SLICE_X39Y35         FDCE (Recov_fdce_C_CLR)     -0.405    13.146    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[0]
  -------------------------------------------------------------------
                         required time                         13.146    
                         arrival time                          -8.428    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 0.580ns (12.504%)  route 4.059ns (87.496%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.423ns = ( 13.423 - 10.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.658     3.790    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.456     4.246 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.536     4.782    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.124     4.906 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        3.523     8.428    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[0]_0
    SLICE_X39Y35         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.573    13.423    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aclk
    SLICE_X39Y35         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[1]/C
                         clock pessimism              0.282    13.705    
                         clock uncertainty           -0.154    13.551    
    SLICE_X39Y35         FDCE (Recov_fdce_C_CLR)     -0.405    13.146    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[1]
  -------------------------------------------------------------------
                         required time                         13.146    
                         arrival time                          -8.428    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 0.580ns (12.504%)  route 4.059ns (87.496%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.423ns = ( 13.423 - 10.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.658     3.790    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.456     4.246 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.536     4.782    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.124     4.906 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        3.523     8.428    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[0]_0
    SLICE_X39Y35         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.573    13.423    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aclk
    SLICE_X39Y35         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[2]/C
                         clock pessimism              0.282    13.705    
                         clock uncertainty           -0.154    13.551    
    SLICE_X39Y35         FDCE (Recov_fdce_C_CLR)     -0.405    13.146    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[2]
  -------------------------------------------------------------------
                         required time                         13.146    
                         arrival time                          -8.428    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 0.580ns (12.504%)  route 4.059ns (87.496%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.423ns = ( 13.423 - 10.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.658     3.790    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.456     4.246 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.536     4.782    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.124     4.906 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        3.523     8.428    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[0]_0
    SLICE_X39Y35         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.573    13.423    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aclk
    SLICE_X39Y35         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[3]/C
                         clock pessimism              0.282    13.705    
                         clock uncertainty           -0.154    13.551    
    SLICE_X39Y35         FDCE (Recov_fdce_C_CLR)     -0.405    13.146    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[3]
  -------------------------------------------------------------------
                         required time                         13.146    
                         arrival time                          -8.428    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.875ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/Complete_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 0.580ns (12.797%)  route 3.952ns (87.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 13.428 - 10.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.658     3.790    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.456     4.246 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.536     4.782    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.124     4.906 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        3.416     8.322    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[0]_0
    SLICE_X40Y41         FDPE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/Complete_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.578    13.428    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aclk
    SLICE_X40Y41         FDPE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/Complete_reg/C
                         clock pessimism              0.282    13.710    
                         clock uncertainty           -0.154    13.556    
    SLICE_X40Y41         FDPE (Recov_fdpe_C_PRE)     -0.359    13.197    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/Complete_reg
  -------------------------------------------------------------------
                         required time                         13.197    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                  4.875    

Slack (MET) :             4.878ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.580ns (12.952%)  route 3.898ns (87.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.423ns = ( 13.423 - 10.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.658     3.790    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.456     4.246 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.536     4.782    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.124     4.906 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        3.362     8.268    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[0]_0
    SLICE_X39Y36         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.573    13.423    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aclk
    SLICE_X39Y36         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[4]/C
                         clock pessimism              0.282    13.705    
                         clock uncertainty           -0.154    13.551    
    SLICE_X39Y36         FDCE (Recov_fdce_C_CLR)     -0.405    13.146    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[4]
  -------------------------------------------------------------------
                         required time                         13.146    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                  4.878    

Slack (MET) :             4.878ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.580ns (12.952%)  route 3.898ns (87.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.423ns = ( 13.423 - 10.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.658     3.790    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.456     4.246 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.536     4.782    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.124     4.906 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        3.362     8.268    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[0]_0
    SLICE_X39Y36         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.573    13.423    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aclk
    SLICE_X39Y36         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[5]/C
                         clock pessimism              0.282    13.705    
                         clock uncertainty           -0.154    13.551    
    SLICE_X39Y36         FDCE (Recov_fdce_C_CLR)     -0.405    13.146    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[5]
  -------------------------------------------------------------------
                         required time                         13.146    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                  4.878    

Slack (MET) :             4.878ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.580ns (12.952%)  route 3.898ns (87.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.423ns = ( 13.423 - 10.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.658     3.790    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.456     4.246 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.536     4.782    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.124     4.906 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        3.362     8.268    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[0]_0
    SLICE_X39Y36         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.573    13.423    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aclk
    SLICE_X39Y36         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[6]/C
                         clock pessimism              0.282    13.705    
                         clock uncertainty           -0.154    13.551    
    SLICE_X39Y36         FDCE (Recov_fdce_C_CLR)     -0.405    13.146    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[6]
  -------------------------------------------------------------------
                         required time                         13.146    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                  4.878    

Slack (MET) :             4.878ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.580ns (12.952%)  route 3.898ns (87.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.423ns = ( 13.423 - 10.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.658     3.790    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.456     4.246 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.536     4.782    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.124     4.906 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        3.362     8.268    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[0]_0
    SLICE_X39Y36         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.573    13.423    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aclk
    SLICE_X39Y36         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[7]/C
                         clock pessimism              0.282    13.705    
                         clock uncertainty           -0.154    13.551    
    SLICE_X39Y36         FDCE (Recov_fdce_C_CLR)     -0.405    13.146    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[7]
  -------------------------------------------------------------------
                         required time                         13.146    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                  4.878    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 0.580ns (13.405%)  route 3.747ns (86.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.427ns = ( 13.427 - 10.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.658     3.790    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.456     4.246 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.536     4.782    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.124     4.906 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        3.210     8.116    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[0]_0
    SLICE_X39Y42         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       1.577    13.427    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aclk
    SLICE_X39Y42         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[28]/C
                         clock pessimism              0.282    13.709    
                         clock uncertainty           -0.154    13.555    
    SLICE_X39Y42         FDCE (Recov_fdce_C_CLR)     -0.405    13.150    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[28]
  -------------------------------------------------------------------
                         required time                         13.150    
                         arrival time                          -8.116    
  -------------------------------------------------------------------
                         slack                                  5.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.531ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 0.186ns (10.689%)  route 1.554ns (89.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.558     1.477    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.233     1.852    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.897 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        1.321     3.218    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[0]_0
    SLICE_X39Y39         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.859     1.897    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aclk
    SLICE_X39Y39         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[16]/C
                         clock pessimism             -0.118     1.779    
    SLICE_X39Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.687    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           3.218    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.531ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 0.186ns (10.689%)  route 1.554ns (89.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.558     1.477    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.233     1.852    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.897 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        1.321     3.218    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[0]_0
    SLICE_X39Y39         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.859     1.897    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aclk
    SLICE_X39Y39         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[17]/C
                         clock pessimism             -0.118     1.779    
    SLICE_X39Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.687    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           3.218    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.531ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 0.186ns (10.689%)  route 1.554ns (89.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.558     1.477    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.233     1.852    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.897 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        1.321     3.218    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[0]_0
    SLICE_X39Y39         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.859     1.897    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aclk
    SLICE_X39Y39         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[18]/C
                         clock pessimism             -0.118     1.779    
    SLICE_X39Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.687    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           3.218    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.531ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 0.186ns (10.689%)  route 1.554ns (89.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.558     1.477    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.233     1.852    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.897 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        1.321     3.218    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[0]_0
    SLICE_X39Y39         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.859     1.897    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aclk
    SLICE_X39Y39         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[19]/C
                         clock pessimism             -0.118     1.779    
    SLICE_X39Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.687    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           3.218    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.585ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.186ns (10.368%)  route 1.608ns (89.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.558     1.477    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.233     1.852    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.897 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        1.375     3.272    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[0]_0
    SLICE_X39Y38         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.859     1.897    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aclk
    SLICE_X39Y38         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[12]/C
                         clock pessimism             -0.118     1.779    
    SLICE_X39Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.687    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.186ns (10.368%)  route 1.608ns (89.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.558     1.477    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.233     1.852    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.897 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        1.375     3.272    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[0]_0
    SLICE_X39Y38         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.859     1.897    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aclk
    SLICE_X39Y38         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[13]/C
                         clock pessimism             -0.118     1.779    
    SLICE_X39Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.687    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.186ns (10.368%)  route 1.608ns (89.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.558     1.477    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.233     1.852    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.897 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        1.375     3.272    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[0]_0
    SLICE_X39Y38         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.859     1.897    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aclk
    SLICE_X39Y38         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[14]/C
                         clock pessimism             -0.118     1.779    
    SLICE_X39Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.687    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.186ns (10.368%)  route 1.608ns (89.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.558     1.477    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.233     1.852    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.897 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        1.375     3.272    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[0]_0
    SLICE_X39Y38         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.859     1.897    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aclk
    SLICE_X39Y38         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[15]/C
                         clock pessimism             -0.118     1.779    
    SLICE_X39Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.687    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.619ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.186ns (10.170%)  route 1.643ns (89.830%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.558     1.477    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.233     1.852    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.897 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        1.410     3.306    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[0]_0
    SLICE_X39Y40         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.860     1.898    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aclk
    SLICE_X39Y40         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[20]/C
                         clock pessimism             -0.118     1.780    
    SLICE_X39Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.688    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           3.306    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.619ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.186ns (10.170%)  route 1.643ns (89.830%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.558     1.477    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y59         FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=116, routed)         0.233     1.852    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aresetn
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.897 f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/axi_awready_i_1/O
                         net (fo=3340, routed)        1.410     3.306    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[0]_0
    SLICE_X39Y40         FDCE                                         f  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12162, routed)       0.860     1.898    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/s00_axi_aclk
    SLICE_X39Y40         FDCE                                         r  system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[21]/C
                         clock pessimism             -0.118     1.780    
    SLICE_X39Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.688    system_i/FrankenCryptCore_0/inst/FrankenCrypt_v1_0_S00_AXI_inst/uut/uut/add_sub/i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           3.306    
  -------------------------------------------------------------------
                         slack                                  1.619    





