Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Jul 11 17:20:49 2022
| Host         : DESKTOP-vovohao running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_pcUpdate/pc_reg[0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_pcUpdate/pc_reg[10]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_pcUpdate/pc_reg[11]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_pcUpdate/pc_reg[12]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_pcUpdate/pc_reg[13]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_pcUpdate/pc_reg[14]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_pcUpdate/pc_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_pcUpdate/pc_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_pcUpdate/pc_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_pcUpdate/pc_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_pcUpdate/pc_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_pcUpdate/pc_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_pcUpdate/pc_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_pcUpdate/pc_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_pcUpdate/pc_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_pcUpdate/pc_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_pcUpdate/pc_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_pcUpdate/pc_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_pcUpdate/pc_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_pcUpdate/pc_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_pcUpdate/pc_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_pcUpdate/pc_reg[29]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_pcUpdate/pc_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_pcUpdate/pc_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_pcUpdate/pc_reg[31]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_pcUpdate/pc_reg[3]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_pcUpdate/pc_reg[4]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_pcUpdate/pc_reg[5]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_pcUpdate/pc_reg[6]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_pcUpdate/pc_reg[7]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_pcUpdate/pc_reg[8]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_pcUpdate/pc_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[10][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[10][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[10][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[10][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[10][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[10][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[10][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[10][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[10][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[10][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[10][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[10][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[10][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[10][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[10][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[10][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[10][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[10][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[10][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[10][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[10][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[10][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[10][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[10][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[10][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[10][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[10][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[10][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[10][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[10][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[10][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[10][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[11][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[11][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[11][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[11][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[11][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[11][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[11][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[11][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[11][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[11][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[11][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[11][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[11][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[11][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[11][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[11][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[11][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[11][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[11][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[11][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[11][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[11][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[11][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[11][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[11][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[11][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[11][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[11][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[11][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[11][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[11][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[11][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[12][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[12][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[12][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[12][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[12][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[12][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[12][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[12][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[12][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[12][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[12][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[12][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[12][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[12][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[12][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[12][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[12][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[12][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[12][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[12][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[12][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[12][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[12][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[12][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[12][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[12][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[12][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[12][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[12][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[12][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[12][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[12][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[13][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[13][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[13][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[13][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[13][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[13][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[13][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[13][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[13][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[13][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[13][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[13][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[13][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[13][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[13][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[13][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[13][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[13][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[13][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[13][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[13][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[13][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[13][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[13][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[13][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[13][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[13][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[13][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[13][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[13][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[13][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[13][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[14][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[14][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[14][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[14][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[14][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[14][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[14][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[14][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[14][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[14][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[14][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[14][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[14][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[14][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[14][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[14][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[14][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[14][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[14][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[14][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[14][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[14][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[14][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[14][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[14][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[14][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[14][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[14][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[14][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[14][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[14][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[14][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[15][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[15][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[15][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[15][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[15][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[15][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[15][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[15][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[15][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[15][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[15][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[15][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[15][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[15][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[15][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[15][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[15][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[15][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[15][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[15][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[15][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[15][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[15][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[15][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[15][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[15][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[15][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[15][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[15][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[15][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[15][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[15][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[16][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[16][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[16][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[16][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[16][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[16][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[16][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[16][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[16][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[16][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[16][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[16][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[16][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[16][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[16][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[16][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[16][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[16][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[16][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[16][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[16][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[16][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[16][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[16][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[16][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[16][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[16][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[16][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[16][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[16][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[16][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[16][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[17][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[17][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[17][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[17][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[17][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[17][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[17][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[17][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[17][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[17][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[17][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[17][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[17][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[17][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[17][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[17][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[17][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[17][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[17][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[17][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[17][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[17][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[17][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[17][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[17][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[17][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[17][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[17][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[17][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[17][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[17][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[17][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[18][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[18][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[18][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[18][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[18][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[18][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[18][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[18][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[18][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[18][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[18][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[18][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[18][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[18][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[18][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[18][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[18][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[18][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[18][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[18][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[18][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[18][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[18][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[18][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[18][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[18][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[18][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[18][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[18][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[18][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[18][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[18][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[19][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[19][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[19][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[19][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[19][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[19][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[19][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[19][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[19][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[19][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[19][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[19][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[19][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[19][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[19][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[19][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[19][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[19][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[19][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[19][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[19][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[19][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[19][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[19][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[19][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[19][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[19][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[19][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[19][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[19][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[19][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[19][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[1][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[1][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[1][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[1][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[1][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[1][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[1][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[1][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[1][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[1][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[1][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[1][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[1][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[1][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[1][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[1][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[1][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[1][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[1][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[1][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[1][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[1][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[1][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[1][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[1][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[1][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[1][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[1][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[1][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[1][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[1][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[1][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[20][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[20][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[20][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[20][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[20][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[20][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[20][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[20][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[20][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[20][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[20][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[20][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[20][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[20][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[20][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[20][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[20][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[20][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[20][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[20][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[20][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[20][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[20][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[20][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[20][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[20][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[20][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[20][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[20][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[20][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[20][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[20][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[21][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[21][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[21][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[21][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[21][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[21][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[21][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[21][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[21][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[21][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[21][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[21][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[21][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[21][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[21][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[21][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[21][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[21][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[21][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[21][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[21][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[21][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[21][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[21][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[21][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[21][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[21][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[21][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[21][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[21][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[21][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[21][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[22][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[22][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[22][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[22][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[22][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[22][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[22][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[22][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[22][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[22][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[22][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[22][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[22][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[22][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[22][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[22][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[22][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[22][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[22][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[22][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[22][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[22][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[22][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[22][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[22][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[22][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[22][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[22][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[22][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[22][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[22][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[22][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[23][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[23][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[23][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[23][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[23][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[23][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[23][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[23][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[23][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[23][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[23][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[23][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[23][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[23][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[23][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[23][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[23][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[23][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[23][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[23][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[23][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[23][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[23][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[23][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[23][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[23][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[23][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[23][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[23][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[23][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[23][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[23][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[24][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[24][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[24][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[24][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[24][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[24][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[24][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[24][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[24][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[24][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[24][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[24][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[24][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[24][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[24][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[24][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[24][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[24][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[24][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[24][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[24][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[24][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[24][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[24][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[24][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[24][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[24][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[24][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[24][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[24][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[24][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[24][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[25][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[25][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[25][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[25][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[25][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[25][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[25][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[25][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[25][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[25][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[25][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[25][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[25][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[25][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[25][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[25][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[25][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[25][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[25][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[25][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[25][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[25][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[25][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[25][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[25][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[25][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[25][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[25][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[25][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[25][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[25][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[25][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[26][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[26][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[26][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[26][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[26][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[26][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[26][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[26][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[26][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[26][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[26][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[26][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[26][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[26][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[26][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[26][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[26][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[26][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[26][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[26][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[26][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[26][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[26][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[26][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[26][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[26][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[26][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[26][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[26][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[26][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[26][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[26][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[27][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[27][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[27][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[27][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[27][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[27][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[27][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[27][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[27][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[27][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[27][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[27][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[27][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[27][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[27][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[27][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[27][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[27][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[27][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[27][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[27][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[27][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[27][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[27][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[27][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[27][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[27][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[27][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[27][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[27][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[27][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[27][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[28][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[28][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[28][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[28][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[28][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[28][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[28][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[28][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[28][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[28][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[28][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[28][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[28][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[28][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[28][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[28][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[28][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[28][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[28][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[28][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[28][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[28][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[28][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[28][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[28][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[28][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[28][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[28][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[28][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[28][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[28][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[28][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[29][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[29][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[29][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[29][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[29][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[29][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[29][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[29][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[29][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[29][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[29][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[29][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[29][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[29][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[29][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[29][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[29][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[29][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[29][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[29][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[29][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[29][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[29][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[29][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[29][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[29][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[29][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[29][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[29][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[29][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[29][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[29][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[2][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[2][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[2][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[2][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[2][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[2][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[2][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[2][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[2][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[2][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[2][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[2][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[2][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[2][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[2][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[2][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[2][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[2][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[2][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[2][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[2][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[2][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[2][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[2][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[2][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[2][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[2][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[2][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[2][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[2][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[2][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[30][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[30][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[30][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[30][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[30][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[30][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[30][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[30][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[30][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[30][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[30][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[30][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[30][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[30][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[30][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[30][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[30][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[30][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[30][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[30][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[30][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[30][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[30][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[30][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[30][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[30][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[30][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[30][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[30][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[30][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[30][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[30][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[31][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[31][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[31][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[31][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[31][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[31][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[31][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[31][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[31][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[31][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[31][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[31][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[31][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[31][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[31][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[31][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[31][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[31][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[31][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[31][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[31][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[31][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[31][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[31][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[31][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[31][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[31][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[31][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[31][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[31][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[31][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[31][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[3][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[3][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[3][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[3][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[3][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[3][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[3][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[3][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[3][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[3][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[3][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[3][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[3][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[3][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[3][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[3][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[3][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[3][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[3][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[3][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[3][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[3][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[3][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[3][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[3][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[3][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[3][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[3][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[3][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[3][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[3][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[3][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[4][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[4][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[4][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[4][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[4][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[4][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[4][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[4][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[4][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[4][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[4][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[4][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[4][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[4][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[4][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[4][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[4][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[4][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[4][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[4][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[4][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[4][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[4][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[4][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[4][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[4][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[4][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[4][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[4][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[4][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[4][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[4][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[5][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[5][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[5][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[5][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[5][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[5][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[5][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[5][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[5][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[5][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[5][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[5][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[5][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[5][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[5][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[5][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[5][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[5][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[5][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[5][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[5][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[5][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[5][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[5][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[5][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[5][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[5][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[5][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[5][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[5][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[5][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[5][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[6][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[6][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[6][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[6][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[6][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[6][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[6][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[6][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[6][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[6][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[6][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[6][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[6][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[6][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[6][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[6][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[6][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[6][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[6][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[6][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[6][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[6][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[6][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[6][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[6][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[6][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[6][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[6][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[6][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[6][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[6][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[6][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[7][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[7][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[7][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[7][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[7][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[7][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[7][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[7][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[7][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[7][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[7][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[7][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[7][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[7][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[7][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[7][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[7][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[7][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[7][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[7][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[7][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[7][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[7][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[7][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[7][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[7][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[7][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[7][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[7][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[7][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[7][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[7][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[8][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[8][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[8][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[8][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[8][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[8][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[8][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[8][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[8][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[8][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[8][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[8][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[8][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[8][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[8][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[8][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[8][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[8][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[8][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[8][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[8][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[8][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[8][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[8][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[8][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[8][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[8][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[8][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[8][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[8][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[8][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[8][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[9][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[9][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[9][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[9][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[9][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[9][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[9][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[9][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[9][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[9][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[9][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[9][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[9][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[9][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[9][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[9][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[9][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[9][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[9][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[9][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[9][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[9][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[9][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[9][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[9][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[9][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[9][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[9][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[9][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[9][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[9][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mini_rv_u/U_register/x_reg[9][9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 80 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.758        0.000                      0                70484        0.237        0.000                      0                70484        3.000        0.000                       0                  7975  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_i                 {0.000 5.000}      10.000          100.000         
  clk_div_clk_wiz_0   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_div_clk_wiz_0        12.758        0.000                      0                70484        0.237        0.000                      0                70484       18.750        0.000                       0                  7971  
  clkfbout_clk_wiz_0                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  U_cpuclk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  U_cpuclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  U_cpuclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  U_cpuclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  U_cpuclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  U_cpuclk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_clk_wiz_0
  To Clock:  clk_div_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.758ns  (required time - arrival time)
  Source:                 mini_rv_u/U_pcUpdate/pc_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_4_4/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div_clk_wiz_0 rise@40.000ns - clk_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.023ns  (logic 3.601ns (13.838%)  route 22.422ns (86.162%))
  Logic Levels:           16  (LUT3=1 LUT4=2 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.187ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        1.804    -2.187    mini_rv_u/U_pcUpdate/CLK
    SLICE_X35Y163        FDPE                                         r  mini_rv_u/U_pcUpdate/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y163        FDPE (Prop_fdpe_C_Q)         0.419    -1.768 f  mini_rv_u/U_pcUpdate/pc_reg[9]/Q
                         net (fo=3, routed)           1.405    -0.363    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X33Y158        LUT6 (Prop_lut6_I1_O)        0.297    -0.066 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3/O
                         net (fo=1, routed)           0.154     0.088    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3_n_0
    SLICE_X33Y158        LUT3 (Prop_lut3_I1_O)        0.124     0.212 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=54, routed)          1.147     1.359    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X28Y156        LUT6 (Prop_lut6_I4_O)        0.124     1.483 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.483    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2_n_0
    SLICE_X28Y156        MUXF7 (Prop_muxf7_I1_O)      0.217     1.700 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=68, routed)          1.100     2.800    mini_rv_u/U_branchcmp/spo[2]
    SLICE_X26Y158        LUT6 (Prop_lut6_I4_O)        0.299     3.099 r  mini_rv_u/U_branchcmp/bEq_carry_i_165/O
                         net (fo=96, routed)          1.337     4.436    mini_rv_u/U_register/bbstub_spo[3]_5
    SLICE_X16Y153        LUT6 (Prop_lut6_I4_O)        0.124     4.560 r  mini_rv_u/U_register/bEq_carry_i_135/O
                         net (fo=1, routed)           0.000     4.560    mini_rv_u/U_register/bEq_carry_i_135_n_1
    SLICE_X16Y153        MUXF7 (Prop_muxf7_I1_O)      0.245     4.805 r  mini_rv_u/U_register/bEq_carry_i_52/O
                         net (fo=2, routed)           0.000     4.805    mini_rv_u/U_register/bEq_carry_i_52_n_1
    SLICE_X16Y153        MUXF8 (Prop_muxf8_I0_O)      0.104     4.909 r  mini_rv_u/U_register/__29_carry__0_i_19/O
                         net (fo=1, routed)           0.962     5.871    mini_rv_u/U_register/__29_carry__0_i_19_n_1
    SLICE_X27Y155        LUT6 (Prop_lut6_I2_O)        0.316     6.187 r  mini_rv_u/U_register/__29_carry__0_i_12/O
                         net (fo=117, routed)         2.630     8.816    mini_rv_u/U_register/alu_B[4]
    SLICE_X55Y164        LUT4 (Prop_lut4_I0_O)        0.152     8.968 r  mini_rv_u/U_register/x[31][15]_i_25/O
                         net (fo=4, routed)           0.993     9.961    mini_rv_u/U_register/x[31][15]_i_25_n_1
    SLICE_X51Y164        LUT6 (Prop_lut6_I1_O)        0.332    10.293 r  mini_rv_u/U_register/x[31][15]_i_12/O
                         net (fo=2, routed)           0.433    10.726    mini_rv_u/U_register/x[31][15]_i_12_n_1
    SLICE_X51Y164        LUT4 (Prop_lut4_I1_O)        0.150    10.876 f  mini_rv_u/U_register/x[31][15]_i_5/O
                         net (fo=1, routed)           1.011    11.887    mini_rv_u/U_register/x[31][15]_i_5_n_1
    SLICE_X48Y163        LUT6 (Prop_lut6_I3_O)        0.326    12.213 f  mini_rv_u/U_register/x[31][15]_i_2/O
                         net (fo=3, routed)           0.665    12.878    mini_rv_u/U_register/x_reg[1][15]_0
    SLICE_X40Y157        LUT5 (Prop_lut5_I4_O)        0.124    13.002 f  mini_rv_u/U_register/U_dram_i_1/O
                         net (fo=74, routed)          0.860    13.862    mini_rv_u/U_register/a[12]
    SLICE_X37Y162        LUT6 (Prop_lut6_I0_O)        0.124    13.986 f  mini_rv_u/U_register/data_tocpu[-1111111080]_i_5/O
                         net (fo=102, routed)         4.213    18.199    mini_rv_u/U_register/data_tocpu[-1111111080]_i_5_n_1
    SLICE_X15Y115        LUT6 (Prop_lut6_I3_O)        0.124    18.323 r  mini_rv_u/U_register/U_dram_i_42/O
                         net (fo=214, routed)         5.513    23.836    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_4_4/D
    SLICE_X54Y69         RAMS64E                                      r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_4_4/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        1.490    38.007    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_4_4/WCLK
    SLICE_X54Y69         RAMS64E                                      r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_4_4/RAMS64E_A/CLK
                         clock pessimism             -0.508    37.499    
                         clock uncertainty           -0.180    37.319    
    SLICE_X54Y69         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    36.594    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         36.594    
                         arrival time                         -23.836    
  -------------------------------------------------------------------
                         slack                                 12.758    

Slack (MET) :             12.900ns  (required time - arrival time)
  Source:                 mini_rv_u/U_pcUpdate/pc_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_4_4/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div_clk_wiz_0 rise@40.000ns - clk_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.898ns  (logic 3.601ns (13.905%)  route 22.297ns (86.095%))
  Logic Levels:           16  (LUT3=1 LUT4=2 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 38.023 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.187ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        1.804    -2.187    mini_rv_u/U_pcUpdate/CLK
    SLICE_X35Y163        FDPE                                         r  mini_rv_u/U_pcUpdate/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y163        FDPE (Prop_fdpe_C_Q)         0.419    -1.768 f  mini_rv_u/U_pcUpdate/pc_reg[9]/Q
                         net (fo=3, routed)           1.405    -0.363    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X33Y158        LUT6 (Prop_lut6_I1_O)        0.297    -0.066 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3/O
                         net (fo=1, routed)           0.154     0.088    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3_n_0
    SLICE_X33Y158        LUT3 (Prop_lut3_I1_O)        0.124     0.212 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=54, routed)          1.147     1.359    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X28Y156        LUT6 (Prop_lut6_I4_O)        0.124     1.483 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.483    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2_n_0
    SLICE_X28Y156        MUXF7 (Prop_muxf7_I1_O)      0.217     1.700 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=68, routed)          1.100     2.800    mini_rv_u/U_branchcmp/spo[2]
    SLICE_X26Y158        LUT6 (Prop_lut6_I4_O)        0.299     3.099 r  mini_rv_u/U_branchcmp/bEq_carry_i_165/O
                         net (fo=96, routed)          1.337     4.436    mini_rv_u/U_register/bbstub_spo[3]_5
    SLICE_X16Y153        LUT6 (Prop_lut6_I4_O)        0.124     4.560 r  mini_rv_u/U_register/bEq_carry_i_135/O
                         net (fo=1, routed)           0.000     4.560    mini_rv_u/U_register/bEq_carry_i_135_n_1
    SLICE_X16Y153        MUXF7 (Prop_muxf7_I1_O)      0.245     4.805 r  mini_rv_u/U_register/bEq_carry_i_52/O
                         net (fo=2, routed)           0.000     4.805    mini_rv_u/U_register/bEq_carry_i_52_n_1
    SLICE_X16Y153        MUXF8 (Prop_muxf8_I0_O)      0.104     4.909 r  mini_rv_u/U_register/__29_carry__0_i_19/O
                         net (fo=1, routed)           0.962     5.871    mini_rv_u/U_register/__29_carry__0_i_19_n_1
    SLICE_X27Y155        LUT6 (Prop_lut6_I2_O)        0.316     6.187 r  mini_rv_u/U_register/__29_carry__0_i_12/O
                         net (fo=117, routed)         2.630     8.816    mini_rv_u/U_register/alu_B[4]
    SLICE_X55Y164        LUT4 (Prop_lut4_I0_O)        0.152     8.968 r  mini_rv_u/U_register/x[31][15]_i_25/O
                         net (fo=4, routed)           0.993     9.961    mini_rv_u/U_register/x[31][15]_i_25_n_1
    SLICE_X51Y164        LUT6 (Prop_lut6_I1_O)        0.332    10.293 r  mini_rv_u/U_register/x[31][15]_i_12/O
                         net (fo=2, routed)           0.433    10.726    mini_rv_u/U_register/x[31][15]_i_12_n_1
    SLICE_X51Y164        LUT4 (Prop_lut4_I1_O)        0.150    10.876 f  mini_rv_u/U_register/x[31][15]_i_5/O
                         net (fo=1, routed)           1.011    11.887    mini_rv_u/U_register/x[31][15]_i_5_n_1
    SLICE_X48Y163        LUT6 (Prop_lut6_I3_O)        0.326    12.213 f  mini_rv_u/U_register/x[31][15]_i_2/O
                         net (fo=3, routed)           0.665    12.878    mini_rv_u/U_register/x_reg[1][15]_0
    SLICE_X40Y157        LUT5 (Prop_lut5_I4_O)        0.124    13.002 f  mini_rv_u/U_register/U_dram_i_1/O
                         net (fo=74, routed)          0.860    13.862    mini_rv_u/U_register/a[12]
    SLICE_X37Y162        LUT6 (Prop_lut6_I0_O)        0.124    13.986 f  mini_rv_u/U_register/data_tocpu[-1111111080]_i_5/O
                         net (fo=102, routed)         4.213    18.199    mini_rv_u/U_register/data_tocpu[-1111111080]_i_5_n_1
    SLICE_X15Y115        LUT6 (Prop_lut6_I3_O)        0.124    18.323 r  mini_rv_u/U_register/U_dram_i_42/O
                         net (fo=214, routed)         5.388    23.711    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_4_4/D
    SLICE_X50Y60         RAMS64E                                      r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_4_4/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        1.506    38.023    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_4_4/WCLK
    SLICE_X50Y60         RAMS64E                                      r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_4_4/RAMS64E_A/CLK
                         clock pessimism             -0.508    37.515    
                         clock uncertainty           -0.180    37.335    
    SLICE_X50Y60         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    36.610    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         36.610    
                         arrival time                         -23.711    
  -------------------------------------------------------------------
                         slack                                 12.900    

Slack (MET) :             12.904ns  (required time - arrival time)
  Source:                 mini_rv_u/U_pcUpdate/pc_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_5_5/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div_clk_wiz_0 rise@40.000ns - clk_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.888ns  (logic 3.601ns (13.910%)  route 22.287ns (86.090%))
  Logic Levels:           16  (LUT3=1 LUT4=2 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 38.018 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.187ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        1.804    -2.187    mini_rv_u/U_pcUpdate/CLK
    SLICE_X35Y163        FDPE                                         r  mini_rv_u/U_pcUpdate/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y163        FDPE (Prop_fdpe_C_Q)         0.419    -1.768 f  mini_rv_u/U_pcUpdate/pc_reg[9]/Q
                         net (fo=3, routed)           1.405    -0.363    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X33Y158        LUT6 (Prop_lut6_I1_O)        0.297    -0.066 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3/O
                         net (fo=1, routed)           0.154     0.088    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3_n_0
    SLICE_X33Y158        LUT3 (Prop_lut3_I1_O)        0.124     0.212 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=54, routed)          1.147     1.359    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X28Y156        LUT6 (Prop_lut6_I4_O)        0.124     1.483 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.483    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2_n_0
    SLICE_X28Y156        MUXF7 (Prop_muxf7_I1_O)      0.217     1.700 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=68, routed)          1.100     2.800    mini_rv_u/U_branchcmp/spo[2]
    SLICE_X26Y158        LUT6 (Prop_lut6_I4_O)        0.299     3.099 r  mini_rv_u/U_branchcmp/bEq_carry_i_165/O
                         net (fo=96, routed)          1.337     4.436    mini_rv_u/U_register/bbstub_spo[3]_5
    SLICE_X16Y153        LUT6 (Prop_lut6_I4_O)        0.124     4.560 r  mini_rv_u/U_register/bEq_carry_i_135/O
                         net (fo=1, routed)           0.000     4.560    mini_rv_u/U_register/bEq_carry_i_135_n_1
    SLICE_X16Y153        MUXF7 (Prop_muxf7_I1_O)      0.245     4.805 r  mini_rv_u/U_register/bEq_carry_i_52/O
                         net (fo=2, routed)           0.000     4.805    mini_rv_u/U_register/bEq_carry_i_52_n_1
    SLICE_X16Y153        MUXF8 (Prop_muxf8_I0_O)      0.104     4.909 r  mini_rv_u/U_register/__29_carry__0_i_19/O
                         net (fo=1, routed)           0.962     5.871    mini_rv_u/U_register/__29_carry__0_i_19_n_1
    SLICE_X27Y155        LUT6 (Prop_lut6_I2_O)        0.316     6.187 r  mini_rv_u/U_register/__29_carry__0_i_12/O
                         net (fo=117, routed)         2.630     8.816    mini_rv_u/U_register/alu_B[4]
    SLICE_X55Y164        LUT4 (Prop_lut4_I0_O)        0.152     8.968 r  mini_rv_u/U_register/x[31][15]_i_25/O
                         net (fo=4, routed)           0.993     9.961    mini_rv_u/U_register/x[31][15]_i_25_n_1
    SLICE_X51Y164        LUT6 (Prop_lut6_I1_O)        0.332    10.293 r  mini_rv_u/U_register/x[31][15]_i_12/O
                         net (fo=2, routed)           0.433    10.726    mini_rv_u/U_register/x[31][15]_i_12_n_1
    SLICE_X51Y164        LUT4 (Prop_lut4_I1_O)        0.150    10.876 f  mini_rv_u/U_register/x[31][15]_i_5/O
                         net (fo=1, routed)           1.011    11.887    mini_rv_u/U_register/x[31][15]_i_5_n_1
    SLICE_X48Y163        LUT6 (Prop_lut6_I3_O)        0.326    12.213 f  mini_rv_u/U_register/x[31][15]_i_2/O
                         net (fo=3, routed)           0.665    12.878    mini_rv_u/U_register/x_reg[1][15]_0
    SLICE_X40Y157        LUT5 (Prop_lut5_I4_O)        0.124    13.002 f  mini_rv_u/U_register/U_dram_i_1/O
                         net (fo=74, routed)          0.860    13.862    mini_rv_u/U_register/a[12]
    SLICE_X37Y162        LUT6 (Prop_lut6_I0_O)        0.124    13.986 f  mini_rv_u/U_register/data_tocpu[-1111111080]_i_5/O
                         net (fo=102, routed)         4.061    18.048    mini_rv_u/U_register/data_tocpu[-1111111080]_i_5_n_1
    SLICE_X28Y115        LUT6 (Prop_lut6_I3_O)        0.124    18.172 r  mini_rv_u/U_register/U_dram_i_41/O
                         net (fo=214, routed)         5.530    23.702    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_5_5/D
    SLICE_X56Y58         RAMS64E                                      r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_5_5/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        1.501    38.018    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_5_5/WCLK
    SLICE_X56Y58         RAMS64E                                      r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_5_5/RAMS64E_A/CLK
                         clock pessimism             -0.508    37.510    
                         clock uncertainty           -0.180    37.330    
    SLICE_X56Y58         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    36.605    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_5_5/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         36.605    
                         arrival time                         -23.702    
  -------------------------------------------------------------------
                         slack                                 12.904    

Slack (MET) :             13.036ns  (required time - arrival time)
  Source:                 mini_rv_u/U_pcUpdate/pc_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_6_6/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div_clk_wiz_0 rise@40.000ns - clk_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.848ns  (logic 3.601ns (13.931%)  route 22.247ns (86.069%))
  Logic Levels:           16  (LUT3=1 LUT4=2 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.890ns = ( 38.110 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.187ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        1.804    -2.187    mini_rv_u/U_pcUpdate/CLK
    SLICE_X35Y163        FDPE                                         r  mini_rv_u/U_pcUpdate/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y163        FDPE (Prop_fdpe_C_Q)         0.419    -1.768 f  mini_rv_u/U_pcUpdate/pc_reg[9]/Q
                         net (fo=3, routed)           1.405    -0.363    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X33Y158        LUT6 (Prop_lut6_I1_O)        0.297    -0.066 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3/O
                         net (fo=1, routed)           0.154     0.088    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3_n_0
    SLICE_X33Y158        LUT3 (Prop_lut3_I1_O)        0.124     0.212 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=54, routed)          1.147     1.359    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X28Y156        LUT6 (Prop_lut6_I4_O)        0.124     1.483 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.483    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2_n_0
    SLICE_X28Y156        MUXF7 (Prop_muxf7_I1_O)      0.217     1.700 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=68, routed)          1.100     2.800    mini_rv_u/U_branchcmp/spo[2]
    SLICE_X26Y158        LUT6 (Prop_lut6_I4_O)        0.299     3.099 r  mini_rv_u/U_branchcmp/bEq_carry_i_165/O
                         net (fo=96, routed)          1.337     4.436    mini_rv_u/U_register/bbstub_spo[3]_5
    SLICE_X16Y153        LUT6 (Prop_lut6_I4_O)        0.124     4.560 r  mini_rv_u/U_register/bEq_carry_i_135/O
                         net (fo=1, routed)           0.000     4.560    mini_rv_u/U_register/bEq_carry_i_135_n_1
    SLICE_X16Y153        MUXF7 (Prop_muxf7_I1_O)      0.245     4.805 r  mini_rv_u/U_register/bEq_carry_i_52/O
                         net (fo=2, routed)           0.000     4.805    mini_rv_u/U_register/bEq_carry_i_52_n_1
    SLICE_X16Y153        MUXF8 (Prop_muxf8_I0_O)      0.104     4.909 r  mini_rv_u/U_register/__29_carry__0_i_19/O
                         net (fo=1, routed)           0.962     5.871    mini_rv_u/U_register/__29_carry__0_i_19_n_1
    SLICE_X27Y155        LUT6 (Prop_lut6_I2_O)        0.316     6.187 r  mini_rv_u/U_register/__29_carry__0_i_12/O
                         net (fo=117, routed)         2.630     8.816    mini_rv_u/U_register/alu_B[4]
    SLICE_X55Y164        LUT4 (Prop_lut4_I0_O)        0.152     8.968 r  mini_rv_u/U_register/x[31][15]_i_25/O
                         net (fo=4, routed)           0.993     9.961    mini_rv_u/U_register/x[31][15]_i_25_n_1
    SLICE_X51Y164        LUT6 (Prop_lut6_I1_O)        0.332    10.293 r  mini_rv_u/U_register/x[31][15]_i_12/O
                         net (fo=2, routed)           0.433    10.726    mini_rv_u/U_register/x[31][15]_i_12_n_1
    SLICE_X51Y164        LUT4 (Prop_lut4_I1_O)        0.150    10.876 f  mini_rv_u/U_register/x[31][15]_i_5/O
                         net (fo=1, routed)           1.011    11.887    mini_rv_u/U_register/x[31][15]_i_5_n_1
    SLICE_X48Y163        LUT6 (Prop_lut6_I3_O)        0.326    12.213 f  mini_rv_u/U_register/x[31][15]_i_2/O
                         net (fo=3, routed)           0.665    12.878    mini_rv_u/U_register/x_reg[1][15]_0
    SLICE_X40Y157        LUT5 (Prop_lut5_I4_O)        0.124    13.002 f  mini_rv_u/U_register/U_dram_i_1/O
                         net (fo=74, routed)          0.860    13.862    mini_rv_u/U_register/a[12]
    SLICE_X37Y162        LUT6 (Prop_lut6_I0_O)        0.124    13.986 f  mini_rv_u/U_register/data_tocpu[-1111111080]_i_5/O
                         net (fo=102, routed)         3.927    17.913    mini_rv_u/U_register/data_tocpu[-1111111080]_i_5_n_1
    SLICE_X36Y117        LUT6 (Prop_lut6_I3_O)        0.124    18.037 r  mini_rv_u/U_register/U_dram_i_40/O
                         net (fo=214, routed)         5.624    23.661    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_6_6/D
    SLICE_X80Y83         RAMS64E                                      r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_6_6/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        1.593    38.110    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_6_6/WCLK
    SLICE_X80Y83         RAMS64E                                      r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_6_6/RAMS64E_A/CLK
                         clock pessimism             -0.508    37.602    
                         clock uncertainty           -0.180    37.422    
    SLICE_X80Y83         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    36.697    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_6_6/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         36.697    
                         arrival time                         -23.661    
  -------------------------------------------------------------------
                         slack                                 13.036    

Slack (MET) :             13.038ns  (required time - arrival time)
  Source:                 mini_rv_u/U_pcUpdate/pc_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_4_4/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div_clk_wiz_0 rise@40.000ns - clk_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.742ns  (logic 3.601ns (13.989%)  route 22.141ns (86.011%))
  Logic Levels:           16  (LUT3=1 LUT4=2 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 38.006 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.187ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        1.804    -2.187    mini_rv_u/U_pcUpdate/CLK
    SLICE_X35Y163        FDPE                                         r  mini_rv_u/U_pcUpdate/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y163        FDPE (Prop_fdpe_C_Q)         0.419    -1.768 f  mini_rv_u/U_pcUpdate/pc_reg[9]/Q
                         net (fo=3, routed)           1.405    -0.363    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X33Y158        LUT6 (Prop_lut6_I1_O)        0.297    -0.066 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3/O
                         net (fo=1, routed)           0.154     0.088    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3_n_0
    SLICE_X33Y158        LUT3 (Prop_lut3_I1_O)        0.124     0.212 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=54, routed)          1.147     1.359    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X28Y156        LUT6 (Prop_lut6_I4_O)        0.124     1.483 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.483    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2_n_0
    SLICE_X28Y156        MUXF7 (Prop_muxf7_I1_O)      0.217     1.700 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=68, routed)          1.100     2.800    mini_rv_u/U_branchcmp/spo[2]
    SLICE_X26Y158        LUT6 (Prop_lut6_I4_O)        0.299     3.099 r  mini_rv_u/U_branchcmp/bEq_carry_i_165/O
                         net (fo=96, routed)          1.337     4.436    mini_rv_u/U_register/bbstub_spo[3]_5
    SLICE_X16Y153        LUT6 (Prop_lut6_I4_O)        0.124     4.560 r  mini_rv_u/U_register/bEq_carry_i_135/O
                         net (fo=1, routed)           0.000     4.560    mini_rv_u/U_register/bEq_carry_i_135_n_1
    SLICE_X16Y153        MUXF7 (Prop_muxf7_I1_O)      0.245     4.805 r  mini_rv_u/U_register/bEq_carry_i_52/O
                         net (fo=2, routed)           0.000     4.805    mini_rv_u/U_register/bEq_carry_i_52_n_1
    SLICE_X16Y153        MUXF8 (Prop_muxf8_I0_O)      0.104     4.909 r  mini_rv_u/U_register/__29_carry__0_i_19/O
                         net (fo=1, routed)           0.962     5.871    mini_rv_u/U_register/__29_carry__0_i_19_n_1
    SLICE_X27Y155        LUT6 (Prop_lut6_I2_O)        0.316     6.187 r  mini_rv_u/U_register/__29_carry__0_i_12/O
                         net (fo=117, routed)         2.630     8.816    mini_rv_u/U_register/alu_B[4]
    SLICE_X55Y164        LUT4 (Prop_lut4_I0_O)        0.152     8.968 r  mini_rv_u/U_register/x[31][15]_i_25/O
                         net (fo=4, routed)           0.993     9.961    mini_rv_u/U_register/x[31][15]_i_25_n_1
    SLICE_X51Y164        LUT6 (Prop_lut6_I1_O)        0.332    10.293 r  mini_rv_u/U_register/x[31][15]_i_12/O
                         net (fo=2, routed)           0.433    10.726    mini_rv_u/U_register/x[31][15]_i_12_n_1
    SLICE_X51Y164        LUT4 (Prop_lut4_I1_O)        0.150    10.876 f  mini_rv_u/U_register/x[31][15]_i_5/O
                         net (fo=1, routed)           1.011    11.887    mini_rv_u/U_register/x[31][15]_i_5_n_1
    SLICE_X48Y163        LUT6 (Prop_lut6_I3_O)        0.326    12.213 f  mini_rv_u/U_register/x[31][15]_i_2/O
                         net (fo=3, routed)           0.665    12.878    mini_rv_u/U_register/x_reg[1][15]_0
    SLICE_X40Y157        LUT5 (Prop_lut5_I4_O)        0.124    13.002 f  mini_rv_u/U_register/U_dram_i_1/O
                         net (fo=74, routed)          0.860    13.862    mini_rv_u/U_register/a[12]
    SLICE_X37Y162        LUT6 (Prop_lut6_I0_O)        0.124    13.986 f  mini_rv_u/U_register/data_tocpu[-1111111080]_i_5/O
                         net (fo=102, routed)         4.213    18.199    mini_rv_u/U_register/data_tocpu[-1111111080]_i_5_n_1
    SLICE_X15Y115        LUT6 (Prop_lut6_I3_O)        0.124    18.323 r  mini_rv_u/U_register/U_dram_i_42/O
                         net (fo=214, routed)         5.232    23.555    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_4_4/D
    SLICE_X54Y71         RAMS64E                                      r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_4_4/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        1.489    38.006    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_4_4/WCLK
    SLICE_X54Y71         RAMS64E                                      r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_4_4/RAMS64E_A/CLK
                         clock pessimism             -0.508    37.498    
                         clock uncertainty           -0.180    37.318    
    SLICE_X54Y71         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    36.593    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         36.593    
                         arrival time                         -23.555    
  -------------------------------------------------------------------
                         slack                                 13.038    

Slack (MET) :             13.043ns  (required time - arrival time)
  Source:                 mini_rv_u/U_pcUpdate/pc_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_5_5/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div_clk_wiz_0 rise@40.000ns - clk_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.749ns  (logic 3.601ns (13.985%)  route 22.148ns (86.015%))
  Logic Levels:           16  (LUT3=1 LUT4=2 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 38.017 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.187ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        1.804    -2.187    mini_rv_u/U_pcUpdate/CLK
    SLICE_X35Y163        FDPE                                         r  mini_rv_u/U_pcUpdate/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y163        FDPE (Prop_fdpe_C_Q)         0.419    -1.768 f  mini_rv_u/U_pcUpdate/pc_reg[9]/Q
                         net (fo=3, routed)           1.405    -0.363    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X33Y158        LUT6 (Prop_lut6_I1_O)        0.297    -0.066 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3/O
                         net (fo=1, routed)           0.154     0.088    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3_n_0
    SLICE_X33Y158        LUT3 (Prop_lut3_I1_O)        0.124     0.212 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=54, routed)          1.147     1.359    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X28Y156        LUT6 (Prop_lut6_I4_O)        0.124     1.483 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.483    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2_n_0
    SLICE_X28Y156        MUXF7 (Prop_muxf7_I1_O)      0.217     1.700 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=68, routed)          1.100     2.800    mini_rv_u/U_branchcmp/spo[2]
    SLICE_X26Y158        LUT6 (Prop_lut6_I4_O)        0.299     3.099 r  mini_rv_u/U_branchcmp/bEq_carry_i_165/O
                         net (fo=96, routed)          1.337     4.436    mini_rv_u/U_register/bbstub_spo[3]_5
    SLICE_X16Y153        LUT6 (Prop_lut6_I4_O)        0.124     4.560 r  mini_rv_u/U_register/bEq_carry_i_135/O
                         net (fo=1, routed)           0.000     4.560    mini_rv_u/U_register/bEq_carry_i_135_n_1
    SLICE_X16Y153        MUXF7 (Prop_muxf7_I1_O)      0.245     4.805 r  mini_rv_u/U_register/bEq_carry_i_52/O
                         net (fo=2, routed)           0.000     4.805    mini_rv_u/U_register/bEq_carry_i_52_n_1
    SLICE_X16Y153        MUXF8 (Prop_muxf8_I0_O)      0.104     4.909 r  mini_rv_u/U_register/__29_carry__0_i_19/O
                         net (fo=1, routed)           0.962     5.871    mini_rv_u/U_register/__29_carry__0_i_19_n_1
    SLICE_X27Y155        LUT6 (Prop_lut6_I2_O)        0.316     6.187 r  mini_rv_u/U_register/__29_carry__0_i_12/O
                         net (fo=117, routed)         2.630     8.816    mini_rv_u/U_register/alu_B[4]
    SLICE_X55Y164        LUT4 (Prop_lut4_I0_O)        0.152     8.968 r  mini_rv_u/U_register/x[31][15]_i_25/O
                         net (fo=4, routed)           0.993     9.961    mini_rv_u/U_register/x[31][15]_i_25_n_1
    SLICE_X51Y164        LUT6 (Prop_lut6_I1_O)        0.332    10.293 r  mini_rv_u/U_register/x[31][15]_i_12/O
                         net (fo=2, routed)           0.433    10.726    mini_rv_u/U_register/x[31][15]_i_12_n_1
    SLICE_X51Y164        LUT4 (Prop_lut4_I1_O)        0.150    10.876 f  mini_rv_u/U_register/x[31][15]_i_5/O
                         net (fo=1, routed)           1.011    11.887    mini_rv_u/U_register/x[31][15]_i_5_n_1
    SLICE_X48Y163        LUT6 (Prop_lut6_I3_O)        0.326    12.213 f  mini_rv_u/U_register/x[31][15]_i_2/O
                         net (fo=3, routed)           0.665    12.878    mini_rv_u/U_register/x_reg[1][15]_0
    SLICE_X40Y157        LUT5 (Prop_lut5_I4_O)        0.124    13.002 f  mini_rv_u/U_register/U_dram_i_1/O
                         net (fo=74, routed)          0.860    13.862    mini_rv_u/U_register/a[12]
    SLICE_X37Y162        LUT6 (Prop_lut6_I0_O)        0.124    13.986 f  mini_rv_u/U_register/data_tocpu[-1111111080]_i_5/O
                         net (fo=102, routed)         4.061    18.048    mini_rv_u/U_register/data_tocpu[-1111111080]_i_5_n_1
    SLICE_X28Y115        LUT6 (Prop_lut6_I3_O)        0.124    18.172 r  mini_rv_u/U_register/U_dram_i_41/O
                         net (fo=214, routed)         5.390    23.562    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_5_5/D
    SLICE_X56Y59         RAMS64E                                      r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_5_5/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        1.500    38.017    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_5_5/WCLK
    SLICE_X56Y59         RAMS64E                                      r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_5_5/RAMS64E_A/CLK
                         clock pessimism             -0.508    37.509    
                         clock uncertainty           -0.180    37.329    
    SLICE_X56Y59         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    36.604    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_5_5/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         36.604    
                         arrival time                         -23.562    
  -------------------------------------------------------------------
                         slack                                 13.043    

Slack (MET) :             13.045ns  (required time - arrival time)
  Source:                 mini_rv_u/U_pcUpdate/pc_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_4_4/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div_clk_wiz_0 rise@40.000ns - clk_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.023ns  (logic 3.601ns (13.838%)  route 22.422ns (86.162%))
  Logic Levels:           16  (LUT3=1 LUT4=2 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.187ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        1.804    -2.187    mini_rv_u/U_pcUpdate/CLK
    SLICE_X35Y163        FDPE                                         r  mini_rv_u/U_pcUpdate/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y163        FDPE (Prop_fdpe_C_Q)         0.419    -1.768 f  mini_rv_u/U_pcUpdate/pc_reg[9]/Q
                         net (fo=3, routed)           1.405    -0.363    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X33Y158        LUT6 (Prop_lut6_I1_O)        0.297    -0.066 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3/O
                         net (fo=1, routed)           0.154     0.088    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3_n_0
    SLICE_X33Y158        LUT3 (Prop_lut3_I1_O)        0.124     0.212 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=54, routed)          1.147     1.359    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X28Y156        LUT6 (Prop_lut6_I4_O)        0.124     1.483 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.483    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2_n_0
    SLICE_X28Y156        MUXF7 (Prop_muxf7_I1_O)      0.217     1.700 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=68, routed)          1.100     2.800    mini_rv_u/U_branchcmp/spo[2]
    SLICE_X26Y158        LUT6 (Prop_lut6_I4_O)        0.299     3.099 r  mini_rv_u/U_branchcmp/bEq_carry_i_165/O
                         net (fo=96, routed)          1.337     4.436    mini_rv_u/U_register/bbstub_spo[3]_5
    SLICE_X16Y153        LUT6 (Prop_lut6_I4_O)        0.124     4.560 r  mini_rv_u/U_register/bEq_carry_i_135/O
                         net (fo=1, routed)           0.000     4.560    mini_rv_u/U_register/bEq_carry_i_135_n_1
    SLICE_X16Y153        MUXF7 (Prop_muxf7_I1_O)      0.245     4.805 r  mini_rv_u/U_register/bEq_carry_i_52/O
                         net (fo=2, routed)           0.000     4.805    mini_rv_u/U_register/bEq_carry_i_52_n_1
    SLICE_X16Y153        MUXF8 (Prop_muxf8_I0_O)      0.104     4.909 r  mini_rv_u/U_register/__29_carry__0_i_19/O
                         net (fo=1, routed)           0.962     5.871    mini_rv_u/U_register/__29_carry__0_i_19_n_1
    SLICE_X27Y155        LUT6 (Prop_lut6_I2_O)        0.316     6.187 r  mini_rv_u/U_register/__29_carry__0_i_12/O
                         net (fo=117, routed)         2.630     8.816    mini_rv_u/U_register/alu_B[4]
    SLICE_X55Y164        LUT4 (Prop_lut4_I0_O)        0.152     8.968 r  mini_rv_u/U_register/x[31][15]_i_25/O
                         net (fo=4, routed)           0.993     9.961    mini_rv_u/U_register/x[31][15]_i_25_n_1
    SLICE_X51Y164        LUT6 (Prop_lut6_I1_O)        0.332    10.293 r  mini_rv_u/U_register/x[31][15]_i_12/O
                         net (fo=2, routed)           0.433    10.726    mini_rv_u/U_register/x[31][15]_i_12_n_1
    SLICE_X51Y164        LUT4 (Prop_lut4_I1_O)        0.150    10.876 f  mini_rv_u/U_register/x[31][15]_i_5/O
                         net (fo=1, routed)           1.011    11.887    mini_rv_u/U_register/x[31][15]_i_5_n_1
    SLICE_X48Y163        LUT6 (Prop_lut6_I3_O)        0.326    12.213 f  mini_rv_u/U_register/x[31][15]_i_2/O
                         net (fo=3, routed)           0.665    12.878    mini_rv_u/U_register/x_reg[1][15]_0
    SLICE_X40Y157        LUT5 (Prop_lut5_I4_O)        0.124    13.002 f  mini_rv_u/U_register/U_dram_i_1/O
                         net (fo=74, routed)          0.860    13.862    mini_rv_u/U_register/a[12]
    SLICE_X37Y162        LUT6 (Prop_lut6_I0_O)        0.124    13.986 f  mini_rv_u/U_register/data_tocpu[-1111111080]_i_5/O
                         net (fo=102, routed)         4.213    18.199    mini_rv_u/U_register/data_tocpu[-1111111080]_i_5_n_1
    SLICE_X15Y115        LUT6 (Prop_lut6_I3_O)        0.124    18.323 r  mini_rv_u/U_register/U_dram_i_42/O
                         net (fo=214, routed)         5.513    23.836    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_4_4/D
    SLICE_X54Y69         RAMS64E                                      r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_4_4/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        1.490    38.007    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_4_4/WCLK
    SLICE_X54Y69         RAMS64E                                      r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_4_4/RAMS64E_C/CLK
                         clock pessimism             -0.508    37.499    
                         clock uncertainty           -0.180    37.319    
    SLICE_X54Y69         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.438    36.881    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_4_4/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         36.881    
                         arrival time                         -23.836    
  -------------------------------------------------------------------
                         slack                                 13.045    

Slack (MET) :             13.046ns  (required time - arrival time)
  Source:                 mini_rv_u/U_pcUpdate/pc_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_4_4/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div_clk_wiz_0 rise@40.000ns - clk_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.023ns  (logic 3.601ns (13.838%)  route 22.422ns (86.162%))
  Logic Levels:           16  (LUT3=1 LUT4=2 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 38.007 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.187ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        1.804    -2.187    mini_rv_u/U_pcUpdate/CLK
    SLICE_X35Y163        FDPE                                         r  mini_rv_u/U_pcUpdate/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y163        FDPE (Prop_fdpe_C_Q)         0.419    -1.768 f  mini_rv_u/U_pcUpdate/pc_reg[9]/Q
                         net (fo=3, routed)           1.405    -0.363    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X33Y158        LUT6 (Prop_lut6_I1_O)        0.297    -0.066 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3/O
                         net (fo=1, routed)           0.154     0.088    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3_n_0
    SLICE_X33Y158        LUT3 (Prop_lut3_I1_O)        0.124     0.212 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=54, routed)          1.147     1.359    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X28Y156        LUT6 (Prop_lut6_I4_O)        0.124     1.483 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.483    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2_n_0
    SLICE_X28Y156        MUXF7 (Prop_muxf7_I1_O)      0.217     1.700 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=68, routed)          1.100     2.800    mini_rv_u/U_branchcmp/spo[2]
    SLICE_X26Y158        LUT6 (Prop_lut6_I4_O)        0.299     3.099 r  mini_rv_u/U_branchcmp/bEq_carry_i_165/O
                         net (fo=96, routed)          1.337     4.436    mini_rv_u/U_register/bbstub_spo[3]_5
    SLICE_X16Y153        LUT6 (Prop_lut6_I4_O)        0.124     4.560 r  mini_rv_u/U_register/bEq_carry_i_135/O
                         net (fo=1, routed)           0.000     4.560    mini_rv_u/U_register/bEq_carry_i_135_n_1
    SLICE_X16Y153        MUXF7 (Prop_muxf7_I1_O)      0.245     4.805 r  mini_rv_u/U_register/bEq_carry_i_52/O
                         net (fo=2, routed)           0.000     4.805    mini_rv_u/U_register/bEq_carry_i_52_n_1
    SLICE_X16Y153        MUXF8 (Prop_muxf8_I0_O)      0.104     4.909 r  mini_rv_u/U_register/__29_carry__0_i_19/O
                         net (fo=1, routed)           0.962     5.871    mini_rv_u/U_register/__29_carry__0_i_19_n_1
    SLICE_X27Y155        LUT6 (Prop_lut6_I2_O)        0.316     6.187 r  mini_rv_u/U_register/__29_carry__0_i_12/O
                         net (fo=117, routed)         2.630     8.816    mini_rv_u/U_register/alu_B[4]
    SLICE_X55Y164        LUT4 (Prop_lut4_I0_O)        0.152     8.968 r  mini_rv_u/U_register/x[31][15]_i_25/O
                         net (fo=4, routed)           0.993     9.961    mini_rv_u/U_register/x[31][15]_i_25_n_1
    SLICE_X51Y164        LUT6 (Prop_lut6_I1_O)        0.332    10.293 r  mini_rv_u/U_register/x[31][15]_i_12/O
                         net (fo=2, routed)           0.433    10.726    mini_rv_u/U_register/x[31][15]_i_12_n_1
    SLICE_X51Y164        LUT4 (Prop_lut4_I1_O)        0.150    10.876 f  mini_rv_u/U_register/x[31][15]_i_5/O
                         net (fo=1, routed)           1.011    11.887    mini_rv_u/U_register/x[31][15]_i_5_n_1
    SLICE_X48Y163        LUT6 (Prop_lut6_I3_O)        0.326    12.213 f  mini_rv_u/U_register/x[31][15]_i_2/O
                         net (fo=3, routed)           0.665    12.878    mini_rv_u/U_register/x_reg[1][15]_0
    SLICE_X40Y157        LUT5 (Prop_lut5_I4_O)        0.124    13.002 f  mini_rv_u/U_register/U_dram_i_1/O
                         net (fo=74, routed)          0.860    13.862    mini_rv_u/U_register/a[12]
    SLICE_X37Y162        LUT6 (Prop_lut6_I0_O)        0.124    13.986 f  mini_rv_u/U_register/data_tocpu[-1111111080]_i_5/O
                         net (fo=102, routed)         4.213    18.199    mini_rv_u/U_register/data_tocpu[-1111111080]_i_5_n_1
    SLICE_X15Y115        LUT6 (Prop_lut6_I3_O)        0.124    18.323 r  mini_rv_u/U_register/U_dram_i_42/O
                         net (fo=214, routed)         5.513    23.836    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_4_4/D
    SLICE_X54Y69         RAMS64E                                      r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_4_4/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        1.490    38.007    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_4_4/WCLK
    SLICE_X54Y69         RAMS64E                                      r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_4_4/RAMS64E_B/CLK
                         clock pessimism             -0.508    37.499    
                         clock uncertainty           -0.180    37.319    
    SLICE_X54Y69         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.437    36.882    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_4_4/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         36.882    
                         arrival time                         -23.836    
  -------------------------------------------------------------------
                         slack                                 13.046    

Slack (MET) :             13.047ns  (required time - arrival time)
  Source:                 mini_rv_u/U_pcUpdate/pc_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_4_4/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div_clk_wiz_0 rise@40.000ns - clk_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.753ns  (logic 3.601ns (13.983%)  route 22.152ns (86.017%))
  Logic Levels:           16  (LUT3=1 LUT4=2 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 38.025 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.187ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        1.804    -2.187    mini_rv_u/U_pcUpdate/CLK
    SLICE_X35Y163        FDPE                                         r  mini_rv_u/U_pcUpdate/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y163        FDPE (Prop_fdpe_C_Q)         0.419    -1.768 f  mini_rv_u/U_pcUpdate/pc_reg[9]/Q
                         net (fo=3, routed)           1.405    -0.363    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X33Y158        LUT6 (Prop_lut6_I1_O)        0.297    -0.066 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3/O
                         net (fo=1, routed)           0.154     0.088    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3_n_0
    SLICE_X33Y158        LUT3 (Prop_lut3_I1_O)        0.124     0.212 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=54, routed)          1.147     1.359    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X28Y156        LUT6 (Prop_lut6_I4_O)        0.124     1.483 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.483    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2_n_0
    SLICE_X28Y156        MUXF7 (Prop_muxf7_I1_O)      0.217     1.700 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=68, routed)          1.100     2.800    mini_rv_u/U_branchcmp/spo[2]
    SLICE_X26Y158        LUT6 (Prop_lut6_I4_O)        0.299     3.099 r  mini_rv_u/U_branchcmp/bEq_carry_i_165/O
                         net (fo=96, routed)          1.337     4.436    mini_rv_u/U_register/bbstub_spo[3]_5
    SLICE_X16Y153        LUT6 (Prop_lut6_I4_O)        0.124     4.560 r  mini_rv_u/U_register/bEq_carry_i_135/O
                         net (fo=1, routed)           0.000     4.560    mini_rv_u/U_register/bEq_carry_i_135_n_1
    SLICE_X16Y153        MUXF7 (Prop_muxf7_I1_O)      0.245     4.805 r  mini_rv_u/U_register/bEq_carry_i_52/O
                         net (fo=2, routed)           0.000     4.805    mini_rv_u/U_register/bEq_carry_i_52_n_1
    SLICE_X16Y153        MUXF8 (Prop_muxf8_I0_O)      0.104     4.909 r  mini_rv_u/U_register/__29_carry__0_i_19/O
                         net (fo=1, routed)           0.962     5.871    mini_rv_u/U_register/__29_carry__0_i_19_n_1
    SLICE_X27Y155        LUT6 (Prop_lut6_I2_O)        0.316     6.187 r  mini_rv_u/U_register/__29_carry__0_i_12/O
                         net (fo=117, routed)         2.630     8.816    mini_rv_u/U_register/alu_B[4]
    SLICE_X55Y164        LUT4 (Prop_lut4_I0_O)        0.152     8.968 r  mini_rv_u/U_register/x[31][15]_i_25/O
                         net (fo=4, routed)           0.993     9.961    mini_rv_u/U_register/x[31][15]_i_25_n_1
    SLICE_X51Y164        LUT6 (Prop_lut6_I1_O)        0.332    10.293 r  mini_rv_u/U_register/x[31][15]_i_12/O
                         net (fo=2, routed)           0.433    10.726    mini_rv_u/U_register/x[31][15]_i_12_n_1
    SLICE_X51Y164        LUT4 (Prop_lut4_I1_O)        0.150    10.876 f  mini_rv_u/U_register/x[31][15]_i_5/O
                         net (fo=1, routed)           1.011    11.887    mini_rv_u/U_register/x[31][15]_i_5_n_1
    SLICE_X48Y163        LUT6 (Prop_lut6_I3_O)        0.326    12.213 f  mini_rv_u/U_register/x[31][15]_i_2/O
                         net (fo=3, routed)           0.665    12.878    mini_rv_u/U_register/x_reg[1][15]_0
    SLICE_X40Y157        LUT5 (Prop_lut5_I4_O)        0.124    13.002 f  mini_rv_u/U_register/U_dram_i_1/O
                         net (fo=74, routed)          0.860    13.862    mini_rv_u/U_register/a[12]
    SLICE_X37Y162        LUT6 (Prop_lut6_I0_O)        0.124    13.986 f  mini_rv_u/U_register/data_tocpu[-1111111080]_i_5/O
                         net (fo=102, routed)         4.213    18.199    mini_rv_u/U_register/data_tocpu[-1111111080]_i_5_n_1
    SLICE_X15Y115        LUT6 (Prop_lut6_I3_O)        0.124    18.323 r  mini_rv_u/U_register/U_dram_i_42/O
                         net (fo=214, routed)         5.243    23.566    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_4_4/D
    SLICE_X46Y60         RAMS64E                                      r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_4_4/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        1.508    38.025    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_4_4/WCLK
    SLICE_X46Y60         RAMS64E                                      r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_4_4/RAMS64E_A/CLK
                         clock pessimism             -0.508    37.517    
                         clock uncertainty           -0.180    37.337    
    SLICE_X46Y60         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    36.612    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         36.612    
                         arrival time                         -23.566    
  -------------------------------------------------------------------
                         slack                                 13.047    

Slack (MET) :             13.152ns  (required time - arrival time)
  Source:                 mini_rv_u/U_pcUpdate/pc_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_5_5/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div_clk_wiz_0 rise@40.000ns - clk_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.642ns  (logic 3.601ns (14.043%)  route 22.042ns (85.957%))
  Logic Levels:           16  (LUT3=1 LUT4=2 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.980ns = ( 38.020 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.187ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        1.804    -2.187    mini_rv_u/U_pcUpdate/CLK
    SLICE_X35Y163        FDPE                                         r  mini_rv_u/U_pcUpdate/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y163        FDPE (Prop_fdpe_C_Q)         0.419    -1.768 f  mini_rv_u/U_pcUpdate/pc_reg[9]/Q
                         net (fo=3, routed)           1.405    -0.363    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X33Y158        LUT6 (Prop_lut6_I1_O)        0.297    -0.066 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3/O
                         net (fo=1, routed)           0.154     0.088    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3_n_0
    SLICE_X33Y158        LUT3 (Prop_lut3_I1_O)        0.124     0.212 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=54, routed)          1.147     1.359    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X28Y156        LUT6 (Prop_lut6_I4_O)        0.124     1.483 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.483    U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2_n_0
    SLICE_X28Y156        MUXF7 (Prop_muxf7_I1_O)      0.217     1.700 r  U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=68, routed)          1.100     2.800    mini_rv_u/U_branchcmp/spo[2]
    SLICE_X26Y158        LUT6 (Prop_lut6_I4_O)        0.299     3.099 r  mini_rv_u/U_branchcmp/bEq_carry_i_165/O
                         net (fo=96, routed)          1.337     4.436    mini_rv_u/U_register/bbstub_spo[3]_5
    SLICE_X16Y153        LUT6 (Prop_lut6_I4_O)        0.124     4.560 r  mini_rv_u/U_register/bEq_carry_i_135/O
                         net (fo=1, routed)           0.000     4.560    mini_rv_u/U_register/bEq_carry_i_135_n_1
    SLICE_X16Y153        MUXF7 (Prop_muxf7_I1_O)      0.245     4.805 r  mini_rv_u/U_register/bEq_carry_i_52/O
                         net (fo=2, routed)           0.000     4.805    mini_rv_u/U_register/bEq_carry_i_52_n_1
    SLICE_X16Y153        MUXF8 (Prop_muxf8_I0_O)      0.104     4.909 r  mini_rv_u/U_register/__29_carry__0_i_19/O
                         net (fo=1, routed)           0.962     5.871    mini_rv_u/U_register/__29_carry__0_i_19_n_1
    SLICE_X27Y155        LUT6 (Prop_lut6_I2_O)        0.316     6.187 r  mini_rv_u/U_register/__29_carry__0_i_12/O
                         net (fo=117, routed)         2.630     8.816    mini_rv_u/U_register/alu_B[4]
    SLICE_X55Y164        LUT4 (Prop_lut4_I0_O)        0.152     8.968 r  mini_rv_u/U_register/x[31][15]_i_25/O
                         net (fo=4, routed)           0.993     9.961    mini_rv_u/U_register/x[31][15]_i_25_n_1
    SLICE_X51Y164        LUT6 (Prop_lut6_I1_O)        0.332    10.293 r  mini_rv_u/U_register/x[31][15]_i_12/O
                         net (fo=2, routed)           0.433    10.726    mini_rv_u/U_register/x[31][15]_i_12_n_1
    SLICE_X51Y164        LUT4 (Prop_lut4_I1_O)        0.150    10.876 f  mini_rv_u/U_register/x[31][15]_i_5/O
                         net (fo=1, routed)           1.011    11.887    mini_rv_u/U_register/x[31][15]_i_5_n_1
    SLICE_X48Y163        LUT6 (Prop_lut6_I3_O)        0.326    12.213 f  mini_rv_u/U_register/x[31][15]_i_2/O
                         net (fo=3, routed)           0.665    12.878    mini_rv_u/U_register/x_reg[1][15]_0
    SLICE_X40Y157        LUT5 (Prop_lut5_I4_O)        0.124    13.002 f  mini_rv_u/U_register/U_dram_i_1/O
                         net (fo=74, routed)          0.860    13.862    mini_rv_u/U_register/a[12]
    SLICE_X37Y162        LUT6 (Prop_lut6_I0_O)        0.124    13.986 f  mini_rv_u/U_register/data_tocpu[-1111111080]_i_5/O
                         net (fo=102, routed)         4.061    18.048    mini_rv_u/U_register/data_tocpu[-1111111080]_i_5_n_1
    SLICE_X28Y115        LUT6 (Prop_lut6_I3_O)        0.124    18.172 r  mini_rv_u/U_register/U_dram_i_41/O
                         net (fo=214, routed)         5.284    23.456    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_5_5/D
    SLICE_X60Y61         RAMS64E                                      r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_5_5/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        1.503    38.020    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_5_5/WCLK
    SLICE_X60Y61         RAMS64E                                      r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_5_5/RAMS64E_A/CLK
                         clock pessimism             -0.508    37.512    
                         clock uncertainty           -0.180    37.332    
    SLICE_X60Y61         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    36.607    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_5_5/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         36.607    
                         arrival time                         -23.456    
  -------------------------------------------------------------------
                         slack                                 13.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_tubedisplay/led_en_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_tubedisplay/led_en_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_clk_wiz_0 rise@0.000ns - clk_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.226ns (68.691%)  route 0.103ns (31.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.138ns
    Source Clock Delay      (SCD):    -0.372ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        0.678    -0.372    U_tubedisplay/CLK
    SLICE_X0Y165         FDPE                                         r  U_tubedisplay/led_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y165         FDPE (Prop_fdpe_C_Q)         0.128    -0.244 r  U_tubedisplay/led_en_reg[3]/Q
                         net (fo=1, routed)           0.103    -0.141    U_tubedisplay/Q[3]
    SLICE_X0Y165         LUT5 (Prop_lut5_I0_O)        0.098    -0.043 r  U_tubedisplay/led_en[2]_i_1/O
                         net (fo=2, routed)           0.000    -0.043    U_tubedisplay/led_en[2]_i_1_n_1
    SLICE_X0Y165         FDPE                                         r  U_tubedisplay/led_en_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        0.953    -0.138    U_tubedisplay/CLK
    SLICE_X0Y165         FDPE                                         r  U_tubedisplay/led_en_reg[2]/C
                         clock pessimism             -0.234    -0.372    
    SLICE_X0Y165         FDPE (Hold_fdpe_C_D)         0.092    -0.280    U_tubedisplay/led_en_reg[2]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_tubedisplay/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_tubedisplay/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_clk_wiz_0 rise@0.000ns - clk_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.139ns
    Source Clock Delay      (SCD):    -0.373ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        0.677    -0.373    U_tubedisplay/CLK
    SLICE_X6Y165         FDCE                                         r  U_tubedisplay/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y165         FDCE (Prop_fdce_C_Q)         0.164    -0.209 f  U_tubedisplay/cnt_reg[0]/Q
                         net (fo=5, routed)           0.175    -0.034    U_tubedisplay/cnt[0]
    SLICE_X6Y165         LUT2 (Prop_lut2_I0_O)        0.043     0.009 r  U_tubedisplay/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.009    U_tubedisplay/p_0_in[0]
    SLICE_X6Y165         FDCE                                         r  U_tubedisplay/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        0.952    -0.139    U_tubedisplay/CLK
    SLICE_X6Y165         FDCE                                         r  U_tubedisplay/cnt_reg[0]/C
                         clock pessimism             -0.234    -0.373    
    SLICE_X6Y165         FDCE (Hold_fdce_C_D)         0.133    -0.240    U_tubedisplay/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U_tubedisplay/led_num_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_tubedisplay/led_num_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_clk_wiz_0 rise@0.000ns - clk_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.207ns (52.193%)  route 0.190ns (47.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.138ns
    Source Clock Delay      (SCD):    -0.373ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        0.677    -0.373    U_tubedisplay/CLK
    SLICE_X6Y164         FDPE                                         r  U_tubedisplay/led_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDPE (Prop_fdpe_C_Q)         0.164    -0.209 r  U_tubedisplay/led_num_reg[1]/Q
                         net (fo=19, routed)          0.190    -0.020    U_tubedisplay/led_num_reg_n_1_[1]
    SLICE_X6Y164         LUT3 (Prop_lut3_I2_O)        0.043     0.023 r  U_tubedisplay/led_num[2]_i_1/O
                         net (fo=1, routed)           0.000     0.023    U_tubedisplay/led_num[2]_i_1_n_1
    SLICE_X6Y164         FDPE                                         r  U_tubedisplay/led_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        0.953    -0.138    U_tubedisplay/CLK
    SLICE_X6Y164         FDPE                                         r  U_tubedisplay/led_num_reg[2]/C
                         clock pessimism             -0.235    -0.373    
    SLICE_X6Y164         FDPE (Hold_fdpe_C_D)         0.131    -0.242    U_tubedisplay/led_num_reg[2]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 U_tubedisplay/led_num_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_tubedisplay/led_num_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_clk_wiz_0 rise@0.000ns - clk_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.433%)  route 0.190ns (47.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.138ns
    Source Clock Delay      (SCD):    -0.373ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        0.677    -0.373    U_tubedisplay/CLK
    SLICE_X6Y164         FDPE                                         r  U_tubedisplay/led_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDPE (Prop_fdpe_C_Q)         0.164    -0.209 r  U_tubedisplay/led_num_reg[1]/Q
                         net (fo=19, routed)          0.190    -0.020    U_tubedisplay/led_num_reg_n_1_[1]
    SLICE_X6Y164         LUT2 (Prop_lut2_I0_O)        0.045     0.025 r  U_tubedisplay/led_num[1]_i_1/O
                         net (fo=1, routed)           0.000     0.025    U_tubedisplay/led_num[1]_i_1_n_1
    SLICE_X6Y164         FDPE                                         r  U_tubedisplay/led_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        0.953    -0.138    U_tubedisplay/CLK
    SLICE_X6Y164         FDPE                                         r  U_tubedisplay/led_num_reg[1]/C
                         clock pessimism             -0.235    -0.373    
    SLICE_X6Y164         FDPE (Hold_fdpe_C_D)         0.120    -0.253    U_tubedisplay/led_num_reg[1]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 mini_rv_u/U_pcUpdate/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mini_rv_u/U_pcUpdate/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_clk_wiz_0 rise@0.000ns - clk_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        0.650    -0.400    mini_rv_u/U_pcUpdate/CLK
    SLICE_X32Y155        FDCE                                         r  mini_rv_u/U_pcUpdate/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y155        FDCE (Prop_fdce_C_Q)         0.141    -0.259 r  mini_rv_u/U_pcUpdate/pc_reg[0]/Q
                         net (fo=3, routed)           0.196    -0.063    mini_rv_u/U_pcUpdate/Q[0]
    SLICE_X32Y155        LUT3 (Prop_lut3_I0_O)        0.045    -0.018 r  mini_rv_u/U_pcUpdate/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.018    mini_rv_u/U_pcUpdate/pc[0]_i_1_n_1
    SLICE_X32Y155        FDCE                                         r  mini_rv_u/U_pcUpdate/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        0.924    -0.167    mini_rv_u/U_pcUpdate/CLK
    SLICE_X32Y155        FDCE                                         r  mini_rv_u/U_pcUpdate/pc_reg[0]/C
                         clock pessimism             -0.233    -0.400    
    SLICE_X32Y155        FDCE (Hold_fdce_C_D)         0.091    -0.309    mini_rv_u/U_pcUpdate/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 U_tubedisplay/led_en_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_tubedisplay/led_en_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_clk_wiz_0 rise@0.000ns - clk_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.722%)  route 0.212ns (53.278%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.139ns
    Source Clock Delay      (SCD):    -0.372ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        0.678    -0.372    U_tubedisplay/CLK
    SLICE_X0Y165         FDPE                                         r  U_tubedisplay/led_en_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y165         FDPE (Prop_fdpe_C_Q)         0.141    -0.231 r  U_tubedisplay/led_en_reg[2]/Q
                         net (fo=1, routed)           0.085    -0.146    U_tubedisplay/Q[2]
    SLICE_X1Y165         LUT5 (Prop_lut5_I0_O)        0.045    -0.101 r  U_tubedisplay/led_en[1]_i_1/O
                         net (fo=2, routed)           0.127     0.026    U_tubedisplay/led_en[1]_i_1_n_1
    SLICE_X0Y166         FDPE                                         r  U_tubedisplay/led_en_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        0.952    -0.139    U_tubedisplay/CLK
    SLICE_X0Y166         FDPE                                         r  U_tubedisplay/led_en_reg[1]_lopt_replica/C
                         clock pessimism             -0.220    -0.359    
    SLICE_X0Y166         FDPE (Hold_fdpe_C_D)         0.070    -0.289    U_tubedisplay/led_en_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 U_tubedisplay/led_num_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_tubedisplay/led_num_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_clk_wiz_0 rise@0.000ns - clk_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.096%)  route 0.244ns (53.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.138ns
    Source Clock Delay      (SCD):    -0.373ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        0.677    -0.373    U_tubedisplay/CLK
    SLICE_X6Y164         FDPE                                         r  U_tubedisplay/led_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDPE (Prop_fdpe_C_Q)         0.164    -0.209 f  U_tubedisplay/led_num_reg[0]/Q
                         net (fo=20, routed)          0.244     0.035    U_tubedisplay/led_num_reg_n_1_[0]
    SLICE_X6Y164         LUT1 (Prop_lut1_I0_O)        0.045     0.080 r  U_tubedisplay/led_num[0]_i_1/O
                         net (fo=1, routed)           0.000     0.080    U_tubedisplay/led_num[0]_i_1_n_1
    SLICE_X6Y164         FDPE                                         r  U_tubedisplay/led_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        0.953    -0.138    U_tubedisplay/CLK
    SLICE_X6Y164         FDPE                                         r  U_tubedisplay/led_num_reg[0]/C
                         clock pessimism             -0.235    -0.373    
    SLICE_X6Y164         FDPE (Hold_fdpe_C_D)         0.121    -0.252    U_tubedisplay/led_num_reg[0]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 U_tubedisplay/led_en_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_tubedisplay/led_en_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_clk_wiz_0 rise@0.000ns - clk_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.259%)  route 0.216ns (53.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.138ns
    Source Clock Delay      (SCD):    -0.372ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        0.678    -0.372    U_tubedisplay/CLK
    SLICE_X0Y165         FDPE                                         r  U_tubedisplay/led_en_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y165         FDPE (Prop_fdpe_C_Q)         0.141    -0.231 r  U_tubedisplay/led_en_reg[2]/Q
                         net (fo=1, routed)           0.085    -0.146    U_tubedisplay/Q[2]
    SLICE_X1Y165         LUT5 (Prop_lut5_I0_O)        0.045    -0.101 r  U_tubedisplay/led_en[1]_i_1/O
                         net (fo=2, routed)           0.131     0.030    U_tubedisplay/led_en[1]_i_1_n_1
    SLICE_X0Y165         FDPE                                         r  U_tubedisplay/led_en_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        0.953    -0.138    U_tubedisplay/CLK
    SLICE_X0Y165         FDPE                                         r  U_tubedisplay/led_en_reg[1]/C
                         clock pessimism             -0.234    -0.372    
    SLICE_X0Y165         FDPE (Hold_fdpe_C_D)         0.047    -0.325    U_tubedisplay/led_en_reg[1]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 U_tubedisplay/led_en_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_tubedisplay/led_en_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_clk_wiz_0 rise@0.000ns - clk_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.226ns (50.593%)  route 0.221ns (49.407%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.138ns
    Source Clock Delay      (SCD):    -0.372ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        0.678    -0.372    U_tubedisplay/CLK
    SLICE_X0Y165         FDPE                                         r  U_tubedisplay/led_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y165         FDPE (Prop_fdpe_C_Q)         0.128    -0.244 r  U_tubedisplay/led_en_reg[3]/Q
                         net (fo=1, routed)           0.103    -0.141    U_tubedisplay/Q[3]
    SLICE_X0Y165         LUT5 (Prop_lut5_I0_O)        0.098    -0.043 r  U_tubedisplay/led_en[2]_i_1/O
                         net (fo=2, routed)           0.118     0.075    U_tubedisplay/led_en[2]_i_1_n_1
    SLICE_X0Y165         FDPE                                         r  U_tubedisplay/led_en_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        0.953    -0.138    U_tubedisplay/CLK
    SLICE_X0Y165         FDPE                                         r  U_tubedisplay/led_en_reg[2]_lopt_replica/C
                         clock pessimism             -0.234    -0.372    
    SLICE_X0Y165         FDPE (Hold_fdpe_C_D)         0.075    -0.297    U_tubedisplay/led_en_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 U_tubedisplay/led_en_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_tubedisplay/led_en_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_div_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_clk_wiz_0 rise@0.000ns - clk_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.424%)  route 0.274ns (59.576%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.137ns
    Source Clock Delay      (SCD):    -0.372ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        0.678    -0.372    U_tubedisplay/CLK
    SLICE_X1Y164         FDPE                                         r  U_tubedisplay/led_en_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y164         FDPE (Prop_fdpe_C_Q)         0.141    -0.231 r  U_tubedisplay/led_en_reg[7]/Q
                         net (fo=1, routed)           0.158    -0.073    U_tubedisplay/Q[7]
    SLICE_X1Y164         LUT5 (Prop_lut5_I0_O)        0.045    -0.028 r  U_tubedisplay/led_en[6]_i_1/O
                         net (fo=2, routed)           0.116     0.088    U_tubedisplay/led_en[6]_i_1_n_1
    SLICE_X1Y164         FDPE                                         r  U_tubedisplay/led_en_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    U_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  U_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    U_cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    U_cpuclk/inst/clk_div_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  U_cpuclk/inst/clkout1_buf/O
                         net (fo=7969, routed)        0.954    -0.137    U_tubedisplay/CLK
    SLICE_X1Y164         FDPE                                         r  U_tubedisplay/led_en_reg[6]/C
                         clock pessimism             -0.235    -0.372    
    SLICE_X1Y164         FDPE (Hold_fdpe_C_D)         0.070    -0.302    U_tubedisplay/led_en_reg[6]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.390    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_cpuclk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   U_cpuclk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X16Y152   mini_rv_u/U_register/x_reg[10][0]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X12Y158   mini_rv_u/U_register/x_reg[10][10]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X16Y152   mini_rv_u/U_register/x_reg[10][11]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X27Y167   mini_rv_u/U_register/x_reg[10][12]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X18Y160   mini_rv_u/U_register/x_reg[10][13]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X12Y158   mini_rv_u/U_register/x_reg[10][14]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X32Y157   mini_rv_u/U_register/x_reg[10][15]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X32Y161   mini_rv_u/U_register/x_reg[10][16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  U_cpuclk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y124   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_23_23/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y124   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_23_23/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y124   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_23_23/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y124   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_23_23/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y125   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_27_27/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y125   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_27_27/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y125   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_27_27/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y125   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_27_27/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y124   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_20_20/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y124   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_20_20/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X54Y110   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_13_13/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X54Y110   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_13_13/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X54Y110   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_13_13/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X54Y110   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_13_13/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X54Y110   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_13_13/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X54Y110   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_13_13/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X54Y110   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_13_13/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X54Y110   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_13_13/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X80Y113   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_14_14/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X80Y113   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_14_14/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_cpuclk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2   U_cpuclk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  U_cpuclk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  U_cpuclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  U_cpuclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  U_cpuclk/inst/plle2_adv_inst/CLKFBOUT



