timestamp=1750865509916

[~A]
LastVerilogToplevel=ROM_TB
ModifyID=1
Version=74
design.sv_testbench.sv=0*578*1328

[~MFT]
0=5|0work.mgf|1328|0
1=3|1work.mgf|2195|0
3=6|3work.mgf|3243|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|c73a565f2ade592f8ac1c68f484c92167cac924885f0dc0cdb9362dab6882b07

[ROM]
A/ROM=22|../design.sv|1|1*374
BinL64/ROM=3*174
R=../design.sv|1
SLP=3*1811
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|46043f483c89b653159bfc3cb48ffe0ba2782ec72f0fdcd79d2d76c6a31fecee

[ROM_TB]
A/ROM_TB=22|../testbench.sv|1|1*2195
BinL64/ROM_TB=3*2385
R=../testbench.sv|1
SLP=3*3243
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|758d0b529b0c288d9adde002cead3904d01a3bd230ea07f5154181bbd4585340

[~U]
$root=12|0*0|
ROM=12|0*182|
ROM_TB=12|0*417||0x10
