Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Nov  1 17:18:03 2019
| Host         : andy-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file thinpad_top_methodology_drc_routed.rpt -pb thinpad_top_methodology_drc_routed.pb -rpx thinpad_top_methodology_drc_routed.rpx
| Design       : thinpad_top
| Device       : xc7a100tfgg676-2L
| Speed File   : -2L
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 210
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 40         |
| TIMING-18 | Warning  | Missing input or output delay | 130        |
| TIMING-20 | Warning  | Non-clocked latch             | 40         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[7]_P/PRE, init_addr_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[7]_C/CLR, base_ram_control_reg[7]_LDC/CLR, init_addr_reg[0]_C/CLR, init_addr_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[17]_P/PRE, init_addr_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[17]_C/CLR, base_ram_control_reg[17]_LDC/CLR, init_addr_reg[10]_C/CLR, init_addr_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[18]_P/PRE, init_addr_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[18]_C/CLR, base_ram_control_reg[18]_LDC/CLR, init_addr_reg[11]_C/CLR, init_addr_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[19]_P/PRE, init_addr_reg[12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[19]_C/CLR, base_ram_control_reg[19]_LDC/CLR, init_addr_reg[12]_C/CLR, init_addr_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[20]_P/PRE, init_addr_reg[13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[20]_C/CLR, base_ram_control_reg[20]_LDC/CLR, init_addr_reg[13]_C/CLR, init_addr_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[21]_P/PRE, init_addr_reg[14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[21]_C/CLR, base_ram_control_reg[21]_LDC/CLR, init_addr_reg[14]_C/CLR, init_addr_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[22]_P/PRE, init_addr_reg[15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[22]_C/CLR, base_ram_control_reg[22]_LDC/CLR, init_addr_reg[15]_C/CLR, init_addr_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[23]_P/PRE, init_addr_reg[16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[23]_C/CLR, base_ram_control_reg[23]_LDC/CLR, init_addr_reg[16]_C/CLR, init_addr_reg[16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[24]_P/PRE, init_addr_reg[17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[24]_C/CLR, base_ram_control_reg[24]_LDC/CLR, init_addr_reg[17]_C/CLR, init_addr_reg[17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[25]_P/PRE, init_addr_reg[18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[25]_C/CLR, base_ram_control_reg[25]_LDC/CLR, init_addr_reg[18]_C/CLR, init_addr_reg[18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[26]_P/PRE, init_addr_reg[19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[26]_C/CLR, base_ram_control_reg[26]_LDC/CLR, init_addr_reg[19]_C/CLR, init_addr_reg[19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[8]_P/PRE, init_addr_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[8]_C/CLR, base_ram_control_reg[8]_LDC/CLR, init_addr_reg[1]_C/CLR, init_addr_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[9]_P/PRE, init_addr_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[9]_C/CLR, base_ram_control_reg[9]_LDC/CLR, init_addr_reg[2]_C/CLR, init_addr_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[10]_P/PRE, init_addr_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[10]_C/CLR, base_ram_control_reg[10]_LDC/CLR, init_addr_reg[3]_C/CLR, init_addr_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[11]_P/PRE, init_addr_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[11]_C/CLR, base_ram_control_reg[11]_LDC/CLR, init_addr_reg[4]_C/CLR, init_addr_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[12]_P/PRE, init_addr_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[12]_C/CLR, base_ram_control_reg[12]_LDC/CLR, init_addr_reg[5]_C/CLR, init_addr_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[13]_P/PRE, init_addr_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[13]_C/CLR, base_ram_control_reg[13]_LDC/CLR, init_addr_reg[6]_C/CLR, init_addr_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[14]_P/PRE, init_addr_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[14]_C/CLR, base_ram_control_reg[14]_LDC/CLR, init_addr_reg[7]_C/CLR, init_addr_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[15]_P/PRE, init_addr_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[15]_C/CLR, base_ram_control_reg[15]_LDC/CLR, init_addr_reg[8]_C/CLR, init_addr_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[16]_P/PRE, init_addr_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell init_addr_reg[9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_ram_control_reg[16]_C/CLR, base_ram_control_reg[16]_LDC/CLR, init_addr_reg[9]_C/CLR, init_addr_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[0] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[10] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[11] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[12] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[13] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[14] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[15] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[16] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[17] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[18] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[19] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[1] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[20] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[21] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[22] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[23] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[24] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[25] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[26] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[27] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[28] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[29] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[2] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[30] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[31] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[3] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[4] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[5] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[6] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[7] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[8] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[9] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on dip_sw[0] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on dip_sw[10] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on dip_sw[11] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on dip_sw[12] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on dip_sw[13] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on dip_sw[14] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on dip_sw[15] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on dip_sw[16] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on dip_sw[17] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on dip_sw[18] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on dip_sw[19] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on dip_sw[1] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on dip_sw[20] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on dip_sw[21] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on dip_sw[22] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on dip_sw[23] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on dip_sw[24] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on dip_sw[25] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on dip_sw[26] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on dip_sw[27] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on dip_sw[28] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on dip_sw[29] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on dip_sw[2] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on dip_sw[30] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on dip_sw[31] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on dip_sw[3] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on dip_sw[4] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on dip_sw[5] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on dip_sw[6] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on dip_sw[7] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on dip_sw[8] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on dip_sw[9] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An input delay is missing on reset_btn relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An input delay is missing on rxd relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An input delay is missing on uart_dataready relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An input delay is missing on uart_tbre relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An input delay is missing on uart_tsre relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[0] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[10] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[11] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[12] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[13] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[14] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[15] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[16] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[17] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[18] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[19] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[1] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[2] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[3] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[4] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[5] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[6] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[7] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[8] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[9] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An output delay is missing on base_ram_ce_n relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An output delay is missing on base_ram_oe_n relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An output delay is missing on base_ram_we_n relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An output delay is missing on dpy0[0] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An output delay is missing on dpy0[1] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An output delay is missing on dpy0[2] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An output delay is missing on dpy0[3] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An output delay is missing on dpy0[4] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An output delay is missing on dpy0[5] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An output delay is missing on dpy0[6] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#100 Warning
Missing input or output delay  
An output delay is missing on dpy0[7] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#101 Warning
Missing input or output delay  
An output delay is missing on leds[0] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#102 Warning
Missing input or output delay  
An output delay is missing on leds[10] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#103 Warning
Missing input or output delay  
An output delay is missing on leds[11] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#104 Warning
Missing input or output delay  
An output delay is missing on leds[12] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#105 Warning
Missing input or output delay  
An output delay is missing on leds[13] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#106 Warning
Missing input or output delay  
An output delay is missing on leds[14] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#107 Warning
Missing input or output delay  
An output delay is missing on leds[15] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#108 Warning
Missing input or output delay  
An output delay is missing on leds[1] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#109 Warning
Missing input or output delay  
An output delay is missing on leds[2] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#110 Warning
Missing input or output delay  
An output delay is missing on leds[3] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#111 Warning
Missing input or output delay  
An output delay is missing on leds[4] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#112 Warning
Missing input or output delay  
An output delay is missing on leds[5] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#113 Warning
Missing input or output delay  
An output delay is missing on leds[6] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#114 Warning
Missing input or output delay  
An output delay is missing on leds[7] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#115 Warning
Missing input or output delay  
An output delay is missing on leds[8] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#116 Warning
Missing input or output delay  
An output delay is missing on leds[9] relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#117 Warning
Missing input or output delay  
An output delay is missing on txd relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#118 Warning
Missing input or output delay  
An output delay is missing on uart_rdn relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#119 Warning
Missing input or output delay  
An output delay is missing on uart_wrn relative to clock(s) clk_11M0592
Related violations: <none>

TIMING-18#120 Warning
Missing input or output delay  
An output delay is missing on video_blue[0] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#121 Warning
Missing input or output delay  
An output delay is missing on video_blue[1] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#122 Warning
Missing input or output delay  
An output delay is missing on video_de relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#123 Warning
Missing input or output delay  
An output delay is missing on video_green[0] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#124 Warning
Missing input or output delay  
An output delay is missing on video_green[1] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#125 Warning
Missing input or output delay  
An output delay is missing on video_green[2] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#126 Warning
Missing input or output delay  
An output delay is missing on video_hsync relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#127 Warning
Missing input or output delay  
An output delay is missing on video_red[0] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#128 Warning
Missing input or output delay  
An output delay is missing on video_red[1] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#129 Warning
Missing input or output delay  
An output delay is missing on video_red[2] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#130 Warning
Missing input or output delay  
An output delay is missing on video_vsync relative to clock(s) clk_50M
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch base_ram_control_reg[10]_LDC cannot be properly analyzed as its control pin base_ram_control_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch base_ram_control_reg[11]_LDC cannot be properly analyzed as its control pin base_ram_control_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch base_ram_control_reg[12]_LDC cannot be properly analyzed as its control pin base_ram_control_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch base_ram_control_reg[13]_LDC cannot be properly analyzed as its control pin base_ram_control_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch base_ram_control_reg[14]_LDC cannot be properly analyzed as its control pin base_ram_control_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch base_ram_control_reg[15]_LDC cannot be properly analyzed as its control pin base_ram_control_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch base_ram_control_reg[16]_LDC cannot be properly analyzed as its control pin base_ram_control_reg[16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch base_ram_control_reg[17]_LDC cannot be properly analyzed as its control pin base_ram_control_reg[17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch base_ram_control_reg[18]_LDC cannot be properly analyzed as its control pin base_ram_control_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch base_ram_control_reg[19]_LDC cannot be properly analyzed as its control pin base_ram_control_reg[19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch base_ram_control_reg[20]_LDC cannot be properly analyzed as its control pin base_ram_control_reg[20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch base_ram_control_reg[21]_LDC cannot be properly analyzed as its control pin base_ram_control_reg[21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch base_ram_control_reg[22]_LDC cannot be properly analyzed as its control pin base_ram_control_reg[22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch base_ram_control_reg[23]_LDC cannot be properly analyzed as its control pin base_ram_control_reg[23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch base_ram_control_reg[24]_LDC cannot be properly analyzed as its control pin base_ram_control_reg[24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch base_ram_control_reg[25]_LDC cannot be properly analyzed as its control pin base_ram_control_reg[25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch base_ram_control_reg[26]_LDC cannot be properly analyzed as its control pin base_ram_control_reg[26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch base_ram_control_reg[7]_LDC cannot be properly analyzed as its control pin base_ram_control_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch base_ram_control_reg[8]_LDC cannot be properly analyzed as its control pin base_ram_control_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch base_ram_control_reg[9]_LDC cannot be properly analyzed as its control pin base_ram_control_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch init_addr_reg[0]_LDC cannot be properly analyzed as its control pin init_addr_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch init_addr_reg[10]_LDC cannot be properly analyzed as its control pin init_addr_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch init_addr_reg[11]_LDC cannot be properly analyzed as its control pin init_addr_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch init_addr_reg[12]_LDC cannot be properly analyzed as its control pin init_addr_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch init_addr_reg[13]_LDC cannot be properly analyzed as its control pin init_addr_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch init_addr_reg[14]_LDC cannot be properly analyzed as its control pin init_addr_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch init_addr_reg[15]_LDC cannot be properly analyzed as its control pin init_addr_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch init_addr_reg[16]_LDC cannot be properly analyzed as its control pin init_addr_reg[16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch init_addr_reg[17]_LDC cannot be properly analyzed as its control pin init_addr_reg[17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch init_addr_reg[18]_LDC cannot be properly analyzed as its control pin init_addr_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch init_addr_reg[19]_LDC cannot be properly analyzed as its control pin init_addr_reg[19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch init_addr_reg[1]_LDC cannot be properly analyzed as its control pin init_addr_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch init_addr_reg[2]_LDC cannot be properly analyzed as its control pin init_addr_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch init_addr_reg[3]_LDC cannot be properly analyzed as its control pin init_addr_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch init_addr_reg[4]_LDC cannot be properly analyzed as its control pin init_addr_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch init_addr_reg[5]_LDC cannot be properly analyzed as its control pin init_addr_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch init_addr_reg[6]_LDC cannot be properly analyzed as its control pin init_addr_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch init_addr_reg[7]_LDC cannot be properly analyzed as its control pin init_addr_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch init_addr_reg[8]_LDC cannot be properly analyzed as its control pin init_addr_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch init_addr_reg[9]_LDC cannot be properly analyzed as its control pin init_addr_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>


