INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_vhdl/nqueens_vhdl.srcs/sources_1/new/up_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'up_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_vhdl/nqueens_vhdl.srcs/sources_1/new/fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_vhdl/nqueens_vhdl.srcs/sim_1/new/fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm_tb'
