#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Feb  4 18:14:11 2022
# Process ID: 10924
# Current directory: D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/synthesis
# Command line: vivado.exe -mode batch -log vivado.log -journal transcript.log -source D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/synthesis/run_vivado.tcl
# Log file: D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/synthesis/vivado.log
# Journal file: D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/synthesis\transcript.log
#-----------------------------------------------------------
source D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/synthesis/run_vivado.tcl
# create_project -force Calculator {D:\AGH\PSC\Projekt_dopoprwy_2\TutorVHDL\synthesis} -part 7a100tcsg324-1
# add_files -norecurse {D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/keypad_controller.vhd}
# add_files -norecurse {D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/in_calc_control.vhd}
# add_files -norecurse {D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/compile/Calculator.vhd}
# add_files -norecurse {D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/seven_seg_disp.vhd}
# add_files -norecurse {D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/calc_logic.vhd}
# add_files -norecurse {D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/Preskaler.vhd}
# set_property top Calculator [current_fileset]
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
# synth_design -top Calculator -flatten_hierarchy rebuilt -gated_clock_conversion off -fsm_extraction auto -bufg 12 -fanout_limit 10000 -shreg_min_size 3 -max_bram -1 -max_uram -1 -max_dsp -1 -max_bram_cascade_height -1 -max_uram_cascade_height -1 -cascade_dsp auto -directive default -resource_sharing auto -control_set_opt_threshold auto
Command: synth_design -top Calculator -flatten_hierarchy rebuilt -gated_clock_conversion off -fsm_extraction auto -bufg 12 -fanout_limit 10000 -shreg_min_size 3 -max_bram -1 -max_uram -1 -max_dsp -1 -max_bram_cascade_height -1 -max_uram_cascade_height -1 -cascade_dsp auto -directive default -resource_sharing auto -control_set_opt_threshold auto
Starting synth_design
Using part: xc7a100tcsg324-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13136 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 692.094 ; gain = 178.512
---------------------------------------------------------------------------------
WARNING: [Synth 8-2040] formal port column of mode buffer cannot be associated with actual port column of mode out [D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/compile/Calculator.vhd:158]
INFO: [Synth 8-638] synthesizing module 'Calculator' [D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/compile/Calculator.vhd:44]
INFO: [Synth 8-3491] module 'calc_logic' declared at 'D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/calc_logic.vhd:20' bound to instance 'U1' of component 'calc_logic' [D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/compile/Calculator.vhd:118]
INFO: [Synth 8-638] synthesizing module 'calc_logic' [D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/calc_logic.vhd:36]
WARNING: [Synth 8-614] signal 'pozycja' is read in the process but is not in the sensitivity list [D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/calc_logic.vhd:65]
WARNING: [Synth 8-614] signal 'pierwsza_licza' is read in the process but is not in the sensitivity list [D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/calc_logic.vhd:65]
WARNING: [Synth 8-614] signal 'druga_liczba' is read in the process but is not in the sensitivity list [D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/calc_logic.vhd:65]
WARNING: [Synth 8-614] signal 'liczba_dodawania' is read in the process but is not in the sensitivity list [D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/calc_logic.vhd:65]
WARNING: [Synth 8-614] signal 'liczba_odejmowania' is read in the process but is not in the sensitivity list [D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/calc_logic.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'calc_logic' (1#1) [D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/calc_logic.vhd:36]
INFO: [Synth 8-3491] module 'Prescaler' declared at 'D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/Preskaler.vhd:19' bound to instance 'U2' of component 'Prescaler' [D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/compile/Calculator.vhd:132]
INFO: [Synth 8-638] synthesizing module 'Prescaler' [D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/Preskaler.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Prescaler' (2#1) [D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/Preskaler.vhd:32]
INFO: [Synth 8-3491] module 'in_calc_control' declared at 'D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/in_calc_control.vhd:29' bound to instance 'U3' of component 'in_calc_control' [D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/compile/Calculator.vhd:142]
INFO: [Synth 8-638] synthesizing module 'in_calc_control' [D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/in_calc_control.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'in_calc_control' (3#1) [D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/in_calc_control.vhd:42]
INFO: [Synth 8-3491] module 'keypad_controller' declared at 'D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/keypad_controller.vhd:29' bound to instance 'U4' of component 'keypad_controller' [D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/compile/Calculator.vhd:152]
INFO: [Synth 8-638] synthesizing module 'keypad_controller' [D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/keypad_controller.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'keypad_controller' (4#1) [D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/keypad_controller.vhd:42]
INFO: [Synth 8-3491] module 'seven_seg_disp' declared at 'D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/seven_seg_disp.vhd:29' bound to instance 'U6' of component 'seven_seg_disp' [D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/compile/Calculator.vhd:162]
INFO: [Synth 8-638] synthesizing module 'seven_seg_disp' [D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/seven_seg_disp.vhd:43]
INFO: [Synth 8-226] default block is never used [D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/seven_seg_disp.vhd:67]
INFO: [Synth 8-226] default block is never used [D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/seven_seg_disp.vhd:123]
WARNING: [Synth 8-614] signal 'stan_wyj' is read in the process but is not in the sensitivity list [D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/seven_seg_disp.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'seven_seg_disp' (5#1) [D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/seven_seg_disp.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Calculator' (6#1) [D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/compile/Calculator.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 755.320 ; gain = 241.738
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 755.320 ; gain = 241.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 755.320 ; gain = 241.738
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 870.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 870.965 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 870.965 ; gain = 357.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 870.965 ; gain = 357.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 870.965 ; gain = 357.383
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'stan_obecny_reg' in module 'calc_logic'
INFO: [Synth 8-802] inferred FSM for state register 'COLUMN_reg' in module 'keypad_controller'
INFO: [Synth 8-5544] ROM "COLUMN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "COLUMN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'stan_obecny_reg' in module 'seven_seg_disp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                poczatek |                              000 |                              000
               dodawanie |                              001 |                              001
         wynik_dodawania |                              010 |                              011
             odejmowanie |                              011 |                              010
       wynik_odejmowania |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stan_obecny_reg' using encoding 'sequential' in module 'calc_logic'
WARNING: [Synth 8-327] inferring latch for variable 'druga_liczba_reg' [D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/calc_logic.vhd:78]
WARNING: [Synth 8-327] inferring latch for variable 'pierwsza_licza_reg' [D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/calc_logic.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'liczba_dodawania_reg' [D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/calc_logic.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'liczba_odejmowania_reg' [D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/calc_logic.vhd:80]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                             1110
                 iSTATE0 |                               01 |                             1101
                 iSTATE1 |                               10 |                             1011
                 iSTATE2 |                               11 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'COLUMN_reg' using encoding 'sequential' in module 'keypad_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                seg1_dod |                              000 |                              000
                seg2_dod |                              001 |                              001
                seg3_dod |                              010 |                              010
              seg_8_stan |                              011 |                              110
                 seg1_uj |                              100 |                              011
                 seg2_uj |                              101 |                              100
                 seg3_uj |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stan_obecny_reg' using encoding 'sequential' in module 'seven_seg_disp'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 870.965 ; gain = 357.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   5 Input      8 Bit        Muxes := 4     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 3     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module calc_logic 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   5 Input      8 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 4     
Module in_calc_control 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module keypad_controller 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module seven_seg_disp 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 3     
	   7 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 870.965 ; gain = 357.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 870.965 ; gain = 357.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 870.965 ; gain = 357.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 877.043 ; gain = 363.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 881.809 ; gain = 368.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 881.809 ; gain = 368.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 881.809 ; gain = 368.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 881.809 ; gain = 368.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 881.809 ; gain = 368.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 881.809 ; gain = 368.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    25|
|3     |LUT2   |   112|
|4     |LUT3   |    29|
|5     |LUT4   |    24|
|6     |LUT5   |    30|
|7     |LUT6   |    52|
|8     |FDCE   |    97|
|9     |FDPE   |     4|
|10    |FDRE   |     8|
|11    |LD     |    32|
|12    |IBUF   |    11|
|13    |OBUF   |    35|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |   460|
|2     |  U1     |calc_logic        |   150|
|3     |  U2     |Prescaler         |   209|
|4     |  U3     |in_calc_control   |    22|
|5     |  U4     |keypad_controller |    15|
|6     |  U6     |seven_seg_disp    |    17|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 881.809 ; gain = 368.227
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 881.809 ; gain = 252.582
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 881.809 ; gain = 368.227
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 891.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 891.121 ; gain = 600.184
# report_utilization -file {Calculator_utilization_synth.rpt}
# write_edf -force {Calculator.edn}
D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/synthesis/Calculator.edn
# write_vhdl -force {Calculator.vhd}
# write_xdc -force {Calculator.xdc}
# write_checkpoint -force Calculator_synth.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 891.121 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/synthesis/Calculator_synth.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Feb  4 18:14:38 2022...
