// Seed: 73408268
module module_0 (
    input id_0,
    input logic id_1
);
  logic id_2;
  assign id_2 = 1;
  assign id_2 = id_1;
  integer id_3;
  logic   id_4;
  logic id_5, id_6;
  logic id_7;
  type_34(
      1'b0, id_3
  );
  assign id_7 = id_5;
  logic id_8 (
      1,
      1,
      id_6,
      1'b0 - 1,
      1
  );
  logic id_9;
  logic id_10;
  assign id_4 = id_2;
  logic id_11;
  logic
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26;
  logic id_27;
  specify
    (id_28 => id_29[1]) = 1;
  endspecify
  assign id_22 = 0 << id_27;
endmodule
