# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Example_FSM.srcs/sources_1/new/fsm_top.vhd" \
"../../../../Example_FSM.srcs/sim_1/new/top_sim.vhd" \

# Do not sort compile order
nosort
