# Reading D:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do and_gate_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/FPGA/and_gate/src {D:/FPGA/and_gate/src/and_gate.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module and_gate
# 
# Top level modules:
# 	and_gate
# vlog -vlog01compat -work work +incdir+D:/FPGA/and_gate/src {D:/FPGA/and_gate/src/top1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module top1
# 
# Top level modules:
# 	top1
# 
# vlog -vlog01compat -work work +incdir+D:/FPGA/and_gate/prj/../sim {D:/FPGA/and_gate/prj/../sim/top1_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module top1_tb
# 
# Top level modules:
# 	top1_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  top1_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps top1_tb 
# Loading work.top1_tb
# Loading work.top1
# Loading work.and_gate
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break in Module top1_tb at D:/FPGA/and_gate/prj/../sim/top1_tb.v line 50
# Simulation Breakpoint: Break in Module top1_tb at D:/FPGA/and_gate/prj/../sim/top1_tb.v line 50
# MACRO ./and_gate_run_msim_rtl_verilog.do PAUSED at line 18
