-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_503_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ctr : IN STD_LOGIC_VECTOR (7 downto 0);
    buf_r_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buf_r_ce0 : OUT STD_LOGIC;
    buf_r_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buf_r_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buf_r_ce1 : OUT STD_LOGIC;
    buf_r_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    tmp1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    tmp1_ce0 : OUT STD_LOGIC;
    tmp1_we0 : OUT STD_LOGIC;
    tmp1_d0 : OUT STD_LOGIC_VECTOR (22 downto 0);
    ctr_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    ctr_1_out_ap_vld : OUT STD_LOGIC;
    ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_503_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv8_A9 : STD_LOGIC_VECTOR (7 downto 0) := "10101001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv23_7FE001 : STD_LOGIC_VECTOR (22 downto 0) := "11111111110000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal i_reg_264 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_load_fu_139_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ctr_9_reg_269 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln503_fu_159_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln503_reg_276 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln503_fu_165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln503_reg_281 : STD_LOGIC_VECTOR (0 downto 0);
    signal buf_load_reg_295 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal buf_load_1_reg_300 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_UnifiedRetVal_phi_fu_131_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal UnifiedRetVal_reg_127 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal i_18_cast_fu_171_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln507_fu_182_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln508_fu_192_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln511_fu_216_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln510_fu_210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_17_fu_60 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln514_fu_240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ctr_1_fu_64 : STD_LOGIC_VECTOR (31 downto 0);
    signal ctr_10_fu_220_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ctr_cast_fu_142_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_ctr_11 : STD_LOGIC_VECTOR (31 downto 0);
    signal t_fu_201_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln507_fu_176_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln508_fu_187_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln509_fu_197_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_fu_230_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_return_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_preg <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    ap_return_preg <= ap_phi_mux_UnifiedRetVal_phi_fu_131_p4;
                end if; 
            end if;
        end if;
    end process;


    UnifiedRetVal_reg_127_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln503_reg_281 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                UnifiedRetVal_reg_127 <= ap_const_lv1_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                UnifiedRetVal_reg_127 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    ctr_1_fu_64_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                ctr_1_fu_64 <= ctr_cast_fu_142_p1;
            elsif (((icmp_ln503_reg_281 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln510_fu_210_p2 = ap_const_lv1_1))) then 
                ctr_1_fu_64 <= ctr_10_fu_220_p2;
            end if; 
        end if;
    end process;

    i_17_fu_60_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_17_fu_60 <= ap_const_lv8_0;
            elsif (((icmp_ln503_reg_281 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln514_fu_240_p2 = ap_const_lv1_1))) then 
                i_17_fu_60 <= add_ln503_reg_276;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln503_reg_276 <= add_ln503_fu_159_p2;
                ctr_9_reg_269 <= grp_load_fu_139_p1;
                i_reg_264 <= i_17_fu_60;
                icmp_ln503_reg_281 <= icmp_ln503_fu_165_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln503_reg_281 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                buf_load_1_reg_300 <= buf_r_q0;
                buf_load_reg_295 <= buf_r_q1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln503_reg_281, ap_CS_fsm_state4, icmp_ln514_fu_240_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln503_reg_281 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln514_fu_240_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif (((icmp_ln503_reg_281 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    add_ln503_fu_159_p2 <= std_logic_vector(unsigned(i_17_fu_60) + unsigned(ap_const_lv8_3));
    add_ln507_fu_176_p2 <= std_logic_vector(unsigned(i_17_fu_60) + unsigned(ap_const_lv8_1));
    add_ln508_fu_187_p2 <= std_logic_vector(unsigned(i_reg_264) + unsigned(ap_const_lv8_2));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_UnifiedRetVal_phi_fu_131_p4_assign_proc : process(icmp_ln503_reg_281, UnifiedRetVal_reg_127, ap_CS_fsm_state5)
    begin
        if (((icmp_ln503_reg_281 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_phi_mux_UnifiedRetVal_phi_fu_131_p4 <= ap_const_lv1_0;
        else 
            ap_phi_mux_UnifiedRetVal_phi_fu_131_p4 <= UnifiedRetVal_reg_127;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_assign_proc : process(ap_phi_mux_UnifiedRetVal_phi_fu_131_p4, ap_CS_fsm_state5, ap_return_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ap_return <= ap_phi_mux_UnifiedRetVal_phi_fu_131_p4;
        else 
            ap_return <= ap_return_preg;
        end if; 
    end process;


    ap_sig_allocacmp_ctr_11_assign_proc : process(icmp_ln503_reg_281, ap_CS_fsm_state4, icmp_ln510_fu_210_p2, ctr_1_fu_64, ctr_10_fu_220_p2)
    begin
        if (((icmp_ln503_reg_281 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln510_fu_210_p2 = ap_const_lv1_1))) then 
            ap_sig_allocacmp_ctr_11 <= ctr_10_fu_220_p2;
        else 
            ap_sig_allocacmp_ctr_11 <= ctr_1_fu_64;
        end if; 
    end process;


    buf_r_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, zext_ln507_fu_182_p1, zext_ln508_fu_192_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_r_address0 <= zext_ln508_fu_192_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_r_address0 <= zext_ln507_fu_182_p1(8 - 1 downto 0);
        else 
            buf_r_address0 <= "XXXXXXXX";
        end if; 
    end process;

    buf_r_address1 <= i_18_cast_fu_171_p1(8 - 1 downto 0);

    buf_r_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            buf_r_ce0 <= ap_const_logic_1;
        else 
            buf_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_r_ce1_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_r_ce1 <= ap_const_logic_1;
        else 
            buf_r_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    ctr_10_fu_220_p2 <= std_logic_vector(unsigned(ctr_9_reg_269) + unsigned(ap_const_lv32_1));
    ctr_1_out <= ctr_9_reg_269;

    ctr_1_out_ap_vld_assign_proc : process(icmp_ln503_reg_281, ap_CS_fsm_state6, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((icmp_ln503_reg_281 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            ctr_1_out_ap_vld <= ap_const_logic_1;
        else 
            ctr_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    ctr_cast_fu_142_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ctr),32));

    grp_load_fu_139_p1_assign_proc : process(ap_CS_fsm_state2, icmp_ln503_reg_281, ap_CS_fsm_state4, ctr_1_fu_64, ap_sig_allocacmp_ctr_11)
    begin
        if (((icmp_ln503_reg_281 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            grp_load_fu_139_p1 <= ap_sig_allocacmp_ctr_11;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_load_fu_139_p1 <= ctr_1_fu_64;
        else 
            grp_load_fu_139_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    i_18_cast_fu_171_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_17_fu_60),64));
    icmp_ln503_fu_165_p2 <= "1" when (unsigned(add_ln503_fu_159_p2) < unsigned(ap_const_lv8_A9)) else "0";
    icmp_ln510_fu_210_p2 <= "1" when (unsigned(t_fu_201_p4) < unsigned(ap_const_lv23_7FE001)) else "0";
    icmp_ln514_fu_240_p2 <= "1" when (tmp_fu_230_p4 = ap_const_lv24_0) else "0";
    t_fu_201_p4 <= ((trunc_ln509_fu_197_p1 & buf_load_1_reg_300) & buf_load_reg_295);
    tmp1_address0 <= zext_ln511_fu_216_p1(8 - 1 downto 0);

    tmp1_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp1_ce0 <= ap_const_logic_1;
        else 
            tmp1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp1_d0 <= t_fu_201_p4;

    tmp1_we0_assign_proc : process(icmp_ln503_reg_281, ap_CS_fsm_state4, icmp_ln510_fu_210_p2)
    begin
        if (((icmp_ln503_reg_281 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln510_fu_210_p2 = ap_const_lv1_1))) then 
            tmp1_we0 <= ap_const_logic_1;
        else 
            tmp1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_fu_230_p4 <= grp_load_fu_139_p1(31 downto 8);
    trunc_ln509_fu_197_p1 <= buf_r_q0(7 - 1 downto 0);
    zext_ln507_fu_182_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln507_fu_176_p2),64));
    zext_ln508_fu_192_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln508_fu_187_p2),64));
    zext_ln511_fu_216_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ctr_9_reg_269),64));
end behav;
