# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/Modelsim/Module tests.mpf}
# Loading project Module tests
# vcom -work work -2002 -explicit -stats=none C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/RegisterBank.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity RegisterBank
# -- Compiling architecture behaviour of RegisterBank
# ** Error: C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/RegisterBank.vhd(25): (vcom-1136) Unknown identifier "sys_clk".
# ** Error: C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/RegisterBank.vhd(25): Expression is not a signal.
# ** Error: C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/RegisterBank.vhd(27): (vcom-1136) Unknown identifier "sys_clk".
# ** Error: C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/RegisterBank.vhd(29): near "reg_map": (vcom-1576) expecting GENERATE or THEN or USE.
# ** Error: C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/RegisterBank.vhd(33): near "if": (vcom-1576) expecting PROCESS.
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/RegisterBank.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity RegisterBank
# -- Compiling architecture behaviour of RegisterBank
# ** Error: C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/RegisterBank.vhd(30): near "reg_map": (vcom-1576) expecting GENERATE or THEN or USE.
# ** Error: C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/RegisterBank.vhd(34): near "if": (vcom-1576) expecting PROCESS.
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/RegisterBank.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity RegisterBank
# -- Compiling architecture behaviour of RegisterBank
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/Modelsim/RegisterBank_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegisterBank_tb
# -- Compiling architecture testbench of RegisterBank_tb
# ** Error: C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/Modelsim/RegisterBank_tb.vhd(50): Illegal target for signal assignment.
# ** Error: C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/Modelsim/RegisterBank_tb.vhd(50): (vcom-1136) Unknown identifier "cy_in".
# ** Error: C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/Modelsim/RegisterBank_tb.vhd(61): near "EOF": syntax error
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/Modelsim/RegisterBank_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegisterBank_tb
# -- Compiling architecture testbench of RegisterBank_tb
# ** Error: C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/Modelsim/RegisterBank_tb.vhd(60): near "EOF": syntax error
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/Modelsim/RegisterBank_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegisterBank_tb
# -- Compiling architecture testbench of RegisterBank_tb
# ** Error: C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/Modelsim/RegisterBank_tb.vhd(60): near "EOF": syntax error
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/Modelsim/RegisterBank_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegisterBank_tb
# -- Compiling architecture testbench of RegisterBank_tb
# ** Error: C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/Modelsim/RegisterBank_tb.vhd(62): Labels do not match: 'testbench' and 'behaviour'.
# ** Error (suppressible): C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/Modelsim/RegisterBank_tb.vhd(47): (vcom-1272) Length of expected is 7; length of actual is 6.
# ** Error (suppressible): C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/Modelsim/RegisterBank_tb.vhd(49): (vcom-1272) Length of expected is 7; length of actual is 6.
# ** Error: C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/Modelsim/RegisterBank_tb.vhd(62): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/Modelsim/RegisterBank_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegisterBank_tb
# -- Compiling architecture testbench of RegisterBank_tb
# ** Error (suppressible): C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/Modelsim/RegisterBank_tb.vhd(47): (vcom-1272) Length of expected is 7; length of actual is 6.
# ** Error (suppressible): C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/Modelsim/RegisterBank_tb.vhd(49): (vcom-1272) Length of expected is 7; length of actual is 6.
# ** Error: C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/Modelsim/RegisterBank_tb.vhd(62): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/RegisterBank.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity RegisterBank
# -- Compiling architecture behaviour of RegisterBank
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/Modelsim/RegisterBank_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegisterBank_tb
# -- Compiling architecture testbench of RegisterBank_tb
# 
# 
vsim -gui work.registerbank_tb
# vsim -gui work.registerbank_tb 
# Start time: 11:47:53 on May 20,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.registerbank_tb(testbench)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.registerbank(behaviour)
add wave -position insertpoint sim:/registerbank_tb/*
add wave -position insertpoint sim:/registerbank_tb/dut/*
run -all
quit -sim
# End time: 11:51:04 on May 20,2020, Elapsed time: 0:03:11
# Errors: 0, Warnings: 0
