# //  ModelSim SE-64 2021.3 Jul 13 2021 Linux 4.18.0-477.27.1.el8_8.x86_64
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:52:51 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/if/uart_if.sv 
# -- Compiling interface uart_if
# 
# Top level modules:
# 	--none--
# End time: 15:52:51 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:52:51 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:52:51 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:52:51 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart.sv 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 15:52:51 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:52:51 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart_rx.sv 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 15:52:51 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:52:51 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart_tx.sv 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 15:52:51 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:52:51 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/mem.sv 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 15:52:52 on Nov 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:52:52 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./testbench-modelsim/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 15:52:52 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 15:52:52 on Nov 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ./testbench-modelsim/tb.sv(68): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 5, found 4.
# ** Warning: ./testbench-modelsim/tb.sv(68): (vopt-2718) [TFMPC] - Missing connection for port 'states_led'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.uart_if(fast__1)
# Loading work.uart_if(fast__2)
# Loading work.ram(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:56:29 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/if/uart_if.sv 
# -- Compiling interface uart_if
# 
# Top level modules:
# 	--none--
# End time: 15:56:29 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:56:29 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:56:30 on Nov 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:56:30 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart.sv 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 15:56:30 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:56:30 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart_rx.sv 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 15:56:30 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:56:30 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart_tx.sv 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 15:56:30 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:56:30 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/mem.sv 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 15:56:30 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:56:30 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./testbench-modelsim/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 15:56:30 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:56:31 on Nov 06,2023, Elapsed time: 0:03:39
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 15:56:31 on Nov 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ./testbench-modelsim/tb.sv(68): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 5, found 4.
# ** Warning: ./testbench-modelsim/tb.sv(68): (vopt-2718) [TFMPC] - Missing connection for port 'states_led'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.uart_if(fast__1)
# Loading work.uart_if(fast__2)
# Loading work.ram(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:58:51 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/if/uart_if.sv 
# -- Compiling interface uart_if
# 
# Top level modules:
# 	--none--
# End time: 15:58:51 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:58:51 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:58:51 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:58:51 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart.sv 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 15:58:51 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:58:51 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart_rx.sv 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 15:58:51 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:58:51 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart_tx.sv 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 15:58:51 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:58:51 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/mem.sv 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 15:58:51 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:58:51 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./testbench-modelsim/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 15:58:52 on Nov 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:58:52 on Nov 06,2023, Elapsed time: 0:02:21
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 15:58:52 on Nov 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ./testbench-modelsim/tb.sv(68): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 5, found 4.
# ** Warning: ./testbench-modelsim/tb.sv(68): (vopt-2718) [TFMPC] - Missing connection for port 'states_led'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.uart_if(fast__1)
# Loading work.uart_if(fast__2)
# Loading work.ram(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:01:43 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/if/uart_if.sv 
# -- Compiling interface uart_if
# 
# Top level modules:
# 	--none--
# End time: 16:01:43 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:01:43 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:01:43 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:01:43 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart.sv 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 16:01:44 on Nov 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:01:44 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart_rx.sv 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 16:01:44 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:01:44 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart_tx.sv 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 16:01:44 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:01:44 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/mem.sv 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 16:01:44 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:01:44 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./testbench-modelsim/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:01:44 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:01:45 on Nov 06,2023, Elapsed time: 0:02:53
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 16:01:45 on Nov 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.uart_if(fast__1)
# Loading work.uart_if(fast__2)
# Loading work.ram(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:03:37 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/if/uart_if.sv 
# -- Compiling interface uart_if
# 
# Top level modules:
# 	--none--
# End time: 16:03:37 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:03:37 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/top.sv 
# -- Compiling module top
# ** Error: ./design-modules/top.sv(40): (vlog-2730) Undefined variable: 'tx_inst'.
# ** Error: (vlog-13069) ./design-modules/top.sv(41): near "rx_inst": syntax error, unexpected IDENTIFIER, expecting ':'.
# ** Error: (vlog-13069) ./design-modules/top.sv(101): near "endcase": syntax error, unexpected endcase.
# ** Error: ./design-modules/top.sv(49): 'init' already exists; must not be redefined as a named block
# ** Error: ./design-modules/top.sv(55): 'receiving' already exists; must not be redefined as a named block
# ** Error: ./design-modules/top.sv(71): 'sending' already exists; must not be redefined as a named block
# ** Error: ./design-modules/top.sv(91): 'pre_receiving' already exists; must not be redefined as a named block
# ** Error: ./design-modules/top.sv(94): 'mem_dout_time' already exists; must not be redefined as a named block
# ** Error: ./design-modules/top.sv(97): 'pre_sending' already exists; must not be redefined as a named block
# ** Error: ./design-modules/top.sv(104): (vlog-13205) Syntax error found in the scope following 'mem_addr'. Is there a missing '::'?
# End time: 16:03:37 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vlog failed.
# Error in macro ./sim.do line 5
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vlog failed.
#     while executing
# "vlog -work work -sv ./design-modules/top.sv"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:04:03 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/if/uart_if.sv 
# -- Compiling interface uart_if
# 
# Top level modules:
# 	--none--
# End time: 16:04:03 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:04:03 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/top.sv 
# -- Compiling module top
# ** Error: ./design-modules/top.sv(40): (vlog-2730) Undefined variable: 'tx_inst'.
# ** Error: (vlog-13069) ./design-modules/top.sv(41): near "rx_inst": syntax error, unexpected IDENTIFIER, expecting ':'.
# ** Error: (vlog-13069) ./design-modules/top.sv(101): near "endcase": syntax error, unexpected endcase.
# ** Error: ./design-modules/top.sv(49): 'init' already exists; must not be redefined as a named block
# ** Error: ./design-modules/top.sv(55): 'receiving' already exists; must not be redefined as a named block
# ** Error: ./design-modules/top.sv(71): 'sending' already exists; must not be redefined as a named block
# ** Error: ./design-modules/top.sv(91): 'pre_receiving' already exists; must not be redefined as a named block
# ** Error: ./design-modules/top.sv(94): 'mem_dout_time' already exists; must not be redefined as a named block
# ** Error: ./design-modules/top.sv(97): 'pre_sending' already exists; must not be redefined as a named block
# ** Error: ./design-modules/top.sv(104): (vlog-13205) Syntax error found in the scope following 'mem_addr'. Is there a missing '::'?
# End time: 16:04:03 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vlog failed.
# Error in macro ./sim.do line 5
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vlog failed.
#     while executing
# "vlog -work work -sv ./design-modules/top.sv"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:04:26 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/if/uart_if.sv 
# -- Compiling interface uart_if
# 
# Top level modules:
# 	--none--
# End time: 16:04:26 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:04:26 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:04:26 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:04:26 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart.sv 
# -- Compiling module uart
# ** Error: (vlog-13069) ./design-modules/uart.sv(37): near ",": syntax error, unexpected ',', expecting ';'.
# End time: 16:04:27 on Nov 06,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vlog failed.
# Error in macro ./sim.do line 6
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vlog failed.
#     while executing
# "vlog -work work -sv ./design-modules/uart.sv"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:04:50 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/if/uart_if.sv 
# -- Compiling interface uart_if
# 
# Top level modules:
# 	--none--
# End time: 16:04:50 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:04:50 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:04:50 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:04:50 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart.sv 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 16:04:50 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:04:50 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart_rx.sv 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 16:04:50 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:04:50 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart_tx.sv 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 16:04:50 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:04:50 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/mem.sv 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 16:04:50 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:04:50 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./testbench-modelsim/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:04:50 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:04:52 on Nov 06,2023, Elapsed time: 0:03:07
# Errors: 3, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 16:04:52 on Nov 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ./testbench-modelsim/tb.sv(68): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 5, found 4.
# ** Warning: ./testbench-modelsim/tb.sv(68): (vopt-2718) [TFMPC] - Missing connection for port 'states_led'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.uart_if(fast__1)
# Loading work.uart_if(fast__2)
# Loading work.ram(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:08:02 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/if/uart_if.sv 
# -- Compiling interface uart_if
# 
# Top level modules:
# 	--none--
# End time: 16:08:02 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:08:02 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:08:02 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:08:02 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart.sv 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 16:08:02 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:08:02 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart_rx.sv 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 16:08:02 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:08:02 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart_tx.sv 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 16:08:02 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:08:02 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/mem.sv 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 16:08:03 on Nov 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:08:03 on Nov 06,2023
# vlog -reportprogress 300 -work work -sv ./testbench-modelsim/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:08:03 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:08:03 on Nov 06,2023, Elapsed time: 0:03:11
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 16:08:03 on Nov 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ./testbench-modelsim/tb.sv(68): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 5, found 4.
# ** Warning: ./testbench-modelsim/tb.sv(68): (vopt-2718) [TFMPC] - Missing connection for port 'states_led'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.uart_if(fast__1)
# Loading work.uart_if(fast__2)
# Loading work.ram(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 09:58:58 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/if/uart_if.sv 
# -- Compiling interface uart_if
# 
# Top level modules:
# 	--none--
# End time: 09:58:58 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 09:58:58 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 09:58:58 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 09:58:58 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart.sv 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 09:58:59 on Nov 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 09:58:59 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart_rx.sv 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 09:58:59 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 09:58:59 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart_tx.sv 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 09:58:59 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 09:58:59 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/mem.sv 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 09:58:59 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 09:58:59 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./testbench-modelsim/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 09:58:59 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:59:00 on Nov 07,2023, Elapsed time: 17:50:57
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 09:59:00 on Nov 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ./testbench-modelsim/tb.sv(68): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 5, found 4.
# ** Warning: ./testbench-modelsim/tb.sv(68): (vopt-2718) [TFMPC] - Missing connection for port 'states_led'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.uart_if(fast__1)
# Loading work.uart_if(fast__2)
# Loading work.ram(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/lucas.damo/Documents/netfpgaSUME/uart-sume/uart-256-old/uart-256/wave.do
ls
# constraints
# design-modules
# FPGA-special-modules
# makefile
# modelsim.ini
# README.md
# sim.do
# testbench-modelsim
# transcript
# vsim.wlf
# wave2.do
# wave.do
# work
cat sim.do
# vlib work
# vmap work work
# 
# vlog -work work -sv ./design-modules/if/uart_if.sv
# vlog -work work -sv ./design-modules/top.sv
# vlog -work work -sv ./design-modules/uart.sv
# vlog -work work -sv ./design-modules/uart_rx.sv
# vlog -work work -sv ./design-modules/uart_tx.sv
# vlog -work work -sv ./design-modules/mem.sv
# vlog -work work -sv ./testbench-modelsim/tb.sv 
# 
# 
# 
#vlog -work work -sv ./FPGA-special-modules/edge_detector.sv
#vlog -work work -v ./FPGA-special-modules/dspl_drv_NexysA7.v
# 
# vsim -voptargs=+acc=lprn -t ns work.tb
# 
# do wave.do
# 
# run 65 ms
# 
vlog testbench-modelsim/tb.sv
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:04:31 on Nov 07,2023
# vlog -reportprogress 300 testbench-modelsim/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:04:31 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: testbench-modelsim/tb.sv(68): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 5, found 4.
# ** Warning: testbench-modelsim/tb.sv(68): (vopt-2718) [TFMPC] - Missing connection for port 'states_led'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.uart_if(fast__1)
# Loading work.uart_if(fast__2)
# Loading work.ram(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
run 10ns
vlog testbench-modelsim/tb.sv
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:06:23 on Nov 07,2023
# vlog -reportprogress 300 testbench-modelsim/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:06:23 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: testbench-modelsim/tb.sv(68): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 5, found 4.
# ** Warning: testbench-modelsim/tb.sv(68): (vopt-2718) [TFMPC] - Missing connection for port 'states_led'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.uart_if(fast__1)
# Loading work.uart_if(fast__2)
# Loading work.ram(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
run 10ns
rm work
# /usr/bin/rm: cannot remove 'work': Is a directory
rm -rf work
quit -sim
# End time: 10:08:39 on Nov 07,2023, Elapsed time: 0:09:39
# Errors: 0, Warnings: 2
do sim.do
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:08:43 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/if/uart_if.sv 
# -- Compiling interface uart_if
# 
# Top level modules:
# 	--none--
# End time: 10:08:44 on Nov 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:08:44 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 10:08:44 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:08:44 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart.sv 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 10:08:44 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:08:44 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart_rx.sv 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 10:08:44 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:08:44 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart_tx.sv 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 10:08:44 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:08:44 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/mem.sv 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 10:08:44 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:08:44 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./testbench-modelsim/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:08:44 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 10:08:44 on Nov 07,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ./testbench-modelsim/tb.sv(64): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 5, found 4.
# ** Warning: ./testbench-modelsim/tb.sv(64): (vopt-2718) [TFMPC] - Missing connection for port 'states_led'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.uart_if(fast__1)
# Loading work.uart_if(fast__2)
# Loading work.ram(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
quit -sim
# End time: 10:09:35 on Nov 07,2023, Elapsed time: 0:00:51
# Errors: 0, Warnings: 2
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:10:10 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/if/uart_if.sv 
# -- Compiling interface uart_if
# 
# Top level modules:
# 	--none--
# End time: 10:10:10 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:10:10 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 10:10:10 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:10:10 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart.sv 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 10:10:10 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:10:10 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart_rx.sv 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 10:10:10 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:10:10 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart_tx.sv 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 10:10:10 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:10:10 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/mem.sv 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 10:10:11 on Nov 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:10:11 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./testbench-modelsim/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:10:11 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb 
# Start time: 10:10:11 on Nov 07,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_rx(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "top(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_tx(fast)".
# ** Warning: ./testbench-modelsim/tb.sv(64): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 5, found 4.
# ** Warning: ./testbench-modelsim/tb.sv(64): (vopt-2718) [TFMPC] - Missing connection for port 'states_led'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.uart_if(fast__1)
# Loading work.uart_if(fast__2)
# Loading work.ram(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
run 50 ms
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:21:56 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/if/uart_if.sv 
# -- Compiling interface uart_if
# 
# Top level modules:
# 	--none--
# End time: 10:21:56 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:21:56 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 10:21:56 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:21:56 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart.sv 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 10:21:57 on Nov 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:21:57 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart_rx.sv 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 10:21:57 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:21:57 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart_tx.sv 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 10:21:57 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:21:57 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/mem.sv 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 10:21:57 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:21:57 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./testbench-modelsim/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:21:57 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:21:58 on Nov 07,2023, Elapsed time: 0:11:47
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb 
# Start time: 10:21:58 on Nov 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "top(fast)".
# ** Warning: ./testbench-modelsim/tb.sv(64): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 5, found 4.
# ** Warning: ./testbench-modelsim/tb.sv(64): (vopt-2718) [TFMPC] - Missing connection for port 'states_led'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.uart_if(fast__1)
# Loading work.uart_if(fast__2)
# Loading work.ram(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:46:34 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/if/uart_if.sv 
# -- Compiling interface uart_if
# 
# Top level modules:
# 	--none--
# End time: 10:46:34 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:46:34 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 10:46:34 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:46:34 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart.sv 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 10:46:35 on Nov 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:46:35 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart_rx.sv 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 10:46:35 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:46:35 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart_tx.sv 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 10:46:35 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:46:35 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/mem.sv 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 10:46:35 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:46:35 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./testbench-modelsim/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:46:35 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:46:36 on Nov 07,2023, Elapsed time: 0:24:38
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb 
# Start time: 10:46:36 on Nov 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "top(fast)".
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.uart_if(fast__1)
# Loading work.uart_if(fast__2)
# Loading work.ram(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:56:22 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/if/uart_if.sv 
# -- Compiling interface uart_if
# 
# Top level modules:
# 	--none--
# End time: 10:56:22 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:56:22 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 10:56:22 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:56:22 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart.sv 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 10:56:23 on Nov 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:56:23 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart_rx.sv 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 10:56:23 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:56:23 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart_tx.sv 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 10:56:23 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:56:23 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/mem.sv 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 10:56:23 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:56:23 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./testbench-modelsim/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:56:23 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:56:24 on Nov 07,2023, Elapsed time: 0:09:48
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb 
# Start time: 10:56:24 on Nov 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "top(fast)".
# ** Warning: ./testbench-modelsim/tb.sv(67): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 5, found 4.
# ** Warning: ./testbench-modelsim/tb.sv(67): (vopt-2718) [TFMPC] - Missing connection for port 'states_led'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.uart_if(fast__1)
# Loading work.uart_if(fast__2)
# Loading work.ram(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
add wave -position end  sim:/tb/cont
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/lucas.damo/Documents/netfpgaSUME/uart-sume/uart-256-old/uart-256/wave.do
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:58:17 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/if/uart_if.sv 
# -- Compiling interface uart_if
# 
# Top level modules:
# 	--none--
# End time: 10:58:17 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:58:17 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 10:58:17 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:58:17 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart.sv 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 10:58:17 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:58:17 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart_rx.sv 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 10:58:17 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:58:17 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart_tx.sv 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 10:58:18 on Nov 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:58:18 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/mem.sv 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 10:58:18 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:58:18 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./testbench-modelsim/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:58:18 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:58:19 on Nov 07,2023, Elapsed time: 0:01:55
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb 
# Start time: 10:58:19 on Nov 07,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.uart_if(fast__1)
# Loading work.uart_if(fast__2)
# Loading work.ram(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:59:37 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/if/uart_if.sv 
# -- Compiling interface uart_if
# 
# Top level modules:
# 	--none--
# End time: 10:59:37 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:59:37 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 10:59:37 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:59:37 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart.sv 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 10:59:37 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:59:37 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart_rx.sv 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 10:59:37 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:59:37 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart_tx.sv 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 10:59:37 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:59:37 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/mem.sv 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 10:59:38 on Nov 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 10:59:38 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./testbench-modelsim/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:59:38 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:59:38 on Nov 07,2023, Elapsed time: 0:01:19
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb 
# Start time: 10:59:38 on Nov 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ./testbench-modelsim/tb.sv(67): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 5, found 4.
# ** Warning: ./testbench-modelsim/tb.sv(67): (vopt-2718) [TFMPC] - Missing connection for port 'states_led'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.uart_if(fast__1)
# Loading work.uart_if(fast__2)
# Loading work.ram(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 11:09:01 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/if/uart_if.sv 
# -- Compiling interface uart_if
# 
# Top level modules:
# 	--none--
# End time: 11:09:01 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 11:09:01 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 11:09:01 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 11:09:01 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart.sv 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 11:09:01 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 11:09:01 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart_rx.sv 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 11:09:01 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 11:09:01 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/uart_tx.sv 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 11:09:01 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 11:09:01 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./design-modules/mem.sv 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 11:09:02 on Nov 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 11:09:02 on Nov 07,2023
# vlog -reportprogress 300 -work work -sv ./testbench-modelsim/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 11:09:02 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:09:02 on Nov 07,2023, Elapsed time: 0:09:24
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb 
# Start time: 11:09:02 on Nov 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "top(fast)".
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.uart_if(fast__1)
# Loading work.uart_if(fast__2)
# Loading work.ram(fast)
# Loading work.uart(fast)
# Loading work.uart_tx(fast)
# Loading work.uart_rx(fast)
