// Seed: 2178969034
module module_0;
  assign id_1 = 1'b0;
  assign module_1.id_21 = 0;
  id_2 :
  assert property (@(1'b0) id_2)
  else begin : LABEL_0
    id_1 <= 1;
  end
  always if (id_2) @(*);
  always_latch id_1 = 1 & (1) & ~id_1;
endmodule
module module_1 (
    output supply1 id_0
    , id_23,
    output supply0 id_1,
    output supply1 id_2,
    input supply0 id_3,
    output supply1 id_4,
    output tri id_5,
    output wor id_6,
    output wor id_7,
    input wire id_8,
    input wand id_9,
    output tri id_10
    , id_24,
    input uwire id_11,
    input uwire id_12,
    input wor id_13,
    input wand id_14,
    output wor id_15,
    output uwire id_16,
    input tri1 id_17,
    input tri id_18,
    input wand id_19,
    input supply1 id_20,
    input wand id_21
);
  assign id_2 = id_19;
  and primCall (
      id_0,
      id_11,
      id_12,
      id_13,
      id_14,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_23,
      id_24,
      id_3,
      id_8,
      id_9
  );
  module_0 modCall_1 ();
  assign id_0 = 1'b0;
endmodule
