#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Sat Oct 12 16:06:20 2019
# Process ID: 20548
# Current directory: C:/wrk/ETH_ToE_Github/ug871-design-files/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog
# Command line: vivado.exe -source open_wave.tcl
# Log file: C:/wrk/ETH_ToE_Github/ug871-design-files/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog/vivado.log
# Journal file: C:/wrk/ETH_ToE_Github/ug871-design-files/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog\vivado.jou
#-----------------------------------------------------------
start_gui
source open_wave.tcl
# current_fileset
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
current_fileset: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 788.629 ; gain = 149.215
# open_wave_database matrixmul.wdb
open_wave_config C:/wrk/ETH_ToE_Github/ug871-design-files/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog/matrixmul.wcfg
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 14 16:46:32 2019...
