Drill report for Ideal OR Diode.kicad_pcb
Created on 2024-04-15T20:02:38-0700

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'Ideal OR Diode-PTH.drl' contains
    plated through holes:
    =============================================================
    T1  0.300mm  0.0118"  (160 holes)
    T2  0.500mm  0.0197"  (3 holes)
    T3  1.600mm  0.0630"  (12 holes)

    Total plated holes count 175


Drill file 'Ideal OR Diode-NPTH.drl' contains
    unplated through holes:
    =============================================================
    T1  2.200mm  0.0866"  (4 holes)

    Total unplated holes count 4
