// Seed: 1857862980
module module_0 (
    output wand id_0,
    input wand id_1,
    output supply0 id_2,
    input wand id_3,
    input tri1 id_4,
    input wire id_5,
    input wor id_6,
    output uwire id_7,
    input tri0 id_8,
    output wand id_9
    , id_23 = 1,
    input tri1 id_10,
    output tri1 id_11,
    output wor id_12,
    output supply0 id_13,
    output wor id_14,
    output supply0 id_15,
    output supply0 id_16,
    output wor id_17,
    output wor id_18,
    input supply0 id_19,
    input supply1 id_20,
    input supply0 id_21
);
  logic [7:0] id_25, id_26;
  assign id_26[1'd0] = 1;
  assign module_1.type_0 = 0;
  wire id_27;
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    output wor id_2,
    input wand id_3
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_0,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_0,
      id_3,
      id_1,
      id_1,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_3,
      id_3,
      id_3
  );
endmodule
