{
  "design": {
    "design_info": {
      "boundary_crc": "0xB020785328708BD6",
      "device": "xc7z010clg400-1",
      "name": "DataROM",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "DataROM": ""
    },
    "ports": {
      "Address": {
        "direction": "I",
        "left": "10",
        "right": "0"
      },
      "Clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "DataROM_clka_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "DataOut": {
        "direction": "O",
        "left": "15",
        "right": "0"
      }
    },
    "components": {
      "DataROM": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "DataROM_blk_mem_gen_0_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../Sine.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "Write_Width_A": {
            "value": "16"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      }
    },
    "nets": {
      "addra_0_1": {
        "ports": [
          "Address",
          "DataROM/addra"
        ]
      },
      "clka_0_1": {
        "ports": [
          "Clk",
          "DataROM/clka"
        ]
      },
      "DataROM_douta": {
        "ports": [
          "DataROM/douta",
          "DataOut"
        ]
      }
    }
  }
}