
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.40000000000000000000;
2.40000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_1_16_0";
mvm_20_1_16_0
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_1_16_0'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_1_16_0' with
	the parameters "20,1,16,0". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p1_b16_g0 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p1_b16_g0' with
	the parameters "9,399". (HDL-193)

Inferred memory devices in process
	in routine increaser_b9_TOP399 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p1_b16_g0' with
	the parameters "20,20,16,0|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row20_n_col20_b16_g0 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row20_n_col20_b16_g0' with
	the parameters "16,400". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row20_n_col20_b16_g0' with
	the parameters "16,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row20_n_col20_b16_g0' with
	the parameters "32,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row20_n_col20_b16_g0' with
	the parameters "16,0". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:27: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:34: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g0 line 29 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE400' with
	the parameters "16,400,9". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE400_LOGSIZE9 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE400_LOGSIZE9 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE20' with
	the parameters "16,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE20' with
	the parameters "32,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 242 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b32_SIZE20_LOGSIZE5'
  Processing 'seqMemory_b32_SIZE20'
  Processing 'memory_b16_SIZE20_LOGSIZE5'
  Processing 'seqMemory_b16_SIZE20'
  Processing 'increaser_b9_TOP399_0'
  Processing 'memory_b16_SIZE400_LOGSIZE9'
  Processing 'seqMemory_b16_SIZE400'
  Processing 'singlepath_n_row20_n_col20_b16_g0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'multipath_k20_p1_b16_g0'
  Processing 'mvm_20_1_16_0'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g0_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b9_TOP399_1_DW01_inc_0'
  Processing 'increaser_b9_TOP399_0_DW01_inc_0'
  Mapping 'mac_b16_g0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:52   72817.5      1.16     184.5     171.0                          
    0:00:52   72817.5      1.16     184.5     171.0                          
    0:00:52   72817.5      1.16     184.5     171.0                          
    0:00:52   72815.4      1.16     184.5     171.0                          
    0:00:53   72815.4      1.16     184.5     171.0                          
    0:01:01   56955.7      1.17     170.5      14.8                          
    0:01:02   56955.7      1.15     166.9      14.8                          
    0:01:03   56954.9      1.14     166.7      14.8                          
    0:01:04   56954.3      1.13     164.3      14.8                          
    0:01:05   56957.2      1.13     163.5      14.8                          
    0:01:05   56956.7      1.13     163.5      14.8                          
    0:01:06   56957.2      1.13     163.5      14.8                          
    0:01:06   56955.4      1.11     162.8      14.8                          
    0:01:07   56955.7      1.08     162.3      14.8                          
    0:01:07   56955.9      1.08     162.3      14.8                          
    0:01:07   56955.9      1.08     162.3      14.8                          
    0:01:07   56913.4      1.08     162.3      14.8                          
    0:01:07   56913.4      1.08     162.3      14.8                          
    0:01:08   56916.8      1.08     162.3       4.5                          
    0:01:08   56918.7      1.08     162.3       0.0                          
    0:01:08   56918.7      1.08     162.3       0.0                          
    0:01:08   56918.7      1.08     162.3       0.0                          
    0:01:08   56918.7      1.08     162.3       0.0                          
    0:01:08   56923.7      1.07     159.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:09   57058.9      0.85     123.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[2][30]/D
    0:01:09   57065.0      0.83     120.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:09   57076.9      0.82     118.1      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:09   57080.4      0.82     118.0      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:09   57088.1      0.81     114.7      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:09   57089.7      0.79     110.2      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:09   57092.4      0.79     110.5      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:09   57094.0      0.78     108.3      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:09   57094.5      0.77     106.9      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:10   57106.7      0.76     106.0      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:10   57106.7      0.76     105.5      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:10   57109.9      0.75     104.6      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:10   57111.8      0.75     104.6      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:10   57113.1      0.75     103.2      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:10   57115.3      0.74     102.9      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:10   57120.6      0.74     101.3      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:10   57123.0      0.73      98.3      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:10   57124.6      0.72      98.1      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:10   57127.5      0.72      97.7      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:10   57129.4      0.72      96.5      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:10   57129.4      0.71      95.3      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:11   57141.3      0.70      92.9      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:11   57141.1      0.70      92.9      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:11   57146.6      0.70      92.3      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:11   57155.7      0.68      88.1      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:11   57155.7      0.68      87.9      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:11   57168.5      0.67      83.9      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:11   57168.7      0.67      83.8      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:11   57170.0      0.66      83.4      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:11   57170.0      0.66      83.1      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:11   57174.3      0.65      82.7      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:11   57176.7      0.65      82.1      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:11   57180.2      0.64      80.7      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:12   57189.7      0.64      79.7      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:12   57196.1      0.62      76.6      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:12   57196.6      0.61      75.7      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:12   57196.6      0.61      75.4      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:12   57197.4      0.60      75.1      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:12   57197.4      0.60      75.1      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:12   57198.2      0.60      75.1      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:12   57200.4      0.60      74.5      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:13   57202.8      0.60      74.8      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:13   57202.5      0.59      74.7      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:13   57202.5      0.59      74.6      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:13   57202.5      0.59      74.5      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:13   57202.5      0.59      74.5      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:13   57203.6      0.59      74.4      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:13   57212.1      0.59      74.0      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:13   57212.1      0.59      73.4      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][30]/D
    0:01:13   57212.9      0.58      73.1      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:13   57212.1      0.58      72.8      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:14   57211.8      0.57      70.4      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:14   57217.4      0.57      69.8      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:14   57217.9      0.56      68.5      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:14   57216.6      0.56      68.0      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:14   57216.9      0.56      67.5      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:14   57219.3      0.55      67.5      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:14   57220.6      0.55      67.2      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:14   57220.6      0.55      67.1      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:15   57220.9      0.55      67.0      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:15   57220.9      0.55      67.0      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:15   57221.7      0.55      66.9      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:15   57221.7      0.55      66.9      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:15   57222.2      0.55      66.9      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[6][31]/D
    0:01:15   57227.8      0.54      65.3      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[11][31]/D
    0:01:16   57230.4      0.54      64.7      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:16   57231.2      0.53      64.0      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:16   57235.5      0.53      63.2      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:16   57236.3      0.53      62.8      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:16   57238.1      0.53      62.6      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[10][31]/D
    0:01:17   57240.3      0.53      62.1      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:17   57240.3      0.52      61.9      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:17   57240.5      0.52      61.7      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:17   57241.3      0.52      61.3      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[10][31]/D
    0:01:18   57242.1      0.52      61.1      48.4                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:18   57242.1      0.52      61.1      48.4                          
    0:01:18   57242.1      0.52      61.1      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:18   57243.2      0.52      61.0      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:18   57248.5      0.51      59.7      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:18   57253.6      0.50      58.9      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:19   57260.0      0.49      58.0      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:19   57265.8      0.48      56.4      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:19   57273.5      0.48      55.7      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:19   57273.5      0.47      55.3      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:19   57285.2      0.47      55.0      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:19   57286.0      0.47      54.9      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:19   57288.7      0.47      54.5      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:19   57289.5      0.47      54.4      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:19   57292.7      0.47      54.9      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:19   57304.1      0.47      54.8      72.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:20   57304.9      0.46      54.4      72.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:20   57305.7      0.46      54.4      72.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:20   57307.6      0.46      54.6      72.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:20   57307.6      0.46      54.5      72.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:20   57307.8      0.46      54.2      72.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:21   57308.1      0.46      53.8      72.7                          
    0:01:24   56686.5      0.46      53.8      72.7                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:24   56686.5      0.46      53.8      72.7                          
    0:01:24   56662.0      0.46      53.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:25   56662.0      0.46      53.8       0.0                          
    0:01:25   56662.0      0.46      53.8       0.0                          
    0:01:28   55684.4      0.46      54.0       0.0                          
    0:01:29   55168.4      0.46      54.0       0.0                          
    0:01:30   55155.1      0.46      54.0       0.0                          
    0:01:30   55142.3      0.46      54.0       0.0                          
    0:01:30   55128.8      0.46      54.0       0.0                          
    0:01:31   55112.8      0.46      54.0       0.0                          
    0:01:31   55099.2      0.46      54.0       0.0                          
    0:01:31   55085.7      0.46      54.0       0.0                          
    0:01:32   55071.3      0.46      54.0       0.0                          
    0:01:32   55058.5      0.46      54.0       0.0                          
    0:01:32   55045.8      0.46      54.0       0.0                          
    0:01:33   55020.2      0.46      54.0       0.0                          
    0:01:34   55016.0      0.46      54.0       0.0                          
    0:01:34   55011.7      0.46      54.0       0.0                          
    0:01:34   55008.0      0.46      54.0       0.0                          
    0:01:35   55005.3      0.46      54.0       0.0                          
    0:01:35   55005.3      0.46      54.0       0.0                          
    0:01:35   55007.7      0.46      54.0       0.0                          
    0:01:35   54991.5      0.46      54.0       0.0                          
    0:01:35   54991.0      0.46      54.2       0.0                          
    0:01:35   54991.0      0.46      54.2       0.0                          
    0:01:36   54991.0      0.46      54.2       0.0                          
    0:01:36   54991.0      0.46      54.2       0.0                          
    0:01:36   54991.0      0.46      54.2       0.0                          
    0:01:36   54991.0      0.46      54.2       0.0                          
    0:01:36   54992.6      0.46      54.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D
    0:01:36   54991.8      0.46      54.0       0.0                          
    0:01:36   54991.0      0.46      53.7       0.0                          
    0:01:37   54984.3      0.46      52.8       0.0                          
    0:01:38   54891.2      0.46      52.8       0.0                          
    0:01:39   54807.4      0.46      52.8       0.0                          
    0:01:39   54743.1      0.46      52.8       0.0                          
    0:01:40   54728.2      0.46      52.8       0.0                          
    0:01:40   54721.0      0.46      52.8       0.0                          
    0:01:42   54596.5      0.46      52.8       0.0                          
    0:01:43   54465.6      0.46      52.8       0.0                          
    0:01:45   54347.5      0.46      52.8       0.0                          
    0:01:46   54305.2      0.46      52.8       0.0                          
    0:01:51   54294.1      0.46      52.8       0.0                          
    0:01:51   54292.2      0.46      53.3       0.0                          
    0:01:51   54292.2      0.46      53.3       0.0                          
    0:01:51   54292.2      0.46      53.3       0.0                          
    0:01:51   54292.2      0.46      53.3       0.0                          
    0:01:51   54292.2      0.46      53.3       0.0                          
    0:01:51   54292.2      0.46      53.3       0.0                          
    0:01:52   54292.7      0.46      53.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_1_16_0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/path/genblk1.Vec_y_Mem/Incr/clk': 7562 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_1_16_0
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 22:57:44 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_1_16_0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              19986.974323
Buf/Inv area:                     1703.464006
Noncombinational area:           34305.752762
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 54292.727085
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_1_16_0
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 22:57:47 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_1_16_0          5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  20.7603 mW   (96%)
  Net Switching Power  = 786.2792 uW    (4%)
                         ---------
Total Dynamic Power    =  21.5466 mW  (100%)

Cell Leakage Power     =   1.1292 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.0420e+04           24.8523        5.9508e+05        2.1040e+04  (  92.79%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    339.8821          761.4277        5.3410e+05        1.6354e+03  (   7.21%)
--------------------------------------------------------------------------------------------------
Total          2.0760e+04 uW       786.2800 uW     1.1292e+06 nW     2.2675e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_1_16_0
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 22:57:47 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_1_16_0      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X4)     0.13       0.22 f
  path/path/Mat_a_Mem/Mem/data_out[1] (memory_b16_SIZE400_LOGSIZE9)
                                                          0.00       0.22 f
  path/path/Mat_a_Mem/data_out[1] (seqMemory_b16_SIZE400)
                                                          0.00       0.22 f
  path/path/path/in0[1] (mac_b16_g0)                      0.00       0.22 f
  path/path/path/mult_21/a[1] (mac_b16_g0_DW_mult_tc_0)
                                                          0.00       0.22 f
  path/path/path/mult_21/U934/ZN (XNOR2_X1)               0.06       0.28 f
  path/path/path/mult_21/U932/ZN (OAI22_X1)               0.06       0.34 r
  path/path/path/mult_21/U81/CO (HA_X1)                   0.07       0.41 r
  path/path/path/mult_21/U806/ZN (NAND2_X1)               0.03       0.44 f
  path/path/path/mult_21/U808/ZN (NAND3_X1)               0.03       0.47 r
  path/path/path/mult_21/U913/ZN (XNOR2_X1)               0.06       0.53 r
  path/path/path/mult_21/U912/ZN (XNOR2_X1)               0.04       0.57 f
  path/path/path/mult_21/product[3] (mac_b16_g0_DW_mult_tc_0)
                                                          0.00       0.57 f
  path/path/path/add_27/A[3] (mac_b16_g0_DW01_add_0)      0.00       0.57 f
  path/path/path/add_27/U236/ZN (NAND2_X1)                0.04       0.61 r
  path/path/path/add_27/U103/ZN (NAND3_X1)                0.04       0.65 f
  path/path/path/add_27/U241/ZN (NAND2_X1)                0.04       0.68 r
  path/path/path/add_27/U70/ZN (NAND3_X1)                 0.04       0.72 f
  path/path/path/add_27/U248/ZN (NAND2_X1)                0.04       0.75 r
  path/path/path/add_27/U89/ZN (NAND3_X1)                 0.04       0.79 f
  path/path/path/add_27/U123/ZN (NAND2_X1)                0.04       0.83 r
  path/path/path/add_27/U78/ZN (NAND3_X1)                 0.04       0.86 f
  path/path/path/add_27/U129/ZN (NAND2_X1)                0.04       0.90 r
  path/path/path/add_27/U132/ZN (NAND3_X1)                0.04       0.94 f
  path/path/path/add_27/U136/ZN (NAND2_X1)                0.04       0.97 r
  path/path/path/add_27/U117/ZN (NAND3_X1)                0.04       1.01 f
  path/path/path/add_27/U141/ZN (NAND2_X1)                0.04       1.04 r
  path/path/path/add_27/U77/ZN (NAND3_X1)                 0.04       1.08 f
  path/path/path/add_27/U153/ZN (NAND2_X1)                0.04       1.12 r
  path/path/path/add_27/U156/ZN (NAND3_X1)                0.04       1.15 f
  path/path/path/add_27/U160/ZN (NAND2_X1)                0.04       1.19 r
  path/path/path/add_27/U88/ZN (NAND3_X1)                 0.04       1.22 f
  path/path/path/add_27/U165/ZN (NAND2_X1)                0.04       1.26 r
  path/path/path/add_27/U168/ZN (NAND3_X1)                0.04       1.30 f
  path/path/path/add_27/U172/ZN (NAND2_X1)                0.04       1.33 r
  path/path/path/add_27/U174/ZN (NAND3_X1)                0.04       1.37 f
  path/path/path/add_27/U180/ZN (NAND2_X1)                0.04       1.41 r
  path/path/path/add_27/U6/ZN (NAND3_X1)                  0.04       1.44 f
  path/path/path/add_27/U185/ZN (NAND2_X1)                0.04       1.48 r
  path/path/path/add_27/U85/ZN (NAND3_X1)                 0.04       1.51 f
  path/path/path/add_27/U191/ZN (NAND2_X1)                0.03       1.55 r
  path/path/path/add_27/U194/ZN (NAND3_X1)                0.04       1.59 f
  path/path/path/add_27/U200/ZN (NAND2_X1)                0.04       1.62 r
  path/path/path/add_27/U202/ZN (NAND3_X1)                0.04       1.66 f
  path/path/path/add_27/U206/ZN (NAND2_X1)                0.04       1.69 r
  path/path/path/add_27/U98/ZN (NAND3_X1)                 0.04       1.73 f
  path/path/path/add_27/U214/ZN (NAND2_X1)                0.04       1.77 r
  path/path/path/add_27/U79/ZN (NAND3_X1)                 0.04       1.80 f
  path/path/path/add_27/U222/ZN (NAND2_X1)                0.04       1.84 r
  path/path/path/add_27/U225/ZN (NAND3_X1)                0.04       1.87 f
  path/path/path/add_27/U229/ZN (NAND2_X1)                0.04       1.91 r
  path/path/path/add_27/U231/ZN (NAND3_X1)                0.04       1.95 f
  path/path/path/add_27/U38/ZN (NAND2_X1)                 0.03       1.98 r
  path/path/path/add_27/U34/ZN (NAND3_X1)                 0.04       2.02 f
  path/path/path/add_27/U33/ZN (NAND2_X1)                 0.03       2.05 r
  path/path/path/add_27/U32/ZN (NAND3_X1)                 0.03       2.08 f
  path/path/path/add_27/U1_24/CO (FA_X1)                  0.10       2.18 f
  path/path/path/add_27/U27/ZN (NAND2_X1)                 0.04       2.22 r
  path/path/path/add_27/U25/ZN (NAND3_X1)                 0.04       2.26 f
  path/path/path/add_27/U29/ZN (NAND2_X1)                 0.04       2.30 r
  path/path/path/add_27/U43/ZN (NAND3_X1)                 0.04       2.33 f
  path/path/path/add_27/U42/ZN (NAND2_X1)                 0.03       2.36 r
  path/path/path/add_27/U44/ZN (NAND3_X1)                 0.04       2.40 f
  path/path/path/add_27/U53/ZN (NAND2_X1)                 0.04       2.44 r
  path/path/path/add_27/U51/ZN (NAND3_X1)                 0.04       2.48 f
  path/path/path/add_27/U50/ZN (NAND2_X1)                 0.03       2.51 r
  path/path/path/add_27/U24/ZN (NAND3_X1)                 0.04       2.55 f
  path/path/path/add_27/U62/ZN (NAND2_X1)                 0.03       2.58 r
  path/path/path/add_27/U61/ZN (NAND3_X1)                 0.03       2.61 f
  path/path/path/add_27/U60/ZN (XNOR2_X1)                 0.06       2.67 f
  path/path/path/add_27/SUM[31] (mac_b16_g0_DW01_add_0)
                                                          0.00       2.67 f
  path/path/path/out[31] (mac_b16_g0)                     0.00       2.67 f
  path/path/genblk1.Vec_y_Mem/data_in[31] (seqMemory_b32_SIZE20)
                                                          0.00       2.67 f
  path/path/genblk1.Vec_y_Mem/Mem/data_in[31] (memory_b32_SIZE20_LOGSIZE5)
                                                          0.00       2.67 f
  path/path/genblk1.Vec_y_Mem/Mem/U8/Z (BUF_X2)           0.05       2.73 f
  path/path/genblk1.Vec_y_Mem/Mem/U7/ZN (AOI22_X1)        0.06       2.79 r
  path/path/genblk1.Vec_y_Mem/Mem/U6/ZN (INV_X1)          0.02       2.81 f
  path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/D (DFF_X1)
                                                          0.01       2.82 f
  data arrival time                                                  2.82

  clock clk (rise edge)                                   2.40       2.40
  clock network delay (ideal)                             0.00       2.40
  path/path/genblk1.Vec_y_Mem/Mem/mem_reg[5][31]/CK (DFF_X1)
                                                          0.00       2.40 r
  library setup time                                     -0.04       2.36
  data required time                                                 2.36
  --------------------------------------------------------------------------
  data required time                                                 2.36
  data arrival time                                                 -2.82
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.46


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...
