[INF:CM0023] Creating log file ../../build/regression/InterfaceProcess/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<86> s<85> l<1:1> el<1:0>
n<> u<1> t<Interface> p<4> s<3> l<1:1> el<1:10>
n<sw_test_status_if> u<2> t<StringConst> p<3> l<1:11> el<1:28>
n<> u<3> t<Interface_identifier> p<4> c<2> l<1:11> el<1:28>
n<> u<4> t<Interface_ansi_header> p<69> c<1> s<16> l<1:1> el<1:29>
n<> u<5> t<IntVec_TypeLogic> p<6> l<2:3> el<2:8>
n<> u<6> t<Data_type> p<10> c<5> s<9> l<2:3> el<2:8>
n<data_valid> u<7> t<StringConst> p<8> l<2:9> el<2:19>
n<> u<8> t<Variable_decl_assignment> p<9> c<7> l<2:9> el<2:19>
n<> u<9> t<List_of_variable_decl_assignments> p<10> c<8> l<2:9> el<2:19>
n<> u<10> t<Variable_declaration> p<11> c<6> l<2:3> el<2:20>
n<> u<11> t<Data_declaration> p<12> c<10> l<2:3> el<2:20>
n<> u<12> t<Package_or_generate_item_declaration> p<13> c<11> l<2:3> el<2:20>
n<> u<13> t<Module_or_generate_item_declaration> p<14> c<12> l<2:3> el<2:20>
n<> u<14> t<Module_common_item> p<15> c<13> l<2:3> el<2:20>
n<> u<15> t<Interface_or_generate_item> p<16> c<14> l<2:3> el<2:20>
n<> u<16> t<Non_port_interface_item> p<69> c<15> s<31> l<2:3> el<2:20>
n<data_valid> u<17> t<StringConst> p<18> l<3:10> el<3:20>
n<> u<18> t<Ps_or_hierarchical_identifier> p<21> c<17> s<20> l<3:10> el<3:20>
n<> u<19> t<Constant_bit_select> p<20> l<3:21> el<3:21>
n<> u<20> t<Constant_select> p<21> c<19> l<3:21> el<3:21>
n<> u<21> t<Net_lvalue> p<26> c<18> s<25> l<3:10> el<3:20>
n<> u<22> t<Number_1Tickb1> p<23> l<3:23> el<3:27>
n<> u<23> t<Primary_literal> p<24> c<22> l<3:23> el<3:27>
n<> u<24> t<Primary> p<25> c<23> l<3:23> el<3:27>
n<> u<25> t<Expression> p<26> c<24> l<3:23> el<3:27>
n<> u<26> t<Net_assignment> p<27> c<21> l<3:10> el<3:27>
n<> u<27> t<List_of_net_assignments> p<28> c<26> l<3:10> el<3:27>
n<> u<28> t<Continuous_assign> p<29> c<27> l<3:3> el<3:28>
n<> u<29> t<Module_common_item> p<30> c<28> l<3:3> el<3:28>
n<> u<30> t<Interface_or_generate_item> p<31> c<29> l<3:3> el<3:28>
n<> u<31> t<Non_port_interface_item> p<69> c<30> s<43> l<3:3> el<3:28>
n<> u<32> t<IntVec_TypeBit> p<33> l<5:3> el<5:6>
n<> u<33> t<Data_type> p<37> c<32> s<36> l<5:3> el<5:6>
n<sw_test_done> u<34> t<StringConst> p<35> l<5:7> el<5:19>
n<> u<35> t<Variable_decl_assignment> p<36> c<34> l<5:7> el<5:19>
n<> u<36> t<List_of_variable_decl_assignments> p<37> c<35> l<5:7> el<5:19>
n<> u<37> t<Variable_declaration> p<38> c<33> l<5:3> el<5:20>
n<> u<38> t<Data_declaration> p<39> c<37> l<5:3> el<5:20>
n<> u<39> t<Package_or_generate_item_declaration> p<40> c<38> l<5:3> el<5:20>
n<> u<40> t<Module_or_generate_item_declaration> p<41> c<39> l<5:3> el<5:20>
n<> u<41> t<Module_common_item> p<42> c<40> l<5:3> el<5:20>
n<> u<42> t<Interface_or_generate_item> p<43> c<41> l<5:3> el<5:20>
n<> u<43> t<Non_port_interface_item> p<69> c<42> s<67> l<5:3> el<5:20>
n<sw_test_done> u<44> t<StringConst> p<45> l<7:6> el<7:18>
n<> u<45> t<Ps_or_hierarchical_identifier> p<48> c<44> s<47> l<7:6> el<7:18>
n<> u<46> t<Bit_select> p<47> l<7:19> el<7:19>
n<> u<47> t<Select> p<48> c<46> l<7:19> el<7:19>
n<> u<48> t<Variable_lvalue> p<54> c<45> s<49> l<7:6> el<7:18>
n<> u<49> t<AssignOp_Assign> p<54> s<53> l<7:19> el<7:20>
n<> u<50> t<Number_1Tickb1> p<51> l<7:21> el<7:25>
n<> u<51> t<Primary_literal> p<52> c<50> l<7:21> el<7:25>
n<> u<52> t<Primary> p<53> c<51> l<7:21> el<7:25>
n<> u<53> t<Expression> p<54> c<52> l<7:21> el<7:25>
n<> u<54> t<Operator_assignment> p<55> c<48> l<7:6> el<7:25>
n<> u<55> t<Blocking_assignment> p<56> c<54> l<7:6> el<7:25>
n<> u<56> t<Statement_item> p<57> c<55> l<7:6> el<7:26>
n<> u<57> t<Statement> p<58> c<56> l<7:6> el<7:26>
n<> u<58> t<Statement_or_null> p<60> c<57> s<59> l<7:6> el<7:26>
n<> u<59> t<End> p<60> l<8:3> el<8:6>
n<> u<60> t<Seq_block> p<61> c<58> l<6:11> el<8:6>
n<> u<61> t<Statement_item> p<62> c<60> l<6:11> el<8:6>
n<> u<62> t<Statement> p<63> c<61> l<6:11> el<8:6>
n<> u<63> t<Statement_or_null> p<64> c<62> l<6:11> el<8:6>
n<> u<64> t<Initial_construct> p<65> c<63> l<6:3> el<8:6>
n<> u<65> t<Module_common_item> p<66> c<64> l<6:3> el<8:6>
n<> u<66> t<Interface_or_generate_item> p<67> c<65> l<6:3> el<8:6>
n<> u<67> t<Non_port_interface_item> p<69> c<66> s<68> l<6:3> el<8:6>
n<> u<68> t<Endinterface> p<69> l<11:1> el<11:13>
n<> u<69> t<Interface_declaration> p<70> c<4> l<1:1> el<11:13>
n<> u<70> t<Description> p<85> c<69> s<84> l<1:1> el<11:13>
n<> u<71> t<Module_keyword> p<73> s<72> l<13:1> el<13:7>
n<top> u<72> t<StringConst> p<73> l<13:8> el<13:11>
n<> u<73> t<Module_ansi_header> p<83> c<71> s<82> l<13:1> el<13:12>
n<sw_test_status_if> u<74> t<StringConst> p<80> s<79> l<14:4> el<14:21>
n<u_sw> u<75> t<StringConst> p<76> l<14:22> el<14:26>
n<> u<76> t<Name_of_instance> p<79> c<75> s<78> l<14:22> el<14:26>
n<> u<77> t<Ordered_port_connection> p<78> l<14:27> el<14:27>
n<> u<78> t<List_of_port_connections> p<79> c<77> l<14:27> el<14:27>
n<> u<79> t<Hierarchical_instance> p<80> c<76> l<14:22> el<14:28>
n<> u<80> t<Module_instantiation> p<81> c<74> l<14:4> el<14:29>
n<> u<81> t<Module_or_generate_item> p<82> c<80> l<14:4> el<14:29>
n<> u<82> t<Non_port_module_item> p<83> c<81> l<14:4> el<14:29>
n<> u<83> t<Module_declaration> p<84> c<73> l<13:1> el<15:10>
n<> u<84> t<Description> p<85> c<83> l<13:1> el<15:10>
n<> u<85> t<Source_text> p<86> c<70> l<1:1> el<15:10>
n<> u<86> t<Top_level_rule> l<1:1> el<16:1>
[WRN:PA0205] dut.sv:1: No timescale set for "sw_test_status_if".

[WRN:PA0205] dut.sv:13: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0304] dut.sv:1: Compile interface "work@sw_test_status_if".

[INF:CP0303] dut.sv:13: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:13: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/InterfaceProcess/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/InterfaceProcess/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/InterfaceProcess/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallInterfaces:
\_interface: work@sw_test_status_if (work@sw_test_status_if) dut.sv:1:1: , endln:11:13, parent:work@top
  |vpiFullName:work@sw_test_status_if
  |vpiDefName:work@sw_test_status_if
  |vpiNet:
  \_logic_net: (work@sw_test_status_if.data_valid), line:2:9, endln:2:19, parent:work@sw_test_status_if
    |vpiName:data_valid
    |vpiFullName:work@sw_test_status_if.data_valid
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@sw_test_status_if.sw_test_done), line:5:7, endln:5:19, parent:work@sw_test_status_if
    |vpiName:sw_test_done
    |vpiFullName:work@sw_test_status_if.sw_test_done
  |vpiContAssign:
  \_cont_assign: , line:3:10, endln:3:27, parent:work@top.u_sw
    |vpiRhs:
    \_constant: , line:3:23, endln:3:27
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.u_sw.data_valid), line:3:10, endln:3:20
      |vpiName:data_valid
      |vpiFullName:work@top.u_sw.data_valid
      |vpiActual:
      \_logic_var: (work@top.u_sw.data_valid), line:2:9, endln:2:19, parent:work@top.u_sw
        |vpiTypespec:
        \_logic_typespec: , line:2:3, endln:2:8
        |vpiName:data_valid
        |vpiFullName:work@top.u_sw.data_valid
        |vpiVisibility:1
  |vpiProcess:
  \_initial: , line:6:3, endln:8:6, parent:work@top.u_sw
    |vpiStmt:
    \_begin: (work@top.u_sw), line:6:11, endln:8:6
      |vpiFullName:work@top.u_sw
      |vpiStmt:
      \_assignment: , line:7:6, endln:7:25, parent:work@top.u_sw
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:7:21, endln:7:25
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiLhs:
        \_ref_obj: (work@top.u_sw.sw_test_done), line:7:6, endln:7:18, parent:work@top.u_sw
          |vpiName:sw_test_done
          |vpiFullName:work@top.u_sw.sw_test_done
          |vpiActual:
          \_bit_var: (work@top.u_sw.sw_test_done), line:5:7, endln:5:19, parent:work@top.u_sw
            |vpiTypespec:
            \_bit_typespec: , line:5:3, endln:5:6
            |vpiName:sw_test_done
            |vpiFullName:work@top.u_sw.sw_test_done
            |vpiVisibility:1
|uhdmallModules:
\_module: work@top (work@top) dut.sv:13:1: , endln:15:10, parent:work@top
  |vpiFullName:work@top
  |vpiDefName:work@top
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:13:1: , endln:15:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiInterface:
  \_interface: work@sw_test_status_if (work@top.u_sw) dut.sv:14:4: , endln:14:29, parent:work@top
    |vpiName:u_sw
    |vpiFullName:work@top.u_sw
    |vpiVariables:
    \_logic_var: (work@top.u_sw.data_valid), line:2:9, endln:2:19, parent:work@top.u_sw
    |vpiVariables:
    \_bit_var: (work@top.u_sw.sw_test_done), line:5:7, endln:5:19, parent:work@top.u_sw
    |vpiDefName:work@sw_test_status_if
    |vpiDefFile:dut.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:13:1: , endln:15:10
    |vpiContAssign:
    \_cont_assign: , line:3:10, endln:3:27, parent:work@top.u_sw
    |vpiProcess:
    \_initial: , line:6:3, endln:8:6, parent:work@top.u_sw
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/InterfaceProcess/dut.sv | ${SURELOG_DIR}/build/regression/InterfaceProcess/roundtrip/dut_000.sv | 3 | 15 | 

