// Seed: 2160976301
module module_0 (
    input  uwire id_0,
    input  uwire id_1,
    output tri1  id_2,
    input  tri   id_3
);
  assign id_2 = id_3;
  logic id_5 = id_0;
  initial $unsigned(39);
  ;
  assign module_1.id_9 = 0;
  wire id_6;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1
    , id_23,
    output tri1 id_2,
    input tri1 id_3,
    output wand id_4,
    output uwire id_5,
    inout supply0 id_6,
    output tri1 id_7,
    output uwire id_8,
    input tri0 id_9,
    output supply0 id_10,
    input tri1 id_11,
    input supply1 id_12,
    output uwire id_13,
    input uwire id_14,
    input uwire id_15,
    output wire id_16,
    input tri0 id_17,
    input tri1 id_18,
    input wand id_19,
    input uwire id_20
    , id_24,
    input supply1 id_21
);
  assign id_7 = 1;
  module_0 modCall_1 (
      id_14,
      id_18,
      id_13,
      id_6
  );
endmodule
