# project_shared_resources

TODO
- Implement Arbiter Design from FSM
- Test Arbiter Design
- Design Buffer subblock using two cascading inverters (and verify functionality)
- Find Minimum Time Period from D-FF design (No need to connect INVx1 OR INVx16 in DUT)


DONE
- Design FSM
- Design a D-FF
