<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RISCV.h source code [llvm/llvm/lib/Target/RISCV/RISCV.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/RISCV/RISCV.h'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>RISCV</a>/<a href='RISCV.h.html'>RISCV.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- RISCV.h - Top-level interface for RISCV -----------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the entry points for global functions defined in the LLVM</i></td></tr>
<tr><th id="10">10</th><td><i>// RISC-V back-end.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_RISCV_RISCV_H">LLVM_LIB_TARGET_RISCV_RISCV_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_RISCV_RISCV_H" data-ref="_M/LLVM_LIB_TARGET_RISCV_RISCV_H">LLVM_LIB_TARGET_RISCV_RISCV_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="MCTargetDesc/RISCVBaseInfo.h.html">"MCTargetDesc/RISCVBaseInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="21">21</th><td><b>class</b> <dfn class="type" id="llvm::RISCVRegisterBankInfo" title='llvm::RISCVRegisterBankInfo' data-ref="llvm::RISCVRegisterBankInfo" data-ref-filename="llvm..RISCVRegisterBankInfo">RISCVRegisterBankInfo</dfn>;</td></tr>
<tr><th id="22">22</th><td><b>class</b> <a class="type" href="RISCVSubtarget.h.html#llvm::RISCVSubtarget" title='llvm::RISCVSubtarget' data-ref="llvm::RISCVSubtarget" data-ref-filename="llvm..RISCVSubtarget" id="llvm::RISCVSubtarget">RISCVSubtarget</a>;</td></tr>
<tr><th id="23">23</th><td><b>class</b> <a class="type" href="RISCVTargetMachine.h.html#llvm::RISCVTargetMachine" title='llvm::RISCVTargetMachine' data-ref="llvm::RISCVTargetMachine" data-ref-filename="llvm..RISCVTargetMachine" id="llvm::RISCVTargetMachine">RISCVTargetMachine</a>;</td></tr>
<tr><th id="24">24</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter" title='llvm::AsmPrinter' data-ref="llvm::AsmPrinter" data-ref-filename="llvm..AsmPrinter" id="llvm::AsmPrinter">AsmPrinter</a>;</td></tr>
<tr><th id="25">25</th><td><b>class</b> <a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass" id="llvm::FunctionPass">FunctionPass</a>;</td></tr>
<tr><th id="26">26</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector" id="llvm::InstructionSelector">InstructionSelector</a>;</td></tr>
<tr><th id="27">27</th><td><b>class</b> <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst" id="llvm::MCInst">MCInst</a>;</td></tr>
<tr><th id="28">28</th><td><b>class</b> <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand" id="llvm::MCOperand">MCOperand</a>;</td></tr>
<tr><th id="29">29</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr" id="llvm::MachineInstr">MachineInstr</a>;</td></tr>
<tr><th id="30">30</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand" id="llvm::MachineOperand">MachineOperand</a>;</td></tr>
<tr><th id="31">31</th><td><b>class</b> <a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry" id="llvm::PassRegistry">PassRegistry</a>;</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm30LowerRISCVMachineInstrToMCInstEPKNS_12MachineInstrERNS_6MCInstERKNS_10AsmPrinterE" title='llvm::LowerRISCVMachineInstrToMCInst' data-ref="_ZN4llvm30LowerRISCVMachineInstrToMCInstEPKNS_12MachineInstrERNS_6MCInstERKNS_10AsmPrinterE" data-ref-filename="_ZN4llvm30LowerRISCVMachineInstrToMCInstEPKNS_12MachineInstrERNS_6MCInstERKNS_10AsmPrinterE">LowerRISCVMachineInstrToMCInst</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="1MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="1MI" data-ref-filename="1MI">MI</dfn>, <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="2OutMI" title='OutMI' data-type='llvm::MCInst &amp;' data-ref="2OutMI" data-ref-filename="2OutMI">OutMI</dfn>,</td></tr>
<tr><th id="34">34</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter" title='llvm::AsmPrinter' data-ref="llvm::AsmPrinter" data-ref-filename="llvm..AsmPrinter">AsmPrinter</a> &amp;<dfn class="local col3 decl" id="3AP" title='AP' data-type='const llvm::AsmPrinter &amp;' data-ref="3AP" data-ref-filename="3AP">AP</dfn>);</td></tr>
<tr><th id="35">35</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm35LowerRISCVMachineOperandToMCOperandERKNS_14MachineOperandERNS_9MCOperandERKNS_10AsmPrinterE" title='llvm::LowerRISCVMachineOperandToMCOperand' data-ref="_ZN4llvm35LowerRISCVMachineOperandToMCOperandERKNS_14MachineOperandERNS_9MCOperandERKNS_10AsmPrinterE" data-ref-filename="_ZN4llvm35LowerRISCVMachineOperandToMCOperandERKNS_14MachineOperandERNS_9MCOperandERKNS_10AsmPrinterE">LowerRISCVMachineOperandToMCOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="4MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="4MO" data-ref-filename="4MO">MO</dfn>,</td></tr>
<tr><th id="36">36</th><td>                                         <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> &amp;<dfn class="local col5 decl" id="5MCOp" title='MCOp' data-type='llvm::MCOperand &amp;' data-ref="5MCOp" data-ref-filename="5MCOp">MCOp</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter" title='llvm::AsmPrinter' data-ref="llvm::AsmPrinter" data-ref-filename="llvm..AsmPrinter">AsmPrinter</a> &amp;<dfn class="local col6 decl" id="6AP" title='AP' data-type='const llvm::AsmPrinter &amp;' data-ref="6AP" data-ref-filename="6AP">AP</dfn>);</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm18createRISCVISelDagERNS_18RISCVTargetMachineE" title='llvm::createRISCVISelDag' data-ref="_ZN4llvm18createRISCVISelDagERNS_18RISCVTargetMachineE" data-ref-filename="_ZN4llvm18createRISCVISelDagERNS_18RISCVTargetMachineE">createRISCVISelDag</dfn>(<a class="type" href="RISCVTargetMachine.h.html#llvm::RISCVTargetMachine" title='llvm::RISCVTargetMachine' data-ref="llvm::RISCVTargetMachine" data-ref-filename="llvm..RISCVTargetMachine">RISCVTargetMachine</a> &amp;<dfn class="local col7 decl" id="7TM" title='TM' data-type='llvm::RISCVTargetMachine &amp;' data-ref="7TM" data-ref-filename="7TM">TM</dfn>);</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm33createRISCVMergeBaseOffsetOptPassEv" title='llvm::createRISCVMergeBaseOffsetOptPass' data-ref="_ZN4llvm33createRISCVMergeBaseOffsetOptPassEv" data-ref-filename="_ZN4llvm33createRISCVMergeBaseOffsetOptPassEv">createRISCVMergeBaseOffsetOptPass</dfn>();</td></tr>
<tr><th id="41">41</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm37initializeRISCVMergeBaseOffsetOptPassERNS_12PassRegistryE" title='llvm::initializeRISCVMergeBaseOffsetOptPass' data-ref="_ZN4llvm37initializeRISCVMergeBaseOffsetOptPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm37initializeRISCVMergeBaseOffsetOptPassERNS_12PassRegistryE">initializeRISCVMergeBaseOffsetOptPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm27createRISCVExpandPseudoPassEv" title='llvm::createRISCVExpandPseudoPass' data-ref="_ZN4llvm27createRISCVExpandPseudoPassEv" data-ref-filename="_ZN4llvm27createRISCVExpandPseudoPassEv">createRISCVExpandPseudoPass</dfn>();</td></tr>
<tr><th id="44">44</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm31initializeRISCVExpandPseudoPassERNS_12PassRegistryE" title='llvm::initializeRISCVExpandPseudoPass' data-ref="_ZN4llvm31initializeRISCVExpandPseudoPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm31initializeRISCVExpandPseudoPassERNS_12PassRegistryE">initializeRISCVExpandPseudoPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm33createRISCVExpandAtomicPseudoPassEv" title='llvm::createRISCVExpandAtomicPseudoPass' data-ref="_ZN4llvm33createRISCVExpandAtomicPseudoPassEv" data-ref-filename="_ZN4llvm33createRISCVExpandAtomicPseudoPassEv">createRISCVExpandAtomicPseudoPass</dfn>();</td></tr>
<tr><th id="47">47</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm37initializeRISCVExpandAtomicPseudoPassERNS_12PassRegistryE" title='llvm::initializeRISCVExpandAtomicPseudoPass' data-ref="_ZN4llvm37initializeRISCVExpandAtomicPseudoPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm37initializeRISCVExpandAtomicPseudoPassERNS_12PassRegistryE">initializeRISCVExpandAtomicPseudoPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl fn" id="_ZN4llvm29createRISCVCleanupVSETVLIPassEv" title='llvm::createRISCVCleanupVSETVLIPass' data-ref="_ZN4llvm29createRISCVCleanupVSETVLIPassEv" data-ref-filename="_ZN4llvm29createRISCVCleanupVSETVLIPassEv">createRISCVCleanupVSETVLIPass</dfn>();</td></tr>
<tr><th id="50">50</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm33initializeRISCVCleanupVSETVLIPassERNS_12PassRegistryE" title='llvm::initializeRISCVCleanupVSETVLIPass' data-ref="_ZN4llvm33initializeRISCVCleanupVSETVLIPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm33initializeRISCVCleanupVSETVLIPassERNS_12PassRegistryE">initializeRISCVCleanupVSETVLIPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a> *<dfn class="decl fn" id="_ZN4llvm30createRISCVInstructionSelectorERKNS_18RISCVTargetMachineERNS_14RISCVSubtargetERNS_21RISCVRegisterBankInfoE" title='llvm::createRISCVInstructionSelector' data-ref="_ZN4llvm30createRISCVInstructionSelectorERKNS_18RISCVTargetMachineERNS_14RISCVSubtargetERNS_21RISCVRegisterBankInfoE" data-ref-filename="_ZN4llvm30createRISCVInstructionSelectorERKNS_18RISCVTargetMachineERNS_14RISCVSubtargetERNS_21RISCVRegisterBankInfoE">createRISCVInstructionSelector</dfn>(<em>const</em> <a class="type" href="RISCVTargetMachine.h.html#llvm::RISCVTargetMachine" title='llvm::RISCVTargetMachine' data-ref="llvm::RISCVTargetMachine" data-ref-filename="llvm..RISCVTargetMachine">RISCVTargetMachine</a> &amp;,</td></tr>
<tr><th id="53">53</th><td>                                                    <a class="type" href="RISCVSubtarget.h.html#llvm::RISCVSubtarget" title='llvm::RISCVSubtarget' data-ref="llvm::RISCVSubtarget" data-ref-filename="llvm..RISCVSubtarget">RISCVSubtarget</a> &amp;,</td></tr>
<tr><th id="54">54</th><td>                                                    <a class="type" href="#llvm::RISCVRegisterBankInfo" title='llvm::RISCVRegisterBankInfo' data-ref="llvm::RISCVRegisterBankInfo" data-ref-filename="llvm..RISCVRegisterBankInfo">RISCVRegisterBankInfo</a> &amp;);</td></tr>
<tr><th id="55">55</th><td>}</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><u>#<span data-ppcond="14">endif</span></u></td></tr>
<tr><th id="58">58</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='RISCVAsmPrinter.cpp.html'>llvm/llvm/lib/Target/RISCV/RISCVAsmPrinter.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>