INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus/simple_bus.srcs/sources_1/imports/new/master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus/simple_bus.srcs/sources_1/imports/new/master_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus/simple_bus.srcs/sources_1/imports/new/simple_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/slave_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus/simple_bus.srcs/sources_1/new/tb_master_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_slave_tb
