Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Mar 31 14:36:10 2022
| Host         : LAPTOP-9O13O695 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                      1           
TIMING-17  Critical Warning  Non-clocked sequential cell                                1000        
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  992         
TIMING-18  Warning           Missing input or output delay                              27          
TIMING-20  Warning           Non-clocked latch                                          110         
RTGT-1     Advisory          RAM retargeting possibility                                1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7944)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8006)
5. checking no_input_delay (22)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7944)
---------------------------
 There are 668 register/latch pins with no clock driven by root clock pin: clock_dividor/clk_div_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: clock_dividor/clk_div_reg[1]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: clock_dividor/clk_div_reg[24]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: core/alu/result_reg[0]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: core/alu/result_reg[10]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: core/alu/result_reg[11]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: core/alu/result_reg[12]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: core/alu/result_reg[13]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: core/alu/result_reg[14]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: core/alu/result_reg[15]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: core/alu/result_reg[16]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: core/alu/result_reg[17]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: core/alu/result_reg[18]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: core/alu/result_reg[19]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: core/alu/result_reg[1]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: core/alu/result_reg[20]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: core/alu/result_reg[21]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: core/alu/result_reg[22]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: core/alu/result_reg[23]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: core/alu/result_reg[24]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: core/alu/result_reg[25]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: core/alu/result_reg[26]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: core/alu/result_reg[27]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: core/alu/result_reg[28]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: core/alu/result_reg[29]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: core/alu/result_reg[2]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: core/alu/result_reg[30]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: core/alu/result_reg[31]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: core/alu/result_reg[3]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: core/alu/result_reg[4]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: core/alu/result_reg[5]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: core/alu/result_reg[6]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: core/alu/result_reg[7]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: core/alu/result_reg[8]/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: core/alu/result_reg[9]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: core/core_others/pc_reg[2]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: core/core_others/pc_reg[3]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: core/core_others/pc_reg[4]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: core/core_others/pc_reg[5]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: core/core_others/pc_reg[6]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: core/core_others/pc_reg[7]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: inputter/key_x_reg[0]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: inputter/sw_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8006)
---------------------------------------------------
 There are 8006 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.046        0.000                      0                  175        0.104        0.000                      0                  175        4.232        0.000                       0                  4169  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.046        0.000                      0                  175        0.104        0.000                      0                  175        4.232        0.000                       0                  4169  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.046ns  (required time - arrival time)
  Source:                 inputter/sw_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/sw_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.754ns (29.013%)  route 1.845ns (70.987%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 13.866 - 10.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.223     4.238    inputter/clk_IBUF_BUFG
    SLICE_X54Y141        FDRE                                         r  inputter/sw_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y141        FDRE (Prop_fdre_C_Q)         0.236     4.474 r  inputter/sw_temp_reg[7]/Q
                         net (fo=1, routed)           0.613     5.087    inputter/sw_temp[7]
    SLICE_X55Y141        LUT6 (Prop_lut6_I1_O)        0.124     5.211 r  inputter/sw_counter[0]_i_14/O
                         net (fo=1, routed)           0.000     5.211    inputter/sw_counter[0]_i_14_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.406 r  inputter/sw_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.406    inputter/sw_counter_reg[0]_i_4_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.483 f  inputter/sw_counter_reg[0]_i_1/CO[1]
                         net (fo=21, routed)          0.942     6.426    inputter/sw_counter_reg[0]_i_1_n_2
    SLICE_X53Y145        LUT2 (Prop_lut2_I0_O)        0.122     6.548 r  inputter/sw[15]_i_1/O
                         net (fo=1, routed)           0.289     6.837    inputter/sw[15]_i_1_n_0
    SLICE_X57Y145        FDRE                                         r  inputter/sw_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.091    13.866    inputter/clk_IBUF_BUFG
    SLICE_X57Y145        FDRE                                         r  inputter/sw_reg[0]/C
                         clock pessimism              0.253    14.119    
                         clock uncertainty           -0.035    14.084    
    SLICE_X57Y145        FDRE (Setup_fdre_C_CE)      -0.201    13.883    inputter/sw_reg[0]
  -------------------------------------------------------------------
                         required time                         13.883    
                         arrival time                          -6.837    
  -------------------------------------------------------------------
                         slack                                  7.046    

Slack (MET) :             7.453ns  (required time - arrival time)
  Source:                 inputter/sw_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/sw_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.632ns (30.285%)  route 1.455ns (69.715%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.870ns = ( 13.870 - 10.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.223     4.238    inputter/clk_IBUF_BUFG
    SLICE_X54Y141        FDRE                                         r  inputter/sw_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y141        FDRE (Prop_fdre_C_Q)         0.236     4.474 r  inputter/sw_temp_reg[7]/Q
                         net (fo=1, routed)           0.613     5.087    inputter/sw_temp[7]
    SLICE_X55Y141        LUT6 (Prop_lut6_I1_O)        0.124     5.211 r  inputter/sw_counter[0]_i_14/O
                         net (fo=1, routed)           0.000     5.211    inputter/sw_counter[0]_i_14_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.406 r  inputter/sw_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.406    inputter/sw_counter_reg[0]_i_4_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.483 r  inputter/sw_counter_reg[0]_i_1/CO[1]
                         net (fo=21, routed)          0.842     6.325    inputter/sw_counter_reg[0]_i_1_n_2
    SLICE_X52Y145        FDRE                                         r  inputter/sw_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.095    13.870    inputter/clk_IBUF_BUFG
    SLICE_X52Y145        FDRE                                         r  inputter/sw_counter_reg[16]/C
                         clock pessimism              0.326    14.196    
                         clock uncertainty           -0.035    14.161    
    SLICE_X52Y145        FDRE (Setup_fdre_C_R)       -0.383    13.778    inputter/sw_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         13.778    
                         arrival time                          -6.325    
  -------------------------------------------------------------------
                         slack                                  7.453    

Slack (MET) :             7.453ns  (required time - arrival time)
  Source:                 inputter/sw_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/sw_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.632ns (30.285%)  route 1.455ns (69.715%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.870ns = ( 13.870 - 10.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.223     4.238    inputter/clk_IBUF_BUFG
    SLICE_X54Y141        FDRE                                         r  inputter/sw_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y141        FDRE (Prop_fdre_C_Q)         0.236     4.474 r  inputter/sw_temp_reg[7]/Q
                         net (fo=1, routed)           0.613     5.087    inputter/sw_temp[7]
    SLICE_X55Y141        LUT6 (Prop_lut6_I1_O)        0.124     5.211 r  inputter/sw_counter[0]_i_14/O
                         net (fo=1, routed)           0.000     5.211    inputter/sw_counter[0]_i_14_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.406 r  inputter/sw_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.406    inputter/sw_counter_reg[0]_i_4_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.483 r  inputter/sw_counter_reg[0]_i_1/CO[1]
                         net (fo=21, routed)          0.842     6.325    inputter/sw_counter_reg[0]_i_1_n_2
    SLICE_X52Y145        FDRE                                         r  inputter/sw_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.095    13.870    inputter/clk_IBUF_BUFG
    SLICE_X52Y145        FDRE                                         r  inputter/sw_counter_reg[17]/C
                         clock pessimism              0.326    14.196    
                         clock uncertainty           -0.035    14.161    
    SLICE_X52Y145        FDRE (Setup_fdre_C_R)       -0.383    13.778    inputter/sw_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         13.778    
                         arrival time                          -6.325    
  -------------------------------------------------------------------
                         slack                                  7.453    

Slack (MET) :             7.453ns  (required time - arrival time)
  Source:                 inputter/sw_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/sw_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.632ns (30.285%)  route 1.455ns (69.715%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.870ns = ( 13.870 - 10.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.223     4.238    inputter/clk_IBUF_BUFG
    SLICE_X54Y141        FDRE                                         r  inputter/sw_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y141        FDRE (Prop_fdre_C_Q)         0.236     4.474 r  inputter/sw_temp_reg[7]/Q
                         net (fo=1, routed)           0.613     5.087    inputter/sw_temp[7]
    SLICE_X55Y141        LUT6 (Prop_lut6_I1_O)        0.124     5.211 r  inputter/sw_counter[0]_i_14/O
                         net (fo=1, routed)           0.000     5.211    inputter/sw_counter[0]_i_14_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.406 r  inputter/sw_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.406    inputter/sw_counter_reg[0]_i_4_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.483 r  inputter/sw_counter_reg[0]_i_1/CO[1]
                         net (fo=21, routed)          0.842     6.325    inputter/sw_counter_reg[0]_i_1_n_2
    SLICE_X52Y145        FDRE                                         r  inputter/sw_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.095    13.870    inputter/clk_IBUF_BUFG
    SLICE_X52Y145        FDRE                                         r  inputter/sw_counter_reg[18]/C
                         clock pessimism              0.326    14.196    
                         clock uncertainty           -0.035    14.161    
    SLICE_X52Y145        FDRE (Setup_fdre_C_R)       -0.383    13.778    inputter/sw_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         13.778    
                         arrival time                          -6.325    
  -------------------------------------------------------------------
                         slack                                  7.453    

Slack (MET) :             7.453ns  (required time - arrival time)
  Source:                 inputter/sw_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/sw_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.632ns (30.285%)  route 1.455ns (69.715%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.870ns = ( 13.870 - 10.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.223     4.238    inputter/clk_IBUF_BUFG
    SLICE_X54Y141        FDRE                                         r  inputter/sw_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y141        FDRE (Prop_fdre_C_Q)         0.236     4.474 r  inputter/sw_temp_reg[7]/Q
                         net (fo=1, routed)           0.613     5.087    inputter/sw_temp[7]
    SLICE_X55Y141        LUT6 (Prop_lut6_I1_O)        0.124     5.211 r  inputter/sw_counter[0]_i_14/O
                         net (fo=1, routed)           0.000     5.211    inputter/sw_counter[0]_i_14_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.406 r  inputter/sw_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.406    inputter/sw_counter_reg[0]_i_4_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.483 r  inputter/sw_counter_reg[0]_i_1/CO[1]
                         net (fo=21, routed)          0.842     6.325    inputter/sw_counter_reg[0]_i_1_n_2
    SLICE_X52Y145        FDRE                                         r  inputter/sw_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.095    13.870    inputter/clk_IBUF_BUFG
    SLICE_X52Y145        FDRE                                         r  inputter/sw_counter_reg[19]/C
                         clock pessimism              0.326    14.196    
                         clock uncertainty           -0.035    14.161    
    SLICE_X52Y145        FDRE (Setup_fdre_C_R)       -0.383    13.778    inputter/sw_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         13.778    
                         arrival time                          -6.325    
  -------------------------------------------------------------------
                         slack                                  7.453    

Slack (MET) :             7.538ns  (required time - arrival time)
  Source:                 inputter/sw_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/sw_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.632ns (31.578%)  route 1.369ns (68.422%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.870ns = ( 13.870 - 10.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.223     4.238    inputter/clk_IBUF_BUFG
    SLICE_X54Y141        FDRE                                         r  inputter/sw_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y141        FDRE (Prop_fdre_C_Q)         0.236     4.474 r  inputter/sw_temp_reg[7]/Q
                         net (fo=1, routed)           0.613     5.087    inputter/sw_temp[7]
    SLICE_X55Y141        LUT6 (Prop_lut6_I1_O)        0.124     5.211 r  inputter/sw_counter[0]_i_14/O
                         net (fo=1, routed)           0.000     5.211    inputter/sw_counter[0]_i_14_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.406 r  inputter/sw_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.406    inputter/sw_counter_reg[0]_i_4_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.483 r  inputter/sw_counter_reg[0]_i_1/CO[1]
                         net (fo=21, routed)          0.756     6.240    inputter/sw_counter_reg[0]_i_1_n_2
    SLICE_X52Y144        FDRE                                         r  inputter/sw_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.095    13.870    inputter/clk_IBUF_BUFG
    SLICE_X52Y144        FDRE                                         r  inputter/sw_counter_reg[12]/C
                         clock pessimism              0.326    14.196    
                         clock uncertainty           -0.035    14.161    
    SLICE_X52Y144        FDRE (Setup_fdre_C_R)       -0.383    13.778    inputter/sw_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         13.778    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                  7.538    

Slack (MET) :             7.538ns  (required time - arrival time)
  Source:                 inputter/sw_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/sw_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.632ns (31.578%)  route 1.369ns (68.422%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.870ns = ( 13.870 - 10.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.223     4.238    inputter/clk_IBUF_BUFG
    SLICE_X54Y141        FDRE                                         r  inputter/sw_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y141        FDRE (Prop_fdre_C_Q)         0.236     4.474 r  inputter/sw_temp_reg[7]/Q
                         net (fo=1, routed)           0.613     5.087    inputter/sw_temp[7]
    SLICE_X55Y141        LUT6 (Prop_lut6_I1_O)        0.124     5.211 r  inputter/sw_counter[0]_i_14/O
                         net (fo=1, routed)           0.000     5.211    inputter/sw_counter[0]_i_14_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.406 r  inputter/sw_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.406    inputter/sw_counter_reg[0]_i_4_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.483 r  inputter/sw_counter_reg[0]_i_1/CO[1]
                         net (fo=21, routed)          0.756     6.240    inputter/sw_counter_reg[0]_i_1_n_2
    SLICE_X52Y144        FDRE                                         r  inputter/sw_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.095    13.870    inputter/clk_IBUF_BUFG
    SLICE_X52Y144        FDRE                                         r  inputter/sw_counter_reg[13]/C
                         clock pessimism              0.326    14.196    
                         clock uncertainty           -0.035    14.161    
    SLICE_X52Y144        FDRE (Setup_fdre_C_R)       -0.383    13.778    inputter/sw_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.778    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                  7.538    

Slack (MET) :             7.538ns  (required time - arrival time)
  Source:                 inputter/sw_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/sw_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.632ns (31.578%)  route 1.369ns (68.422%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.870ns = ( 13.870 - 10.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.223     4.238    inputter/clk_IBUF_BUFG
    SLICE_X54Y141        FDRE                                         r  inputter/sw_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y141        FDRE (Prop_fdre_C_Q)         0.236     4.474 r  inputter/sw_temp_reg[7]/Q
                         net (fo=1, routed)           0.613     5.087    inputter/sw_temp[7]
    SLICE_X55Y141        LUT6 (Prop_lut6_I1_O)        0.124     5.211 r  inputter/sw_counter[0]_i_14/O
                         net (fo=1, routed)           0.000     5.211    inputter/sw_counter[0]_i_14_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.406 r  inputter/sw_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.406    inputter/sw_counter_reg[0]_i_4_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.483 r  inputter/sw_counter_reg[0]_i_1/CO[1]
                         net (fo=21, routed)          0.756     6.240    inputter/sw_counter_reg[0]_i_1_n_2
    SLICE_X52Y144        FDRE                                         r  inputter/sw_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.095    13.870    inputter/clk_IBUF_BUFG
    SLICE_X52Y144        FDRE                                         r  inputter/sw_counter_reg[14]/C
                         clock pessimism              0.326    14.196    
                         clock uncertainty           -0.035    14.161    
    SLICE_X52Y144        FDRE (Setup_fdre_C_R)       -0.383    13.778    inputter/sw_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         13.778    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                  7.538    

Slack (MET) :             7.538ns  (required time - arrival time)
  Source:                 inputter/sw_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/sw_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.632ns (31.578%)  route 1.369ns (68.422%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.870ns = ( 13.870 - 10.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.223     4.238    inputter/clk_IBUF_BUFG
    SLICE_X54Y141        FDRE                                         r  inputter/sw_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y141        FDRE (Prop_fdre_C_Q)         0.236     4.474 r  inputter/sw_temp_reg[7]/Q
                         net (fo=1, routed)           0.613     5.087    inputter/sw_temp[7]
    SLICE_X55Y141        LUT6 (Prop_lut6_I1_O)        0.124     5.211 r  inputter/sw_counter[0]_i_14/O
                         net (fo=1, routed)           0.000     5.211    inputter/sw_counter[0]_i_14_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.406 r  inputter/sw_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.406    inputter/sw_counter_reg[0]_i_4_n_0
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.483 r  inputter/sw_counter_reg[0]_i_1/CO[1]
                         net (fo=21, routed)          0.756     6.240    inputter/sw_counter_reg[0]_i_1_n_2
    SLICE_X52Y144        FDRE                                         r  inputter/sw_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.095    13.870    inputter/clk_IBUF_BUFG
    SLICE_X52Y144        FDRE                                         r  inputter/sw_counter_reg[15]/C
                         clock pessimism              0.326    14.196    
                         clock uncertainty           -0.035    14.161    
    SLICE_X52Y144        FDRE (Setup_fdre_C_R)       -0.383    13.778    inputter/sw_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         13.778    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                  7.538    

Slack (MET) :             7.585ns  (required time - arrival time)
  Source:                 inputter/key_temp1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_row_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.352ns (16.175%)  route 1.824ns (83.825%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 14.320 - 10.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.682     4.697    inputter/clk_IBUF_BUFG
    SLICE_X107Y7         FDRE                                         r  inputter/key_temp1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y7         FDRE (Prop_fdre_C_Q)         0.223     4.920 r  inputter/key_temp1_reg[4]/Q
                         net (fo=1, routed)           0.631     5.551    inputter/key_temp1[4]
    SLICE_X107Y7         LUT6 (Prop_lut6_I2_O)        0.043     5.594 f  inputter/key_temp2[4]_i_3/O
                         net (fo=2, routed)           0.450     6.044    inputter/key_temp2[4]_i_3_n_0
    SLICE_X105Y6         LUT5 (Prop_lut5_I0_O)        0.043     6.087 f  inputter/key_row[4]_i_3/O
                         net (fo=1, routed)           0.446     6.533    inputter/key_row[4]_i_3_n_0
    SLICE_X107Y7         LUT3 (Prop_lut3_I0_O)        0.043     6.576 r  inputter/key_row[4]_i_1/O
                         net (fo=5, routed)           0.297     6.873    inputter/key_row[4]_i_1_n_0
    SLICE_X108Y7         FDRE                                         r  inputter/key_row_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.545    14.320    inputter/clk_IBUF_BUFG
    SLICE_X108Y7         FDRE                                         r  inputter/key_row_reg[1]/C
                         clock pessimism              0.352    14.672    
                         clock uncertainty           -0.035    14.637    
    SLICE_X108Y7         FDRE (Setup_fdre_C_CE)      -0.178    14.459    inputter/key_row_reg[1]
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                          -6.873    
  -------------------------------------------------------------------
                         slack                                  7.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.254ns (69.560%)  route 0.111ns (30.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/clk_div_OBUF[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.153 r  clock_dividor/clk_div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.153    clock_dividor/clk_div_reg[16]_i_1_n_7
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[16]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y150        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.265ns (70.450%)  route 0.111ns (29.550%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/clk_div_OBUF[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.164 r  clock_dividor/clk_div_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.164    clock_dividor/clk_div_reg[16]_i_1_n_5
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[18]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y150        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.273ns (71.065%)  route 0.111ns (28.935%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/clk_div_OBUF[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.172 r  clock_dividor/clk_div_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.172    clock_dividor/clk_div_reg[16]_i_1_n_6
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[17]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y150        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.278ns (71.437%)  route 0.111ns (28.563%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/clk_div_OBUF[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     2.177 r  clock_dividor/clk_div_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.177    clock_dividor/clk_div_reg[16]_i_1_n_4
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[19]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y150        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.279ns (71.510%)  route 0.111ns (28.490%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/clk_div_OBUF[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.137 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.137    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.178 r  clock_dividor/clk_div_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.178    clock_dividor/clk_div_reg[20]_i_1_n_7
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[20]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y151        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.290ns (72.291%)  route 0.111ns (27.709%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/clk_div_OBUF[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.137 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.137    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.189 r  clock_dividor/clk_div_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.189    clock_dividor/clk_div_reg[20]_i_1_n_5
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[22]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y151        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.298ns (72.833%)  route 0.111ns (27.167%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/clk_div_OBUF[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.137 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.137    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.197 r  clock_dividor/clk_div_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.197    clock_dividor/clk_div_reg[20]_i_1_n_6
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[21]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y151        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.303ns (73.161%)  route 0.111ns (26.839%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/clk_div_OBUF[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.137 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.137    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     2.202 r  clock_dividor/clk_div_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.202    clock_dividor/clk_div_reg[20]_i_1_n_4
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[23]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y151        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.304ns (73.226%)  route 0.111ns (26.774%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/clk_div_OBUF[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.137 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.137    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.162 r  clock_dividor/clk_div_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.162    clock_dividor/clk_div_reg[20]_i_1_n_0
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.203 r  clock_dividor/clk_div_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.203    clock_dividor/clk_div_reg[24]_i_1_n_7
    SLICE_X56Y152        FDCE                                         r  clock_dividor/clk_div_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y152        FDCE                                         r  clock_dividor/clk_div_reg[24]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y152        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.315ns (73.917%)  route 0.111ns (26.083%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/clk_div_OBUF[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.137 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.137    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.162 r  clock_dividor/clk_div_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.162    clock_dividor/clk_div_reg[20]_i_1_n_0
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.214 r  clock_dividor/clk_div_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.214    clock_dividor/clk_div_reg[24]_i_1_n_5
    SLICE_X56Y152        FDCE                                         r  clock_dividor/clk_div_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y152        FDCE                                         r  clock_dividor/clk_div_reg[26]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y152        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.408         10.000      8.591      BUFGCTRL_X0Y9  clock_dividor/clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            1.408         10.000      8.591      BUFGCTRL_X0Y3  inputter/clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0  mem/d_mem/clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X54Y141  inputter/sw_temp_reg[5]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X54Y141  inputter/sw_temp_reg[6]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X54Y141  inputter/sw_temp_reg[7]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X54Y141  inputter/sw_temp_reg[9]/C
Min Period        n/a     FDCE/C       n/a            0.700         10.000      9.300      SLICE_X56Y146  clock_dividor/clk_div_reg[0]/C
Min Period        n/a     FDCE/C       n/a            0.700         10.000      9.300      SLICE_X56Y148  clock_dividor/clk_div_reg[10]/C
Min Period        n/a     FDCE/C       n/a            0.700         10.000      9.300      SLICE_X56Y148  clock_dividor/clk_div_reg[11]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X70Y100  mem/d_mem/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X70Y100  mem/d_mem/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X70Y100  mem/d_mem/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X70Y100  mem/d_mem/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X70Y100  mem/d_mem/mem_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X70Y100  mem/d_mem/mem_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X70Y100  mem/d_mem/mem_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X70Y100  mem/d_mem/mem_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X68Y101  mem/d_mem/mem_reg_0_127_0_0__1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X68Y101  mem/d_mem/mem_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X70Y100  mem/d_mem/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X70Y100  mem/d_mem/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X70Y100  mem/d_mem/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X70Y100  mem/d_mem/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X70Y100  mem/d_mem/mem_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X70Y100  mem/d_mem/mem_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X70Y100  mem/d_mem/mem_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X70Y100  mem/d_mem/mem_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X68Y101  mem/d_mem/mem_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X68Y101  mem/d_mem/mem_reg_0_127_0_0__1/HIGH/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          8028 Endpoints
Min Delay          8028 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memacc/o_daddr[-1111111105]/G
                            (positive level-sensitive latch)
  Destination:            vga/vga_display/display_data_reg_3712_3775_0_2/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.441ns  (logic 1.389ns (5.460%)  route 24.052ns (94.540%))
  Logic Levels:           16  (LDCE=1 LUT4=1 LUT6=8 MUXF7=3 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        LDCE                         0.000     0.000 r  memacc/o_daddr[-1111111105]/G
    SLICE_X89Y146        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  memacc/o_daddr[-1111111105]/Q
                         net (fo=4064, routed)       14.003    14.296    mem/d_mem/mem_reg_6144_6399_15_15/A4
    SLICE_X92Y94         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.042    14.338 f  mem/d_mem/mem_reg_6144_6399_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.338    mem/d_mem/mem_reg_6144_6399_15_15/OC
    SLICE_X92Y94         MUXF7 (Prop_muxf7_I1_O)      0.117    14.455 f  mem/d_mem/mem_reg_6144_6399_15_15/F7.B/O
                         net (fo=1, routed)           0.000    14.455    mem/d_mem/mem_reg_6144_6399_15_15/O0
    SLICE_X92Y94         MUXF8 (Prop_muxf8_I0_O)      0.046    14.501 f  mem/d_mem/mem_reg_6144_6399_15_15/F8/O
                         net (fo=1, routed)           0.714    15.215    mem/d_mem/mem_reg_6144_6399_15_15_n_0
    SLICE_X89Y92         LUT6 (Prop_lut6_I5_O)        0.125    15.340 f  mem/d_mem/o_data_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.000    15.340    mem/d_mem/o_data_OBUF[15]_inst_i_6_n_0
    SLICE_X89Y92         MUXF7 (Prop_muxf7_I0_O)      0.107    15.447 f  mem/d_mem/o_data_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.445    15.892    mem/d_mem/o_data_OBUF[15]_inst_i_2_n_0
    SLICE_X91Y91         LUT6 (Prop_lut6_I0_O)        0.124    16.016 f  mem/d_mem/o_data_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.461    17.477    core/d_o_data[15]
    SLICE_X83Y129        LUT6 (Prop_lut6_I4_O)        0.043    17.520 f  core/core_others_i_17/O
                         net (fo=2, routed)           0.862    18.382    core/core_others/dmem_o_data[15]
    SLICE_X80Y148        LUT4 (Prop_lut4_I3_O)        0.043    18.425 f  core/core_others/dbg_reg_i_data_OBUF[15]_inst_i_1/O
                         net (fo=32, routed)          0.972    19.397    vga/vga_debugger/reg_i_data_IBUF[15]
    SLICE_X96Y143        LUT6 (Prop_lut6_I1_O)        0.043    19.440 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_684/O
                         net (fo=1, routed)           0.334    19.774    vga/vga_debugger/display_data_reg_0_63_0_2_i_684_n_0
    SLICE_X95Y144        LUT6 (Prop_lut6_I5_O)        0.043    19.817 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_350/O
                         net (fo=1, routed)           0.464    20.281    vga/vga_debugger/display_data_reg_0_63_0_2_i_350_n_0
    SLICE_X89Y149        LUT6 (Prop_lut6_I3_O)        0.043    20.324 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_136/O
                         net (fo=1, routed)           0.000    20.324    vga/vga_debugger/display_data_reg_0_63_0_2_i_136_n_0
    SLICE_X89Y149        MUXF7 (Prop_muxf7_I1_O)      0.108    20.432 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000    20.432    vga/vga_debugger/display_data_reg_0_63_0_2_i_54_n_0
    SLICE_X89Y149        MUXF8 (Prop_muxf8_I1_O)      0.043    20.475 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_25/O
                         net (fo=1, routed)           0.346    20.821    vga/vga_debugger/display_data_reg_0_63_0_2_i_25_n_0
    SLICE_X89Y148        LUT6 (Prop_lut6_I0_O)        0.126    20.947 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.101    22.048    vga/vga_debugger/display_data_reg_0_63_0_2_i_9_n_0
    SLICE_X95Y133        LUT6 (Prop_lut6_I2_O)        0.043    22.091 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_3/O
                         net (fo=64, routed)          3.350    25.441    vga/vga_display/display_data_reg_3712_3775_0_2/DIC
    SLICE_X94Y107        RAMD64E                                      r  vga/vga_display/display_data_reg_3712_3775_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memacc/o_daddr[-1111111105]/G
                            (positive level-sensitive latch)
  Destination:            vga/vga_display/display_data_reg_896_959_0_2/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.243ns  (logic 1.389ns (5.503%)  route 23.854ns (94.497%))
  Logic Levels:           16  (LDCE=1 LUT4=1 LUT6=8 MUXF7=3 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        LDCE                         0.000     0.000 r  memacc/o_daddr[-1111111105]/G
    SLICE_X89Y146        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  memacc/o_daddr[-1111111105]/Q
                         net (fo=4064, routed)       14.003    14.296    mem/d_mem/mem_reg_6144_6399_15_15/A4
    SLICE_X92Y94         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.042    14.338 f  mem/d_mem/mem_reg_6144_6399_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.338    mem/d_mem/mem_reg_6144_6399_15_15/OC
    SLICE_X92Y94         MUXF7 (Prop_muxf7_I1_O)      0.117    14.455 f  mem/d_mem/mem_reg_6144_6399_15_15/F7.B/O
                         net (fo=1, routed)           0.000    14.455    mem/d_mem/mem_reg_6144_6399_15_15/O0
    SLICE_X92Y94         MUXF8 (Prop_muxf8_I0_O)      0.046    14.501 f  mem/d_mem/mem_reg_6144_6399_15_15/F8/O
                         net (fo=1, routed)           0.714    15.215    mem/d_mem/mem_reg_6144_6399_15_15_n_0
    SLICE_X89Y92         LUT6 (Prop_lut6_I5_O)        0.125    15.340 f  mem/d_mem/o_data_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.000    15.340    mem/d_mem/o_data_OBUF[15]_inst_i_6_n_0
    SLICE_X89Y92         MUXF7 (Prop_muxf7_I0_O)      0.107    15.447 f  mem/d_mem/o_data_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.445    15.892    mem/d_mem/o_data_OBUF[15]_inst_i_2_n_0
    SLICE_X91Y91         LUT6 (Prop_lut6_I0_O)        0.124    16.016 f  mem/d_mem/o_data_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.461    17.477    core/d_o_data[15]
    SLICE_X83Y129        LUT6 (Prop_lut6_I4_O)        0.043    17.520 f  core/core_others_i_17/O
                         net (fo=2, routed)           0.862    18.382    core/core_others/dmem_o_data[15]
    SLICE_X80Y148        LUT4 (Prop_lut4_I3_O)        0.043    18.425 f  core/core_others/dbg_reg_i_data_OBUF[15]_inst_i_1/O
                         net (fo=32, routed)          0.972    19.397    vga/vga_debugger/reg_i_data_IBUF[15]
    SLICE_X96Y143        LUT6 (Prop_lut6_I1_O)        0.043    19.440 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_684/O
                         net (fo=1, routed)           0.334    19.774    vga/vga_debugger/display_data_reg_0_63_0_2_i_684_n_0
    SLICE_X95Y144        LUT6 (Prop_lut6_I5_O)        0.043    19.817 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_350/O
                         net (fo=1, routed)           0.464    20.281    vga/vga_debugger/display_data_reg_0_63_0_2_i_350_n_0
    SLICE_X89Y149        LUT6 (Prop_lut6_I3_O)        0.043    20.324 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_136/O
                         net (fo=1, routed)           0.000    20.324    vga/vga_debugger/display_data_reg_0_63_0_2_i_136_n_0
    SLICE_X89Y149        MUXF7 (Prop_muxf7_I1_O)      0.108    20.432 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000    20.432    vga/vga_debugger/display_data_reg_0_63_0_2_i_54_n_0
    SLICE_X89Y149        MUXF8 (Prop_muxf8_I1_O)      0.043    20.475 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_25/O
                         net (fo=1, routed)           0.346    20.821    vga/vga_debugger/display_data_reg_0_63_0_2_i_25_n_0
    SLICE_X89Y148        LUT6 (Prop_lut6_I0_O)        0.126    20.947 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.101    22.048    vga/vga_debugger/display_data_reg_0_63_0_2_i_9_n_0
    SLICE_X95Y133        LUT6 (Prop_lut6_I2_O)        0.043    22.091 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_3/O
                         net (fo=64, routed)          3.152    25.243    vga/vga_display/display_data_reg_896_959_0_2/DIC
    SLICE_X86Y113        RAMD64E                                      r  vga/vga_display/display_data_reg_896_959_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memacc/o_daddr[-1111111105]/G
                            (positive level-sensitive latch)
  Destination:            vga/vga_display/display_data_reg_3584_3647_3_5/RAMB/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.226ns  (logic 1.389ns (5.506%)  route 23.837ns (94.494%))
  Logic Levels:           16  (LDCE=1 LUT4=1 LUT6=8 MUXF7=3 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        LDCE                         0.000     0.000 r  memacc/o_daddr[-1111111105]/G
    SLICE_X89Y146        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  memacc/o_daddr[-1111111105]/Q
                         net (fo=4064, routed)       14.003    14.296    mem/d_mem/mem_reg_6144_6399_15_15/A4
    SLICE_X92Y94         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.042    14.338 f  mem/d_mem/mem_reg_6144_6399_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.338    mem/d_mem/mem_reg_6144_6399_15_15/OC
    SLICE_X92Y94         MUXF7 (Prop_muxf7_I1_O)      0.117    14.455 f  mem/d_mem/mem_reg_6144_6399_15_15/F7.B/O
                         net (fo=1, routed)           0.000    14.455    mem/d_mem/mem_reg_6144_6399_15_15/O0
    SLICE_X92Y94         MUXF8 (Prop_muxf8_I0_O)      0.046    14.501 f  mem/d_mem/mem_reg_6144_6399_15_15/F8/O
                         net (fo=1, routed)           0.714    15.215    mem/d_mem/mem_reg_6144_6399_15_15_n_0
    SLICE_X89Y92         LUT6 (Prop_lut6_I5_O)        0.125    15.340 f  mem/d_mem/o_data_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.000    15.340    mem/d_mem/o_data_OBUF[15]_inst_i_6_n_0
    SLICE_X89Y92         MUXF7 (Prop_muxf7_I0_O)      0.107    15.447 f  mem/d_mem/o_data_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.445    15.892    mem/d_mem/o_data_OBUF[15]_inst_i_2_n_0
    SLICE_X91Y91         LUT6 (Prop_lut6_I0_O)        0.124    16.016 f  mem/d_mem/o_data_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.461    17.477    core/d_o_data[15]
    SLICE_X83Y129        LUT6 (Prop_lut6_I4_O)        0.043    17.520 f  core/core_others_i_17/O
                         net (fo=2, routed)           0.862    18.382    core/core_others/dmem_o_data[15]
    SLICE_X80Y148        LUT4 (Prop_lut4_I3_O)        0.043    18.425 f  core/core_others/dbg_reg_i_data_OBUF[15]_inst_i_1/O
                         net (fo=32, routed)          0.972    19.397    vga/vga_debugger/reg_i_data_IBUF[15]
    SLICE_X96Y143        LUT6 (Prop_lut6_I1_O)        0.043    19.440 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_684/O
                         net (fo=1, routed)           0.334    19.774    vga/vga_debugger/display_data_reg_0_63_0_2_i_684_n_0
    SLICE_X95Y144        LUT6 (Prop_lut6_I5_O)        0.043    19.817 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_350/O
                         net (fo=1, routed)           0.464    20.281    vga/vga_debugger/display_data_reg_0_63_0_2_i_350_n_0
    SLICE_X89Y149        LUT6 (Prop_lut6_I3_O)        0.043    20.324 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_136/O
                         net (fo=1, routed)           0.000    20.324    vga/vga_debugger/display_data_reg_0_63_0_2_i_136_n_0
    SLICE_X89Y149        MUXF7 (Prop_muxf7_I1_O)      0.108    20.432 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000    20.432    vga/vga_debugger/display_data_reg_0_63_0_2_i_54_n_0
    SLICE_X89Y149        MUXF8 (Prop_muxf8_I1_O)      0.043    20.475 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_25/O
                         net (fo=1, routed)           0.346    20.821    vga/vga_debugger/display_data_reg_0_63_0_2_i_25_n_0
    SLICE_X89Y148        LUT6 (Prop_lut6_I0_O)        0.126    20.947 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           0.664    21.611    vga/vga_debugger/display_data_reg_0_63_0_2_i_9_n_0
    SLICE_X95Y135        LUT6 (Prop_lut6_I1_O)        0.043    21.654 r  vga/vga_debugger/display_data_reg_0_63_3_5_i_2/O
                         net (fo=64, routed)          3.572    25.226    vga/vga_display/display_data_reg_3584_3647_3_5/DIB
    SLICE_X98Y91         RAMD64E                                      r  vga/vga_display/display_data_reg_3584_3647_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memacc/o_daddr[-1111111105]/G
                            (positive level-sensitive latch)
  Destination:            vga/vga_display/display_data_reg_768_831_0_2/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.215ns  (logic 1.389ns (5.509%)  route 23.826ns (94.491%))
  Logic Levels:           16  (LDCE=1 LUT4=1 LUT6=8 MUXF7=3 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        LDCE                         0.000     0.000 r  memacc/o_daddr[-1111111105]/G
    SLICE_X89Y146        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  memacc/o_daddr[-1111111105]/Q
                         net (fo=4064, routed)       14.003    14.296    mem/d_mem/mem_reg_6144_6399_15_15/A4
    SLICE_X92Y94         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.042    14.338 f  mem/d_mem/mem_reg_6144_6399_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.338    mem/d_mem/mem_reg_6144_6399_15_15/OC
    SLICE_X92Y94         MUXF7 (Prop_muxf7_I1_O)      0.117    14.455 f  mem/d_mem/mem_reg_6144_6399_15_15/F7.B/O
                         net (fo=1, routed)           0.000    14.455    mem/d_mem/mem_reg_6144_6399_15_15/O0
    SLICE_X92Y94         MUXF8 (Prop_muxf8_I0_O)      0.046    14.501 f  mem/d_mem/mem_reg_6144_6399_15_15/F8/O
                         net (fo=1, routed)           0.714    15.215    mem/d_mem/mem_reg_6144_6399_15_15_n_0
    SLICE_X89Y92         LUT6 (Prop_lut6_I5_O)        0.125    15.340 f  mem/d_mem/o_data_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.000    15.340    mem/d_mem/o_data_OBUF[15]_inst_i_6_n_0
    SLICE_X89Y92         MUXF7 (Prop_muxf7_I0_O)      0.107    15.447 f  mem/d_mem/o_data_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.445    15.892    mem/d_mem/o_data_OBUF[15]_inst_i_2_n_0
    SLICE_X91Y91         LUT6 (Prop_lut6_I0_O)        0.124    16.016 f  mem/d_mem/o_data_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.461    17.477    core/d_o_data[15]
    SLICE_X83Y129        LUT6 (Prop_lut6_I4_O)        0.043    17.520 f  core/core_others_i_17/O
                         net (fo=2, routed)           0.862    18.382    core/core_others/dmem_o_data[15]
    SLICE_X80Y148        LUT4 (Prop_lut4_I3_O)        0.043    18.425 f  core/core_others/dbg_reg_i_data_OBUF[15]_inst_i_1/O
                         net (fo=32, routed)          0.972    19.397    vga/vga_debugger/reg_i_data_IBUF[15]
    SLICE_X96Y143        LUT6 (Prop_lut6_I1_O)        0.043    19.440 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_684/O
                         net (fo=1, routed)           0.334    19.774    vga/vga_debugger/display_data_reg_0_63_0_2_i_684_n_0
    SLICE_X95Y144        LUT6 (Prop_lut6_I5_O)        0.043    19.817 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_350/O
                         net (fo=1, routed)           0.464    20.281    vga/vga_debugger/display_data_reg_0_63_0_2_i_350_n_0
    SLICE_X89Y149        LUT6 (Prop_lut6_I3_O)        0.043    20.324 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_136/O
                         net (fo=1, routed)           0.000    20.324    vga/vga_debugger/display_data_reg_0_63_0_2_i_136_n_0
    SLICE_X89Y149        MUXF7 (Prop_muxf7_I1_O)      0.108    20.432 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000    20.432    vga/vga_debugger/display_data_reg_0_63_0_2_i_54_n_0
    SLICE_X89Y149        MUXF8 (Prop_muxf8_I1_O)      0.043    20.475 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_25/O
                         net (fo=1, routed)           0.346    20.821    vga/vga_debugger/display_data_reg_0_63_0_2_i_25_n_0
    SLICE_X89Y148        LUT6 (Prop_lut6_I0_O)        0.126    20.947 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.101    22.048    vga/vga_debugger/display_data_reg_0_63_0_2_i_9_n_0
    SLICE_X95Y133        LUT6 (Prop_lut6_I2_O)        0.043    22.091 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_3/O
                         net (fo=64, routed)          3.124    25.215    vga/vga_display/display_data_reg_768_831_0_2/DIC
    SLICE_X90Y112        RAMD64E                                      r  vga/vga_display/display_data_reg_768_831_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memacc/o_daddr[-1111111105]/G
                            (positive level-sensitive latch)
  Destination:            vga/vga_display/display_data_reg_64_127_0_2/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.194ns  (logic 1.389ns (5.513%)  route 23.805ns (94.487%))
  Logic Levels:           16  (LDCE=1 LUT4=1 LUT6=8 MUXF7=3 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        LDCE                         0.000     0.000 r  memacc/o_daddr[-1111111105]/G
    SLICE_X89Y146        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  memacc/o_daddr[-1111111105]/Q
                         net (fo=4064, routed)       14.003    14.296    mem/d_mem/mem_reg_6144_6399_15_15/A4
    SLICE_X92Y94         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.042    14.338 f  mem/d_mem/mem_reg_6144_6399_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.338    mem/d_mem/mem_reg_6144_6399_15_15/OC
    SLICE_X92Y94         MUXF7 (Prop_muxf7_I1_O)      0.117    14.455 f  mem/d_mem/mem_reg_6144_6399_15_15/F7.B/O
                         net (fo=1, routed)           0.000    14.455    mem/d_mem/mem_reg_6144_6399_15_15/O0
    SLICE_X92Y94         MUXF8 (Prop_muxf8_I0_O)      0.046    14.501 f  mem/d_mem/mem_reg_6144_6399_15_15/F8/O
                         net (fo=1, routed)           0.714    15.215    mem/d_mem/mem_reg_6144_6399_15_15_n_0
    SLICE_X89Y92         LUT6 (Prop_lut6_I5_O)        0.125    15.340 f  mem/d_mem/o_data_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.000    15.340    mem/d_mem/o_data_OBUF[15]_inst_i_6_n_0
    SLICE_X89Y92         MUXF7 (Prop_muxf7_I0_O)      0.107    15.447 f  mem/d_mem/o_data_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.445    15.892    mem/d_mem/o_data_OBUF[15]_inst_i_2_n_0
    SLICE_X91Y91         LUT6 (Prop_lut6_I0_O)        0.124    16.016 f  mem/d_mem/o_data_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.461    17.477    core/d_o_data[15]
    SLICE_X83Y129        LUT6 (Prop_lut6_I4_O)        0.043    17.520 f  core/core_others_i_17/O
                         net (fo=2, routed)           0.862    18.382    core/core_others/dmem_o_data[15]
    SLICE_X80Y148        LUT4 (Prop_lut4_I3_O)        0.043    18.425 f  core/core_others/dbg_reg_i_data_OBUF[15]_inst_i_1/O
                         net (fo=32, routed)          0.972    19.397    vga/vga_debugger/reg_i_data_IBUF[15]
    SLICE_X96Y143        LUT6 (Prop_lut6_I1_O)        0.043    19.440 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_684/O
                         net (fo=1, routed)           0.334    19.774    vga/vga_debugger/display_data_reg_0_63_0_2_i_684_n_0
    SLICE_X95Y144        LUT6 (Prop_lut6_I5_O)        0.043    19.817 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_350/O
                         net (fo=1, routed)           0.464    20.281    vga/vga_debugger/display_data_reg_0_63_0_2_i_350_n_0
    SLICE_X89Y149        LUT6 (Prop_lut6_I3_O)        0.043    20.324 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_136/O
                         net (fo=1, routed)           0.000    20.324    vga/vga_debugger/display_data_reg_0_63_0_2_i_136_n_0
    SLICE_X89Y149        MUXF7 (Prop_muxf7_I1_O)      0.108    20.432 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000    20.432    vga/vga_debugger/display_data_reg_0_63_0_2_i_54_n_0
    SLICE_X89Y149        MUXF8 (Prop_muxf8_I1_O)      0.043    20.475 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_25/O
                         net (fo=1, routed)           0.346    20.821    vga/vga_debugger/display_data_reg_0_63_0_2_i_25_n_0
    SLICE_X89Y148        LUT6 (Prop_lut6_I0_O)        0.126    20.947 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.101    22.048    vga/vga_debugger/display_data_reg_0_63_0_2_i_9_n_0
    SLICE_X95Y133        LUT6 (Prop_lut6_I2_O)        0.043    22.091 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_3/O
                         net (fo=64, routed)          3.103    25.194    vga/vga_display/display_data_reg_64_127_0_2/DIC
    SLICE_X88Y112        RAMD64E                                      r  vga/vga_display/display_data_reg_64_127_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memacc/o_daddr[-1111111105]/G
                            (positive level-sensitive latch)
  Destination:            vga/vga_display/display_data_reg_320_383_0_2/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.151ns  (logic 1.389ns (5.523%)  route 23.762ns (94.477%))
  Logic Levels:           16  (LDCE=1 LUT4=1 LUT6=8 MUXF7=3 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        LDCE                         0.000     0.000 r  memacc/o_daddr[-1111111105]/G
    SLICE_X89Y146        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  memacc/o_daddr[-1111111105]/Q
                         net (fo=4064, routed)       14.003    14.296    mem/d_mem/mem_reg_6144_6399_15_15/A4
    SLICE_X92Y94         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.042    14.338 f  mem/d_mem/mem_reg_6144_6399_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.338    mem/d_mem/mem_reg_6144_6399_15_15/OC
    SLICE_X92Y94         MUXF7 (Prop_muxf7_I1_O)      0.117    14.455 f  mem/d_mem/mem_reg_6144_6399_15_15/F7.B/O
                         net (fo=1, routed)           0.000    14.455    mem/d_mem/mem_reg_6144_6399_15_15/O0
    SLICE_X92Y94         MUXF8 (Prop_muxf8_I0_O)      0.046    14.501 f  mem/d_mem/mem_reg_6144_6399_15_15/F8/O
                         net (fo=1, routed)           0.714    15.215    mem/d_mem/mem_reg_6144_6399_15_15_n_0
    SLICE_X89Y92         LUT6 (Prop_lut6_I5_O)        0.125    15.340 f  mem/d_mem/o_data_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.000    15.340    mem/d_mem/o_data_OBUF[15]_inst_i_6_n_0
    SLICE_X89Y92         MUXF7 (Prop_muxf7_I0_O)      0.107    15.447 f  mem/d_mem/o_data_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.445    15.892    mem/d_mem/o_data_OBUF[15]_inst_i_2_n_0
    SLICE_X91Y91         LUT6 (Prop_lut6_I0_O)        0.124    16.016 f  mem/d_mem/o_data_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.461    17.477    core/d_o_data[15]
    SLICE_X83Y129        LUT6 (Prop_lut6_I4_O)        0.043    17.520 f  core/core_others_i_17/O
                         net (fo=2, routed)           0.862    18.382    core/core_others/dmem_o_data[15]
    SLICE_X80Y148        LUT4 (Prop_lut4_I3_O)        0.043    18.425 f  core/core_others/dbg_reg_i_data_OBUF[15]_inst_i_1/O
                         net (fo=32, routed)          0.972    19.397    vga/vga_debugger/reg_i_data_IBUF[15]
    SLICE_X96Y143        LUT6 (Prop_lut6_I1_O)        0.043    19.440 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_684/O
                         net (fo=1, routed)           0.334    19.774    vga/vga_debugger/display_data_reg_0_63_0_2_i_684_n_0
    SLICE_X95Y144        LUT6 (Prop_lut6_I5_O)        0.043    19.817 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_350/O
                         net (fo=1, routed)           0.464    20.281    vga/vga_debugger/display_data_reg_0_63_0_2_i_350_n_0
    SLICE_X89Y149        LUT6 (Prop_lut6_I3_O)        0.043    20.324 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_136/O
                         net (fo=1, routed)           0.000    20.324    vga/vga_debugger/display_data_reg_0_63_0_2_i_136_n_0
    SLICE_X89Y149        MUXF7 (Prop_muxf7_I1_O)      0.108    20.432 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000    20.432    vga/vga_debugger/display_data_reg_0_63_0_2_i_54_n_0
    SLICE_X89Y149        MUXF8 (Prop_muxf8_I1_O)      0.043    20.475 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_25/O
                         net (fo=1, routed)           0.346    20.821    vga/vga_debugger/display_data_reg_0_63_0_2_i_25_n_0
    SLICE_X89Y148        LUT6 (Prop_lut6_I0_O)        0.126    20.947 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.101    22.048    vga/vga_debugger/display_data_reg_0_63_0_2_i_9_n_0
    SLICE_X95Y133        LUT6 (Prop_lut6_I2_O)        0.043    22.091 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_3/O
                         net (fo=64, routed)          3.061    25.151    vga/vga_display/display_data_reg_320_383_0_2/DIC
    SLICE_X82Y112        RAMD64E                                      r  vga/vga_display/display_data_reg_320_383_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memacc/o_daddr[-1111111105]/G
                            (positive level-sensitive latch)
  Destination:            vga/vga_display/display_data_reg_3200_3263_3_5/RAMB/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.142ns  (logic 1.389ns (5.525%)  route 23.753ns (94.475%))
  Logic Levels:           16  (LDCE=1 LUT4=1 LUT6=8 MUXF7=3 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        LDCE                         0.000     0.000 r  memacc/o_daddr[-1111111105]/G
    SLICE_X89Y146        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  memacc/o_daddr[-1111111105]/Q
                         net (fo=4064, routed)       14.003    14.296    mem/d_mem/mem_reg_6144_6399_15_15/A4
    SLICE_X92Y94         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.042    14.338 f  mem/d_mem/mem_reg_6144_6399_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.338    mem/d_mem/mem_reg_6144_6399_15_15/OC
    SLICE_X92Y94         MUXF7 (Prop_muxf7_I1_O)      0.117    14.455 f  mem/d_mem/mem_reg_6144_6399_15_15/F7.B/O
                         net (fo=1, routed)           0.000    14.455    mem/d_mem/mem_reg_6144_6399_15_15/O0
    SLICE_X92Y94         MUXF8 (Prop_muxf8_I0_O)      0.046    14.501 f  mem/d_mem/mem_reg_6144_6399_15_15/F8/O
                         net (fo=1, routed)           0.714    15.215    mem/d_mem/mem_reg_6144_6399_15_15_n_0
    SLICE_X89Y92         LUT6 (Prop_lut6_I5_O)        0.125    15.340 f  mem/d_mem/o_data_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.000    15.340    mem/d_mem/o_data_OBUF[15]_inst_i_6_n_0
    SLICE_X89Y92         MUXF7 (Prop_muxf7_I0_O)      0.107    15.447 f  mem/d_mem/o_data_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.445    15.892    mem/d_mem/o_data_OBUF[15]_inst_i_2_n_0
    SLICE_X91Y91         LUT6 (Prop_lut6_I0_O)        0.124    16.016 f  mem/d_mem/o_data_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.461    17.477    core/d_o_data[15]
    SLICE_X83Y129        LUT6 (Prop_lut6_I4_O)        0.043    17.520 f  core/core_others_i_17/O
                         net (fo=2, routed)           0.862    18.382    core/core_others/dmem_o_data[15]
    SLICE_X80Y148        LUT4 (Prop_lut4_I3_O)        0.043    18.425 f  core/core_others/dbg_reg_i_data_OBUF[15]_inst_i_1/O
                         net (fo=32, routed)          0.972    19.397    vga/vga_debugger/reg_i_data_IBUF[15]
    SLICE_X96Y143        LUT6 (Prop_lut6_I1_O)        0.043    19.440 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_684/O
                         net (fo=1, routed)           0.334    19.774    vga/vga_debugger/display_data_reg_0_63_0_2_i_684_n_0
    SLICE_X95Y144        LUT6 (Prop_lut6_I5_O)        0.043    19.817 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_350/O
                         net (fo=1, routed)           0.464    20.281    vga/vga_debugger/display_data_reg_0_63_0_2_i_350_n_0
    SLICE_X89Y149        LUT6 (Prop_lut6_I3_O)        0.043    20.324 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_136/O
                         net (fo=1, routed)           0.000    20.324    vga/vga_debugger/display_data_reg_0_63_0_2_i_136_n_0
    SLICE_X89Y149        MUXF7 (Prop_muxf7_I1_O)      0.108    20.432 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000    20.432    vga/vga_debugger/display_data_reg_0_63_0_2_i_54_n_0
    SLICE_X89Y149        MUXF8 (Prop_muxf8_I1_O)      0.043    20.475 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_25/O
                         net (fo=1, routed)           0.346    20.821    vga/vga_debugger/display_data_reg_0_63_0_2_i_25_n_0
    SLICE_X89Y148        LUT6 (Prop_lut6_I0_O)        0.126    20.947 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           0.664    21.611    vga/vga_debugger/display_data_reg_0_63_0_2_i_9_n_0
    SLICE_X95Y135        LUT6 (Prop_lut6_I1_O)        0.043    21.654 r  vga/vga_debugger/display_data_reg_0_63_3_5_i_2/O
                         net (fo=64, routed)          3.488    25.142    vga/vga_display/display_data_reg_3200_3263_3_5/DIB
    SLICE_X98Y90         RAMD64E                                      r  vga/vga_display/display_data_reg_3200_3263_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memacc/o_daddr[-1111111105]/G
                            (positive level-sensitive latch)
  Destination:            vga/vga_display/display_data_reg_640_703_0_2/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.108ns  (logic 1.389ns (5.532%)  route 23.719ns (94.468%))
  Logic Levels:           16  (LDCE=1 LUT4=1 LUT6=8 MUXF7=3 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        LDCE                         0.000     0.000 r  memacc/o_daddr[-1111111105]/G
    SLICE_X89Y146        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  memacc/o_daddr[-1111111105]/Q
                         net (fo=4064, routed)       14.003    14.296    mem/d_mem/mem_reg_6144_6399_15_15/A4
    SLICE_X92Y94         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.042    14.338 f  mem/d_mem/mem_reg_6144_6399_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.338    mem/d_mem/mem_reg_6144_6399_15_15/OC
    SLICE_X92Y94         MUXF7 (Prop_muxf7_I1_O)      0.117    14.455 f  mem/d_mem/mem_reg_6144_6399_15_15/F7.B/O
                         net (fo=1, routed)           0.000    14.455    mem/d_mem/mem_reg_6144_6399_15_15/O0
    SLICE_X92Y94         MUXF8 (Prop_muxf8_I0_O)      0.046    14.501 f  mem/d_mem/mem_reg_6144_6399_15_15/F8/O
                         net (fo=1, routed)           0.714    15.215    mem/d_mem/mem_reg_6144_6399_15_15_n_0
    SLICE_X89Y92         LUT6 (Prop_lut6_I5_O)        0.125    15.340 f  mem/d_mem/o_data_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.000    15.340    mem/d_mem/o_data_OBUF[15]_inst_i_6_n_0
    SLICE_X89Y92         MUXF7 (Prop_muxf7_I0_O)      0.107    15.447 f  mem/d_mem/o_data_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.445    15.892    mem/d_mem/o_data_OBUF[15]_inst_i_2_n_0
    SLICE_X91Y91         LUT6 (Prop_lut6_I0_O)        0.124    16.016 f  mem/d_mem/o_data_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.461    17.477    core/d_o_data[15]
    SLICE_X83Y129        LUT6 (Prop_lut6_I4_O)        0.043    17.520 f  core/core_others_i_17/O
                         net (fo=2, routed)           0.862    18.382    core/core_others/dmem_o_data[15]
    SLICE_X80Y148        LUT4 (Prop_lut4_I3_O)        0.043    18.425 f  core/core_others/dbg_reg_i_data_OBUF[15]_inst_i_1/O
                         net (fo=32, routed)          0.972    19.397    vga/vga_debugger/reg_i_data_IBUF[15]
    SLICE_X96Y143        LUT6 (Prop_lut6_I1_O)        0.043    19.440 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_684/O
                         net (fo=1, routed)           0.334    19.774    vga/vga_debugger/display_data_reg_0_63_0_2_i_684_n_0
    SLICE_X95Y144        LUT6 (Prop_lut6_I5_O)        0.043    19.817 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_350/O
                         net (fo=1, routed)           0.464    20.281    vga/vga_debugger/display_data_reg_0_63_0_2_i_350_n_0
    SLICE_X89Y149        LUT6 (Prop_lut6_I3_O)        0.043    20.324 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_136/O
                         net (fo=1, routed)           0.000    20.324    vga/vga_debugger/display_data_reg_0_63_0_2_i_136_n_0
    SLICE_X89Y149        MUXF7 (Prop_muxf7_I1_O)      0.108    20.432 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000    20.432    vga/vga_debugger/display_data_reg_0_63_0_2_i_54_n_0
    SLICE_X89Y149        MUXF8 (Prop_muxf8_I1_O)      0.043    20.475 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_25/O
                         net (fo=1, routed)           0.346    20.821    vga/vga_debugger/display_data_reg_0_63_0_2_i_25_n_0
    SLICE_X89Y148        LUT6 (Prop_lut6_I0_O)        0.126    20.947 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.101    22.048    vga/vga_debugger/display_data_reg_0_63_0_2_i_9_n_0
    SLICE_X95Y133        LUT6 (Prop_lut6_I2_O)        0.043    22.091 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_3/O
                         net (fo=64, routed)          3.017    25.108    vga/vga_display/display_data_reg_640_703_0_2/DIC
    SLICE_X88Y111        RAMD64E                                      r  vga/vga_display/display_data_reg_640_703_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memacc/o_daddr[-1111111105]/G
                            (positive level-sensitive latch)
  Destination:            vga/vga_display/display_data_reg_192_255_0_2/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.064ns  (logic 1.389ns (5.542%)  route 23.675ns (94.458%))
  Logic Levels:           16  (LDCE=1 LUT4=1 LUT6=8 MUXF7=3 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        LDCE                         0.000     0.000 r  memacc/o_daddr[-1111111105]/G
    SLICE_X89Y146        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  memacc/o_daddr[-1111111105]/Q
                         net (fo=4064, routed)       14.003    14.296    mem/d_mem/mem_reg_6144_6399_15_15/A4
    SLICE_X92Y94         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.042    14.338 f  mem/d_mem/mem_reg_6144_6399_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.338    mem/d_mem/mem_reg_6144_6399_15_15/OC
    SLICE_X92Y94         MUXF7 (Prop_muxf7_I1_O)      0.117    14.455 f  mem/d_mem/mem_reg_6144_6399_15_15/F7.B/O
                         net (fo=1, routed)           0.000    14.455    mem/d_mem/mem_reg_6144_6399_15_15/O0
    SLICE_X92Y94         MUXF8 (Prop_muxf8_I0_O)      0.046    14.501 f  mem/d_mem/mem_reg_6144_6399_15_15/F8/O
                         net (fo=1, routed)           0.714    15.215    mem/d_mem/mem_reg_6144_6399_15_15_n_0
    SLICE_X89Y92         LUT6 (Prop_lut6_I5_O)        0.125    15.340 f  mem/d_mem/o_data_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.000    15.340    mem/d_mem/o_data_OBUF[15]_inst_i_6_n_0
    SLICE_X89Y92         MUXF7 (Prop_muxf7_I0_O)      0.107    15.447 f  mem/d_mem/o_data_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.445    15.892    mem/d_mem/o_data_OBUF[15]_inst_i_2_n_0
    SLICE_X91Y91         LUT6 (Prop_lut6_I0_O)        0.124    16.016 f  mem/d_mem/o_data_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.461    17.477    core/d_o_data[15]
    SLICE_X83Y129        LUT6 (Prop_lut6_I4_O)        0.043    17.520 f  core/core_others_i_17/O
                         net (fo=2, routed)           0.862    18.382    core/core_others/dmem_o_data[15]
    SLICE_X80Y148        LUT4 (Prop_lut4_I3_O)        0.043    18.425 f  core/core_others/dbg_reg_i_data_OBUF[15]_inst_i_1/O
                         net (fo=32, routed)          0.972    19.397    vga/vga_debugger/reg_i_data_IBUF[15]
    SLICE_X96Y143        LUT6 (Prop_lut6_I1_O)        0.043    19.440 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_684/O
                         net (fo=1, routed)           0.334    19.774    vga/vga_debugger/display_data_reg_0_63_0_2_i_684_n_0
    SLICE_X95Y144        LUT6 (Prop_lut6_I5_O)        0.043    19.817 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_350/O
                         net (fo=1, routed)           0.464    20.281    vga/vga_debugger/display_data_reg_0_63_0_2_i_350_n_0
    SLICE_X89Y149        LUT6 (Prop_lut6_I3_O)        0.043    20.324 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_136/O
                         net (fo=1, routed)           0.000    20.324    vga/vga_debugger/display_data_reg_0_63_0_2_i_136_n_0
    SLICE_X89Y149        MUXF7 (Prop_muxf7_I1_O)      0.108    20.432 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000    20.432    vga/vga_debugger/display_data_reg_0_63_0_2_i_54_n_0
    SLICE_X89Y149        MUXF8 (Prop_muxf8_I1_O)      0.043    20.475 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_25/O
                         net (fo=1, routed)           0.346    20.821    vga/vga_debugger/display_data_reg_0_63_0_2_i_25_n_0
    SLICE_X89Y148        LUT6 (Prop_lut6_I0_O)        0.126    20.947 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.101    22.048    vga/vga_debugger/display_data_reg_0_63_0_2_i_9_n_0
    SLICE_X95Y133        LUT6 (Prop_lut6_I2_O)        0.043    22.091 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_3/O
                         net (fo=64, routed)          2.973    25.063    vga/vga_display/display_data_reg_192_255_0_2/DIC
    SLICE_X86Y112        RAMD64E                                      r  vga/vga_display/display_data_reg_192_255_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memacc/o_daddr[-1111111105]/G
                            (positive level-sensitive latch)
  Destination:            vga/vga_display/display_data_reg_704_767_0_2/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.061ns  (logic 1.389ns (5.542%)  route 23.672ns (94.458%))
  Logic Levels:           16  (LDCE=1 LUT4=1 LUT6=8 MUXF7=3 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        LDCE                         0.000     0.000 r  memacc/o_daddr[-1111111105]/G
    SLICE_X89Y146        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  memacc/o_daddr[-1111111105]/Q
                         net (fo=4064, routed)       14.003    14.296    mem/d_mem/mem_reg_6144_6399_15_15/A4
    SLICE_X92Y94         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.042    14.338 f  mem/d_mem/mem_reg_6144_6399_15_15/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.338    mem/d_mem/mem_reg_6144_6399_15_15/OC
    SLICE_X92Y94         MUXF7 (Prop_muxf7_I1_O)      0.117    14.455 f  mem/d_mem/mem_reg_6144_6399_15_15/F7.B/O
                         net (fo=1, routed)           0.000    14.455    mem/d_mem/mem_reg_6144_6399_15_15/O0
    SLICE_X92Y94         MUXF8 (Prop_muxf8_I0_O)      0.046    14.501 f  mem/d_mem/mem_reg_6144_6399_15_15/F8/O
                         net (fo=1, routed)           0.714    15.215    mem/d_mem/mem_reg_6144_6399_15_15_n_0
    SLICE_X89Y92         LUT6 (Prop_lut6_I5_O)        0.125    15.340 f  mem/d_mem/o_data_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.000    15.340    mem/d_mem/o_data_OBUF[15]_inst_i_6_n_0
    SLICE_X89Y92         MUXF7 (Prop_muxf7_I0_O)      0.107    15.447 f  mem/d_mem/o_data_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.445    15.892    mem/d_mem/o_data_OBUF[15]_inst_i_2_n_0
    SLICE_X91Y91         LUT6 (Prop_lut6_I0_O)        0.124    16.016 f  mem/d_mem/o_data_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.461    17.477    core/d_o_data[15]
    SLICE_X83Y129        LUT6 (Prop_lut6_I4_O)        0.043    17.520 f  core/core_others_i_17/O
                         net (fo=2, routed)           0.862    18.382    core/core_others/dmem_o_data[15]
    SLICE_X80Y148        LUT4 (Prop_lut4_I3_O)        0.043    18.425 f  core/core_others/dbg_reg_i_data_OBUF[15]_inst_i_1/O
                         net (fo=32, routed)          0.972    19.397    vga/vga_debugger/reg_i_data_IBUF[15]
    SLICE_X96Y143        LUT6 (Prop_lut6_I1_O)        0.043    19.440 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_684/O
                         net (fo=1, routed)           0.334    19.774    vga/vga_debugger/display_data_reg_0_63_0_2_i_684_n_0
    SLICE_X95Y144        LUT6 (Prop_lut6_I5_O)        0.043    19.817 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_350/O
                         net (fo=1, routed)           0.464    20.281    vga/vga_debugger/display_data_reg_0_63_0_2_i_350_n_0
    SLICE_X89Y149        LUT6 (Prop_lut6_I3_O)        0.043    20.324 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_136/O
                         net (fo=1, routed)           0.000    20.324    vga/vga_debugger/display_data_reg_0_63_0_2_i_136_n_0
    SLICE_X89Y149        MUXF7 (Prop_muxf7_I1_O)      0.108    20.432 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000    20.432    vga/vga_debugger/display_data_reg_0_63_0_2_i_54_n_0
    SLICE_X89Y149        MUXF8 (Prop_muxf8_I1_O)      0.043    20.475 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_25/O
                         net (fo=1, routed)           0.346    20.821    vga/vga_debugger/display_data_reg_0_63_0_2_i_25_n_0
    SLICE_X89Y148        LUT6 (Prop_lut6_I0_O)        0.126    20.947 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.101    22.048    vga/vga_debugger/display_data_reg_0_63_0_2_i_9_n_0
    SLICE_X95Y133        LUT6 (Prop_lut6_I2_O)        0.043    22.091 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_3/O
                         net (fo=64, routed)          2.970    25.061    vga/vga_display/display_data_reg_704_767_0_2/DIC
    SLICE_X82Y111        RAMD64E                                      r  vga/vga_display/display_data_reg_704_767_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/vga_controller/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/vga_controller/v_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.222ns  (logic 0.157ns (70.878%)  route 0.065ns (29.122%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y103       FDRE                         0.000     0.000 r  vga/vga_controller/v_count_reg[2]/C
    SLICE_X105Y103       FDRE (Prop_fdre_C_Q)         0.091     0.091 r  vga/vga_controller/v_count_reg[2]/Q
                         net (fo=16, routed)          0.065     0.156    vga/vga_controller/v_count_reg_n_0_[2]
    SLICE_X105Y103       LUT6 (Prop_lut6_I1_O)        0.066     0.222 r  vga/vga_controller/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.222    vga/vga_controller/v_count[3]_i_1_n_0
    SLICE_X105Y103       FDRE                                         r  vga/vga_controller/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memacc/o_dr1_idata[-1111111093]/G
                            (positive level-sensitive latch)
  Destination:            dr1/data_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.128ns (57.176%)  route 0.096ns (42.824%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y136        LDCE                         0.000     0.000 r  memacc/o_dr1_idata[-1111111093]/G
    SLICE_X93Y136        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  memacc/o_dr1_idata[-1111111093]/Q
                         net (fo=1, routed)           0.096     0.224    dr1/data_reg[31]_0[18]
    SLICE_X93Y137        FDRE                                         r  dr1/data_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memacc/o_dr1_idata[-1111111091]/G
                            (positive level-sensitive latch)
  Destination:            dr1/data_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.128ns (57.176%)  route 0.096ns (42.824%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y145        LDCE                         0.000     0.000 r  memacc/o_dr1_idata[-1111111091]/G
    SLICE_X77Y145        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  memacc/o_dr1_idata[-1111111091]/Q
                         net (fo=1, routed)           0.096     0.224    dr1/data_reg[31]_0[20]
    SLICE_X77Y146        FDRE                                         r  dr1/data_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memacc/o_dr1_idata[-1111111102]/G
                            (positive level-sensitive latch)
  Destination:            dr1/data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.128ns (56.859%)  route 0.097ns (43.141%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        LDCE                         0.000     0.000 r  memacc/o_dr1_idata[-1111111102]/G
    SLICE_X84Y128        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  memacc/o_dr1_idata[-1111111102]/Q
                         net (fo=1, routed)           0.097     0.225    dr1/data_reg[31]_0[9]
    SLICE_X84Y127        FDRE                                         r  dr1/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memacc/o_dr1_idata[-1111111080]/G
                            (positive level-sensitive latch)
  Destination:            dr1/data_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.128ns (56.818%)  route 0.097ns (43.182%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        LDCE                         0.000     0.000 r  memacc/o_dr1_idata[-1111111080]/G
    SLICE_X85Y143        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  memacc/o_dr1_idata[-1111111080]/Q
                         net (fo=1, routed)           0.097     0.225    dr1/data_reg[31]_0[31]
    SLICE_X84Y143        FDRE                                         r  dr1/data_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memacc/o_dr1_idata[-1111111110]/G
                            (positive level-sensitive latch)
  Destination:            dr1/data_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.229ns  (logic 0.128ns (55.861%)  route 0.101ns (44.139%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        LDCE                         0.000     0.000 r  memacc/o_dr1_idata[-1111111110]/G
    SLICE_X85Y133        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  memacc/o_dr1_idata[-1111111110]/Q
                         net (fo=2, routed)           0.101     0.229    dr1/data_reg[31]_0[1]
    SLICE_X84Y133        FDRE                                         r  dr1/data_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memacc/o_dr1_idata[-1111111107]/G
                            (positive level-sensitive latch)
  Destination:            dr1/data_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.229ns  (logic 0.128ns (55.801%)  route 0.101ns (44.199%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y129        LDCE                         0.000     0.000 r  memacc/o_dr1_idata[-1111111107]/G
    SLICE_X80Y129        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  memacc/o_dr1_idata[-1111111107]/Q
                         net (fo=2, routed)           0.101     0.229    dr1/data_reg[31]_0[4]
    SLICE_X80Y128        FDRE                                         r  dr1/data_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memacc/o_dr1_idata[-1111111101]/G
                            (positive level-sensitive latch)
  Destination:            dr1/data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.229ns  (logic 0.128ns (55.797%)  route 0.101ns (44.203%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129        LDCE                         0.000     0.000 r  memacc/o_dr1_idata[-1111111101]/G
    SLICE_X84Y129        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  memacc/o_dr1_idata[-1111111101]/Q
                         net (fo=1, routed)           0.101     0.229    dr1/data_reg[31]_0[10]
    SLICE_X83Y129        FDRE                                         r  dr1/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memacc/o_dr1_idata[-1111111084]/G
                            (positive level-sensitive latch)
  Destination:            dr1/data_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.229ns  (logic 0.128ns (55.779%)  route 0.101ns (44.221%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y148        LDCE                         0.000     0.000 r  memacc/o_dr1_idata[-1111111084]/G
    SLICE_X77Y148        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  memacc/o_dr1_idata[-1111111084]/Q
                         net (fo=1, routed)           0.101     0.229    dr1/data_reg[31]_0[27]
    SLICE_X77Y146        FDRE                                         r  dr1/data_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memacc/o_dr1_idata[-1111111092]/G
                            (positive level-sensitive latch)
  Destination:            dr1/data_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.128ns (54.414%)  route 0.107ns (45.586%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        LDCE                         0.000     0.000 r  memacc/o_dr1_idata[-1111111092]/G
    SLICE_X85Y143        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  memacc/o_dr1_idata[-1111111092]/Q
                         net (fo=1, routed)           0.107     0.235    dr1/data_reg[31]_0[19]
    SLICE_X84Y143        FDRE                                         r  dr1/data_reg[19]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay          1445 Endpoints
Min Delay          1445 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem/d_mem/mem_reg_0_127_0_0/LOW/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_display/display_data_reg_3712_3775_0_2/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.917ns  (logic 1.980ns (15.329%)  route 10.937ns (84.671%))
  Logic Levels:           15  (LUT5=1 LUT6=8 MUXF7=4 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           3.577     9.216    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.043     9.259 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.429     9.688    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.781 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        1.229    11.010    mem/d_mem/mem_reg_0_127_0_0/WCLK
    SLICE_X70Y100        RAMS64E                                      r  mem/d_mem/mem_reg_0_127_0_0/LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y100        RAMS64E (Prop_rams64e_CLK_O)
                                                      0.710    11.720 r  mem/d_mem/mem_reg_0_127_0_0/LOW/O
                         net (fo=1, routed)           0.000    11.720    mem/d_mem/mem_reg_0_127_0_0/O0
    SLICE_X70Y100        MUXF7 (Prop_muxf7_I0_O)      0.115    11.835 r  mem/d_mem/mem_reg_0_127_0_0/F7/O
                         net (fo=1, routed)           0.261    12.096    mem/d_mem/mem_reg_0_127_0_0_n_0
    SLICE_X71Y100        LUT5 (Prop_lut5_I4_O)        0.122    12.218 r  mem/d_mem/o_data_OBUF[0]_inst_i_14/O
                         net (fo=1, routed)           0.547    12.764    mem/d_mem/o_data_OBUF[0]_inst_i_14_n_0
    SLICE_X69Y94         LUT6 (Prop_lut6_I0_O)        0.043    12.807 r  mem/d_mem/o_data_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.000    12.807    mem/d_mem/o_data_OBUF[0]_inst_i_7_n_0
    SLICE_X69Y94         MUXF7 (Prop_muxf7_I1_O)      0.108    12.915 r  mem/d_mem/o_data_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.450    13.365    mem/d_mem/o_data_OBUF[0]_inst_i_2_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I0_O)        0.124    13.489 r  mem/d_mem/o_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.443    14.932    core/d_o_data[0]
    SLICE_X80Y125        LUT6 (Prop_lut6_I4_O)        0.043    14.975 r  core/core_others_i_32/O
                         net (fo=2, routed)           1.577    16.552    vga/vga_debugger/dmem_o_data_IBUF[0]
    SLICE_X81Y169        LUT6 (Prop_lut6_I0_O)        0.043    16.595 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_993/O
                         net (fo=1, routed)           0.000    16.595    vga/vga_debugger/display_data_reg_0_63_0_2_i_993_n_0
    SLICE_X81Y169        MUXF7 (Prop_muxf7_I1_O)      0.122    16.717 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_955/O
                         net (fo=1, routed)           0.000    16.717    vga/vga_debugger/display_data_reg_0_63_0_2_i_955_n_0
    SLICE_X81Y169        MUXF8 (Prop_muxf8_I0_O)      0.045    16.762 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_828/O
                         net (fo=1, routed)           0.697    17.460    vga/vga_debugger/display_data_reg_0_63_0_2_i_828_n_0
    SLICE_X89Y171        LUT6 (Prop_lut6_I5_O)        0.126    17.586 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_583/O
                         net (fo=1, routed)           0.672    18.258    vga/vga_debugger/display_data_reg_0_63_0_2_i_583_n_0
    SLICE_X89Y165        LUT6 (Prop_lut6_I5_O)        0.043    18.301 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_289/O
                         net (fo=1, routed)           0.000    18.301    vga/vga_debugger/display_data_reg_0_63_0_2_i_289_n_0
    SLICE_X89Y165        MUXF7 (Prop_muxf7_I1_O)      0.122    18.423 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_97/O
                         net (fo=1, routed)           0.000    18.423    vga/vga_debugger/display_data_reg_0_63_0_2_i_97_n_0
    SLICE_X89Y165        MUXF8 (Prop_muxf8_I0_O)      0.045    18.468 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_38/O
                         net (fo=1, routed)           0.458    18.926    vga/vga_debugger/display_data_reg_0_63_0_2_i_38_n_0
    SLICE_X90Y165        LUT6 (Prop_lut6_I0_O)        0.126    19.052 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_13/O
                         net (fo=3, routed)           1.481    20.533    vga/vga_debugger/display_data_reg_0_63_0_2_i_13_n_0
    SLICE_X95Y133        LUT6 (Prop_lut6_I3_O)        0.043    20.576 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_3/O
                         net (fo=64, routed)          3.350    23.926    vga/vga_display/display_data_reg_3712_3775_0_2/DIC
    SLICE_X94Y107        RAMD64E                                      r  vga/vga_display/display_data_reg_3712_3775_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/d_mem/mem_reg_0_127_0_0/LOW/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_display/display_data_reg_896_959_0_2/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.718ns  (logic 1.980ns (15.568%)  route 10.738ns (84.432%))
  Logic Levels:           15  (LUT5=1 LUT6=8 MUXF7=4 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           3.577     9.216    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.043     9.259 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.429     9.688    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.781 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        1.229    11.010    mem/d_mem/mem_reg_0_127_0_0/WCLK
    SLICE_X70Y100        RAMS64E                                      r  mem/d_mem/mem_reg_0_127_0_0/LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y100        RAMS64E (Prop_rams64e_CLK_O)
                                                      0.710    11.720 r  mem/d_mem/mem_reg_0_127_0_0/LOW/O
                         net (fo=1, routed)           0.000    11.720    mem/d_mem/mem_reg_0_127_0_0/O0
    SLICE_X70Y100        MUXF7 (Prop_muxf7_I0_O)      0.115    11.835 r  mem/d_mem/mem_reg_0_127_0_0/F7/O
                         net (fo=1, routed)           0.261    12.096    mem/d_mem/mem_reg_0_127_0_0_n_0
    SLICE_X71Y100        LUT5 (Prop_lut5_I4_O)        0.122    12.218 r  mem/d_mem/o_data_OBUF[0]_inst_i_14/O
                         net (fo=1, routed)           0.547    12.764    mem/d_mem/o_data_OBUF[0]_inst_i_14_n_0
    SLICE_X69Y94         LUT6 (Prop_lut6_I0_O)        0.043    12.807 r  mem/d_mem/o_data_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.000    12.807    mem/d_mem/o_data_OBUF[0]_inst_i_7_n_0
    SLICE_X69Y94         MUXF7 (Prop_muxf7_I1_O)      0.108    12.915 r  mem/d_mem/o_data_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.450    13.365    mem/d_mem/o_data_OBUF[0]_inst_i_2_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I0_O)        0.124    13.489 r  mem/d_mem/o_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.443    14.932    core/d_o_data[0]
    SLICE_X80Y125        LUT6 (Prop_lut6_I4_O)        0.043    14.975 r  core/core_others_i_32/O
                         net (fo=2, routed)           1.577    16.552    vga/vga_debugger/dmem_o_data_IBUF[0]
    SLICE_X81Y169        LUT6 (Prop_lut6_I0_O)        0.043    16.595 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_993/O
                         net (fo=1, routed)           0.000    16.595    vga/vga_debugger/display_data_reg_0_63_0_2_i_993_n_0
    SLICE_X81Y169        MUXF7 (Prop_muxf7_I1_O)      0.122    16.717 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_955/O
                         net (fo=1, routed)           0.000    16.717    vga/vga_debugger/display_data_reg_0_63_0_2_i_955_n_0
    SLICE_X81Y169        MUXF8 (Prop_muxf8_I0_O)      0.045    16.762 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_828/O
                         net (fo=1, routed)           0.697    17.460    vga/vga_debugger/display_data_reg_0_63_0_2_i_828_n_0
    SLICE_X89Y171        LUT6 (Prop_lut6_I5_O)        0.126    17.586 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_583/O
                         net (fo=1, routed)           0.672    18.258    vga/vga_debugger/display_data_reg_0_63_0_2_i_583_n_0
    SLICE_X89Y165        LUT6 (Prop_lut6_I5_O)        0.043    18.301 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_289/O
                         net (fo=1, routed)           0.000    18.301    vga/vga_debugger/display_data_reg_0_63_0_2_i_289_n_0
    SLICE_X89Y165        MUXF7 (Prop_muxf7_I1_O)      0.122    18.423 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_97/O
                         net (fo=1, routed)           0.000    18.423    vga/vga_debugger/display_data_reg_0_63_0_2_i_97_n_0
    SLICE_X89Y165        MUXF8 (Prop_muxf8_I0_O)      0.045    18.468 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_38/O
                         net (fo=1, routed)           0.458    18.926    vga/vga_debugger/display_data_reg_0_63_0_2_i_38_n_0
    SLICE_X90Y165        LUT6 (Prop_lut6_I0_O)        0.126    19.052 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_13/O
                         net (fo=3, routed)           1.481    20.533    vga/vga_debugger/display_data_reg_0_63_0_2_i_13_n_0
    SLICE_X95Y133        LUT6 (Prop_lut6_I3_O)        0.043    20.576 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_3/O
                         net (fo=64, routed)          3.152    23.728    vga/vga_display/display_data_reg_896_959_0_2/DIC
    SLICE_X86Y113        RAMD64E                                      r  vga/vga_display/display_data_reg_896_959_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/d_mem/mem_reg_0_127_0_0/LOW/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_display/display_data_reg_768_831_0_2/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.690ns  (logic 1.980ns (15.602%)  route 10.710ns (84.397%))
  Logic Levels:           15  (LUT5=1 LUT6=8 MUXF7=4 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           3.577     9.216    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.043     9.259 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.429     9.688    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.781 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        1.229    11.010    mem/d_mem/mem_reg_0_127_0_0/WCLK
    SLICE_X70Y100        RAMS64E                                      r  mem/d_mem/mem_reg_0_127_0_0/LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y100        RAMS64E (Prop_rams64e_CLK_O)
                                                      0.710    11.720 r  mem/d_mem/mem_reg_0_127_0_0/LOW/O
                         net (fo=1, routed)           0.000    11.720    mem/d_mem/mem_reg_0_127_0_0/O0
    SLICE_X70Y100        MUXF7 (Prop_muxf7_I0_O)      0.115    11.835 r  mem/d_mem/mem_reg_0_127_0_0/F7/O
                         net (fo=1, routed)           0.261    12.096    mem/d_mem/mem_reg_0_127_0_0_n_0
    SLICE_X71Y100        LUT5 (Prop_lut5_I4_O)        0.122    12.218 r  mem/d_mem/o_data_OBUF[0]_inst_i_14/O
                         net (fo=1, routed)           0.547    12.764    mem/d_mem/o_data_OBUF[0]_inst_i_14_n_0
    SLICE_X69Y94         LUT6 (Prop_lut6_I0_O)        0.043    12.807 r  mem/d_mem/o_data_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.000    12.807    mem/d_mem/o_data_OBUF[0]_inst_i_7_n_0
    SLICE_X69Y94         MUXF7 (Prop_muxf7_I1_O)      0.108    12.915 r  mem/d_mem/o_data_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.450    13.365    mem/d_mem/o_data_OBUF[0]_inst_i_2_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I0_O)        0.124    13.489 r  mem/d_mem/o_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.443    14.932    core/d_o_data[0]
    SLICE_X80Y125        LUT6 (Prop_lut6_I4_O)        0.043    14.975 r  core/core_others_i_32/O
                         net (fo=2, routed)           1.577    16.552    vga/vga_debugger/dmem_o_data_IBUF[0]
    SLICE_X81Y169        LUT6 (Prop_lut6_I0_O)        0.043    16.595 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_993/O
                         net (fo=1, routed)           0.000    16.595    vga/vga_debugger/display_data_reg_0_63_0_2_i_993_n_0
    SLICE_X81Y169        MUXF7 (Prop_muxf7_I1_O)      0.122    16.717 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_955/O
                         net (fo=1, routed)           0.000    16.717    vga/vga_debugger/display_data_reg_0_63_0_2_i_955_n_0
    SLICE_X81Y169        MUXF8 (Prop_muxf8_I0_O)      0.045    16.762 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_828/O
                         net (fo=1, routed)           0.697    17.460    vga/vga_debugger/display_data_reg_0_63_0_2_i_828_n_0
    SLICE_X89Y171        LUT6 (Prop_lut6_I5_O)        0.126    17.586 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_583/O
                         net (fo=1, routed)           0.672    18.258    vga/vga_debugger/display_data_reg_0_63_0_2_i_583_n_0
    SLICE_X89Y165        LUT6 (Prop_lut6_I5_O)        0.043    18.301 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_289/O
                         net (fo=1, routed)           0.000    18.301    vga/vga_debugger/display_data_reg_0_63_0_2_i_289_n_0
    SLICE_X89Y165        MUXF7 (Prop_muxf7_I1_O)      0.122    18.423 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_97/O
                         net (fo=1, routed)           0.000    18.423    vga/vga_debugger/display_data_reg_0_63_0_2_i_97_n_0
    SLICE_X89Y165        MUXF8 (Prop_muxf8_I0_O)      0.045    18.468 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_38/O
                         net (fo=1, routed)           0.458    18.926    vga/vga_debugger/display_data_reg_0_63_0_2_i_38_n_0
    SLICE_X90Y165        LUT6 (Prop_lut6_I0_O)        0.126    19.052 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_13/O
                         net (fo=3, routed)           1.481    20.533    vga/vga_debugger/display_data_reg_0_63_0_2_i_13_n_0
    SLICE_X95Y133        LUT6 (Prop_lut6_I3_O)        0.043    20.576 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_3/O
                         net (fo=64, routed)          3.124    23.700    vga/vga_display/display_data_reg_768_831_0_2/DIC
    SLICE_X90Y112        RAMD64E                                      r  vga/vga_display/display_data_reg_768_831_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/d_mem/mem_reg_0_127_0_0/LOW/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_display/display_data_reg_64_127_0_2/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.670ns  (logic 1.980ns (15.628%)  route 10.690ns (84.372%))
  Logic Levels:           15  (LUT5=1 LUT6=8 MUXF7=4 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           3.577     9.216    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.043     9.259 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.429     9.688    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.781 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        1.229    11.010    mem/d_mem/mem_reg_0_127_0_0/WCLK
    SLICE_X70Y100        RAMS64E                                      r  mem/d_mem/mem_reg_0_127_0_0/LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y100        RAMS64E (Prop_rams64e_CLK_O)
                                                      0.710    11.720 r  mem/d_mem/mem_reg_0_127_0_0/LOW/O
                         net (fo=1, routed)           0.000    11.720    mem/d_mem/mem_reg_0_127_0_0/O0
    SLICE_X70Y100        MUXF7 (Prop_muxf7_I0_O)      0.115    11.835 r  mem/d_mem/mem_reg_0_127_0_0/F7/O
                         net (fo=1, routed)           0.261    12.096    mem/d_mem/mem_reg_0_127_0_0_n_0
    SLICE_X71Y100        LUT5 (Prop_lut5_I4_O)        0.122    12.218 r  mem/d_mem/o_data_OBUF[0]_inst_i_14/O
                         net (fo=1, routed)           0.547    12.764    mem/d_mem/o_data_OBUF[0]_inst_i_14_n_0
    SLICE_X69Y94         LUT6 (Prop_lut6_I0_O)        0.043    12.807 r  mem/d_mem/o_data_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.000    12.807    mem/d_mem/o_data_OBUF[0]_inst_i_7_n_0
    SLICE_X69Y94         MUXF7 (Prop_muxf7_I1_O)      0.108    12.915 r  mem/d_mem/o_data_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.450    13.365    mem/d_mem/o_data_OBUF[0]_inst_i_2_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I0_O)        0.124    13.489 r  mem/d_mem/o_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.443    14.932    core/d_o_data[0]
    SLICE_X80Y125        LUT6 (Prop_lut6_I4_O)        0.043    14.975 r  core/core_others_i_32/O
                         net (fo=2, routed)           1.577    16.552    vga/vga_debugger/dmem_o_data_IBUF[0]
    SLICE_X81Y169        LUT6 (Prop_lut6_I0_O)        0.043    16.595 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_993/O
                         net (fo=1, routed)           0.000    16.595    vga/vga_debugger/display_data_reg_0_63_0_2_i_993_n_0
    SLICE_X81Y169        MUXF7 (Prop_muxf7_I1_O)      0.122    16.717 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_955/O
                         net (fo=1, routed)           0.000    16.717    vga/vga_debugger/display_data_reg_0_63_0_2_i_955_n_0
    SLICE_X81Y169        MUXF8 (Prop_muxf8_I0_O)      0.045    16.762 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_828/O
                         net (fo=1, routed)           0.697    17.460    vga/vga_debugger/display_data_reg_0_63_0_2_i_828_n_0
    SLICE_X89Y171        LUT6 (Prop_lut6_I5_O)        0.126    17.586 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_583/O
                         net (fo=1, routed)           0.672    18.258    vga/vga_debugger/display_data_reg_0_63_0_2_i_583_n_0
    SLICE_X89Y165        LUT6 (Prop_lut6_I5_O)        0.043    18.301 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_289/O
                         net (fo=1, routed)           0.000    18.301    vga/vga_debugger/display_data_reg_0_63_0_2_i_289_n_0
    SLICE_X89Y165        MUXF7 (Prop_muxf7_I1_O)      0.122    18.423 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_97/O
                         net (fo=1, routed)           0.000    18.423    vga/vga_debugger/display_data_reg_0_63_0_2_i_97_n_0
    SLICE_X89Y165        MUXF8 (Prop_muxf8_I0_O)      0.045    18.468 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_38/O
                         net (fo=1, routed)           0.458    18.926    vga/vga_debugger/display_data_reg_0_63_0_2_i_38_n_0
    SLICE_X90Y165        LUT6 (Prop_lut6_I0_O)        0.126    19.052 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_13/O
                         net (fo=3, routed)           1.481    20.533    vga/vga_debugger/display_data_reg_0_63_0_2_i_13_n_0
    SLICE_X95Y133        LUT6 (Prop_lut6_I3_O)        0.043    20.576 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_3/O
                         net (fo=64, routed)          3.103    23.679    vga/vga_display/display_data_reg_64_127_0_2/DIC
    SLICE_X88Y112        RAMD64E                                      r  vga/vga_display/display_data_reg_64_127_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/d_mem/mem_reg_0_255_2_2/RAMS64E_D/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_display/display_data_reg_3584_3647_3_5/RAMB/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.496ns  (logic 1.772ns (14.180%)  route 10.724ns (85.820%))
  Logic Levels:           14  (LUT4=1 LUT6=9 MUXF7=3 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           3.577     9.216    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.043     9.259 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.429     9.688    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.781 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        1.400    11.181    mem/d_mem/mem_reg_0_255_2_2/WCLK
    SLICE_X68Y92         RAMS64E                                      r  mem/d_mem/mem_reg_0_255_2_2/RAMS64E_D/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y92         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.710    11.891 f  mem/d_mem/mem_reg_0_255_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000    11.891    mem/d_mem/mem_reg_0_255_2_2/OD
    SLICE_X68Y92         MUXF7 (Prop_muxf7_I0_O)      0.115    12.006 f  mem/d_mem/mem_reg_0_255_2_2/F7.B/O
                         net (fo=1, routed)           0.000    12.006    mem/d_mem/mem_reg_0_255_2_2/O0
    SLICE_X68Y92         MUXF8 (Prop_muxf8_I0_O)      0.046    12.052 f  mem/d_mem/mem_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.683    12.735    mem/d_mem/mem_reg_0_255_2_2_n_0
    SLICE_X69Y86         LUT6 (Prop_lut6_I5_O)        0.125    12.860 f  mem/d_mem/o_data_OBUF[2]_inst_i_12/O
                         net (fo=1, routed)           0.000    12.860    mem/d_mem/o_data_OBUF[2]_inst_i_12_n_0
    SLICE_X69Y86         MUXF7 (Prop_muxf7_I0_O)      0.107    12.967 f  mem/d_mem/o_data_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.804    13.770    mem/d_mem/o_data_OBUF[2]_inst_i_5_n_0
    SLICE_X77Y91         LUT6 (Prop_lut6_I5_O)        0.124    13.894 f  mem/d_mem/o_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.003    14.897    core/d_o_data[2]
    SLICE_X80Y125        LUT6 (Prop_lut6_I4_O)        0.043    14.940 f  core/core_others_i_30/O
                         net (fo=2, routed)           1.088    16.029    core/core_others/dmem_o_data[2]
    SLICE_X87Y146        LUT4 (Prop_lut4_I3_O)        0.043    16.072 f  core/core_others/dbg_reg_i_data_OBUF[2]_inst_i_1/O
                         net (fo=32, routed)          0.740    16.812    vga/vga_debugger/reg_i_data_IBUF[2]
    SLICE_X83Y149        LUT6 (Prop_lut6_I5_O)        0.043    16.855 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_799/O
                         net (fo=1, routed)           0.150    17.005    vga/vga_debugger/display_data_reg_0_63_0_2_i_799_n_0
    SLICE_X83Y149        LUT6 (Prop_lut6_I5_O)        0.043    17.048 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_519/O
                         net (fo=1, routed)           0.809    17.856    vga/vga_debugger/display_data_reg_0_63_0_2_i_519_n_0
    SLICE_X97Y149        LUT6 (Prop_lut6_I3_O)        0.043    17.899 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_215/O
                         net (fo=1, routed)           0.343    18.243    vga/vga_debugger/display_data_reg_0_63_0_2_i_215_n_0
    SLICE_X97Y148        LUT6 (Prop_lut6_I1_O)        0.043    18.286 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_74/O
                         net (fo=1, routed)           0.000    18.286    vga/vga_debugger/display_data_reg_0_63_0_2_i_74_n_0
    SLICE_X97Y148        MUXF7 (Prop_muxf7_I1_O)      0.122    18.408 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_31/O
                         net (fo=1, routed)           0.464    18.871    vga/vga_debugger/display_data_reg_0_63_0_2_i_31_n_0
    SLICE_X97Y146        LUT6 (Prop_lut6_I0_O)        0.122    18.993 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_11/O
                         net (fo=6, routed)           1.069    20.062    vga/vga_debugger/display_data_reg_0_63_0_2_i_11_n_0
    SLICE_X95Y135        LUT6 (Prop_lut6_I3_O)        0.043    20.105 r  vga/vga_debugger/display_data_reg_0_63_3_5_i_2/O
                         net (fo=64, routed)          3.572    23.677    vga/vga_display/display_data_reg_3584_3647_3_5/DIB
    SLICE_X98Y91         RAMD64E                                      r  vga/vga_display/display_data_reg_3584_3647_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/d_mem/mem_reg_0_127_0_0/LOW/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_display/display_data_reg_320_383_0_2/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.627ns  (logic 1.980ns (15.681%)  route 10.647ns (84.319%))
  Logic Levels:           15  (LUT5=1 LUT6=8 MUXF7=4 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           3.577     9.216    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.043     9.259 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.429     9.688    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.781 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        1.229    11.010    mem/d_mem/mem_reg_0_127_0_0/WCLK
    SLICE_X70Y100        RAMS64E                                      r  mem/d_mem/mem_reg_0_127_0_0/LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y100        RAMS64E (Prop_rams64e_CLK_O)
                                                      0.710    11.720 r  mem/d_mem/mem_reg_0_127_0_0/LOW/O
                         net (fo=1, routed)           0.000    11.720    mem/d_mem/mem_reg_0_127_0_0/O0
    SLICE_X70Y100        MUXF7 (Prop_muxf7_I0_O)      0.115    11.835 r  mem/d_mem/mem_reg_0_127_0_0/F7/O
                         net (fo=1, routed)           0.261    12.096    mem/d_mem/mem_reg_0_127_0_0_n_0
    SLICE_X71Y100        LUT5 (Prop_lut5_I4_O)        0.122    12.218 r  mem/d_mem/o_data_OBUF[0]_inst_i_14/O
                         net (fo=1, routed)           0.547    12.764    mem/d_mem/o_data_OBUF[0]_inst_i_14_n_0
    SLICE_X69Y94         LUT6 (Prop_lut6_I0_O)        0.043    12.807 r  mem/d_mem/o_data_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.000    12.807    mem/d_mem/o_data_OBUF[0]_inst_i_7_n_0
    SLICE_X69Y94         MUXF7 (Prop_muxf7_I1_O)      0.108    12.915 r  mem/d_mem/o_data_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.450    13.365    mem/d_mem/o_data_OBUF[0]_inst_i_2_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I0_O)        0.124    13.489 r  mem/d_mem/o_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.443    14.932    core/d_o_data[0]
    SLICE_X80Y125        LUT6 (Prop_lut6_I4_O)        0.043    14.975 r  core/core_others_i_32/O
                         net (fo=2, routed)           1.577    16.552    vga/vga_debugger/dmem_o_data_IBUF[0]
    SLICE_X81Y169        LUT6 (Prop_lut6_I0_O)        0.043    16.595 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_993/O
                         net (fo=1, routed)           0.000    16.595    vga/vga_debugger/display_data_reg_0_63_0_2_i_993_n_0
    SLICE_X81Y169        MUXF7 (Prop_muxf7_I1_O)      0.122    16.717 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_955/O
                         net (fo=1, routed)           0.000    16.717    vga/vga_debugger/display_data_reg_0_63_0_2_i_955_n_0
    SLICE_X81Y169        MUXF8 (Prop_muxf8_I0_O)      0.045    16.762 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_828/O
                         net (fo=1, routed)           0.697    17.460    vga/vga_debugger/display_data_reg_0_63_0_2_i_828_n_0
    SLICE_X89Y171        LUT6 (Prop_lut6_I5_O)        0.126    17.586 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_583/O
                         net (fo=1, routed)           0.672    18.258    vga/vga_debugger/display_data_reg_0_63_0_2_i_583_n_0
    SLICE_X89Y165        LUT6 (Prop_lut6_I5_O)        0.043    18.301 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_289/O
                         net (fo=1, routed)           0.000    18.301    vga/vga_debugger/display_data_reg_0_63_0_2_i_289_n_0
    SLICE_X89Y165        MUXF7 (Prop_muxf7_I1_O)      0.122    18.423 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_97/O
                         net (fo=1, routed)           0.000    18.423    vga/vga_debugger/display_data_reg_0_63_0_2_i_97_n_0
    SLICE_X89Y165        MUXF8 (Prop_muxf8_I0_O)      0.045    18.468 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_38/O
                         net (fo=1, routed)           0.458    18.926    vga/vga_debugger/display_data_reg_0_63_0_2_i_38_n_0
    SLICE_X90Y165        LUT6 (Prop_lut6_I0_O)        0.126    19.052 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_13/O
                         net (fo=3, routed)           1.481    20.533    vga/vga_debugger/display_data_reg_0_63_0_2_i_13_n_0
    SLICE_X95Y133        LUT6 (Prop_lut6_I3_O)        0.043    20.576 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_3/O
                         net (fo=64, routed)          3.061    23.637    vga/vga_display/display_data_reg_320_383_0_2/DIC
    SLICE_X82Y112        RAMD64E                                      r  vga/vga_display/display_data_reg_320_383_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/d_mem/mem_reg_0_255_2_2/RAMS64E_D/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_display/display_data_reg_3200_3263_3_5/RAMB/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.412ns  (logic 1.772ns (14.276%)  route 10.640ns (85.724%))
  Logic Levels:           14  (LUT4=1 LUT6=9 MUXF7=3 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           3.577     9.216    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.043     9.259 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.429     9.688    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.781 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        1.400    11.181    mem/d_mem/mem_reg_0_255_2_2/WCLK
    SLICE_X68Y92         RAMS64E                                      r  mem/d_mem/mem_reg_0_255_2_2/RAMS64E_D/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y92         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.710    11.891 f  mem/d_mem/mem_reg_0_255_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000    11.891    mem/d_mem/mem_reg_0_255_2_2/OD
    SLICE_X68Y92         MUXF7 (Prop_muxf7_I0_O)      0.115    12.006 f  mem/d_mem/mem_reg_0_255_2_2/F7.B/O
                         net (fo=1, routed)           0.000    12.006    mem/d_mem/mem_reg_0_255_2_2/O0
    SLICE_X68Y92         MUXF8 (Prop_muxf8_I0_O)      0.046    12.052 f  mem/d_mem/mem_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.683    12.735    mem/d_mem/mem_reg_0_255_2_2_n_0
    SLICE_X69Y86         LUT6 (Prop_lut6_I5_O)        0.125    12.860 f  mem/d_mem/o_data_OBUF[2]_inst_i_12/O
                         net (fo=1, routed)           0.000    12.860    mem/d_mem/o_data_OBUF[2]_inst_i_12_n_0
    SLICE_X69Y86         MUXF7 (Prop_muxf7_I0_O)      0.107    12.967 f  mem/d_mem/o_data_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.804    13.770    mem/d_mem/o_data_OBUF[2]_inst_i_5_n_0
    SLICE_X77Y91         LUT6 (Prop_lut6_I5_O)        0.124    13.894 f  mem/d_mem/o_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.003    14.897    core/d_o_data[2]
    SLICE_X80Y125        LUT6 (Prop_lut6_I4_O)        0.043    14.940 f  core/core_others_i_30/O
                         net (fo=2, routed)           1.088    16.029    core/core_others/dmem_o_data[2]
    SLICE_X87Y146        LUT4 (Prop_lut4_I3_O)        0.043    16.072 f  core/core_others/dbg_reg_i_data_OBUF[2]_inst_i_1/O
                         net (fo=32, routed)          0.740    16.812    vga/vga_debugger/reg_i_data_IBUF[2]
    SLICE_X83Y149        LUT6 (Prop_lut6_I5_O)        0.043    16.855 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_799/O
                         net (fo=1, routed)           0.150    17.005    vga/vga_debugger/display_data_reg_0_63_0_2_i_799_n_0
    SLICE_X83Y149        LUT6 (Prop_lut6_I5_O)        0.043    17.048 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_519/O
                         net (fo=1, routed)           0.809    17.856    vga/vga_debugger/display_data_reg_0_63_0_2_i_519_n_0
    SLICE_X97Y149        LUT6 (Prop_lut6_I3_O)        0.043    17.899 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_215/O
                         net (fo=1, routed)           0.343    18.243    vga/vga_debugger/display_data_reg_0_63_0_2_i_215_n_0
    SLICE_X97Y148        LUT6 (Prop_lut6_I1_O)        0.043    18.286 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_74/O
                         net (fo=1, routed)           0.000    18.286    vga/vga_debugger/display_data_reg_0_63_0_2_i_74_n_0
    SLICE_X97Y148        MUXF7 (Prop_muxf7_I1_O)      0.122    18.408 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_31/O
                         net (fo=1, routed)           0.464    18.871    vga/vga_debugger/display_data_reg_0_63_0_2_i_31_n_0
    SLICE_X97Y146        LUT6 (Prop_lut6_I0_O)        0.122    18.993 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_11/O
                         net (fo=6, routed)           1.069    20.062    vga/vga_debugger/display_data_reg_0_63_0_2_i_11_n_0
    SLICE_X95Y135        LUT6 (Prop_lut6_I3_O)        0.043    20.105 r  vga/vga_debugger/display_data_reg_0_63_3_5_i_2/O
                         net (fo=64, routed)          3.488    23.593    vga/vga_display/display_data_reg_3200_3263_3_5/DIB
    SLICE_X98Y90         RAMD64E                                      r  vga/vga_display/display_data_reg_3200_3263_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/d_mem/mem_reg_0_127_0_0/LOW/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_display/display_data_reg_640_703_0_2/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.583ns  (logic 1.980ns (15.735%)  route 10.603ns (84.265%))
  Logic Levels:           15  (LUT5=1 LUT6=8 MUXF7=4 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           3.577     9.216    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.043     9.259 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.429     9.688    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.781 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        1.229    11.010    mem/d_mem/mem_reg_0_127_0_0/WCLK
    SLICE_X70Y100        RAMS64E                                      r  mem/d_mem/mem_reg_0_127_0_0/LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y100        RAMS64E (Prop_rams64e_CLK_O)
                                                      0.710    11.720 r  mem/d_mem/mem_reg_0_127_0_0/LOW/O
                         net (fo=1, routed)           0.000    11.720    mem/d_mem/mem_reg_0_127_0_0/O0
    SLICE_X70Y100        MUXF7 (Prop_muxf7_I0_O)      0.115    11.835 r  mem/d_mem/mem_reg_0_127_0_0/F7/O
                         net (fo=1, routed)           0.261    12.096    mem/d_mem/mem_reg_0_127_0_0_n_0
    SLICE_X71Y100        LUT5 (Prop_lut5_I4_O)        0.122    12.218 r  mem/d_mem/o_data_OBUF[0]_inst_i_14/O
                         net (fo=1, routed)           0.547    12.764    mem/d_mem/o_data_OBUF[0]_inst_i_14_n_0
    SLICE_X69Y94         LUT6 (Prop_lut6_I0_O)        0.043    12.807 r  mem/d_mem/o_data_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.000    12.807    mem/d_mem/o_data_OBUF[0]_inst_i_7_n_0
    SLICE_X69Y94         MUXF7 (Prop_muxf7_I1_O)      0.108    12.915 r  mem/d_mem/o_data_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.450    13.365    mem/d_mem/o_data_OBUF[0]_inst_i_2_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I0_O)        0.124    13.489 r  mem/d_mem/o_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.443    14.932    core/d_o_data[0]
    SLICE_X80Y125        LUT6 (Prop_lut6_I4_O)        0.043    14.975 r  core/core_others_i_32/O
                         net (fo=2, routed)           1.577    16.552    vga/vga_debugger/dmem_o_data_IBUF[0]
    SLICE_X81Y169        LUT6 (Prop_lut6_I0_O)        0.043    16.595 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_993/O
                         net (fo=1, routed)           0.000    16.595    vga/vga_debugger/display_data_reg_0_63_0_2_i_993_n_0
    SLICE_X81Y169        MUXF7 (Prop_muxf7_I1_O)      0.122    16.717 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_955/O
                         net (fo=1, routed)           0.000    16.717    vga/vga_debugger/display_data_reg_0_63_0_2_i_955_n_0
    SLICE_X81Y169        MUXF8 (Prop_muxf8_I0_O)      0.045    16.762 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_828/O
                         net (fo=1, routed)           0.697    17.460    vga/vga_debugger/display_data_reg_0_63_0_2_i_828_n_0
    SLICE_X89Y171        LUT6 (Prop_lut6_I5_O)        0.126    17.586 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_583/O
                         net (fo=1, routed)           0.672    18.258    vga/vga_debugger/display_data_reg_0_63_0_2_i_583_n_0
    SLICE_X89Y165        LUT6 (Prop_lut6_I5_O)        0.043    18.301 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_289/O
                         net (fo=1, routed)           0.000    18.301    vga/vga_debugger/display_data_reg_0_63_0_2_i_289_n_0
    SLICE_X89Y165        MUXF7 (Prop_muxf7_I1_O)      0.122    18.423 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_97/O
                         net (fo=1, routed)           0.000    18.423    vga/vga_debugger/display_data_reg_0_63_0_2_i_97_n_0
    SLICE_X89Y165        MUXF8 (Prop_muxf8_I0_O)      0.045    18.468 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_38/O
                         net (fo=1, routed)           0.458    18.926    vga/vga_debugger/display_data_reg_0_63_0_2_i_38_n_0
    SLICE_X90Y165        LUT6 (Prop_lut6_I0_O)        0.126    19.052 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_13/O
                         net (fo=3, routed)           1.481    20.533    vga/vga_debugger/display_data_reg_0_63_0_2_i_13_n_0
    SLICE_X95Y133        LUT6 (Prop_lut6_I3_O)        0.043    20.576 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_3/O
                         net (fo=64, routed)          3.017    23.593    vga/vga_display/display_data_reg_640_703_0_2/DIC
    SLICE_X88Y111        RAMD64E                                      r  vga/vga_display/display_data_reg_640_703_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/d_mem/mem_reg_0_127_0_0/LOW/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_display/display_data_reg_192_255_0_2/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.539ns  (logic 1.980ns (15.791%)  route 10.559ns (84.209%))
  Logic Levels:           15  (LUT5=1 LUT6=8 MUXF7=4 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           3.577     9.216    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.043     9.259 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.429     9.688    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.781 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        1.229    11.010    mem/d_mem/mem_reg_0_127_0_0/WCLK
    SLICE_X70Y100        RAMS64E                                      r  mem/d_mem/mem_reg_0_127_0_0/LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y100        RAMS64E (Prop_rams64e_CLK_O)
                                                      0.710    11.720 r  mem/d_mem/mem_reg_0_127_0_0/LOW/O
                         net (fo=1, routed)           0.000    11.720    mem/d_mem/mem_reg_0_127_0_0/O0
    SLICE_X70Y100        MUXF7 (Prop_muxf7_I0_O)      0.115    11.835 r  mem/d_mem/mem_reg_0_127_0_0/F7/O
                         net (fo=1, routed)           0.261    12.096    mem/d_mem/mem_reg_0_127_0_0_n_0
    SLICE_X71Y100        LUT5 (Prop_lut5_I4_O)        0.122    12.218 r  mem/d_mem/o_data_OBUF[0]_inst_i_14/O
                         net (fo=1, routed)           0.547    12.764    mem/d_mem/o_data_OBUF[0]_inst_i_14_n_0
    SLICE_X69Y94         LUT6 (Prop_lut6_I0_O)        0.043    12.807 r  mem/d_mem/o_data_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.000    12.807    mem/d_mem/o_data_OBUF[0]_inst_i_7_n_0
    SLICE_X69Y94         MUXF7 (Prop_muxf7_I1_O)      0.108    12.915 r  mem/d_mem/o_data_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.450    13.365    mem/d_mem/o_data_OBUF[0]_inst_i_2_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I0_O)        0.124    13.489 r  mem/d_mem/o_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.443    14.932    core/d_o_data[0]
    SLICE_X80Y125        LUT6 (Prop_lut6_I4_O)        0.043    14.975 r  core/core_others_i_32/O
                         net (fo=2, routed)           1.577    16.552    vga/vga_debugger/dmem_o_data_IBUF[0]
    SLICE_X81Y169        LUT6 (Prop_lut6_I0_O)        0.043    16.595 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_993/O
                         net (fo=1, routed)           0.000    16.595    vga/vga_debugger/display_data_reg_0_63_0_2_i_993_n_0
    SLICE_X81Y169        MUXF7 (Prop_muxf7_I1_O)      0.122    16.717 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_955/O
                         net (fo=1, routed)           0.000    16.717    vga/vga_debugger/display_data_reg_0_63_0_2_i_955_n_0
    SLICE_X81Y169        MUXF8 (Prop_muxf8_I0_O)      0.045    16.762 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_828/O
                         net (fo=1, routed)           0.697    17.460    vga/vga_debugger/display_data_reg_0_63_0_2_i_828_n_0
    SLICE_X89Y171        LUT6 (Prop_lut6_I5_O)        0.126    17.586 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_583/O
                         net (fo=1, routed)           0.672    18.258    vga/vga_debugger/display_data_reg_0_63_0_2_i_583_n_0
    SLICE_X89Y165        LUT6 (Prop_lut6_I5_O)        0.043    18.301 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_289/O
                         net (fo=1, routed)           0.000    18.301    vga/vga_debugger/display_data_reg_0_63_0_2_i_289_n_0
    SLICE_X89Y165        MUXF7 (Prop_muxf7_I1_O)      0.122    18.423 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_97/O
                         net (fo=1, routed)           0.000    18.423    vga/vga_debugger/display_data_reg_0_63_0_2_i_97_n_0
    SLICE_X89Y165        MUXF8 (Prop_muxf8_I0_O)      0.045    18.468 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_38/O
                         net (fo=1, routed)           0.458    18.926    vga/vga_debugger/display_data_reg_0_63_0_2_i_38_n_0
    SLICE_X90Y165        LUT6 (Prop_lut6_I0_O)        0.126    19.052 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_13/O
                         net (fo=3, routed)           1.481    20.533    vga/vga_debugger/display_data_reg_0_63_0_2_i_13_n_0
    SLICE_X95Y133        LUT6 (Prop_lut6_I3_O)        0.043    20.576 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_3/O
                         net (fo=64, routed)          2.973    23.549    vga/vga_display/display_data_reg_192_255_0_2/DIC
    SLICE_X86Y112        RAMD64E                                      r  vga/vga_display/display_data_reg_192_255_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/d_mem/mem_reg_0_127_0_0/LOW/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_display/display_data_reg_704_767_0_2/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.537ns  (logic 1.980ns (15.794%)  route 10.557ns (84.206%))
  Logic Levels:           15  (LUT5=1 LUT6=8 MUXF7=4 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           3.577     9.216    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.043     9.259 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.429     9.688    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.781 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        1.229    11.010    mem/d_mem/mem_reg_0_127_0_0/WCLK
    SLICE_X70Y100        RAMS64E                                      r  mem/d_mem/mem_reg_0_127_0_0/LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y100        RAMS64E (Prop_rams64e_CLK_O)
                                                      0.710    11.720 r  mem/d_mem/mem_reg_0_127_0_0/LOW/O
                         net (fo=1, routed)           0.000    11.720    mem/d_mem/mem_reg_0_127_0_0/O0
    SLICE_X70Y100        MUXF7 (Prop_muxf7_I0_O)      0.115    11.835 r  mem/d_mem/mem_reg_0_127_0_0/F7/O
                         net (fo=1, routed)           0.261    12.096    mem/d_mem/mem_reg_0_127_0_0_n_0
    SLICE_X71Y100        LUT5 (Prop_lut5_I4_O)        0.122    12.218 r  mem/d_mem/o_data_OBUF[0]_inst_i_14/O
                         net (fo=1, routed)           0.547    12.764    mem/d_mem/o_data_OBUF[0]_inst_i_14_n_0
    SLICE_X69Y94         LUT6 (Prop_lut6_I0_O)        0.043    12.807 r  mem/d_mem/o_data_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.000    12.807    mem/d_mem/o_data_OBUF[0]_inst_i_7_n_0
    SLICE_X69Y94         MUXF7 (Prop_muxf7_I1_O)      0.108    12.915 r  mem/d_mem/o_data_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.450    13.365    mem/d_mem/o_data_OBUF[0]_inst_i_2_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I0_O)        0.124    13.489 r  mem/d_mem/o_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.443    14.932    core/d_o_data[0]
    SLICE_X80Y125        LUT6 (Prop_lut6_I4_O)        0.043    14.975 r  core/core_others_i_32/O
                         net (fo=2, routed)           1.577    16.552    vga/vga_debugger/dmem_o_data_IBUF[0]
    SLICE_X81Y169        LUT6 (Prop_lut6_I0_O)        0.043    16.595 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_993/O
                         net (fo=1, routed)           0.000    16.595    vga/vga_debugger/display_data_reg_0_63_0_2_i_993_n_0
    SLICE_X81Y169        MUXF7 (Prop_muxf7_I1_O)      0.122    16.717 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_955/O
                         net (fo=1, routed)           0.000    16.717    vga/vga_debugger/display_data_reg_0_63_0_2_i_955_n_0
    SLICE_X81Y169        MUXF8 (Prop_muxf8_I0_O)      0.045    16.762 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_828/O
                         net (fo=1, routed)           0.697    17.460    vga/vga_debugger/display_data_reg_0_63_0_2_i_828_n_0
    SLICE_X89Y171        LUT6 (Prop_lut6_I5_O)        0.126    17.586 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_583/O
                         net (fo=1, routed)           0.672    18.258    vga/vga_debugger/display_data_reg_0_63_0_2_i_583_n_0
    SLICE_X89Y165        LUT6 (Prop_lut6_I5_O)        0.043    18.301 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_289/O
                         net (fo=1, routed)           0.000    18.301    vga/vga_debugger/display_data_reg_0_63_0_2_i_289_n_0
    SLICE_X89Y165        MUXF7 (Prop_muxf7_I1_O)      0.122    18.423 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_97/O
                         net (fo=1, routed)           0.000    18.423    vga/vga_debugger/display_data_reg_0_63_0_2_i_97_n_0
    SLICE_X89Y165        MUXF8 (Prop_muxf8_I0_O)      0.045    18.468 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_38/O
                         net (fo=1, routed)           0.458    18.926    vga/vga_debugger/display_data_reg_0_63_0_2_i_38_n_0
    SLICE_X90Y165        LUT6 (Prop_lut6_I0_O)        0.126    19.052 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_13/O
                         net (fo=3, routed)           1.481    20.533    vga/vga_debugger/display_data_reg_0_63_0_2_i_13_n_0
    SLICE_X95Y133        LUT6 (Prop_lut6_I3_O)        0.043    20.576 r  vga/vga_debugger/display_data_reg_0_63_0_2_i_3/O
                         net (fo=64, routed)          2.970    23.546    vga/vga_display/display_data_reg_704_767_0_2/DIC
    SLICE_X82Y111        RAMD64E                                      r  vga/vga_display/display_data_reg_704_767_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputter/key_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_row[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.643ns  (logic 1.245ns (75.813%)  route 0.397ns (24.187%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.220    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.715     1.961    inputter/clk_IBUF_BUFG
    SLICE_X108Y8         FDRE                                         r  inputter/key_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y8         FDRE (Prop_fdre_C_Q)         0.118     2.079 r  inputter/key_row_reg[2]/Q
                         net (fo=11, routed)          0.397     2.476    inputter/key_row_OBUF[2]
    W19                  OBUF (Prop_obuf_I_O)         1.127     3.603 r  inputter/key_row_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.603    key_row[2]
    W19                                                               r  key_row[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_row[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.655ns  (logic 1.246ns (75.304%)  route 0.409ns (24.696%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.220    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.715     1.961    inputter/clk_IBUF_BUFG
    SLICE_X108Y7         FDRE                                         r  inputter/key_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y7         FDRE (Prop_fdre_C_Q)         0.118     2.079 r  inputter/key_row_reg[1]/Q
                         net (fo=11, routed)          0.409     2.488    inputter/key_row_OBUF[1]
    W18                  OBUF (Prop_obuf_I_O)         1.128     3.616 r  inputter/key_row_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.616    key_row[1]
    W18                                                               r  key_row[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_row[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.268ns (75.047%)  route 0.422ns (24.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.220    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.716     1.962    inputter/clk_IBUF_BUFG
    SLICE_X108Y6         FDRE                                         r  inputter/key_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y6         FDRE (Prop_fdre_C_Q)         0.118     2.080 r  inputter/key_row_reg[0]/Q
                         net (fo=11, routed)          0.422     2.501    inputter/key_row_OBUF[0]
    V17                  OBUF (Prop_obuf_I_O)         1.150     3.651 r  inputter/key_row_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.651    key_row[0]
    V17                                                               r  key_row[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_row[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.698ns  (logic 1.236ns (72.781%)  route 0.462ns (27.219%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.220    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.715     1.961    inputter/clk_IBUF_BUFG
    SLICE_X108Y8         FDRE                                         r  inputter/key_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y8         FDRE (Prop_fdre_C_Q)         0.118     2.079 r  inputter/key_row_reg[3]/Q
                         net (fo=11, routed)          0.462     2.541    inputter/key_row_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         1.118     3.659 r  inputter/key_row_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.659    key_row[3]
    W15                                                               r  key_row[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_row[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 1.235ns (71.709%)  route 0.487ns (28.291%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.220    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.715     1.961    inputter/clk_IBUF_BUFG
    SLICE_X108Y8         FDRE                                         r  inputter/key_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y8         FDRE (Prop_fdre_C_Q)         0.118     2.079 r  inputter/key_row_reg[4]/Q
                         net (fo=11, routed)          0.487     2.566    inputter/key_row_OBUF[4]
    W16                  OBUF (Prop_obuf_I_O)         1.117     3.683 r  inputter/key_row_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.683    key_row[4]
    W16                                                               r  key_row[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/d_mem/mem_reg_7680_7935_23_23/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/reg_file/register_reg[10][23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.362ns  (logic 0.599ns (43.991%)  route 0.763ns (56.009%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     5.146 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.976     7.121    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.028     7.149 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.192     7.341    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.367 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        0.579     7.946    mem/d_mem/mem_reg_7680_7935_23_23/WCLK
    SLICE_X92Y138        RAMS64E                                      r  mem/d_mem/mem_reg_7680_7935_23_23/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y138        RAMS64E (Prop_rams64e_CLK_O)
                                                      0.297     8.243 r  mem/d_mem/mem_reg_7680_7935_23_23/RAMS64E_B/O
                         net (fo=1, routed)           0.000     8.243    mem/d_mem/mem_reg_7680_7935_23_23/OB
    SLICE_X92Y138        MUXF7 (Prop_muxf7_I0_O)      0.043     8.286 r  mem/d_mem/mem_reg_7680_7935_23_23/F7.A/O
                         net (fo=1, routed)           0.000     8.286    mem/d_mem/mem_reg_7680_7935_23_23/O1
    SLICE_X92Y138        MUXF8 (Prop_muxf8_I1_O)      0.017     8.303 r  mem/d_mem/mem_reg_7680_7935_23_23/F8/O
                         net (fo=1, routed)           0.155     8.458    mem/d_mem/mem_reg_7680_7935_23_23_n_0
    SLICE_X91Y140        LUT6 (Prop_lut6_I1_O)        0.067     8.525 r  mem/d_mem/o_data_OBUF[23]_inst_i_7/O
                         net (fo=1, routed)           0.000     8.525    mem/d_mem/o_data_OBUF[23]_inst_i_7_n_0
    SLICE_X91Y140        MUXF7 (Prop_muxf7_I1_O)      0.051     8.576 r  mem/d_mem/o_data_OBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.115     8.691    mem/d_mem/o_data_OBUF[23]_inst_i_2_n_0
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.068     8.759 r  mem/d_mem/o_data_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.210     8.968    core/d_o_data[23]
    SLICE_X87Y143        LUT6 (Prop_lut6_I4_O)        0.028     8.996 r  core/core_others_i_9/O
                         net (fo=2, routed)           0.093     9.090    core/core_others/dmem_o_data[23]
    SLICE_X87Y144        LUT4 (Prop_lut4_I3_O)        0.028     9.118 r  core/core_others/dbg_reg_i_data_OBUF[23]_inst_i_1/O
                         net (fo=32, routed)          0.190     9.308    core/reg_file/D[23]
    SLICE_X80Y146        FDCE                                         r  core/reg_file/register_reg[10][23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/d_mem/mem_reg_7680_7935_23_23/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/reg_file/register_reg[29][23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.501ns  (logic 0.599ns (39.918%)  route 0.902ns (60.082%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     5.146 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.976     7.121    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.028     7.149 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.192     7.341    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.367 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        0.579     7.946    mem/d_mem/mem_reg_7680_7935_23_23/WCLK
    SLICE_X92Y138        RAMS64E                                      r  mem/d_mem/mem_reg_7680_7935_23_23/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y138        RAMS64E (Prop_rams64e_CLK_O)
                                                      0.297     8.243 r  mem/d_mem/mem_reg_7680_7935_23_23/RAMS64E_B/O
                         net (fo=1, routed)           0.000     8.243    mem/d_mem/mem_reg_7680_7935_23_23/OB
    SLICE_X92Y138        MUXF7 (Prop_muxf7_I0_O)      0.043     8.286 r  mem/d_mem/mem_reg_7680_7935_23_23/F7.A/O
                         net (fo=1, routed)           0.000     8.286    mem/d_mem/mem_reg_7680_7935_23_23/O1
    SLICE_X92Y138        MUXF8 (Prop_muxf8_I1_O)      0.017     8.303 r  mem/d_mem/mem_reg_7680_7935_23_23/F8/O
                         net (fo=1, routed)           0.155     8.458    mem/d_mem/mem_reg_7680_7935_23_23_n_0
    SLICE_X91Y140        LUT6 (Prop_lut6_I1_O)        0.067     8.525 r  mem/d_mem/o_data_OBUF[23]_inst_i_7/O
                         net (fo=1, routed)           0.000     8.525    mem/d_mem/o_data_OBUF[23]_inst_i_7_n_0
    SLICE_X91Y140        MUXF7 (Prop_muxf7_I1_O)      0.051     8.576 r  mem/d_mem/o_data_OBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.115     8.691    mem/d_mem/o_data_OBUF[23]_inst_i_2_n_0
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.068     8.759 r  mem/d_mem/o_data_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.210     8.968    core/d_o_data[23]
    SLICE_X87Y143        LUT6 (Prop_lut6_I4_O)        0.028     8.996 r  core/core_others_i_9/O
                         net (fo=2, routed)           0.093     9.090    core/core_others/dmem_o_data[23]
    SLICE_X87Y144        LUT4 (Prop_lut4_I3_O)        0.028     9.118 r  core/core_others/dbg_reg_i_data_OBUF[23]_inst_i_1/O
                         net (fo=32, routed)          0.329     9.447    core/reg_file/D[23]
    SLICE_X89Y147        FDCE                                         r  core/reg_file/register_reg[29][23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/d_mem/mem_reg_7680_7935_23_23/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/reg_file/register_reg[20][23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.513ns  (logic 0.599ns (39.585%)  route 0.914ns (60.416%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     5.146 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.976     7.121    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.028     7.149 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.192     7.341    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.367 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        0.579     7.946    mem/d_mem/mem_reg_7680_7935_23_23/WCLK
    SLICE_X92Y138        RAMS64E                                      r  mem/d_mem/mem_reg_7680_7935_23_23/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y138        RAMS64E (Prop_rams64e_CLK_O)
                                                      0.297     8.243 r  mem/d_mem/mem_reg_7680_7935_23_23/RAMS64E_B/O
                         net (fo=1, routed)           0.000     8.243    mem/d_mem/mem_reg_7680_7935_23_23/OB
    SLICE_X92Y138        MUXF7 (Prop_muxf7_I0_O)      0.043     8.286 r  mem/d_mem/mem_reg_7680_7935_23_23/F7.A/O
                         net (fo=1, routed)           0.000     8.286    mem/d_mem/mem_reg_7680_7935_23_23/O1
    SLICE_X92Y138        MUXF8 (Prop_muxf8_I1_O)      0.017     8.303 r  mem/d_mem/mem_reg_7680_7935_23_23/F8/O
                         net (fo=1, routed)           0.155     8.458    mem/d_mem/mem_reg_7680_7935_23_23_n_0
    SLICE_X91Y140        LUT6 (Prop_lut6_I1_O)        0.067     8.525 r  mem/d_mem/o_data_OBUF[23]_inst_i_7/O
                         net (fo=1, routed)           0.000     8.525    mem/d_mem/o_data_OBUF[23]_inst_i_7_n_0
    SLICE_X91Y140        MUXF7 (Prop_muxf7_I1_O)      0.051     8.576 r  mem/d_mem/o_data_OBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.115     8.691    mem/d_mem/o_data_OBUF[23]_inst_i_2_n_0
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.068     8.759 r  mem/d_mem/o_data_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.210     8.968    core/d_o_data[23]
    SLICE_X87Y143        LUT6 (Prop_lut6_I4_O)        0.028     8.996 r  core/core_others_i_9/O
                         net (fo=2, routed)           0.093     9.090    core/core_others/dmem_o_data[23]
    SLICE_X87Y144        LUT4 (Prop_lut4_I3_O)        0.028     9.118 r  core/core_others/dbg_reg_i_data_OBUF[23]_inst_i_1/O
                         net (fo=32, routed)          0.342     9.460    core/reg_file/D[23]
    SLICE_X91Y149        FDCE                                         r  core/reg_file/register_reg[20][23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/d_mem/mem_reg_7680_7935_23_23/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/reg_file/register_reg[25][23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.534ns  (logic 0.599ns (39.053%)  route 0.935ns (60.947%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     5.146 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.976     7.121    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.028     7.149 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.192     7.341    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.367 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        0.579     7.946    mem/d_mem/mem_reg_7680_7935_23_23/WCLK
    SLICE_X92Y138        RAMS64E                                      r  mem/d_mem/mem_reg_7680_7935_23_23/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y138        RAMS64E (Prop_rams64e_CLK_O)
                                                      0.297     8.243 r  mem/d_mem/mem_reg_7680_7935_23_23/RAMS64E_B/O
                         net (fo=1, routed)           0.000     8.243    mem/d_mem/mem_reg_7680_7935_23_23/OB
    SLICE_X92Y138        MUXF7 (Prop_muxf7_I0_O)      0.043     8.286 r  mem/d_mem/mem_reg_7680_7935_23_23/F7.A/O
                         net (fo=1, routed)           0.000     8.286    mem/d_mem/mem_reg_7680_7935_23_23/O1
    SLICE_X92Y138        MUXF8 (Prop_muxf8_I1_O)      0.017     8.303 r  mem/d_mem/mem_reg_7680_7935_23_23/F8/O
                         net (fo=1, routed)           0.155     8.458    mem/d_mem/mem_reg_7680_7935_23_23_n_0
    SLICE_X91Y140        LUT6 (Prop_lut6_I1_O)        0.067     8.525 r  mem/d_mem/o_data_OBUF[23]_inst_i_7/O
                         net (fo=1, routed)           0.000     8.525    mem/d_mem/o_data_OBUF[23]_inst_i_7_n_0
    SLICE_X91Y140        MUXF7 (Prop_muxf7_I1_O)      0.051     8.576 r  mem/d_mem/o_data_OBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.115     8.691    mem/d_mem/o_data_OBUF[23]_inst_i_2_n_0
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.068     8.759 r  mem/d_mem/o_data_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.210     8.968    core/d_o_data[23]
    SLICE_X87Y143        LUT6 (Prop_lut6_I4_O)        0.028     8.996 r  core/core_others_i_9/O
                         net (fo=2, routed)           0.093     9.090    core/core_others/dmem_o_data[23]
    SLICE_X87Y144        LUT4 (Prop_lut4_I3_O)        0.028     9.118 r  core/core_others/dbg_reg_i_data_OBUF[23]_inst_i_1/O
                         net (fo=32, routed)          0.362     9.480    core/reg_file/D[23]
    SLICE_X89Y149        FDCE                                         r  core/reg_file/register_reg[25][23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/d_mem/mem_reg_0_255_31_31/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/reg_file/register_reg[4][31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.603ns  (logic 0.598ns (37.315%)  route 1.005ns (62.685%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     5.146 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.976     7.121    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.028     7.149 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.192     7.341    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.367 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        0.541     7.908    mem/d_mem/mem_reg_0_255_31_31/WCLK
    SLICE_X76Y130        RAMS64E                                      r  mem/d_mem/mem_reg_0_255_31_31/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y130        RAMS64E (Prop_rams64e_CLK_O)
                                                      0.297     8.205 r  mem/d_mem/mem_reg_0_255_31_31/RAMS64E_B/O
                         net (fo=1, routed)           0.000     8.205    mem/d_mem/mem_reg_0_255_31_31/OB
    SLICE_X76Y130        MUXF7 (Prop_muxf7_I0_O)      0.043     8.248 r  mem/d_mem/mem_reg_0_255_31_31/F7.A/O
                         net (fo=1, routed)           0.000     8.248    mem/d_mem/mem_reg_0_255_31_31/O1
    SLICE_X76Y130        MUXF8 (Prop_muxf8_I1_O)      0.017     8.265 r  mem/d_mem/mem_reg_0_255_31_31/F8/O
                         net (fo=1, routed)           0.118     8.384    mem/d_mem/mem_reg_0_255_31_31_n_0
    SLICE_X77Y130        LUT6 (Prop_lut6_I5_O)        0.067     8.451 r  mem/d_mem/o_data_OBUF[31]_inst_i_12/O
                         net (fo=1, routed)           0.000     8.451    mem/d_mem/o_data_OBUF[31]_inst_i_12_n_0
    SLICE_X77Y130        MUXF7 (Prop_muxf7_I0_O)      0.050     8.501 r  mem/d_mem/o_data_OBUF[31]_inst_i_5/O
                         net (fo=1, routed)           0.115     8.615    mem/d_mem/o_data_OBUF[31]_inst_i_5_n_0
    SLICE_X77Y130        LUT6 (Prop_lut6_I5_O)        0.068     8.683 r  mem/d_mem/o_data_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           0.385     9.069    core/d_o_data[31]
    SLICE_X84Y143        LUT6 (Prop_lut6_I4_O)        0.028     9.097 r  core/core_others_i_1/O
                         net (fo=2, routed)           0.239     9.335    core/core_others/dmem_o_data[31]
    SLICE_X84Y145        LUT4 (Prop_lut4_I3_O)        0.028     9.363 r  core/core_others/dbg_reg_i_data_OBUF[31]_inst_i_1/O
                         net (fo=32, routed)          0.148     9.511    core/reg_file/D[31]
    SLICE_X80Y145        FDCE                                         r  core/reg_file/register_reg[4][31]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay         40592 Endpoints
Min Delay         40592 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memacc/o_daddr[-1111111105]/G
                            (positive level-sensitive latch)
  Destination:            mem/d_mem/mem_reg_6144_6399_15_15/RAMS64E_A/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.296ns  (logic 0.293ns (2.050%)  route 14.003ns (97.950%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        LDCE                         0.000     0.000 r  memacc/o_daddr[-1111111105]/G
    SLICE_X89Y146        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  memacc/o_daddr[-1111111105]/Q
                         net (fo=4064, routed)       14.003    14.296    mem/d_mem/mem_reg_6144_6399_15_15/A4
    SLICE_X92Y94         RAMS64E                                      r  mem/d_mem/mem_reg_6144_6399_15_15/RAMS64E_A/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     5.533 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.991     8.523    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.036     8.559 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.376     8.935    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.018 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        1.322    10.340    mem/d_mem/mem_reg_6144_6399_15_15/WCLK
    SLICE_X92Y94         RAMS64E                                      r  mem/d_mem/mem_reg_6144_6399_15_15/RAMS64E_A/CLK

Slack:                    inf
  Source:                 memacc/o_daddr[-1111111105]/G
                            (positive level-sensitive latch)
  Destination:            mem/d_mem/mem_reg_6144_6399_15_15/RAMS64E_B/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.296ns  (logic 0.293ns (2.050%)  route 14.003ns (97.950%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        LDCE                         0.000     0.000 r  memacc/o_daddr[-1111111105]/G
    SLICE_X89Y146        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  memacc/o_daddr[-1111111105]/Q
                         net (fo=4064, routed)       14.003    14.296    mem/d_mem/mem_reg_6144_6399_15_15/A4
    SLICE_X92Y94         RAMS64E                                      r  mem/d_mem/mem_reg_6144_6399_15_15/RAMS64E_B/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     5.533 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.991     8.523    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.036     8.559 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.376     8.935    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.018 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        1.322    10.340    mem/d_mem/mem_reg_6144_6399_15_15/WCLK
    SLICE_X92Y94         RAMS64E                                      r  mem/d_mem/mem_reg_6144_6399_15_15/RAMS64E_B/CLK

Slack:                    inf
  Source:                 memacc/o_daddr[-1111111105]/G
                            (positive level-sensitive latch)
  Destination:            mem/d_mem/mem_reg_6144_6399_15_15/RAMS64E_C/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.296ns  (logic 0.293ns (2.050%)  route 14.003ns (97.950%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        LDCE                         0.000     0.000 r  memacc/o_daddr[-1111111105]/G
    SLICE_X89Y146        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  memacc/o_daddr[-1111111105]/Q
                         net (fo=4064, routed)       14.003    14.296    mem/d_mem/mem_reg_6144_6399_15_15/A4
    SLICE_X92Y94         RAMS64E                                      r  mem/d_mem/mem_reg_6144_6399_15_15/RAMS64E_C/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     5.533 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.991     8.523    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.036     8.559 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.376     8.935    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.018 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        1.322    10.340    mem/d_mem/mem_reg_6144_6399_15_15/WCLK
    SLICE_X92Y94         RAMS64E                                      r  mem/d_mem/mem_reg_6144_6399_15_15/RAMS64E_C/CLK

Slack:                    inf
  Source:                 memacc/o_daddr[-1111111105]/G
                            (positive level-sensitive latch)
  Destination:            mem/d_mem/mem_reg_6144_6399_15_15/RAMS64E_D/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.296ns  (logic 0.293ns (2.050%)  route 14.003ns (97.950%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        LDCE                         0.000     0.000 r  memacc/o_daddr[-1111111105]/G
    SLICE_X89Y146        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  memacc/o_daddr[-1111111105]/Q
                         net (fo=4064, routed)       14.003    14.296    mem/d_mem/mem_reg_6144_6399_15_15/A4
    SLICE_X92Y94         RAMS64E                                      r  mem/d_mem/mem_reg_6144_6399_15_15/RAMS64E_D/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     5.533 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.991     8.523    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.036     8.559 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.376     8.935    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.018 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        1.322    10.340    mem/d_mem/mem_reg_6144_6399_15_15/WCLK
    SLICE_X92Y94         RAMS64E                                      r  mem/d_mem/mem_reg_6144_6399_15_15/RAMS64E_D/CLK

Slack:                    inf
  Source:                 memacc/o_daddr[-1111111105]/G
                            (positive level-sensitive latch)
  Destination:            mem/d_mem/mem_reg_6656_6911_15_15/RAMS64E_A/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.202ns  (logic 0.293ns (2.063%)  route 13.909ns (97.937%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        LDCE                         0.000     0.000 r  memacc/o_daddr[-1111111105]/G
    SLICE_X89Y146        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  memacc/o_daddr[-1111111105]/Q
                         net (fo=4064, routed)       13.909    14.202    mem/d_mem/mem_reg_6656_6911_15_15/A4
    SLICE_X92Y92         RAMS64E                                      r  mem/d_mem/mem_reg_6656_6911_15_15/RAMS64E_A/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     5.533 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.991     8.523    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.036     8.559 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.376     8.935    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.018 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        1.321    10.339    mem/d_mem/mem_reg_6656_6911_15_15/WCLK
    SLICE_X92Y92         RAMS64E                                      r  mem/d_mem/mem_reg_6656_6911_15_15/RAMS64E_A/CLK

Slack:                    inf
  Source:                 memacc/o_daddr[-1111111105]/G
                            (positive level-sensitive latch)
  Destination:            mem/d_mem/mem_reg_6656_6911_15_15/RAMS64E_B/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.202ns  (logic 0.293ns (2.063%)  route 13.909ns (97.937%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        LDCE                         0.000     0.000 r  memacc/o_daddr[-1111111105]/G
    SLICE_X89Y146        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  memacc/o_daddr[-1111111105]/Q
                         net (fo=4064, routed)       13.909    14.202    mem/d_mem/mem_reg_6656_6911_15_15/A4
    SLICE_X92Y92         RAMS64E                                      r  mem/d_mem/mem_reg_6656_6911_15_15/RAMS64E_B/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     5.533 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.991     8.523    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.036     8.559 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.376     8.935    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.018 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        1.321    10.339    mem/d_mem/mem_reg_6656_6911_15_15/WCLK
    SLICE_X92Y92         RAMS64E                                      r  mem/d_mem/mem_reg_6656_6911_15_15/RAMS64E_B/CLK

Slack:                    inf
  Source:                 memacc/o_daddr[-1111111105]/G
                            (positive level-sensitive latch)
  Destination:            mem/d_mem/mem_reg_6656_6911_15_15/RAMS64E_C/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.202ns  (logic 0.293ns (2.063%)  route 13.909ns (97.937%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        LDCE                         0.000     0.000 r  memacc/o_daddr[-1111111105]/G
    SLICE_X89Y146        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  memacc/o_daddr[-1111111105]/Q
                         net (fo=4064, routed)       13.909    14.202    mem/d_mem/mem_reg_6656_6911_15_15/A4
    SLICE_X92Y92         RAMS64E                                      r  mem/d_mem/mem_reg_6656_6911_15_15/RAMS64E_C/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     5.533 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.991     8.523    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.036     8.559 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.376     8.935    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.018 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        1.321    10.339    mem/d_mem/mem_reg_6656_6911_15_15/WCLK
    SLICE_X92Y92         RAMS64E                                      r  mem/d_mem/mem_reg_6656_6911_15_15/RAMS64E_C/CLK

Slack:                    inf
  Source:                 memacc/o_daddr[-1111111105]/G
                            (positive level-sensitive latch)
  Destination:            mem/d_mem/mem_reg_6656_6911_15_15/RAMS64E_D/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.202ns  (logic 0.293ns (2.063%)  route 13.909ns (97.937%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        LDCE                         0.000     0.000 r  memacc/o_daddr[-1111111105]/G
    SLICE_X89Y146        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  memacc/o_daddr[-1111111105]/Q
                         net (fo=4064, routed)       13.909    14.202    mem/d_mem/mem_reg_6656_6911_15_15/A4
    SLICE_X92Y92         RAMS64E                                      r  mem/d_mem/mem_reg_6656_6911_15_15/RAMS64E_D/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     5.533 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.991     8.523    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.036     8.559 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.376     8.935    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.018 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        1.321    10.339    mem/d_mem/mem_reg_6656_6911_15_15/WCLK
    SLICE_X92Y92         RAMS64E                                      r  mem/d_mem/mem_reg_6656_6911_15_15/RAMS64E_D/CLK

Slack:                    inf
  Source:                 memacc/o_daddr[-1111111105]/G
                            (positive level-sensitive latch)
  Destination:            mem/d_mem/mem_reg_5376_5631_15_15/RAMS64E_A/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.111ns  (logic 0.293ns (2.076%)  route 13.818ns (97.924%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        LDCE                         0.000     0.000 r  memacc/o_daddr[-1111111105]/G
    SLICE_X89Y146        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  memacc/o_daddr[-1111111105]/Q
                         net (fo=4064, routed)       13.818    14.111    mem/d_mem/mem_reg_5376_5631_15_15/A4
    SLICE_X92Y91         RAMS64E                                      r  mem/d_mem/mem_reg_5376_5631_15_15/RAMS64E_A/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     5.533 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.991     8.523    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.036     8.559 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.376     8.935    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.018 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        1.320    10.338    mem/d_mem/mem_reg_5376_5631_15_15/WCLK
    SLICE_X92Y91         RAMS64E                                      r  mem/d_mem/mem_reg_5376_5631_15_15/RAMS64E_A/CLK

Slack:                    inf
  Source:                 memacc/o_daddr[-1111111105]/G
                            (positive level-sensitive latch)
  Destination:            mem/d_mem/mem_reg_5376_5631_15_15/RAMS64E_B/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.111ns  (logic 0.293ns (2.076%)  route 13.818ns (97.924%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        LDCE                         0.000     0.000 r  memacc/o_daddr[-1111111105]/G
    SLICE_X89Y146        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  memacc/o_daddr[-1111111105]/Q
                         net (fo=4064, routed)       13.818    14.111    mem/d_mem/mem_reg_5376_5631_15_15/A4
    SLICE_X92Y91         RAMS64E                                      r  mem/d_mem/mem_reg_5376_5631_15_15/RAMS64E_B/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     5.533 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.991     8.523    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.036     8.559 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.376     8.935    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.018 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        1.320    10.338    mem/d_mem/mem_reg_5376_5631_15_15/WCLK
    SLICE_X92Y91         RAMS64E                                      r  mem/d_mem/mem_reg_5376_5631_15_15/RAMS64E_B/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memacc/o_d_idata[-1111111087]/G
                            (positive level-sensitive latch)
  Destination:            mem/d_mem/mem_reg_2048_2303_24_24/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.061%)  route 0.078ns (37.939%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y148        LDCE                         0.000     0.000 r  memacc/o_d_idata[-1111111087]/G
    SLICE_X87Y148        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  memacc/o_d_idata[-1111111087]/Q
                         net (fo=127, routed)         0.078     0.206    mem/d_mem/mem_reg_2048_2303_24_24/D
    SLICE_X86Y148        RAMS64E                                      r  mem/d_mem/mem_reg_2048_2303_24_24/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     5.312 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.350     7.662    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.035     7.697 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.222     7.919    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     7.949 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        0.777     8.726    mem/d_mem/mem_reg_2048_2303_24_24/WCLK
    SLICE_X86Y148        RAMS64E                                      r  mem/d_mem/mem_reg_2048_2303_24_24/RAMS64E_A/CLK

Slack:                    inf
  Source:                 memacc/o_d_idata[-1111111087]/G
                            (positive level-sensitive latch)
  Destination:            mem/d_mem/mem_reg_2048_2303_24_24/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.061%)  route 0.078ns (37.939%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y148        LDCE                         0.000     0.000 r  memacc/o_d_idata[-1111111087]/G
    SLICE_X87Y148        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  memacc/o_d_idata[-1111111087]/Q
                         net (fo=127, routed)         0.078     0.206    mem/d_mem/mem_reg_2048_2303_24_24/D
    SLICE_X86Y148        RAMS64E                                      r  mem/d_mem/mem_reg_2048_2303_24_24/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     5.312 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.350     7.662    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.035     7.697 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.222     7.919    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     7.949 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        0.777     8.726    mem/d_mem/mem_reg_2048_2303_24_24/WCLK
    SLICE_X86Y148        RAMS64E                                      r  mem/d_mem/mem_reg_2048_2303_24_24/RAMS64E_B/CLK

Slack:                    inf
  Source:                 memacc/o_d_idata[-1111111087]/G
                            (positive level-sensitive latch)
  Destination:            mem/d_mem/mem_reg_2048_2303_24_24/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.061%)  route 0.078ns (37.939%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y148        LDCE                         0.000     0.000 r  memacc/o_d_idata[-1111111087]/G
    SLICE_X87Y148        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  memacc/o_d_idata[-1111111087]/Q
                         net (fo=127, routed)         0.078     0.206    mem/d_mem/mem_reg_2048_2303_24_24/D
    SLICE_X86Y148        RAMS64E                                      r  mem/d_mem/mem_reg_2048_2303_24_24/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     5.312 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.350     7.662    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.035     7.697 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.222     7.919    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     7.949 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        0.777     8.726    mem/d_mem/mem_reg_2048_2303_24_24/WCLK
    SLICE_X86Y148        RAMS64E                                      r  mem/d_mem/mem_reg_2048_2303_24_24/RAMS64E_C/CLK

Slack:                    inf
  Source:                 memacc/o_d_idata[-1111111087]/G
                            (positive level-sensitive latch)
  Destination:            mem/d_mem/mem_reg_2048_2303_24_24/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.061%)  route 0.078ns (37.939%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y148        LDCE                         0.000     0.000 r  memacc/o_d_idata[-1111111087]/G
    SLICE_X87Y148        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  memacc/o_d_idata[-1111111087]/Q
                         net (fo=127, routed)         0.078     0.206    mem/d_mem/mem_reg_2048_2303_24_24/D
    SLICE_X86Y148        RAMS64E                                      r  mem/d_mem/mem_reg_2048_2303_24_24/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     5.312 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.350     7.662    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.035     7.697 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.222     7.919    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     7.949 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        0.777     8.726    mem/d_mem/mem_reg_2048_2303_24_24/WCLK
    SLICE_X86Y148        RAMS64E                                      r  mem/d_mem/mem_reg_2048_2303_24_24/RAMS64E_D/CLK

Slack:                    inf
  Source:                 memacc/o_d_idata[-1111111082]/G
                            (positive level-sensitive latch)
  Destination:            mem/d_mem/mem_reg_7168_7423_29_29/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.308%)  route 0.099ns (43.692%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y142        LDCE                         0.000     0.000 r  memacc/o_d_idata[-1111111082]/G
    SLICE_X71Y142        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  memacc/o_d_idata[-1111111082]/Q
                         net (fo=127, routed)         0.099     0.227    mem/d_mem/mem_reg_7168_7423_29_29/D
    SLICE_X68Y142        RAMS64E                                      r  mem/d_mem/mem_reg_7168_7423_29_29/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     5.312 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.350     7.662    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.035     7.697 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.222     7.919    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     7.949 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        0.745     8.694    mem/d_mem/mem_reg_7168_7423_29_29/WCLK
    SLICE_X68Y142        RAMS64E                                      r  mem/d_mem/mem_reg_7168_7423_29_29/RAMS64E_A/CLK

Slack:                    inf
  Source:                 memacc/o_d_idata[-1111111082]/G
                            (positive level-sensitive latch)
  Destination:            mem/d_mem/mem_reg_7168_7423_29_29/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.308%)  route 0.099ns (43.692%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y142        LDCE                         0.000     0.000 r  memacc/o_d_idata[-1111111082]/G
    SLICE_X71Y142        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  memacc/o_d_idata[-1111111082]/Q
                         net (fo=127, routed)         0.099     0.227    mem/d_mem/mem_reg_7168_7423_29_29/D
    SLICE_X68Y142        RAMS64E                                      r  mem/d_mem/mem_reg_7168_7423_29_29/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     5.312 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.350     7.662    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.035     7.697 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.222     7.919    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     7.949 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        0.745     8.694    mem/d_mem/mem_reg_7168_7423_29_29/WCLK
    SLICE_X68Y142        RAMS64E                                      r  mem/d_mem/mem_reg_7168_7423_29_29/RAMS64E_B/CLK

Slack:                    inf
  Source:                 memacc/o_d_idata[-1111111082]/G
                            (positive level-sensitive latch)
  Destination:            mem/d_mem/mem_reg_7168_7423_29_29/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.308%)  route 0.099ns (43.692%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y142        LDCE                         0.000     0.000 r  memacc/o_d_idata[-1111111082]/G
    SLICE_X71Y142        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  memacc/o_d_idata[-1111111082]/Q
                         net (fo=127, routed)         0.099     0.227    mem/d_mem/mem_reg_7168_7423_29_29/D
    SLICE_X68Y142        RAMS64E                                      r  mem/d_mem/mem_reg_7168_7423_29_29/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     5.312 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.350     7.662    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.035     7.697 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.222     7.919    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     7.949 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        0.745     8.694    mem/d_mem/mem_reg_7168_7423_29_29/WCLK
    SLICE_X68Y142        RAMS64E                                      r  mem/d_mem/mem_reg_7168_7423_29_29/RAMS64E_C/CLK

Slack:                    inf
  Source:                 memacc/o_d_idata[-1111111082]/G
                            (positive level-sensitive latch)
  Destination:            mem/d_mem/mem_reg_7168_7423_29_29/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.308%)  route 0.099ns (43.692%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y142        LDCE                         0.000     0.000 r  memacc/o_d_idata[-1111111082]/G
    SLICE_X71Y142        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  memacc/o_d_idata[-1111111082]/Q
                         net (fo=127, routed)         0.099     0.227    mem/d_mem/mem_reg_7168_7423_29_29/D
    SLICE_X68Y142        RAMS64E                                      r  mem/d_mem/mem_reg_7168_7423_29_29/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     5.312 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.350     7.662    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.035     7.697 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.222     7.919    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     7.949 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        0.745     8.694    mem/d_mem/mem_reg_7168_7423_29_29/WCLK
    SLICE_X68Y142        RAMS64E                                      r  mem/d_mem/mem_reg_7168_7423_29_29/RAMS64E_D/CLK

Slack:                    inf
  Source:                 memacc/o_d_idata[-1111111086]/G
                            (positive level-sensitive latch)
  Destination:            mem/d_mem/mem_reg_6400_6655_25_25/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.639%)  route 0.111ns (46.361%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y142        LDCE                         0.000     0.000 r  memacc/o_d_idata[-1111111086]/G
    SLICE_X80Y142        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  memacc/o_d_idata[-1111111086]/Q
                         net (fo=127, routed)         0.111     0.239    mem/d_mem/mem_reg_6400_6655_25_25/D
    SLICE_X82Y141        RAMS64E                                      r  mem/d_mem/mem_reg_6400_6655_25_25/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     5.312 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.350     7.662    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.035     7.697 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.222     7.919    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     7.949 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        0.774     8.723    mem/d_mem/mem_reg_6400_6655_25_25/WCLK
    SLICE_X82Y141        RAMS64E                                      r  mem/d_mem/mem_reg_6400_6655_25_25/RAMS64E_A/CLK

Slack:                    inf
  Source:                 memacc/o_d_idata[-1111111086]/G
                            (positive level-sensitive latch)
  Destination:            mem/d_mem/mem_reg_6400_6655_25_25/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.639%)  route 0.111ns (46.361%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y142        LDCE                         0.000     0.000 r  memacc/o_d_idata[-1111111086]/G
    SLICE_X80Y142        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  memacc/o_d_idata[-1111111086]/Q
                         net (fo=127, routed)         0.111     0.239    mem/d_mem/mem_reg_6400_6655_25_25/D
    SLICE_X82Y141        RAMS64E                                      r  mem/d_mem/mem_reg_6400_6655_25_25/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     5.312 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.350     7.662    mem/clk
    SLICE_X57Y146        LUT1 (Prop_lut1_I0_O)        0.035     7.697 r  mem/d_mem_i_1/O
                         net (fo=1, routed)           0.222     7.919    mem/d_mem/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     7.949 r  mem/d_mem/clk_IBUF_BUFG_inst/O
                         net (fo=4064, routed)        0.774     8.723    mem/d_mem/mem_reg_6400_6655_25_25/WCLK
    SLICE_X82Y141        RAMS64E                                      r  mem/d_mem/mem_reg_6400_6655_25_25/RAMS64E_B/CLK





