\doxysection{stm32f4xx\+\_\+hal\+\_\+sram.\+h}
\hypertarget{stm32f4xx__hal__sram_8h_source}{}\label{stm32f4xx__hal__sram_8h_source}\index{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_sram.h@{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_sram.h}}
\mbox{\hyperlink{stm32f4xx__hal__sram_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00018}00018\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00019}00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00020}00020\ \textcolor{preprocessor}{\#ifndef\ STM32F4xx\_HAL\_SRAM\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00021}00021\ \textcolor{preprocessor}{\#define\ STM32F4xx\_HAL\_SRAM\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00022}00022\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00023}00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00024}00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00025}00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00026}00026\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00027}00027\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank1)\ ||\ defined(FSMC\_Bank1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00028}00028\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00029}00029\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00030}00030\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00031}00031\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__ll__fsmc_8h}{stm32f4xx\_ll\_fsmc.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00032}00032\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00033}00033\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__ll__fmc_8h}{stm32f4xx\_ll\_fmc.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00034}00034\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00035}00035\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00042}00042\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00043}00043\ \textcolor{comment}{/*\ Exported\ typedef\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00044}00044\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00051}00051\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00052}00052\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00053}00053\ \ \ HAL\_SRAM\_STATE\_RESET\ \ \ \ \ =\ 0x00U,\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00054}00054\ \ \ HAL\_SRAM\_STATE\_READY\ \ \ \ \ =\ 0x01U,\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00055}00055\ \ \ HAL\_SRAM\_STATE\_BUSY\ \ \ \ \ \ =\ 0x02U,\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00056}00056\ \ \ HAL\_SRAM\_STATE\_ERROR\ \ \ \ \ =\ 0x03U,\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00057}00057\ \ \ HAL\_SRAM\_STATE\_PROTECTED\ =\ 0x04U\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00058}00058\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00059}00059\ \}\ HAL\_SRAM\_StateTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00060}00060\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00064}00064\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00065}00065\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\_\_SRAM\_HandleTypeDef}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00066}00066\ \#else}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00067}00067\ typedef\ struct}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00068}00068\ \#endif\ \textcolor{comment}{/*\ USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00069}00069\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00070}00070\ \ \ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga3c2be18a99209a78da8e80b28cf2f5b7}{FMC\_NORSRAM\_TypeDef}}\ \ \ \ \ \ \ \ \ \ \ *Instance;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00071}00071\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00072}00072\ \ \ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga622edd64de89d4a45a09947818be1082}{FMC\_NORSRAM\_EXTENDED\_TypeDef}}\ \ *Extended;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00073}00073\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00074}00074\ \ \ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_gad529724fc3960dd8414ada02caa065b2}{FMC\_NORSRAM\_InitTypeDef}}\ \ \ \ \ \ \ Init;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00075}00075\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00076}00076\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\_LockTypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Lock;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00077}00077\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00078}00078\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ HAL\_SRAM\_StateTypeDef\ \ \ \ State;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00079}00079\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00080}00080\ \ \ \mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ *hdma;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00081}00081\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00082}00082\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00083}00083\ \ \ void\ (*\ MspInitCallback)(\textcolor{keyword}{struct\ }\_\_SRAM\_HandleTypeDef\ *hsram);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00084}00084\ \ \ void\ (*\ MspDeInitCallback)(\textcolor{keyword}{struct\ }\_\_SRAM\_HandleTypeDef\ *hsram);\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00085}00085\ \ \ void\ (*\ DmaXferCpltCallback)(\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}}\ *hdma);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00086}00086\ \ \ void\ (*\ DmaXferErrorCallback)(\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}}\ *hdma);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00087}00087\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00088}00088\ \}\ SRAM\_HandleTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00089}00089\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00090}00090\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ ==\ 1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00094}00094\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00095}00095\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00096}00096\ \ \ HAL\_SRAM\_MSP\_INIT\_CB\_ID\ \ \ \ \ \ \ =\ 0x00U,\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00097}00097\ \ \ HAL\_SRAM\_MSP\_DEINIT\_CB\_ID\ \ \ \ \ =\ 0x01U,\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00098}00098\ \ \ HAL\_SRAM\_DMA\_XFER\_CPLT\_CB\_ID\ \ =\ 0x02U,\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00099}00099\ \ \ HAL\_SRAM\_DMA\_XFER\_ERR\_CB\_ID\ \ \ =\ 0x03U\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00100}00100\ \}\ HAL\_SRAM\_CallbackIDTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00101}00101\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00105}00105\ \textcolor{keyword}{typedef}\ void\ (*pSRAM\_CallbackTypeDef)(SRAM\_HandleTypeDef\ *hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00106}00106\ \textcolor{keyword}{typedef}\ void\ (*pSRAM\_DmaCallbackTypeDef)(\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00107}00107\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ \ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00111}00111\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00112}00112\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00113}00113\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00114}00114\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00118}00118\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00123}00123\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00124}00124\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SRAM\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00125}00125\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>State\ =\ HAL\_SRAM\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00126}00126\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>MspInitCallback\ =\ NULL;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00127}00127\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>MspDeInitCallback\ =\ NULL;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00128}00128\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00129}00129\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00130}00130\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SRAM\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ ((\_\_HANDLE\_\_)-\/>State\ =\ HAL\_SRAM\_STATE\_RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00131}00131\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00132}00132\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00136}00136\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00137}00137\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00141}00141\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00145}00145\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00146}00146\ \textcolor{comment}{/*\ Initialization/de-\/initialization\ functions\ \ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00147}00147\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_Init(SRAM\_HandleTypeDef\ *hsram,\ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga11bfe33266edbe384abe8942a1c9eaaf}{FMC\_NORSRAM\_TimingTypeDef}}\ *Timing,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00148}00148\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga11bfe33266edbe384abe8942a1c9eaaf}{FMC\_NORSRAM\_TimingTypeDef}}\ *ExtTiming);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00149}00149\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_DeInit(SRAM\_HandleTypeDef\ *hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00150}00150\ \textcolor{keywordtype}{void}\ HAL\_SRAM\_MspInit(SRAM\_HandleTypeDef\ *hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00151}00151\ \textcolor{keywordtype}{void}\ HAL\_SRAM\_MspDeInit(SRAM\_HandleTypeDef\ *hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00152}00152\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00156}00156\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00160}00160\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00161}00161\ \textcolor{comment}{/*\ I/O\ operation\ functions\ \ ***************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00162}00162\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_Read\_8b(SRAM\_HandleTypeDef\ *hsram,\ uint32\_t\ *pAddress,\ uint8\_t\ *pDstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00163}00163\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00164}00164\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_Write\_8b(SRAM\_HandleTypeDef\ *hsram,\ uint32\_t\ *pAddress,\ uint8\_t\ *pSrcBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00165}00165\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00166}00166\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_Read\_16b(SRAM\_HandleTypeDef\ *hsram,\ uint32\_t\ *pAddress,\ uint16\_t\ *pDstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00167}00167\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00168}00168\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_Write\_16b(SRAM\_HandleTypeDef\ *hsram,\ uint32\_t\ *pAddress,\ uint16\_t\ *pSrcBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00169}00169\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00170}00170\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_Read\_32b(SRAM\_HandleTypeDef\ *hsram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pDstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00171}00171\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00172}00172\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_Write\_32b(SRAM\_HandleTypeDef\ *hsram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pSrcBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00173}00173\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00174}00174\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_Read\_DMA(SRAM\_HandleTypeDef\ *hsram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pDstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00175}00175\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00176}00176\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_Write\_DMA(SRAM\_HandleTypeDef\ *hsram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pSrcBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00177}00177\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00178}00178\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00179}00179\ \textcolor{keywordtype}{void}\ HAL\_SRAM\_DMA\_XferCpltCallback(\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00180}00180\ \textcolor{keywordtype}{void}\ HAL\_SRAM\_DMA\_XferErrorCallback(\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00181}00181\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00182}00182\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00183}00183\ \textcolor{comment}{/*\ SRAM\ callback\ registering/unregistering\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00184}00184\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_RegisterCallback(SRAM\_HandleTypeDef\ *hsram,\ HAL\_SRAM\_CallbackIDTypeDef\ CallbackId,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00185}00185\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pSRAM\_CallbackTypeDef\ pCallback);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00186}00186\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_UnRegisterCallback(SRAM\_HandleTypeDef\ *hsram,\ HAL\_SRAM\_CallbackIDTypeDef\ CallbackId);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00187}00187\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_RegisterDmaCallback(SRAM\_HandleTypeDef\ *hsram,\ HAL\_SRAM\_CallbackIDTypeDef\ CallbackId,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00188}00188\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pSRAM\_DmaCallbackTypeDef\ pCallback);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00189}00189\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00190}00190\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00194}00194\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00198}00198\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00199}00199\ \textcolor{comment}{/*\ SRAM\ Control\ functions\ \ ****************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00200}00200\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_WriteOperation\_Enable(SRAM\_HandleTypeDef\ *hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00201}00201\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_WriteOperation\_Disable(SRAM\_HandleTypeDef\ *hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00202}00202\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00206}00206\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00210}00210\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00211}00211\ \textcolor{comment}{/*\ SRAM\ \ State\ functions\ ******************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00212}00212\ HAL\_SRAM\_StateTypeDef\ HAL\_SRAM\_GetState(\textcolor{keyword}{const}\ SRAM\_HandleTypeDef\ *hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00213}00213\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00217}00217\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00221}00221\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00225}00225\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00229}00229\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00230}00230\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank1\ ||\ FSMC\_Bank1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00231}00231\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00232}00232\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00233}00233\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00234}00234\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00235}00235\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8h_source_l00236}00236\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F4xx\_HAL\_SRAM\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
