lib_name: adc_sar_templates
cell_name: sarlogic_wret_v2_array
pins: [ "SAOM", "SB<0>", "RST", "SAOP", "RETO<0>", "VDD", "VSS", "ZP<0>", "ZMID<0>", "ZM<0>" ]
instances:
  ISL0:
    lib_name: adc_sar_templates
    cell_name: sarlogic_wret_v2
    instpins:
      SAOP:
        direction: input
        net_name: "SAOP"
        num_bits: 1
      SAOM:
        direction: input
        net_name: "SAOM"
        num_bits: 1
      RETO:
        direction: output
        net_name: "RETO<0>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      ZP:
        direction: output
        net_name: "ZP<0>"
        num_bits: 1
      ZMID:
        direction: output
        net_name: "ZMID<0>"
        num_bits: 1
      ZM:
        direction: output
        net_name: "ZM<0>"
        num_bits: 1
      RST:
        direction: input
        net_name: "RST"
        num_bits: 1
      SB:
        direction: input
        net_name: "SB<0>"
        num_bits: 1
  PIN3:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN1:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN9:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN8:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN12:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN11:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN10:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN13:
    lib_name: basic
    cell_name: opin
    instpins: {}
