INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.srcs/sources_1/ip/c_addsub_3/sim/c_addsub_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_3
