Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Oct 25 18:42:08 2019
| Host         : e5-01-19 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SequenceDetector_timing_summary_routed.rpt -pb SequenceDetector_timing_summary_routed.pb -rpx SequenceDetector_timing_summary_routed.rpx -warn_on_violation
| Design       : SequenceDetector
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: FSM_sequential_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM_sequential_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: divider/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.182        0.000                      0                   66        0.254        0.000                      0                   66        3.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.182        0.000                      0                   66        0.254        0.000                      0                   66        3.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.182ns  (required time - arrival time)
  Source:                 divider/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            divider/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.750ns (43.163%)  route 2.304ns (56.837%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.740     5.409    divider/clk
    SLICE_X42Y54         FDRE                                         r  divider/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     5.927 r  divider/count_reg[7]/Q
                         net (fo=3, routed)           0.809     6.736    divider/count_reg[7]
    SLICE_X43Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.860 r  divider/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.860    divider/count1_carry_i_7_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.392 r  divider/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.392    divider/count1_carry_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  divider/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.506    divider/count1_carry__0_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  divider/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.620    divider/count1_carry__1_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.968 r  divider/count1_carry__2/O[1]
                         net (fo=33, routed)          1.495     9.463    divider/count1_carry__2_n_6
    SLICE_X42Y53         FDRE                                         r  divider/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563    12.955    divider/clk
    SLICE_X42Y53         FDRE                                         r  divider/count_reg[0]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y53         FDRE (Setup_fdre_C_R)       -0.703    12.645    divider/count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  3.182    

Slack (MET) :             3.182ns  (required time - arrival time)
  Source:                 divider/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            divider/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.750ns (43.163%)  route 2.304ns (56.837%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.740     5.409    divider/clk
    SLICE_X42Y54         FDRE                                         r  divider/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     5.927 r  divider/count_reg[7]/Q
                         net (fo=3, routed)           0.809     6.736    divider/count_reg[7]
    SLICE_X43Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.860 r  divider/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.860    divider/count1_carry_i_7_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.392 r  divider/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.392    divider/count1_carry_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  divider/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.506    divider/count1_carry__0_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  divider/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.620    divider/count1_carry__1_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.968 r  divider/count1_carry__2/O[1]
                         net (fo=33, routed)          1.495     9.463    divider/count1_carry__2_n_6
    SLICE_X42Y53         FDRE                                         r  divider/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563    12.955    divider/clk
    SLICE_X42Y53         FDRE                                         r  divider/count_reg[1]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y53         FDRE (Setup_fdre_C_R)       -0.703    12.645    divider/count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  3.182    

Slack (MET) :             3.182ns  (required time - arrival time)
  Source:                 divider/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            divider/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.750ns (43.163%)  route 2.304ns (56.837%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.740     5.409    divider/clk
    SLICE_X42Y54         FDRE                                         r  divider/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     5.927 r  divider/count_reg[7]/Q
                         net (fo=3, routed)           0.809     6.736    divider/count_reg[7]
    SLICE_X43Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.860 r  divider/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.860    divider/count1_carry_i_7_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.392 r  divider/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.392    divider/count1_carry_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  divider/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.506    divider/count1_carry__0_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  divider/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.620    divider/count1_carry__1_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.968 r  divider/count1_carry__2/O[1]
                         net (fo=33, routed)          1.495     9.463    divider/count1_carry__2_n_6
    SLICE_X42Y53         FDRE                                         r  divider/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563    12.955    divider/clk
    SLICE_X42Y53         FDRE                                         r  divider/count_reg[2]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y53         FDRE (Setup_fdre_C_R)       -0.703    12.645    divider/count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  3.182    

Slack (MET) :             3.182ns  (required time - arrival time)
  Source:                 divider/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            divider/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.750ns (43.163%)  route 2.304ns (56.837%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.740     5.409    divider/clk
    SLICE_X42Y54         FDRE                                         r  divider/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     5.927 r  divider/count_reg[7]/Q
                         net (fo=3, routed)           0.809     6.736    divider/count_reg[7]
    SLICE_X43Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.860 r  divider/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.860    divider/count1_carry_i_7_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.392 r  divider/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.392    divider/count1_carry_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  divider/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.506    divider/count1_carry__0_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  divider/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.620    divider/count1_carry__1_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.968 r  divider/count1_carry__2/O[1]
                         net (fo=33, routed)          1.495     9.463    divider/count1_carry__2_n_6
    SLICE_X42Y53         FDRE                                         r  divider/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563    12.955    divider/clk
    SLICE_X42Y53         FDRE                                         r  divider/count_reg[3]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y53         FDRE (Setup_fdre_C_R)       -0.703    12.645    divider/count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  3.182    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 divider/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            divider/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 1.750ns (43.632%)  route 2.261ns (56.368%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.740     5.409    divider/clk
    SLICE_X42Y54         FDRE                                         r  divider/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     5.927 r  divider/count_reg[7]/Q
                         net (fo=3, routed)           0.809     6.736    divider/count_reg[7]
    SLICE_X43Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.860 r  divider/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.860    divider/count1_carry_i_7_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.392 r  divider/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.392    divider/count1_carry_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  divider/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.506    divider/count1_carry__0_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  divider/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.620    divider/count1_carry__1_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.968 r  divider/count1_carry__2/O[1]
                         net (fo=33, routed)          1.452     9.420    divider/count1_carry__2_n_6
    SLICE_X42Y54         FDRE                                         r  divider/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563    12.955    divider/clk
    SLICE_X42Y54         FDRE                                         r  divider/count_reg[4]/C
                         clock pessimism              0.454    13.409    
                         clock uncertainty           -0.035    13.373    
    SLICE_X42Y54         FDRE (Setup_fdre_C_R)       -0.703    12.670    divider/count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.670    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 divider/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            divider/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 1.750ns (43.632%)  route 2.261ns (56.368%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.740     5.409    divider/clk
    SLICE_X42Y54         FDRE                                         r  divider/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     5.927 r  divider/count_reg[7]/Q
                         net (fo=3, routed)           0.809     6.736    divider/count_reg[7]
    SLICE_X43Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.860 r  divider/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.860    divider/count1_carry_i_7_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.392 r  divider/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.392    divider/count1_carry_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  divider/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.506    divider/count1_carry__0_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  divider/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.620    divider/count1_carry__1_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.968 r  divider/count1_carry__2/O[1]
                         net (fo=33, routed)          1.452     9.420    divider/count1_carry__2_n_6
    SLICE_X42Y54         FDRE                                         r  divider/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563    12.955    divider/clk
    SLICE_X42Y54         FDRE                                         r  divider/count_reg[5]/C
                         clock pessimism              0.454    13.409    
                         clock uncertainty           -0.035    13.373    
    SLICE_X42Y54         FDRE (Setup_fdre_C_R)       -0.703    12.670    divider/count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.670    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 divider/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            divider/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 1.750ns (43.632%)  route 2.261ns (56.368%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.740     5.409    divider/clk
    SLICE_X42Y54         FDRE                                         r  divider/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     5.927 r  divider/count_reg[7]/Q
                         net (fo=3, routed)           0.809     6.736    divider/count_reg[7]
    SLICE_X43Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.860 r  divider/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.860    divider/count1_carry_i_7_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.392 r  divider/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.392    divider/count1_carry_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  divider/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.506    divider/count1_carry__0_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  divider/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.620    divider/count1_carry__1_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.968 r  divider/count1_carry__2/O[1]
                         net (fo=33, routed)          1.452     9.420    divider/count1_carry__2_n_6
    SLICE_X42Y54         FDRE                                         r  divider/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563    12.955    divider/clk
    SLICE_X42Y54         FDRE                                         r  divider/count_reg[6]/C
                         clock pessimism              0.454    13.409    
                         clock uncertainty           -0.035    13.373    
    SLICE_X42Y54         FDRE (Setup_fdre_C_R)       -0.703    12.670    divider/count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.670    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 divider/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            divider/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 1.750ns (43.632%)  route 2.261ns (56.368%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.740     5.409    divider/clk
    SLICE_X42Y54         FDRE                                         r  divider/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     5.927 r  divider/count_reg[7]/Q
                         net (fo=3, routed)           0.809     6.736    divider/count_reg[7]
    SLICE_X43Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.860 r  divider/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.860    divider/count1_carry_i_7_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.392 r  divider/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.392    divider/count1_carry_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  divider/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.506    divider/count1_carry__0_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  divider/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.620    divider/count1_carry__1_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.968 r  divider/count1_carry__2/O[1]
                         net (fo=33, routed)          1.452     9.420    divider/count1_carry__2_n_6
    SLICE_X42Y54         FDRE                                         r  divider/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563    12.955    divider/clk
    SLICE_X42Y54         FDRE                                         r  divider/count_reg[7]/C
                         clock pessimism              0.454    13.409    
                         clock uncertainty           -0.035    13.373    
    SLICE_X42Y54         FDRE (Setup_fdre_C_R)       -0.703    12.670    divider/count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.670    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 divider/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            divider/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 1.750ns (46.485%)  route 2.015ns (53.515%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.740     5.409    divider/clk
    SLICE_X42Y54         FDRE                                         r  divider/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     5.927 r  divider/count_reg[7]/Q
                         net (fo=3, routed)           0.809     6.736    divider/count_reg[7]
    SLICE_X43Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.860 r  divider/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.860    divider/count1_carry_i_7_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.392 r  divider/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.392    divider/count1_carry_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  divider/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.506    divider/count1_carry__0_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  divider/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.620    divider/count1_carry__1_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.968 r  divider/count1_carry__2/O[1]
                         net (fo=33, routed)          1.205     9.173    divider/count1_carry__2_n_6
    SLICE_X42Y55         FDRE                                         r  divider/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563    12.955    divider/clk
    SLICE_X42Y55         FDRE                                         r  divider/count_reg[10]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y55         FDRE (Setup_fdre_C_R)       -0.703    12.645    divider/count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 divider/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            divider/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 1.750ns (46.485%)  route 2.015ns (53.515%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.740     5.409    divider/clk
    SLICE_X42Y54         FDRE                                         r  divider/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     5.927 r  divider/count_reg[7]/Q
                         net (fo=3, routed)           0.809     6.736    divider/count_reg[7]
    SLICE_X43Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.860 r  divider/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.860    divider/count1_carry_i_7_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.392 r  divider/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.392    divider/count1_carry_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  divider/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.506    divider/count1_carry__0_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  divider/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.620    divider/count1_carry__1_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.968 r  divider/count1_carry__2/O[1]
                         net (fo=33, routed)          1.205     9.173    divider/count1_carry__2_n_6
    SLICE_X42Y55         FDRE                                         r  divider/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563    12.955    divider/clk
    SLICE_X42Y55         FDRE                                         r  divider/count_reg[11]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y55         FDRE (Setup_fdre_C_R)       -0.703    12.645    divider/count_reg[11]
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  3.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 divider/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            divider/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.500    divider/clk
    SLICE_X42Y53         FDRE                                         r  divider/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  divider/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.779    divider/count_reg_n_0_[2]
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.889 r  divider/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    divider/count_reg[0]_i_1_n_5
    SLICE_X42Y53         FDRE                                         r  divider/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.858     2.017    divider/clk
    SLICE_X42Y53         FDRE                                         r  divider/count_reg[2]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X42Y53         FDRE (Hold_fdre_C_D)         0.134     1.634    divider/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 divider/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            divider/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.500    divider/clk
    SLICE_X42Y55         FDRE                                         r  divider/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  divider/count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.790    divider/count_reg[10]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.900 r  divider/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.900    divider/count_reg[8]_i_1_n_5
    SLICE_X42Y55         FDRE                                         r  divider/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.858     2.017    divider/clk
    SLICE_X42Y55         FDRE                                         r  divider/count_reg[10]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.134     1.634    divider/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 divider/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            divider/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.587     1.499    divider/clk
    SLICE_X42Y57         FDRE                                         r  divider/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  divider/count_reg[18]/Q
                         net (fo=3, routed)           0.127     1.790    divider/count_reg[18]
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.900 r  divider/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.900    divider/count_reg[16]_i_1_n_5
    SLICE_X42Y57         FDRE                                         r  divider/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.857     2.016    divider/clk
    SLICE_X42Y57         FDRE                                         r  divider/count_reg[18]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X42Y57         FDRE (Hold_fdre_C_D)         0.134     1.633    divider/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 divider/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            divider/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.587     1.499    divider/clk
    SLICE_X42Y58         FDRE                                         r  divider/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  divider/count_reg[22]/Q
                         net (fo=3, routed)           0.127     1.790    divider/count_reg[22]
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.900 r  divider/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.900    divider/count_reg[20]_i_1_n_5
    SLICE_X42Y58         FDRE                                         r  divider/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.857     2.016    divider/clk
    SLICE_X42Y58         FDRE                                         r  divider/count_reg[22]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.134     1.633    divider/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 divider/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            divider/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.500    divider/clk
    SLICE_X42Y56         FDRE                                         r  divider/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  divider/count_reg[14]/Q
                         net (fo=2, routed)           0.127     1.791    divider/count_reg[14]
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.901 r  divider/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.901    divider/count_reg[12]_i_1_n_5
    SLICE_X42Y56         FDRE                                         r  divider/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.858     2.017    divider/clk
    SLICE_X42Y56         FDRE                                         r  divider/count_reg[14]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.134     1.634    divider/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 divider/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            divider/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.500    divider/clk
    SLICE_X42Y54         FDRE                                         r  divider/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  divider/count_reg[6]/Q
                         net (fo=2, routed)           0.127     1.791    divider/count_reg[6]
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.901 r  divider/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.901    divider/count_reg[4]_i_1_n_5
    SLICE_X42Y54         FDRE                                         r  divider/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.858     2.017    divider/clk
    SLICE_X42Y54         FDRE                                         r  divider/count_reg[6]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.134     1.634    divider/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 divider/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            divider/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.587     1.499    divider/clk
    SLICE_X42Y59         FDRE                                         r  divider/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  divider/count_reg[26]/Q
                         net (fo=3, routed)           0.127     1.790    divider/count_reg[26]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.900 r  divider/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.900    divider/count_reg[24]_i_1_n_5
    SLICE_X42Y59         FDRE                                         r  divider/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.857     2.016    divider/clk
    SLICE_X42Y59         FDRE                                         r  divider/count_reg[26]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.134     1.633    divider/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 divider/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            divider/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.586     1.498    divider/clk
    SLICE_X42Y60         FDRE                                         r  divider/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  divider/count_reg[30]/Q
                         net (fo=2, routed)           0.127     1.789    divider/count_reg[30]
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.899 r  divider/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.899    divider/count_reg[28]_i_1_n_5
    SLICE_X42Y60         FDRE                                         r  divider/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     2.015    divider/clk
    SLICE_X42Y60         FDRE                                         r  divider/count_reg[30]/C
                         clock pessimism             -0.517     1.498    
    SLICE_X42Y60         FDRE (Hold_fdre_C_D)         0.134     1.632    divider/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 divider/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            divider/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.500    divider/clk
    SLICE_X42Y53         FDRE                                         r  divider/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  divider/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.779    divider/count_reg_n_0_[2]
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.925 r  divider/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.925    divider/count_reg[0]_i_1_n_4
    SLICE_X42Y53         FDRE                                         r  divider/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.858     2.017    divider/clk
    SLICE_X42Y53         FDRE                                         r  divider/count_reg[3]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X42Y53         FDRE (Hold_fdre_C_D)         0.134     1.634    divider/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 divider/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            divider/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.500    divider/clk
    SLICE_X42Y55         FDRE                                         r  divider/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  divider/count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.790    divider/count_reg[10]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.936 r  divider/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.936    divider/count_reg[8]_i_1_n_4
    SLICE_X42Y55         FDRE                                         r  divider/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.858     2.017    divider/clk
    SLICE_X42Y55         FDRE                                         r  divider/count_reg[11]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.134     1.634    divider/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y55    divider/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y58    divider/clock_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y53    divider/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y55    divider/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y55    divider/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y56    divider/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y56    divider/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y56    divider/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y56    divider/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y55    divider/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y58    divider/clock_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    divider/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y55    divider/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y55    divider/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y56    divider/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y56    divider/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y56    divider/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y56    divider/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y57    divider/count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y55    divider/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y58    divider/clock_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    divider/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y55    divider/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y55    divider/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y56    divider/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y56    divider/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y56    divider/count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y56    divider/count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y57    divider/count_reg[16]/C



