{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 30 15:22:10 2010 " "Info: Processing started: Tue Mar 30 15:22:10 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HMB_MAX -c HMB_MAX " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off HMB_MAX -c HMB_MAX" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "HMB_MAX EPM2210F324C3 " "Info: Selected device EPM2210F324C3 for design \"HMB_MAX\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "HC_VGA_CLOCK Global clock in PIN J13 " "Info: Automatically promoted signal \"HC_VGA_CLOCK\" to use Global clock in PIN J13" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 211 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "HC_NCLK Global clock in PIN K13 " "Info: Automatically promoted signal \"HC_NCLK\" to use Global clock in PIN K13" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 249 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "OSC100 Global clock in PIN J6 " "Info: Automatically promoted signal \"OSC100\" to use Global clock in PIN J6" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 192 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "HC_ID_I2CSCL Global clock " "Info: Automatically promoted some destinations of signal \"HC_ID_I2CSCL\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ID_I2CSCL " "Info: Destination \"ID_I2CSCL\" may be non-global or may not use global clock" {  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 291 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Terasic_I2CBir_bus:u2\|rx_stop " "Info: Destination \"Terasic_I2CBir_bus:u2\|rx_stop\" may be non-global or may not use global clock" {  } { { "Terasic_I2CBir_bus.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/Terasic_I2CBir_bus.v" 53 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Terasic_I2CBir_bus:u2\|rx_start " "Info: Destination \"Terasic_I2CBir_bus:u2\|rx_start\" may be non-global or may not use global clock" {  } { { "Terasic_I2CBir_bus.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/Terasic_I2CBir_bus.v" 52 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Terasic_I2CBir_bus:u2\|prev_scl " "Info: Destination \"Terasic_I2CBir_bus:u2\|prev_scl\" may be non-global or may not use global clock" {  } { { "Terasic_I2CBir_bus.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/Terasic_I2CBir_bus.v" 68 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 223 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "HC_ID_I2CSCL " "Info: Pin \"HC_ID_I2CSCL\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { HC_ID_I2CSCL } } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HC_ID_I2CSCL" } } } } { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 223 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HC_ID_I2CSCL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/" 0 { } { { 0 { 0 ""} 0 771 3016 4149 0}  }  } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.776 ns register pin " "Info: Estimated most critical path is register to pin delay of 5.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Terasic_I2CBir_bus:u2\|cnt\[2\] 1 REG LAB_X9_Y7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X9_Y7; Fanout = 4; REG Node = 'Terasic_I2CBir_bus:u2\|cnt\[2\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Terasic_I2CBir_bus:u2|cnt[2] } "NODE_NAME" } } { "Terasic_I2CBir_bus.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/Terasic_I2CBir_bus.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.125 ns) 1.099 ns Terasic_I2CBir_bus:u2\|Equal0~0 2 COMB LAB_X10_Y7 2 " "Info: 2: + IC(0.974 ns) + CELL(0.125 ns) = 1.099 ns; Loc. = LAB_X10_Y7; Fanout = 2; COMB Node = 'Terasic_I2CBir_bus:u2\|Equal0~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.099 ns" { Terasic_I2CBir_bus:u2|cnt[2] Terasic_I2CBir_bus:u2|Equal0~0 } "NODE_NAME" } } { "Terasic_I2CBir_bus.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/Terasic_I2CBir_bus.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.319 ns) 1.838 ns Terasic_I2CBir_bus:u2\|Equal0~1 3 COMB LAB_X10_Y7 3 " "Info: 3: + IC(0.420 ns) + CELL(0.319 ns) = 1.838 ns; Loc. = LAB_X10_Y7; Fanout = 3; COMB Node = 'Terasic_I2CBir_bus:u2\|Equal0~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { Terasic_I2CBir_bus:u2|Equal0~0 Terasic_I2CBir_bus:u2|Equal0~1 } "NODE_NAME" } } { "Terasic_I2CBir_bus.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/Terasic_I2CBir_bus.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.125 ns) 2.577 ns Terasic_I2CBir_bus:u2\|i2c_rw~0 4 COMB LAB_X10_Y7 2 " "Info: 4: + IC(0.614 ns) + CELL(0.125 ns) = 2.577 ns; Loc. = LAB_X10_Y7; Fanout = 2; COMB Node = 'Terasic_I2CBir_bus:u2\|i2c_rw~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { Terasic_I2CBir_bus:u2|Equal0~1 Terasic_I2CBir_bus:u2|i2c_rw~0 } "NODE_NAME" } } { "Terasic_I2CBir_bus.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/Terasic_I2CBir_bus.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.196 ns) + CELL(1.003 ns) 5.776 ns HC_ID_I2CDAT 5 PIN PIN_P18 0 " "Info: 5: + IC(2.196 ns) + CELL(1.003 ns) = 5.776 ns; Loc. = PIN_P18; Fanout = 0; PIN Node = 'HC_ID_I2CDAT'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { Terasic_I2CBir_bus:u2|i2c_rw~0 HC_ID_I2CDAT } "NODE_NAME" } } { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.572 ns ( 27.22 % ) " "Info: Total cell delay = 1.572 ns ( 27.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.204 ns ( 72.78 % ) " "Info: Total interconnect delay = 4.204 ns ( 72.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.776 ns" { Terasic_I2CBir_bus:u2|cnt[2] Terasic_I2CBir_bus:u2|Equal0~0 Terasic_I2CBir_bus:u2|Equal0~1 Terasic_I2CBir_bus:u2|i2c_rw~0 HC_ID_I2CDAT } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Info: Average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X0_Y0 X10_Y14 " "Info: Peak interconnect usage is 10% of the available device resources in the region that extends from location X0_Y0 to location X10_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "10 " "Warning: Following 10 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MD_I2C_SDAT a permanently disabled " "Info: Pin MD_I2C_SDAT has a permanently disabled output enable" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { MD_I2C_SDAT } } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MD_I2C_SDAT" } } } } { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 262 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MD_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/" 0 { } { { 0 { 0 ""} 0 701 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MD_PS2_CLK a permanently disabled " "Info: Pin MD_PS2_CLK has a permanently disabled output enable" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { MD_PS2_CLK } } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MD_PS2_CLK" } } } } { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 294 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MD_PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/" 0 { } { { 0 { 0 ""} 0 723 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MD_PS2_DAT a permanently disabled " "Info: Pin MD_PS2_DAT has a permanently disabled output enable" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { MD_PS2_DAT } } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MD_PS2_DAT" } } } } { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 295 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MD_PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/" 0 { } { { 0 { 0 ""} 0 724 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MD_MDIO a permanently disabled " "Info: Pin MD_MDIO has a permanently disabled output enable" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { MD_MDIO } } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MD_MDIO" } } } } { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 304 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MD_MDIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/" 0 { } { { 0 { 0 ""} 0 730 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MD_SDA a permanently disabled " "Info: Pin MD_SDA has a permanently disabled output enable" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { MD_SDA } } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MD_SDA" } } } } { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 325 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MD_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/" 0 { } { { 0 { 0 ""} 0 746 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HM_I2C_SDAT a permanently disabled " "Info: Pin HM_I2C_SDAT has a permanently disabled output enable" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { HM_I2C_SDAT } } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HM_I2C_SDAT" } } } } { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 196 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HM_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/" 0 { } { { 0 { 0 ""} 0 751 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HM_PS2_CLK a permanently disabled " "Info: Pin HM_PS2_CLK has a permanently disabled output enable" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { HM_PS2_CLK } } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HM_PS2_CLK" } } } } { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 226 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HM_PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/" 0 { } { { 0 { 0 ""} 0 773 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HM_PS2_DAT a permanently disabled " "Info: Pin HM_PS2_DAT has a permanently disabled output enable" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { HM_PS2_DAT } } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HM_PS2_DAT" } } } } { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 227 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HM_PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/" 0 { } { { 0 { 0 ""} 0 774 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HM_MDIO a permanently disabled " "Info: Pin HM_MDIO has a permanently disabled output enable" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { HM_MDIO } } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HM_MDIO" } } } } { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 236 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HM_MDIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/" 0 { } { { 0 { 0 ""} 0 780 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HM_SDA a permanently disabled " "Info: Pin HM_SDA has a permanently disabled output enable" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { HM_SDA } } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HM_SDA" } } } } { "hmb_max.v" "" { Text "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v" 255 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HM_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/" 0 { } { { 0 { 0 ""} 0 796 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/HMB_MAX.fit.smsg " "Info: Generated suppressed messages file D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/HMB_MAX.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 30 15:22:12 2010 " "Info: Processing ended: Tue Mar 30 15:22:12 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
