// Seed: 1862364343
module module_0 (
    input tri id_0,
    input supply0 id_1
    , id_5,
    input supply1 id_2,
    input tri id_3
);
  assign id_5 = id_2 | "";
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri0 id_0
);
  uwire id_2;
  assign id_2 = id_2;
  supply1 id_3;
  assign id_3 = id_0;
  assign id_2 = id_3;
  reg id_4;
  reg id_5;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3,
      id_0
  );
  always @(id_2 or posedge id_0) begin : LABEL_0
    id_4 <= 1;
    id_3 = id_3;
    id_5 = id_4;
    id_4 <= 1'b0;
  end
endmodule
