// Seed: 1323401928
module module_0;
  assign id_1[1] = 1;
  wor id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_7 = 1'd0;
  module_0 modCall_1 ();
  wire id_18;
  always @(posedge id_16, posedge "" & ^(1'b0)) begin : LABEL_0
    id_16 <= 1'b0;
    id_7 = id_2;
  end
  xor primCall (
      id_1, id_10, id_11, id_14, id_15, id_16, id_17, id_2, id_3, id_4, id_5, id_6, id_8, id_9
  );
  id_19(
      .id_0(id_11.id_13), .id_1(1'h0)
  );
  assign id_1 = id_14 >= !1;
endmodule
