Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr  9 18:28:39 2024
| Host         : DESKTOP-8BOTKE1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file atelier4_wrapper_timing_summary_routed.rpt -pb atelier4_wrapper_timing_summary_routed.pb -rpx atelier4_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : atelier4_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_out_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.908        0.000                      0                41882        0.010        0.000                      0                41680        0.538        0.000                       0                 15528  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 10.000}       20.000          50.000          
sys_clk                          {0.000 5.000}        10.000          100.000         
  clk_out1_atelier4_clk_wiz_0_0  {0.000 6.734}        13.468          74.250          
    CLKFBIN                      {0.000 6.734}        13.468          74.250          
    PixelClkIO                   {0.000 6.734}        13.468          74.250          
    SerialClkIO                  {0.000 1.347}        2.694           371.250         
  clkfbout_atelier4_clk_wiz_0_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                            11.471        0.000                      0                 5340        0.057        0.000                      0                 5340        8.750        0.000                       0                  2266  
sys_clk                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_atelier4_clk_wiz_0_0        0.908        0.000                      0                36237        0.012        0.000                      0                36237        3.734        0.000                       0                 13236  
    CLKFBIN                                                                                                                                                                       12.219        0.000                       0                     2  
    PixelClkIO                                                                                                                                                                    11.313        0.000                       0                    10  
    SerialClkIO                                                                                                                                                                    0.538        0.000                       0                    10  
  clkfbout_atelier4_clk_wiz_0_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_atelier4_clk_wiz_0_0  clk_fpga_0                          11.993        0.000                      0                   78                                                                        
clk_fpga_0                     clk_out1_atelier4_clk_wiz_0_0       11.893        0.000                      0                  124                                                                        
clk_out1_atelier4_clk_wiz_0_0  PixelClkIO                           8.235        0.000                      0                   38        0.010        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_atelier4_clk_wiz_0_0  clk_out1_atelier4_clk_wiz_0_0        7.768        0.000                      0                   65        0.455        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.471ns  (required time - arrival time)
  Source:                 atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.550ns  (logic 2.206ns (29.219%)  route 5.344ns (70.781%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.765     3.073    atelier4_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[23])
                                                      1.438     4.511 r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[23]
                         net (fo=4, routed)           1.020     5.530    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[37]
    SLICE_X1Y45          LUT2 (Prop_lut2_I1_O)        0.124     5.654 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_2/O
                         net (fo=2, routed)           0.678     6.333    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/S00_AXI_araddr[22]
    SLICE_X2Y44          LUT6 (Prop_lut6_I0_O)        0.124     6.457 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=7, routed)           0.593     7.049    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/p_aruser[sc_route][2]
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.124     7.173 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.685     7.859    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X4Y44          LUT6 (Prop_lut6_I3_O)        0.124     7.983 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.751     8.734    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.124     8.858 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          1.081     9.939    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X8Y48          LUT4 (Prop_lut4_I1_O)        0.148    10.087 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1/O
                         net (fo=12, routed)          0.535    10.623    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0
    SLICE_X7Y51          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.497    22.689    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X7Y51          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[0]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X7Y51          FDRE (Setup_fdre_C_CE)      -0.409    22.094    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[0]
  -------------------------------------------------------------------
                         required time                         22.094    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                 11.471    

Slack (MET) :             11.471ns  (required time - arrival time)
  Source:                 atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.550ns  (logic 2.206ns (29.219%)  route 5.344ns (70.781%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.765     3.073    atelier4_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[23])
                                                      1.438     4.511 r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[23]
                         net (fo=4, routed)           1.020     5.530    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[37]
    SLICE_X1Y45          LUT2 (Prop_lut2_I1_O)        0.124     5.654 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_2/O
                         net (fo=2, routed)           0.678     6.333    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/S00_AXI_araddr[22]
    SLICE_X2Y44          LUT6 (Prop_lut6_I0_O)        0.124     6.457 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=7, routed)           0.593     7.049    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/p_aruser[sc_route][2]
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.124     7.173 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.685     7.859    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X4Y44          LUT6 (Prop_lut6_I3_O)        0.124     7.983 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.751     8.734    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.124     8.858 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          1.081     9.939    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X8Y48          LUT4 (Prop_lut4_I1_O)        0.148    10.087 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1/O
                         net (fo=12, routed)          0.535    10.623    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0
    SLICE_X7Y51          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.497    22.689    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X7Y51          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[11]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X7Y51          FDRE (Setup_fdre_C_CE)      -0.409    22.094    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[11]
  -------------------------------------------------------------------
                         required time                         22.094    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                 11.471    

Slack (MET) :             11.471ns  (required time - arrival time)
  Source:                 atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.550ns  (logic 2.206ns (29.219%)  route 5.344ns (70.781%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.765     3.073    atelier4_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[23])
                                                      1.438     4.511 r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[23]
                         net (fo=4, routed)           1.020     5.530    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[37]
    SLICE_X1Y45          LUT2 (Prop_lut2_I1_O)        0.124     5.654 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_2/O
                         net (fo=2, routed)           0.678     6.333    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/S00_AXI_araddr[22]
    SLICE_X2Y44          LUT6 (Prop_lut6_I0_O)        0.124     6.457 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=7, routed)           0.593     7.049    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/p_aruser[sc_route][2]
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.124     7.173 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.685     7.859    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X4Y44          LUT6 (Prop_lut6_I3_O)        0.124     7.983 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.751     8.734    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.124     8.858 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          1.081     9.939    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X8Y48          LUT4 (Prop_lut4_I1_O)        0.148    10.087 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1/O
                         net (fo=12, routed)          0.535    10.623    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0
    SLICE_X7Y51          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.497    22.689    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X7Y51          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[1]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X7Y51          FDRE (Setup_fdre_C_CE)      -0.409    22.094    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[1]
  -------------------------------------------------------------------
                         required time                         22.094    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                 11.471    

Slack (MET) :             11.471ns  (required time - arrival time)
  Source:                 atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.550ns  (logic 2.206ns (29.219%)  route 5.344ns (70.781%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.765     3.073    atelier4_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[23])
                                                      1.438     4.511 r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[23]
                         net (fo=4, routed)           1.020     5.530    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[37]
    SLICE_X1Y45          LUT2 (Prop_lut2_I1_O)        0.124     5.654 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_2/O
                         net (fo=2, routed)           0.678     6.333    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/S00_AXI_araddr[22]
    SLICE_X2Y44          LUT6 (Prop_lut6_I0_O)        0.124     6.457 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=7, routed)           0.593     7.049    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/p_aruser[sc_route][2]
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.124     7.173 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.685     7.859    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X4Y44          LUT6 (Prop_lut6_I3_O)        0.124     7.983 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.751     8.734    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.124     8.858 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          1.081     9.939    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X8Y48          LUT4 (Prop_lut4_I1_O)        0.148    10.087 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1/O
                         net (fo=12, routed)          0.535    10.623    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0
    SLICE_X7Y51          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.497    22.689    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X7Y51          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[6]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X7Y51          FDRE (Setup_fdre_C_CE)      -0.409    22.094    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[6]
  -------------------------------------------------------------------
                         required time                         22.094    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                 11.471    

Slack (MET) :             11.471ns  (required time - arrival time)
  Source:                 atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.550ns  (logic 2.206ns (29.219%)  route 5.344ns (70.781%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.765     3.073    atelier4_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[23])
                                                      1.438     4.511 r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[23]
                         net (fo=4, routed)           1.020     5.530    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[37]
    SLICE_X1Y45          LUT2 (Prop_lut2_I1_O)        0.124     5.654 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_2/O
                         net (fo=2, routed)           0.678     6.333    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/S00_AXI_araddr[22]
    SLICE_X2Y44          LUT6 (Prop_lut6_I0_O)        0.124     6.457 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=7, routed)           0.593     7.049    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/p_aruser[sc_route][2]
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.124     7.173 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.685     7.859    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X4Y44          LUT6 (Prop_lut6_I3_O)        0.124     7.983 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.751     8.734    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.124     8.858 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          1.081     9.939    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X8Y48          LUT4 (Prop_lut4_I1_O)        0.148    10.087 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1/O
                         net (fo=12, routed)          0.535    10.623    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0
    SLICE_X7Y51          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.497    22.689    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X7Y51          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[7]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X7Y51          FDRE (Setup_fdre_C_CE)      -0.409    22.094    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[7]
  -------------------------------------------------------------------
                         required time                         22.094    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                 11.471    

Slack (MET) :             11.497ns  (required time - arrival time)
  Source:                 atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.560ns  (logic 2.206ns (29.180%)  route 5.354ns (70.820%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.765     3.073    atelier4_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[23])
                                                      1.438     4.511 r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[23]
                         net (fo=4, routed)           1.020     5.530    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[37]
    SLICE_X1Y45          LUT2 (Prop_lut2_I1_O)        0.124     5.654 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_2/O
                         net (fo=2, routed)           0.678     6.333    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/S00_AXI_araddr[22]
    SLICE_X2Y44          LUT6 (Prop_lut6_I0_O)        0.124     6.457 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=7, routed)           0.593     7.049    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/p_aruser[sc_route][2]
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.124     7.173 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.685     7.859    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X4Y44          LUT6 (Prop_lut6_I3_O)        0.124     7.983 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.751     8.734    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.124     8.858 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          1.081     9.939    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X8Y48          LUT4 (Prop_lut4_I1_O)        0.148    10.087 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1/O
                         net (fo=12, routed)          0.545    10.633    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0
    SLICE_X6Y51          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.497    22.689    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X6Y51          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[4]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X6Y51          FDRE (Setup_fdre_C_CE)      -0.373    22.130    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[4]
  -------------------------------------------------------------------
                         required time                         22.130    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                 11.497    

Slack (MET) :             11.497ns  (required time - arrival time)
  Source:                 atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.560ns  (logic 2.206ns (29.180%)  route 5.354ns (70.820%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.765     3.073    atelier4_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[23])
                                                      1.438     4.511 r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[23]
                         net (fo=4, routed)           1.020     5.530    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[37]
    SLICE_X1Y45          LUT2 (Prop_lut2_I1_O)        0.124     5.654 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_2/O
                         net (fo=2, routed)           0.678     6.333    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/S00_AXI_araddr[22]
    SLICE_X2Y44          LUT6 (Prop_lut6_I0_O)        0.124     6.457 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=7, routed)           0.593     7.049    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/p_aruser[sc_route][2]
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.124     7.173 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.685     7.859    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X4Y44          LUT6 (Prop_lut6_I3_O)        0.124     7.983 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.751     8.734    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.124     8.858 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          1.081     9.939    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X8Y48          LUT4 (Prop_lut4_I1_O)        0.148    10.087 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1/O
                         net (fo=12, routed)          0.545    10.633    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0
    SLICE_X6Y51          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.497    22.689    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X6Y51          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[5]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X6Y51          FDRE (Setup_fdre_C_CE)      -0.373    22.130    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[5]
  -------------------------------------------------------------------
                         required time                         22.130    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                 11.497    

Slack (MET) :             11.522ns  (required time - arrival time)
  Source:                 atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.633ns  (logic 2.208ns (28.926%)  route 5.425ns (71.074%))
  Logic Levels:           6  (LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.765     3.073    atelier4_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[23])
                                                      1.438     4.511 r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[23]
                         net (fo=4, routed)           1.020     5.530    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[37]
    SLICE_X1Y45          LUT2 (Prop_lut2_I1_O)        0.124     5.654 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_2/O
                         net (fo=2, routed)           0.678     6.333    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/S00_AXI_araddr[22]
    SLICE_X2Y44          LUT6 (Prop_lut6_I0_O)        0.124     6.457 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=7, routed)           0.593     7.049    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/p_aruser[sc_route][2]
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.124     7.173 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.685     7.859    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X4Y44          LUT6 (Prop_lut6_I3_O)        0.124     7.983 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.751     8.734    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.124     8.858 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          1.142    10.000    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X6Y48          LUT5 (Prop_lut5_I3_O)        0.150    10.150 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1/O
                         net (fo=8, routed)           0.556    10.706    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0
    SLICE_X6Y47          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.507    22.700    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X6Y47          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[3]/C
                         clock pessimism              0.230    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X6Y47          FDRE (Setup_fdre_C_CE)      -0.400    22.228    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[3]
  -------------------------------------------------------------------
                         required time                         22.228    
                         arrival time                         -10.706    
  -------------------------------------------------------------------
                         slack                                 11.522    

Slack (MET) :             11.522ns  (required time - arrival time)
  Source:                 atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.633ns  (logic 2.208ns (28.926%)  route 5.425ns (71.074%))
  Logic Levels:           6  (LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.765     3.073    atelier4_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[23])
                                                      1.438     4.511 r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[23]
                         net (fo=4, routed)           1.020     5.530    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[37]
    SLICE_X1Y45          LUT2 (Prop_lut2_I1_O)        0.124     5.654 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_2/O
                         net (fo=2, routed)           0.678     6.333    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/S00_AXI_araddr[22]
    SLICE_X2Y44          LUT6 (Prop_lut6_I0_O)        0.124     6.457 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=7, routed)           0.593     7.049    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/p_aruser[sc_route][2]
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.124     7.173 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.685     7.859    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X4Y44          LUT6 (Prop_lut6_I3_O)        0.124     7.983 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.751     8.734    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.124     8.858 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          1.142    10.000    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X6Y48          LUT5 (Prop_lut5_I3_O)        0.150    10.150 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1/O
                         net (fo=8, routed)           0.556    10.706    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0
    SLICE_X6Y47          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.507    22.700    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X6Y47          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[4]/C
                         clock pessimism              0.230    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X6Y47          FDRE (Setup_fdre_C_CE)      -0.400    22.228    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[4]
  -------------------------------------------------------------------
                         required time                         22.228    
                         arrival time                         -10.706    
  -------------------------------------------------------------------
                         slack                                 11.522    

Slack (MET) :             11.522ns  (required time - arrival time)
  Source:                 atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.633ns  (logic 2.208ns (28.926%)  route 5.425ns (71.074%))
  Logic Levels:           6  (LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.765     3.073    atelier4_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[23])
                                                      1.438     4.511 r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[23]
                         net (fo=4, routed)           1.020     5.530    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[37]
    SLICE_X1Y45          LUT2 (Prop_lut2_I1_O)        0.124     5.654 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_2/O
                         net (fo=2, routed)           0.678     6.333    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/S00_AXI_araddr[22]
    SLICE_X2Y44          LUT6 (Prop_lut6_I0_O)        0.124     6.457 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[2]_INST_0_i_1/O
                         net (fo=7, routed)           0.593     7.049    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/p_aruser[sc_route][2]
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.124     7.173 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.685     7.859    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X4Y44          LUT6 (Prop_lut6_I3_O)        0.124     7.983 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.751     8.734    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.124     8.858 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          1.142    10.000    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X6Y48          LUT5 (Prop_lut5_I3_O)        0.150    10.150 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1/O
                         net (fo=8, routed)           0.556    10.706    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0
    SLICE_X6Y47          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.507    22.700    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X6Y47          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[5]/C
                         clock pessimism              0.230    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X6Y47          FDRE (Setup_fdre_C_CE)      -0.400    22.228    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[5]
  -------------------------------------------------------------------
                         required time                         22.228    
                         arrival time                         -10.706    
  -------------------------------------------------------------------
                         slack                                 11.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.212ns (46.148%)  route 0.247ns (53.852%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.564     0.905    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X10Y53         FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]/Q
                         net (fo=1, routed)           0.247     1.316    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rdata[11]
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.048     1.364 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[11]_i_1/O
                         net (fo=1, routed)           0.000     1.364    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i0_in[11]
    SLICE_X8Y49          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.835     1.205    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X8Y49          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[11]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.131     1.307    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.774%)  route 0.306ns (62.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.565     0.906    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X11Y52         FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           0.306     1.353    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rdata[0]
    SLICE_X8Y47          LUT2 (Prop_lut2_I0_O)        0.045     1.398 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.398    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i0_in[0]
    SLICE_X8Y47          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.835     1.205    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X8Y47          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y47          FDRE (Hold_fdre_C_D)         0.120     1.296    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.656%)  route 0.283ns (60.344%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.564     0.905    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X9Y53          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/Q
                         net (fo=1, routed)           0.283     1.329    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rdata[20]
    SLICE_X7Y47          LUT2 (Prop_lut2_I0_O)        0.045     1.374 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[20]_i_1/O
                         net (fo=1, routed)           0.000     1.374    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i0_in[20]
    SLICE_X7Y47          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.835     1.205    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X7Y47          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[20]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X7Y47          FDRE (Hold_fdre_C_D)         0.092     1.268    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.211ns (41.585%)  route 0.296ns (58.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.565     0.906    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X10Y52         FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]/Q
                         net (fo=1, routed)           0.296     1.366    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rdata[13]
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.047     1.413 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[13]_i_1/O
                         net (fo=1, routed)           0.000     1.413    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i0_in[13]
    SLICE_X8Y49          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.835     1.205    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X8Y49          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[13]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.131     1.307    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[1072]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1072]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.567     0.908    atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/aclk
    SLICE_X13Y2          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[1072]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[1072]/Q
                         net (fo=1, routed)           0.054     1.103    atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg_n_0_[1072]
    SLICE_X12Y2          LUT5 (Prop_lut5_I0_O)        0.045     1.148 r  atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1072]_i_1/O
                         net (fo=1, routed)           0.000     1.148    atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1072]_i_1_n_0
    SLICE_X12Y2          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1072]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.835     1.205    atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/aclk
    SLICE_X12Y2          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1072]/C
                         clock pessimism             -0.284     0.921    
    SLICE_X12Y2          FDRE (Hold_fdre_C_D)         0.121     1.042    atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1072]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.912%)  route 0.287ns (67.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.578     0.919    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X39Y23         FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=16, routed)          0.287     1.347    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD1
    SLICE_X38Y23         RAMD32                                       r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.844     1.214    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X38Y23         RAMD32                                       r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.282     0.932    
    SLICE_X38Y23         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.241    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.912%)  route 0.287ns (67.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.578     0.919    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X39Y23         FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=16, routed)          0.287     1.347    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD1
    SLICE_X38Y23         RAMD32                                       r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.844     1.214    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X38Y23         RAMD32                                       r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.282     0.932    
    SLICE_X38Y23         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.241    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.912%)  route 0.287ns (67.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.578     0.919    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X39Y23         FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=16, routed)          0.287     1.347    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD1
    SLICE_X38Y23         RAMD32                                       r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.844     1.214    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X38Y23         RAMD32                                       r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.282     0.932    
    SLICE_X38Y23         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.241    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.912%)  route 0.287ns (67.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.578     0.919    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X39Y23         FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=16, routed)          0.287     1.347    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD1
    SLICE_X38Y23         RAMD32                                       r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.844     1.214    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X38Y23         RAMD32                                       r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.282     0.932    
    SLICE_X38Y23         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.241    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.912%)  route 0.287ns (67.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.578     0.919    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X39Y23         FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=16, routed)          0.287     1.347    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD1
    SLICE_X38Y23         RAMD32                                       r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.844     1.214    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X38Y23         RAMD32                                       r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.282     0.932    
    SLICE_X38Y23         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.241    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X0Y80    atelier4_i/smartconnect_0/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X1Y81    atelier4_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X1Y81    atelier4_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X1Y81    atelier4_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X1Y81    atelier4_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X0Y81    atelier4_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X1Y81    atelier4_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X1Y80    atelier4_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/Core_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X0Y79    atelier4_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y27   atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y27   atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y27   atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y27   atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y27   atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y27   atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_7/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y27   atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y27   atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_7/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X8Y18    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X8Y18    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X20Y25   atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X20Y25   atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X20Y25   atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X20Y25   atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X20Y25   atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X20Y25   atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X20Y25   atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X20Y25   atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X8Y15    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X8Y15    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_atelier4_clk_wiz_0_0
  To Clock:  clk_out1_atelier4_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.734ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.093ns  (logic 3.501ns (28.950%)  route 8.592ns (71.050%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 12.211 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.678    -0.680    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X19Y48         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDCE (Prop_fdce_C_Q)         0.456    -0.224 r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/Q
                         net (fo=24, routed)          0.757     0.533    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/i_x[1]
    SLICE_X19Y50         LUT2 (Prop_lut2_I0_O)        0.124     0.657 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/plusOp__16_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/plusOp__16_carry_i_3_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.297 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/plusOp__16_carry/O[3]
                         net (fo=7, routed)           1.154     2.451    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/O[3]
    SLICE_X22Y52         LUT6 (Prop_lut6_I2_O)        0.306     2.757 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_7/O
                         net (fo=2, routed)           0.634     3.391    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_7_n_0
    SLICE_X23Y51         LUT5 (Prop_lut5_I1_O)        0.150     3.541 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_6/O
                         net (fo=2, routed)           0.365     3.907    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/i_x[8]_0
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.326     4.233 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.233    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_dataPixel[22]_INST_0_i_2_0[2]
    SLICE_X22Y51         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     4.547 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_is_hidden2__2_carry/CO[2]
                         net (fo=7, routed)           0.630     5.176    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_is_hidden2__2_carry_i_4[0]
    SLICE_X24Y51         LUT2 (Prop_lut2_I1_O)        0.339     5.515 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_dataPixel[23]_INST_0_i_12/O
                         net (fo=8, routed)           0.476     5.992    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_5_3
    SLICE_X23Y51         LUT6 (Prop_lut6_I2_O)        0.328     6.320 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_14/O
                         net (fo=1, routed)           0.414     6.734    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_14_n_0
    SLICE_X24Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.858 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_5/O
                         net (fo=7, routed)           0.744     7.602    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_tile_LUT/o_dataPixel[20]_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I3_O)        0.124     7.726 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_tile_LUT/o_dataPixel[23]_INST_0_i_7/O
                         net (fo=3, routed)           0.608     8.334    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/s_color_a1[0]
    SLICE_X24Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.458 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_dataPixel[23]_INST_0_i_4/O
                         net (fo=24, routed)          2.194    10.652    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_dataPixel[23]_INST_0_i_4_n_0
    SLICE_X42Y14         LUT4 (Prop_lut4_I0_O)        0.146    10.798 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_dataPixel[8]_INST_0/O
                         net (fo=2, routed)           0.615    11.413    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_tdata[8]
    SLICE_X42Y14         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.574    12.211    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X42Y14         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_reg[8]/C
                         clock pessimism              0.487    12.698    
                         clock uncertainty           -0.128    12.570    
    SLICE_X42Y14         FDRE (Setup_fdre_C_D)       -0.249    12.321    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.321    
                         arrival time                         -11.413    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.025ns  (logic 3.507ns (29.163%)  route 8.518ns (70.837%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 12.208 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.678    -0.680    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X19Y48         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDCE (Prop_fdce_C_Q)         0.456    -0.224 r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/Q
                         net (fo=24, routed)          0.757     0.533    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/i_x[1]
    SLICE_X19Y50         LUT2 (Prop_lut2_I0_O)        0.124     0.657 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/plusOp__16_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/plusOp__16_carry_i_3_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.297 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/plusOp__16_carry/O[3]
                         net (fo=7, routed)           1.154     2.451    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/O[3]
    SLICE_X22Y52         LUT6 (Prop_lut6_I2_O)        0.306     2.757 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_7/O
                         net (fo=2, routed)           0.634     3.391    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_7_n_0
    SLICE_X23Y51         LUT5 (Prop_lut5_I1_O)        0.150     3.541 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_6/O
                         net (fo=2, routed)           0.365     3.907    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/i_x[8]_0
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.326     4.233 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.233    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_dataPixel[22]_INST_0_i_2_0[2]
    SLICE_X22Y51         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     4.547 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_is_hidden2__2_carry/CO[2]
                         net (fo=7, routed)           0.630     5.176    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_is_hidden2__2_carry_i_4[0]
    SLICE_X24Y51         LUT2 (Prop_lut2_I1_O)        0.339     5.515 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_dataPixel[23]_INST_0_i_12/O
                         net (fo=8, routed)           0.476     5.992    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_5_3
    SLICE_X23Y51         LUT6 (Prop_lut6_I2_O)        0.328     6.320 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_14/O
                         net (fo=1, routed)           0.414     6.734    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_14_n_0
    SLICE_X24Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.858 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_5/O
                         net (fo=7, routed)           0.744     7.602    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_tile_LUT/o_dataPixel[20]_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I3_O)        0.124     7.726 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_tile_LUT/o_dataPixel[23]_INST_0_i_7/O
                         net (fo=3, routed)           0.608     8.334    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/s_color_a1[0]
    SLICE_X24Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.458 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_dataPixel[23]_INST_0_i_4/O
                         net (fo=24, routed)          2.147    10.605    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_dataPixel[23]_INST_0_i_4_n_0
    SLICE_X38Y16         LUT4 (Prop_lut4_I0_O)        0.152    10.757 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_dataPixel[5]_INST_0/O
                         net (fo=2, routed)           0.588    11.345    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_tdata[5]
    SLICE_X38Y16         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.571    12.208    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X38Y16         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_reg[5]/C
                         clock pessimism              0.487    12.695    
                         clock uncertainty           -0.128    12.567    
    SLICE_X38Y16         FDRE (Setup_fdre_C_D)       -0.237    12.330    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.330    
                         arrival time                         -11.345    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.951ns  (logic 3.505ns (29.327%)  route 8.446ns (70.673%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 12.208 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.678    -0.680    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X19Y48         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDCE (Prop_fdce_C_Q)         0.456    -0.224 r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/Q
                         net (fo=24, routed)          0.757     0.533    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/i_x[1]
    SLICE_X19Y50         LUT2 (Prop_lut2_I0_O)        0.124     0.657 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/plusOp__16_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/plusOp__16_carry_i_3_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.297 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/plusOp__16_carry/O[3]
                         net (fo=7, routed)           1.154     2.451    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/O[3]
    SLICE_X22Y52         LUT6 (Prop_lut6_I2_O)        0.306     2.757 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_7/O
                         net (fo=2, routed)           0.634     3.391    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_7_n_0
    SLICE_X23Y51         LUT5 (Prop_lut5_I1_O)        0.150     3.541 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_6/O
                         net (fo=2, routed)           0.365     3.907    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/i_x[8]_0
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.326     4.233 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.233    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_dataPixel[22]_INST_0_i_2_0[2]
    SLICE_X22Y51         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     4.547 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_is_hidden2__2_carry/CO[2]
                         net (fo=7, routed)           0.630     5.176    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_is_hidden2__2_carry_i_4[0]
    SLICE_X24Y51         LUT2 (Prop_lut2_I1_O)        0.339     5.515 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_dataPixel[23]_INST_0_i_12/O
                         net (fo=8, routed)           0.476     5.992    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_5_3
    SLICE_X23Y51         LUT6 (Prop_lut6_I2_O)        0.328     6.320 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_14/O
                         net (fo=1, routed)           0.414     6.734    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_14_n_0
    SLICE_X24Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.858 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_5/O
                         net (fo=7, routed)           0.714     7.572    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_tile_LUT/o_dataPixel[20]_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.696 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_tile_LUT/o_dataPixel[22]_INST_0_i_1/O
                         net (fo=9, routed)           0.622     8.318    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/s_color_a1[1]
    SLICE_X24Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.442 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_dataPixel[23]_INST_0_i_3/O
                         net (fo=18, routed)          2.092    10.534    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_dataPixel[23]_INST_0_i_3_n_0
    SLICE_X38Y16         LUT4 (Prop_lut4_I3_O)        0.150    10.684 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_dataPixel[13]_INST_0/O
                         net (fo=2, routed)           0.587    11.271    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_tdata[13]
    SLICE_X38Y16         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.571    12.208    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X38Y16         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_reg[13]/C
                         clock pessimism              0.487    12.695    
                         clock uncertainty           -0.128    12.567    
    SLICE_X38Y16         FDRE (Setup_fdre_C_D)       -0.249    12.318    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.267ns  (logic 3.855ns (31.425%)  route 8.412ns (68.575%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 12.211 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.678    -0.680    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X19Y48         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDCE (Prop_fdce_C_Q)         0.456    -0.224 r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/Q
                         net (fo=24, routed)          0.757     0.533    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/i_x[1]
    SLICE_X19Y50         LUT2 (Prop_lut2_I0_O)        0.124     0.657 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/plusOp__16_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/plusOp__16_carry_i_3_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.297 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/plusOp__16_carry/O[3]
                         net (fo=7, routed)           1.154     2.451    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/O[3]
    SLICE_X22Y52         LUT6 (Prop_lut6_I2_O)        0.306     2.757 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_7/O
                         net (fo=2, routed)           0.634     3.391    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_7_n_0
    SLICE_X23Y51         LUT5 (Prop_lut5_I1_O)        0.150     3.541 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_6/O
                         net (fo=2, routed)           0.365     3.907    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/i_x[8]_0
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.326     4.233 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.233    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_dataPixel[22]_INST_0_i_2_0[2]
    SLICE_X22Y51         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     4.547 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_is_hidden2__2_carry/CO[2]
                         net (fo=7, routed)           0.630     5.176    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_is_hidden2__2_carry_i_4[0]
    SLICE_X24Y51         LUT2 (Prop_lut2_I1_O)        0.339     5.515 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_dataPixel[23]_INST_0_i_12/O
                         net (fo=8, routed)           0.476     5.992    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_5_3
    SLICE_X23Y51         LUT6 (Prop_lut6_I2_O)        0.328     6.320 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_14/O
                         net (fo=1, routed)           0.414     6.734    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_14_n_0
    SLICE_X24Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.858 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_5/O
                         net (fo=7, routed)           0.714     7.572    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_tile_LUT/o_dataPixel[20]_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.696 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_tile_LUT/o_dataPixel[22]_INST_0_i_1/O
                         net (fo=9, routed)           0.625     8.321    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/s_color_a1[1]
    SLICE_X24Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.445 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_dataPixel[23]_INST_0_i_1/O
                         net (fo=24, routed)          2.222    10.667    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_dataPixel[23]_INST_0_i_1_n_0
    SLICE_X42Y14         LUT4 (Prop_lut4_I3_O)        0.152    10.819 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_dataPixel[17]_INST_0/O
                         net (fo=2, routed)           0.420    11.239    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_tdata[17]
    SLICE_X42Y13         LUT3 (Prop_lut3_I1_O)        0.348    11.587 r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out[17]_i_1__0/O
                         net (fo=1, routed)           0.000    11.587    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_mux_out[17]
    SLICE_X42Y13         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.574    12.211    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X42Y13         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[17]/C
                         clock pessimism              0.487    12.698    
                         clock uncertainty           -0.128    12.570    
    SLICE_X42Y13         FDRE (Setup_fdre_C_D)        0.077    12.647    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[17]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                         -11.587    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.257ns  (logic 3.829ns (31.238%)  route 8.428ns (68.762%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 12.211 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.678    -0.680    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X19Y48         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDCE (Prop_fdce_C_Q)         0.456    -0.224 r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/Q
                         net (fo=24, routed)          0.757     0.533    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/i_x[1]
    SLICE_X19Y50         LUT2 (Prop_lut2_I0_O)        0.124     0.657 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/plusOp__16_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/plusOp__16_carry_i_3_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.297 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/plusOp__16_carry/O[3]
                         net (fo=7, routed)           1.154     2.451    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/O[3]
    SLICE_X22Y52         LUT6 (Prop_lut6_I2_O)        0.306     2.757 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_7/O
                         net (fo=2, routed)           0.634     3.391    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_7_n_0
    SLICE_X23Y51         LUT5 (Prop_lut5_I1_O)        0.150     3.541 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_6/O
                         net (fo=2, routed)           0.365     3.907    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/i_x[8]_0
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.326     4.233 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.233    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_dataPixel[22]_INST_0_i_2_0[2]
    SLICE_X22Y51         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     4.547 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_is_hidden2__2_carry/CO[2]
                         net (fo=7, routed)           0.630     5.176    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_is_hidden2__2_carry_i_4[0]
    SLICE_X24Y51         LUT2 (Prop_lut2_I1_O)        0.339     5.515 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_dataPixel[23]_INST_0_i_12/O
                         net (fo=8, routed)           0.476     5.992    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_5_3
    SLICE_X23Y51         LUT6 (Prop_lut6_I2_O)        0.328     6.320 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_14/O
                         net (fo=1, routed)           0.414     6.734    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_14_n_0
    SLICE_X24Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.858 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_5/O
                         net (fo=7, routed)           0.744     7.602    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_tile_LUT/o_dataPixel[20]_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I3_O)        0.124     7.726 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_tile_LUT/o_dataPixel[23]_INST_0_i_7/O
                         net (fo=3, routed)           0.608     8.334    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/s_color_a1[0]
    SLICE_X24Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.458 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_dataPixel[23]_INST_0_i_4/O
                         net (fo=24, routed)          2.194    10.652    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_dataPixel[23]_INST_0_i_4_n_0
    SLICE_X42Y14         LUT4 (Prop_lut4_I0_O)        0.146    10.798 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_dataPixel[8]_INST_0/O
                         net (fo=2, routed)           0.451    11.249    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_tdata[8]
    SLICE_X42Y13         LUT3 (Prop_lut3_I1_O)        0.328    11.577 r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out[8]_i_1__0/O
                         net (fo=1, routed)           0.000    11.577    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_mux_out[8]
    SLICE_X42Y13         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.574    12.211    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X42Y13         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[8]/C
                         clock pessimism              0.487    12.698    
                         clock uncertainty           -0.128    12.570    
    SLICE_X42Y13         FDRE (Setup_fdre_C_D)        0.079    12.649    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[8]
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                         -11.577    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.190ns  (logic 3.833ns (31.443%)  route 8.357ns (68.557%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 12.208 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.678    -0.680    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X19Y48         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDCE (Prop_fdce_C_Q)         0.456    -0.224 r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/Q
                         net (fo=24, routed)          0.757     0.533    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/i_x[1]
    SLICE_X19Y50         LUT2 (Prop_lut2_I0_O)        0.124     0.657 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/plusOp__16_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/plusOp__16_carry_i_3_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.297 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/plusOp__16_carry/O[3]
                         net (fo=7, routed)           1.154     2.451    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/O[3]
    SLICE_X22Y52         LUT6 (Prop_lut6_I2_O)        0.306     2.757 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_7/O
                         net (fo=2, routed)           0.634     3.391    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_7_n_0
    SLICE_X23Y51         LUT5 (Prop_lut5_I1_O)        0.150     3.541 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_6/O
                         net (fo=2, routed)           0.365     3.907    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/i_x[8]_0
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.326     4.233 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.233    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_dataPixel[22]_INST_0_i_2_0[2]
    SLICE_X22Y51         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     4.547 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_is_hidden2__2_carry/CO[2]
                         net (fo=7, routed)           0.630     5.176    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_is_hidden2__2_carry_i_4[0]
    SLICE_X24Y51         LUT2 (Prop_lut2_I1_O)        0.339     5.515 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_dataPixel[23]_INST_0_i_12/O
                         net (fo=8, routed)           0.476     5.992    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_5_3
    SLICE_X23Y51         LUT6 (Prop_lut6_I2_O)        0.328     6.320 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_14/O
                         net (fo=1, routed)           0.414     6.734    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_14_n_0
    SLICE_X24Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.858 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_5/O
                         net (fo=7, routed)           0.714     7.572    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_tile_LUT/o_dataPixel[20]_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.696 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_tile_LUT/o_dataPixel[22]_INST_0_i_1/O
                         net (fo=9, routed)           0.622     8.318    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/s_color_a1[1]
    SLICE_X24Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.442 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_dataPixel[23]_INST_0_i_3/O
                         net (fo=18, routed)          2.092    10.534    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_dataPixel[23]_INST_0_i_3_n_0
    SLICE_X38Y16         LUT4 (Prop_lut4_I3_O)        0.150    10.684 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_dataPixel[13]_INST_0/O
                         net (fo=2, routed)           0.498    11.182    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_tdata[13]
    SLICE_X39Y16         LUT3 (Prop_lut3_I1_O)        0.328    11.510 r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out[13]_i_1__0/O
                         net (fo=1, routed)           0.000    11.510    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_mux_out[13]
    SLICE_X39Y16         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.571    12.208    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X39Y16         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[13]/C
                         clock pessimism              0.487    12.695    
                         clock uncertainty           -0.128    12.567    
    SLICE_X39Y16         FDRE (Setup_fdre_C_D)        0.031    12.598    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[13]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                         -11.510    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.914ns  (logic 3.508ns (29.444%)  route 8.406ns (70.556%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 12.210 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.678    -0.680    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X19Y48         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDCE (Prop_fdce_C_Q)         0.456    -0.224 r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/Q
                         net (fo=24, routed)          0.757     0.533    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/i_x[1]
    SLICE_X19Y50         LUT2 (Prop_lut2_I0_O)        0.124     0.657 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/plusOp__16_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/plusOp__16_carry_i_3_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.297 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/plusOp__16_carry/O[3]
                         net (fo=7, routed)           1.154     2.451    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/O[3]
    SLICE_X22Y52         LUT6 (Prop_lut6_I2_O)        0.306     2.757 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_7/O
                         net (fo=2, routed)           0.634     3.391    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_7_n_0
    SLICE_X23Y51         LUT5 (Prop_lut5_I1_O)        0.150     3.541 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_6/O
                         net (fo=2, routed)           0.365     3.907    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/i_x[8]_0
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.326     4.233 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.233    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_dataPixel[22]_INST_0_i_2_0[2]
    SLICE_X22Y51         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     4.547 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_is_hidden2__2_carry/CO[2]
                         net (fo=7, routed)           0.630     5.176    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_is_hidden2__2_carry_i_4[0]
    SLICE_X24Y51         LUT2 (Prop_lut2_I1_O)        0.339     5.515 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_dataPixel[23]_INST_0_i_12/O
                         net (fo=8, routed)           0.476     5.992    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_5_3
    SLICE_X23Y51         LUT6 (Prop_lut6_I2_O)        0.328     6.320 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_14/O
                         net (fo=1, routed)           0.414     6.734    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_14_n_0
    SLICE_X24Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.858 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_5/O
                         net (fo=7, routed)           0.714     7.572    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_tile_LUT/o_dataPixel[20]_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.696 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_tile_LUT/o_dataPixel[22]_INST_0_i_1/O
                         net (fo=9, routed)           0.625     8.321    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/s_color_a1[1]
    SLICE_X24Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.445 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_dataPixel[23]_INST_0_i_1/O
                         net (fo=24, routed)          1.991    10.436    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_dataPixel[23]_INST_0_i_1_n_0
    SLICE_X38Y16         LUT4 (Prop_lut4_I2_O)        0.153    10.589 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_dataPixel[2]_INST_0/O
                         net (fo=2, routed)           0.645    11.234    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_tdata[2]
    SLICE_X38Y13         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.573    12.210    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X38Y13         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_reg[2]/C
                         clock pessimism              0.487    12.697    
                         clock uncertainty           -0.128    12.569    
    SLICE_X38Y13         FDRE (Setup_fdre_C_D)       -0.220    12.349    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.349    
                         arrival time                         -11.234    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.157ns  (logic 3.839ns (31.579%)  route 8.318ns (68.421%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 12.210 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.678    -0.680    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X19Y48         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDCE (Prop_fdce_C_Q)         0.456    -0.224 r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/Q
                         net (fo=24, routed)          0.757     0.533    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/i_x[1]
    SLICE_X19Y50         LUT2 (Prop_lut2_I0_O)        0.124     0.657 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/plusOp__16_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/plusOp__16_carry_i_3_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.297 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/plusOp__16_carry/O[3]
                         net (fo=7, routed)           1.154     2.451    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/O[3]
    SLICE_X22Y52         LUT6 (Prop_lut6_I2_O)        0.306     2.757 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_7/O
                         net (fo=2, routed)           0.634     3.391    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_7_n_0
    SLICE_X23Y51         LUT5 (Prop_lut5_I1_O)        0.150     3.541 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_6/O
                         net (fo=2, routed)           0.365     3.907    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/i_x[8]_0
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.326     4.233 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.233    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_dataPixel[22]_INST_0_i_2_0[2]
    SLICE_X22Y51         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     4.547 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_is_hidden2__2_carry/CO[2]
                         net (fo=7, routed)           0.630     5.176    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_is_hidden2__2_carry_i_4[0]
    SLICE_X24Y51         LUT2 (Prop_lut2_I1_O)        0.339     5.515 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_dataPixel[23]_INST_0_i_12/O
                         net (fo=8, routed)           0.476     5.992    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_5_3
    SLICE_X23Y51         LUT6 (Prop_lut6_I2_O)        0.328     6.320 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_14/O
                         net (fo=1, routed)           0.414     6.734    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_14_n_0
    SLICE_X24Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.858 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_5/O
                         net (fo=7, routed)           0.744     7.602    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_tile_LUT/o_dataPixel[20]_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I3_O)        0.124     7.726 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_tile_LUT/o_dataPixel[23]_INST_0_i_7/O
                         net (fo=3, routed)           0.608     8.334    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/s_color_a1[0]
    SLICE_X24Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.458 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_dataPixel[23]_INST_0_i_4/O
                         net (fo=24, routed)          2.109    10.567    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_dataPixel[23]_INST_0_i_4_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.153    10.720 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_dataPixel[1]_INST_0/O
                         net (fo=2, routed)           0.426    11.146    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_tdata[1]
    SLICE_X37Y13         LUT3 (Prop_lut3_I1_O)        0.331    11.477 r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out[1]_i_1__0/O
                         net (fo=1, routed)           0.000    11.477    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_mux_out[1]
    SLICE_X37Y13         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.573    12.210    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X37Y13         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[1]/C
                         clock pessimism              0.487    12.697    
                         clock uncertainty           -0.128    12.569    
    SLICE_X37Y13         FDRE (Setup_fdre_C_D)        0.029    12.598    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                         -11.477    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.160ns  (logic 3.839ns (31.571%)  route 8.321ns (68.429%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 12.210 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.678    -0.680    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X19Y48         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDCE (Prop_fdce_C_Q)         0.456    -0.224 r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/Q
                         net (fo=24, routed)          0.757     0.533    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/i_x[1]
    SLICE_X19Y50         LUT2 (Prop_lut2_I0_O)        0.124     0.657 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/plusOp__16_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/plusOp__16_carry_i_3_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.297 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/plusOp__16_carry/O[3]
                         net (fo=7, routed)           1.154     2.451    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/O[3]
    SLICE_X22Y52         LUT6 (Prop_lut6_I2_O)        0.306     2.757 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_7/O
                         net (fo=2, routed)           0.634     3.391    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_7_n_0
    SLICE_X23Y51         LUT5 (Prop_lut5_I1_O)        0.150     3.541 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_6/O
                         net (fo=2, routed)           0.365     3.907    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/i_x[8]_0
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.326     4.233 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.233    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_dataPixel[22]_INST_0_i_2_0[2]
    SLICE_X22Y51         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     4.547 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_is_hidden2__2_carry/CO[2]
                         net (fo=7, routed)           0.630     5.176    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_is_hidden2__2_carry_i_4[0]
    SLICE_X24Y51         LUT2 (Prop_lut2_I1_O)        0.339     5.515 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_dataPixel[23]_INST_0_i_12/O
                         net (fo=8, routed)           0.476     5.992    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_5_3
    SLICE_X23Y51         LUT6 (Prop_lut6_I2_O)        0.328     6.320 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_14/O
                         net (fo=1, routed)           0.414     6.734    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_14_n_0
    SLICE_X24Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.858 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_5/O
                         net (fo=7, routed)           0.714     7.572    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_tile_LUT/o_dataPixel[20]_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.696 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_tile_LUT/o_dataPixel[22]_INST_0_i_1/O
                         net (fo=9, routed)           0.625     8.321    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/s_color_a1[1]
    SLICE_X24Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.445 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_dataPixel[23]_INST_0_i_1/O
                         net (fo=24, routed)          1.991    10.436    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_dataPixel[23]_INST_0_i_1_n_0
    SLICE_X38Y16         LUT4 (Prop_lut4_I2_O)        0.153    10.589 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_dataPixel[2]_INST_0/O
                         net (fo=2, routed)           0.559    11.149    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_tdata[2]
    SLICE_X37Y13         LUT3 (Prop_lut3_I1_O)        0.331    11.480 r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000    11.480    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_mux_out[2]
    SLICE_X37Y13         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.573    12.210    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X37Y13         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[2]/C
                         clock pessimism              0.487    12.697    
                         clock uncertainty           -0.128    12.569    
    SLICE_X37Y13         FDRE (Setup_fdre_C_D)        0.032    12.601    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                         -11.480    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.100ns  (logic 3.855ns (31.860%)  route 8.245ns (68.140%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 12.208 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.678    -0.680    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X19Y48         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDCE (Prop_fdce_C_Q)         0.456    -0.224 r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/Q
                         net (fo=24, routed)          0.757     0.533    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/i_x[1]
    SLICE_X19Y50         LUT2 (Prop_lut2_I0_O)        0.124     0.657 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/plusOp__16_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/plusOp__16_carry_i_3_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.297 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/plusOp__16_carry/O[3]
                         net (fo=7, routed)           1.154     2.451    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/O[3]
    SLICE_X22Y52         LUT6 (Prop_lut6_I2_O)        0.306     2.757 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_7/O
                         net (fo=2, routed)           0.634     3.391    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_7_n_0
    SLICE_X23Y51         LUT5 (Prop_lut5_I1_O)        0.150     3.541 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_6/O
                         net (fo=2, routed)           0.365     3.907    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/i_x[8]_0
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.326     4.233 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_is_hidden2__2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.233    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_dataPixel[22]_INST_0_i_2_0[2]
    SLICE_X22Y51         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     4.547 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_is_hidden2__2_carry/CO[2]
                         net (fo=7, routed)           0.630     5.176    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_is_hidden2__2_carry_i_4[0]
    SLICE_X24Y51         LUT2 (Prop_lut2_I1_O)        0.339     5.515 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_indexing/inst_indexing_actor_visible/o_dataPixel[23]_INST_0_i_12/O
                         net (fo=8, routed)           0.476     5.992    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_5_3
    SLICE_X23Y51         LUT6 (Prop_lut6_I2_O)        0.328     6.320 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_14/O
                         net (fo=1, routed)           0.414     6.734    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_14_n_0
    SLICE_X24Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.858 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_map_LUT/o_dataPixel[23]_INST_0_i_5/O
                         net (fo=7, routed)           0.744     7.602    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_tile_LUT/o_dataPixel[20]_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I3_O)        0.124     7.726 f  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_sprite_actor/inst_tile_LUT/o_dataPixel[23]_INST_0_i_7/O
                         net (fo=3, routed)           0.608     8.334    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/s_color_a1[0]
    SLICE_X24Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.458 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_dataPixel[23]_INST_0_i_4/O
                         net (fo=24, routed)          2.147    10.605    atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_dataPixel[23]_INST_0_i_4_n_0
    SLICE_X38Y16         LUT4 (Prop_lut4_I0_O)        0.152    10.757 r  atelier4_i/testPatternGen2_0/U0/PPU/inst_actor_1/inst_space_converter/o_dataPixel[5]_INST_0/O
                         net (fo=2, routed)           0.315    11.072    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_tdata[5]
    SLICE_X39Y16         LUT3 (Prop_lut3_I1_O)        0.348    11.420 r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out[5]_i_1__0/O
                         net (fo=1, routed)           0.000    11.420    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_mux_out[5]
    SLICE_X39Y16         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.571    12.208    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X39Y16         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[5]/C
                         clock pessimism              0.487    12.695    
                         clock uncertainty           -0.128    12.567    
    SLICE_X39Y16         FDRE (Setup_fdre_C_D)        0.032    12.599    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         12.599    
                         arrival time                         -11.420    
  -------------------------------------------------------------------
                         slack                                  1.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_2_0_i_reg_711_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.134%)  route 0.210ns (59.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.593    -0.467    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X37Y49         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[4]/Q
                         net (fo=1, routed)           0.210    -0.116    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[4]
    SLICE_X36Y50         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_2_0_i_reg_711_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.857    -0.706    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X36Y50         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_2_0_i_reg_711_reg[4]/C
                         clock pessimism              0.503    -0.203    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.075    -0.128    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_2_0_i_reg_711_reg[4]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][107]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.881%)  route 0.179ns (52.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.558    -0.502    atelier4_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X20Y14         FDRE                                         r  atelier4_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  atelier4_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[107]/Q
                         net (fo=1, routed)           0.179    -0.160    atelier4_i/smartconnect_1/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[40]
    SLICE_X22Y14         FDRE                                         r  atelier4_i/smartconnect_1/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.825    -0.738    atelier4_i/smartconnect_1/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X22Y14         FDRE                                         r  atelier4_i/smartconnect_1/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][107]/C
                         clock pessimism              0.498    -0.240    
    SLICE_X22Y14         FDRE (Hold_fdre_C_D)         0.066    -0.174    atelier4_i/smartconnect_1/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][107]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_5_0_1_i_reg_700_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.857%)  route 0.164ns (56.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.560    -0.500    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X27Y50         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.372 r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700_reg[2]/Q
                         net (fo=1, routed)           0.164    -0.208    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[2]
    SLICE_X30Y49         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_5_0_1_i_reg_700_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.834    -0.729    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X30Y49         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_5_0_1_i_reg_700_reg[2]/C
                         clock pessimism              0.503    -0.226    
    SLICE_X30Y49         FDRE (Hold_fdre_C_D)        -0.001    -0.227    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_5_0_1_i_reg_700_reg[2]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_1/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][65]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.396%)  route 0.224ns (63.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.562    -0.498    atelier4_i/smartconnect_1/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X25Y4          FDRE                                         r  atelier4_i/smartconnect_1/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y4          FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  atelier4_i/smartconnect_1/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][65]/Q
                         net (fo=1, routed)           0.224    -0.147    atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/DIC1
    SLICE_X20Y2          RAMD32                                       r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.833    -0.730    atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X20Y2          RAMD32                                       r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC_D1/CLK
                         clock pessimism              0.498    -0.232    
    SLICE_X20Y2          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.061    -0.171    atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_1_0_i_reg_721_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.119%)  route 0.183ns (58.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.566    -0.494    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X33Y48         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_1_0_i_reg_721_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.366 r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_1_0_i_reg_721_reg[2]/Q
                         net (fo=1, routed)           0.183    -0.183    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_1_0_i_reg_721[2]
    SLICE_X29Y50         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.829    -0.734    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X29Y50         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg_reg[2]/C
                         clock pessimism              0.503    -0.231    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.017    -0.214    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_1_0_i_reg_721_pp1_iter3_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_1/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.563    -0.497    atelier4_i/smartconnect_1/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X25Y0          FDRE                                         r  atelier4_i/smartconnect_1/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  atelier4_i/smartconnect_1/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]/Q
                         net (fo=1, routed)           0.056    -0.301    atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X24Y0          RAMD32                                       r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.831    -0.732    atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X24Y0          RAMD32                                       r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism              0.247    -0.484    
    SLICE_X24Y0          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.337    atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1058]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.566    -0.494    atelier4_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X29Y0          FDRE                                         r  atelier4_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1058]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  atelier4_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1058]/Q
                         net (fo=1, routed)           0.056    -0.298    atelier4_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X28Y0          RAMD32                                       r  atelier4_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.834    -0.729    atelier4_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X28Y0          RAMD32                                       r  atelier4_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism              0.247    -0.481    
    SLICE_X28Y0          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.334    atelier4_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_0_0_i_reg_731_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.191%)  route 0.210ns (59.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.563    -0.497    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X23Y48         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_0_0_i_reg_731_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_0_0_i_reg_731_reg[5]/Q
                         net (fo=1, routed)           0.210    -0.147    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_0_0_i_reg_731[5]
    SLICE_X19Y46         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.833    -0.730    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X19Y46         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg_reg[5]/C
                         clock pessimism              0.498    -0.232    
    SLICE_X19Y46         FDRE (Hold_fdre_C_D)         0.046    -0.186    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_2_0_i_reg_711_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.089%)  route 0.211ns (59.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.593    -0.467    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X36Y49         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711_reg[2]/Q
                         net (fo=1, routed)           0.211    -0.116    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_711[2]
    SLICE_X36Y50         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_2_0_i_reg_711_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.857    -0.706    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X36Y50         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_2_0_i_reg_711_reg[2]/C
                         clock pessimism              0.503    -0.203    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.047    -0.156    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_2_0_i_reg_711_reg[2]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_0_0_i_reg_731_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.441%)  route 0.236ns (62.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.563    -0.497    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X23Y47         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_0_0_i_reg_731_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_0_0_i_reg_731_reg[7]/Q
                         net (fo=1, routed)           0.236    -0.121    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_0_0_i_reg_731[7]
    SLICE_X19Y46         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.833    -0.730    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X19Y46         FDRE                                         r  atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg_reg[7]/C
                         clock pessimism              0.498    -0.232    
    SLICE_X19Y46         FDRE (Hold_fdre_C_D)         0.070    -0.162    atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_0_0_i_reg_731_pp1_iter3_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_atelier4_clk_wiz_0_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X1Y24     atelier4_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_0_U/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X1Y22     atelier4_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_1_U/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X0Y20     atelier4_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_y_val_V_0_U/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB36_X0Y6      atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB36_X1Y10     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_0_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB36_X0Y7      atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X2Y20     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_0_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X0Y16     atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB36_X1Y9      atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_1_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X2Y21     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_1_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        13.468      39.165     PLLE2_ADV_X0Y0   atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y1  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X0Y0   atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X0Y0   atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X28Y61     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X28Y61     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X28Y61     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_11_11/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X28Y61     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_12_12/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X24Y60     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X24Y60     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_3_3/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X24Y60     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_4_4/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X24Y60     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_5_5/SP/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X0Y0   atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X0Y0   atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X30Y62     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X30Y62     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_14_14/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X30Y62     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_15_15/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X30Y62     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X28Y62     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_6_6/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X28Y62     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_7_7/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X28Y62     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_8_8/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X28Y62     atelier4_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_9_9/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         13.468      12.219     PLLE2_ADV_X0Y0  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         13.468      12.219     PLLE2_ADV_X0Y0  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        13.468      39.165     PLLE2_ADV_X0Y0  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       13.468      146.532    PLLE2_ADV_X0Y0  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         13.468      11.313     BUFGCTRL_X0Y1   atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y74    atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y73    atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y92    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y91    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y98    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y97    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y96    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y95    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     PLLE2_ADV_X0Y0  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       13.468      146.532    PLLE2_ADV_X0Y0  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.694       0.538      BUFGCTRL_X0Y2   atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y74    atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y73    atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y92    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y91    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y98    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y97    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y96    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y95    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      PLLE2_ADV_X0Y0  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.694       157.306    PLLE2_ADV_X0Y0  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_atelier4_clk_wiz_0_0
  To Clock:  clkfbout_atelier4_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_atelier4_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   atelier4_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_atelier4_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.993ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.993ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.205ns  (logic 0.419ns (34.772%)  route 0.786ns (65.228%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25                                       0.000     0.000 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.786     1.205    atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X5Y24          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)       -0.270    13.198    atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.198    
                         arrival time                          -1.205    
  -------------------------------------------------------------------
                         slack                                 11.993    

Slack (MET) :             12.160ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.213ns  (logic 0.456ns (37.591%)  route 0.757ns (62.409%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25                                       0.000     0.000 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.757     1.213    atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X5Y26          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X5Y26          FDRE (Setup_fdre_C_D)       -0.095    13.373    atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                          -1.213    
  -------------------------------------------------------------------
                         slack                                 12.160    

Slack (MET) :             12.173ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.880%)  route 0.606ns (59.120%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26                                      0.000     0.000 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.606     1.025    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X43Y26         FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X43Y26         FDRE (Setup_fdre_C_D)       -0.270    13.198    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.198    
                         arrival time                          -1.025    
  -------------------------------------------------------------------
                         slack                                 12.173    

Slack (MET) :             12.193ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.010ns  (logic 0.419ns (41.477%)  route 0.591ns (58.523%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2                                       0.000     0.000 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X21Y2          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.591     1.010    atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X21Y1          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X21Y1          FDRE (Setup_fdre_C_D)       -0.265    13.203    atelier4_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.203    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                 12.193    

Slack (MET) :             12.194ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.056ns  (logic 0.419ns (39.660%)  route 0.637ns (60.340%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28                                      0.000     0.000 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.637     1.056    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X42Y28         FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X42Y28         FDRE (Setup_fdre_C_D)       -0.218    13.250    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         13.250    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                 12.194    

Slack (MET) :             12.195ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.007ns  (logic 0.419ns (41.594%)  route 0.588ns (58.406%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25                                      0.000     0.000 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.588     1.007    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X41Y25         FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X41Y25         FDRE (Setup_fdre_C_D)       -0.266    13.202    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         13.202    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                 12.195    

Slack (MET) :             12.204ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.169ns  (logic 0.456ns (39.005%)  route 0.713ns (60.995%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21                                      0.000     0.000 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.713     1.169    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X14Y22         FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X14Y22         FDRE (Setup_fdre_C_D)       -0.095    13.373    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                 12.204    

Slack (MET) :             12.205ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.030ns  (logic 0.419ns (40.679%)  route 0.611ns (59.321%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y21                                      0.000     0.000 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X17Y21         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.611     1.030    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X18Y21         FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X18Y21         FDRE (Setup_fdre_C_D)       -0.233    13.235    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         13.235    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 12.205    

Slack (MET) :             12.209ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        0.991ns  (logic 0.419ns (42.262%)  route 0.572ns (57.738%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21                                      0.000     0.000 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.572     0.991    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X14Y22         FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X14Y22         FDRE (Setup_fdre_C_D)       -0.268    13.200    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                          -0.991    
  -------------------------------------------------------------------
                         slack                                 12.209    

Slack (MET) :             12.224ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.029ns  (logic 0.419ns (40.711%)  route 0.610ns (59.289%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27                                      0.000     0.000 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X21Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.610     1.029    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X20Y27         FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X20Y27         FDRE (Setup_fdre_C_D)       -0.215    13.253    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.253    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                 12.224    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_atelier4_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.893ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.893ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.532ns  (logic 0.518ns (33.804%)  route 1.014ns (66.196%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53                                       0.000     0.000 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[116]/C
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[116]/Q
                         net (fo=1, routed)           1.014     1.532    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[116]
    SLICE_X6Y58          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X6Y58          FDRE (Setup_fdre_C_D)       -0.043    13.425    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[116]
  -------------------------------------------------------------------
                         required time                         13.425    
                         arrival time                          -1.532    
  -------------------------------------------------------------------
                         slack                                 11.893    

Slack (MET) :             11.996ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.425ns  (logic 0.456ns (32.006%)  route 0.969ns (67.994%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53                                       0.000     0.000 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[103]/C
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[103]/Q
                         net (fo=1, routed)           0.969     1.425    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[103]
    SLICE_X6Y58          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X6Y58          FDRE (Setup_fdre_C_D)       -0.047    13.421    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[103]
  -------------------------------------------------------------------
                         required time                         13.421    
                         arrival time                          -1.425    
  -------------------------------------------------------------------
                         slack                                 11.996    

Slack (MET) :             12.072ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.301ns  (logic 0.518ns (39.818%)  route 0.783ns (60.182%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52                                       0.000     0.000 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[104]/C
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[104]/Q
                         net (fo=1, routed)           0.783     1.301    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[104]
    SLICE_X9Y57          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X9Y57          FDRE (Setup_fdre_C_D)       -0.095    13.373    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[104]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                          -1.301    
  -------------------------------------------------------------------
                         slack                                 12.072    

Slack (MET) :             12.101ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.176ns  (logic 0.419ns (35.622%)  route 0.757ns (64.378%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54                                       0.000     0.000 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[120]/C
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[120]/Q
                         net (fo=1, routed)           0.757     1.176    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[120]
    SLICE_X6Y58          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X6Y58          FDRE (Setup_fdre_C_D)       -0.191    13.277    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[120]
  -------------------------------------------------------------------
                         required time                         13.277    
                         arrival time                          -1.176    
  -------------------------------------------------------------------
                         slack                                 12.101    

Slack (MET) :             12.106ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.269ns  (logic 0.518ns (40.804%)  route 0.751ns (59.196%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59                                       0.000     0.000 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[105]/C
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[105]/Q
                         net (fo=1, routed)           0.751     1.269    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[105]
    SLICE_X7Y59          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X7Y59          FDRE (Setup_fdre_C_D)       -0.093    13.375    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[105]
  -------------------------------------------------------------------
                         required time                         13.375    
                         arrival time                          -1.269    
  -------------------------------------------------------------------
                         slack                                 12.106    

Slack (MET) :             12.136ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.103ns  (logic 0.478ns (43.318%)  route 0.625ns (56.682%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52                                       0.000     0.000 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[108]/C
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[108]/Q
                         net (fo=1, routed)           0.625     1.103    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[108]
    SLICE_X9Y52          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X9Y52          FDRE (Setup_fdre_C_D)       -0.229    13.239    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[108]
  -------------------------------------------------------------------
                         required time                         13.239    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                 12.136    

Slack (MET) :             12.139ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[149]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[149]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.096ns  (logic 0.478ns (43.594%)  route 0.618ns (56.406%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59                                       0.000     0.000 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[149]/C
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[149]/Q
                         net (fo=1, routed)           0.618     1.096    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[149]
    SLICE_X7Y59          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[149]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X7Y59          FDRE (Setup_fdre_C_D)       -0.233    13.235    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[149]
  -------------------------------------------------------------------
                         required time                         13.235    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                 12.139    

Slack (MET) :             12.140ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.062ns  (logic 0.478ns (45.004%)  route 0.584ns (54.996%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52                                       0.000     0.000 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[113]/C
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[113]/Q
                         net (fo=1, routed)           0.584     1.062    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[113]
    SLICE_X9Y57          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X9Y57          FDRE (Setup_fdre_C_D)       -0.266    13.202    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[113]
  -------------------------------------------------------------------
                         required time                         13.202    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                 12.140    

Slack (MET) :             12.143ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.091ns  (logic 0.478ns (43.794%)  route 0.613ns (56.206%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52                                       0.000     0.000 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[110]/C
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[110]/Q
                         net (fo=1, routed)           0.613     1.091    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[110]
    SLICE_X9Y52          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X9Y52          FDRE (Setup_fdre_C_D)       -0.234    13.234    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[110]
  -------------------------------------------------------------------
                         required time                         13.234    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                 12.143    

Slack (MET) :             12.178ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[151]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[151]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.232ns  (logic 0.456ns (37.024%)  route 0.776ns (62.976%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57                                       0.000     0.000 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[151]/C
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[151]/Q
                         net (fo=1, routed)           0.776     1.232    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[151]
    SLICE_X5Y62          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X5Y62          FDRE (Setup_fdre_C_D)       -0.058    13.410    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[151]
  -------------------------------------------------------------------
                         required time                         13.410    
                         arrival time                          -1.232    
  -------------------------------------------------------------------
                         slack                                 12.178    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_atelier4_clk_wiz_0_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        8.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.235ns  (required time - arrival time)
  Source:                 atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 0.419ns (6.006%)  route 6.557ns (93.994%))
  Logic Levels:           0  
  Clock Path Skew:        3.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 15.463 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.723    -0.635    atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y72         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDPE (Prop_fdpe_C_Q)         0.419    -0.216 r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.557     6.341    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y97         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.512    12.149    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    15.463    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y97         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473    15.936    
                         clock uncertainty           -0.336    15.600    
    OLOGIC_X0Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.576    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -6.341    
  -------------------------------------------------------------------
                         slack                                  8.235    

Slack (MET) :             8.522ns  (required time - arrival time)
  Source:                 atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 0.419ns (6.265%)  route 6.269ns (93.735%))
  Logic Levels:           0  
  Clock Path Skew:        3.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 15.462 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.723    -0.635    atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y72         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDPE (Prop_fdpe_C_Q)         0.419    -0.216 r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.269     6.053    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.512    12.149    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545    15.462    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.935    
                         clock uncertainty           -0.336    15.599    
    OLOGIC_X0Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.575    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -6.053    
  -------------------------------------------------------------------
                         slack                                  8.522    

Slack (MET) :             8.522ns  (required time - arrival time)
  Source:                 atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.419ns (6.264%)  route 6.270ns (93.736%))
  Logic Levels:           0  
  Clock Path Skew:        3.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 15.463 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.723    -0.635    atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y72         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDPE (Prop_fdpe_C_Q)         0.419    -0.216 r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.270     6.054    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y98         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.512    12.149    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    15.463    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.936    
                         clock uncertainty           -0.336    15.600    
    OLOGIC_X0Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.576    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  8.522    

Slack (MET) :             8.688ns  (required time - arrival time)
  Source:                 atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.523ns  (logic 0.419ns (6.424%)  route 6.104ns (93.576%))
  Logic Levels:           0  
  Clock Path Skew:        3.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 15.462 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.723    -0.635    atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y72         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDPE (Prop_fdpe_C_Q)         0.419    -0.216 r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.104     5.887    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y95         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.512    12.149    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545    15.462    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473    15.935    
                         clock uncertainty           -0.336    15.599    
    OLOGIC_X0Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.575    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                  8.688    

Slack (MET) :             8.753ns  (required time - arrival time)
  Source:                 atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.456ns  (logic 0.419ns (6.490%)  route 6.037ns (93.510%))
  Logic Levels:           0  
  Clock Path Skew:        3.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 15.461 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.723    -0.635    atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y72         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDPE (Prop_fdpe_C_Q)         0.419    -0.216 r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.037     5.821    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y92         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.512    12.149    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544    15.461    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.934    
                         clock uncertainty           -0.336    15.598    
    OLOGIC_X0Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.574    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -5.821    
  -------------------------------------------------------------------
                         slack                                  8.753    

Slack (MET) :             8.871ns  (required time - arrival time)
  Source:                 atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.326ns  (logic 0.419ns (6.623%)  route 5.907ns (93.377%))
  Logic Levels:           0  
  Clock Path Skew:        3.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 15.449 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.723    -0.635    atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y72         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDPE (Prop_fdpe_C_Q)         0.419    -0.216 r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.907     5.691    atelier4_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X0Y74         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.512    12.149    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.532    15.449    atelier4_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X0Y74         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.922    
                         clock uncertainty           -0.336    15.586    
    OLOGIC_X0Y74         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.562    atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -5.691    
  -------------------------------------------------------------------
                         slack                                  8.871    

Slack (MET) :             8.891ns  (required time - arrival time)
  Source:                 atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 0.419ns (6.632%)  route 5.899ns (93.368%))
  Logic Levels:           0  
  Clock Path Skew:        3.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 15.461 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.723    -0.635    atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y72         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDPE (Prop_fdpe_C_Q)         0.419    -0.216 r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.899     5.683    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y91         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.512    12.149    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544    15.461    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473    15.934    
                         clock uncertainty           -0.336    15.598    
    OLOGIC_X0Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.574    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                  8.891    

Slack (MET) :             9.009ns  (required time - arrival time)
  Source:                 atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.188ns  (logic 0.419ns (6.771%)  route 5.769ns (93.229%))
  Logic Levels:           0  
  Clock Path Skew:        3.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 15.449 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.723    -0.635    atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y72         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDPE (Prop_fdpe_C_Q)         0.419    -0.216 r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.769     5.553    atelier4_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X0Y73         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.512    12.149    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.532    15.449    atelier4_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X0Y73         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473    15.922    
                         clock uncertainty           -0.336    15.586    
    OLOGIC_X0Y73         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.562    atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -5.553    
  -------------------------------------------------------------------
                         slack                                  9.009    

Slack (MET) :             9.648ns  (required time - arrival time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.945ns  (logic 0.456ns (7.671%)  route 5.489ns (92.329%))
  Logic Levels:           0  
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 15.463 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.741    -0.617    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X43Y97         FDSE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDSE (Prop_fdse_C_Q)         0.456    -0.161 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           5.489     5.327    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X0Y97         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.512    12.149    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    15.463    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y97         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473    15.936    
                         clock uncertainty           -0.336    15.600    
    OLOGIC_X0Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    14.975    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                          -5.327    
  -------------------------------------------------------------------
                         slack                                  9.648    

Slack (MET) :             9.808ns  (required time - arrival time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 0.518ns (8.956%)  route 5.266ns (91.044%))
  Logic Levels:           0  
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 15.463 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.741    -0.617    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDSE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDSE (Prop_fdse_C_Q)         0.518    -0.099 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           5.266     5.167    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X0Y98         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.512    12.149    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    15.463    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.936    
                         clock uncertainty           -0.336    15.600    
    OLOGIC_X0Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_D7)
                                                     -0.625    14.975    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  9.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.418ns (10.110%)  route 3.716ns (89.890%))
  Logic Levels:           0  
  Clock Path Skew:        3.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.055ns
    Source Clock Delay      (SCD):    -1.269ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.563    -1.269    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y96         FDRE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.418    -0.851 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           3.716     2.865    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X0Y96         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.705    -0.653    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.565 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.754     1.189    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.290 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.765     3.055    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.473     2.582    
                         clock uncertainty            0.336     2.918    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                     -0.063     2.855    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.855    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 0.385ns (9.285%)  route 3.762ns (90.715%))
  Logic Levels:           0  
  Clock Path Skew:        3.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.056ns
    Source Clock Delay      (SCD):    -1.268ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.564    -1.268    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDRE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.385    -0.883 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           3.762     2.879    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X0Y98         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.705    -0.653    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.565 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.754     1.189    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.290 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.766     3.056    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.473     2.583    
                         clock uncertainty            0.336     2.919    
    OLOGIC_X0Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.205     2.714    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.418ns (9.686%)  route 3.897ns (90.314%))
  Logic Levels:           0  
  Clock Path Skew:        3.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.055ns
    Source Clock Delay      (SCD):    -1.269ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.563    -1.269    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y95         FDSE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDSE (Prop_fdse_C_Q)         0.418    -0.851 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           3.897     3.046    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X0Y95         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.705    -0.653    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.565 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.754     1.189    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.290 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.765     3.055    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.473     2.582    
                         clock uncertainty            0.336     2.918    
    OLOGIC_X0Y95         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     2.855    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.855    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.164ns (7.257%)  route 2.096ns (92.743%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.588    -0.472    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y95         FDSE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDSE (Prop_fdse_C_Q)         0.164    -0.308 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.096     1.788    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X0Y95         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.819    -0.744    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     0.736    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.239    
                         clock uncertainty            0.336     1.575    
    OLOGIC_X0Y95         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.594    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.164ns (7.245%)  route 2.100ns (92.755%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.589    -0.471    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y97         FDSE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDSE (Prop_fdse_C_Q)         0.164    -0.307 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.100     1.792    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X0Y98         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.819    -0.744    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     0.737    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.240    
                         clock uncertainty            0.336     1.576    
    OLOGIC_X0Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.595    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.141ns (6.220%)  route 2.126ns (93.780%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.587    -0.473    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y92         FDSE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDSE (Prop_fdse_C_Q)         0.141    -0.332 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.126     1.794    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X0Y92         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.819    -0.744    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.735    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.238    
                         clock uncertainty            0.336     1.574    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     1.593    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.141ns (6.193%)  route 2.136ns (93.807%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.587    -0.473    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y92         FDSE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDSE (Prop_fdse_C_Q)         0.141    -0.332 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.136     1.803    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X0Y91         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.819    -0.744    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.735    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.238    
                         clock uncertainty            0.336     1.574    
    OLOGIC_X0Y91         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.593    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.141ns (6.173%)  route 2.143ns (93.827%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.589    -0.471    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X43Y97         FDSE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDSE (Prop_fdse_C_Q)         0.141    -0.330 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.143     1.813    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X0Y97         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.819    -0.744    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     0.737    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y97         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.240    
                         clock uncertainty            0.336     1.576    
    OLOGIC_X0Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.595    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.141ns (6.169%)  route 2.145ns (93.831%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.587    -0.473    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y92         FDRE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.145     1.812    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X0Y92         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.819    -0.744    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.735    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.238    
                         clock uncertainty            0.336     1.574    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     1.593    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.164ns (7.171%)  route 2.123ns (92.829%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.589    -0.471    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDRE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.307 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.123     1.816    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X0Y98         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.819    -0.744    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     0.737    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.240    
                         clock uncertainty            0.336     1.576    
    OLOGIC_X0Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     1.595    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.220    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_atelier4_clk_wiz_0_0
  To Clock:  clk_out1_atelier4_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.455ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.768ns  (required time - arrival time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 0.642ns (12.997%)  route 4.298ns (87.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 12.141 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.732    -0.626    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y83         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.108 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.760     2.652    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X18Y59         LUT1 (Prop_lut1_I0_O)        0.124     2.776 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          1.537     4.314    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X19Y48         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.504    12.141    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X19Y48         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/C
                         clock pessimism              0.473    12.614    
                         clock uncertainty           -0.128    12.486    
    SLICE_X19Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.081    atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.081    
                         arrival time                          -4.314    
  -------------------------------------------------------------------
                         slack                                  7.768    

Slack (MET) :             7.768ns  (required time - arrival time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 0.642ns (12.997%)  route 4.298ns (87.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 12.141 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.732    -0.626    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y83         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.108 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.760     2.652    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X18Y59         LUT1 (Prop_lut1_I0_O)        0.124     2.776 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          1.537     4.314    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X19Y48         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.504    12.141    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X19Y48         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[2]/C
                         clock pessimism              0.473    12.614    
                         clock uncertainty           -0.128    12.486    
    SLICE_X19Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.081    atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.081    
                         arrival time                          -4.314    
  -------------------------------------------------------------------
                         slack                                  7.768    

Slack (MET) :             7.768ns  (required time - arrival time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 0.642ns (12.997%)  route 4.298ns (87.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 12.141 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.732    -0.626    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y83         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.108 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.760     2.652    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X18Y59         LUT1 (Prop_lut1_I0_O)        0.124     2.776 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          1.537     4.314    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X19Y48         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.504    12.141    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X19Y48         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[4]/C
                         clock pessimism              0.473    12.614    
                         clock uncertainty           -0.128    12.486    
    SLICE_X19Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.081    atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.081    
                         arrival time                          -4.314    
  -------------------------------------------------------------------
                         slack                                  7.768    

Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 0.642ns (13.162%)  route 4.236ns (86.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 12.124 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.732    -0.626    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y83         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.108 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.760     2.652    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X18Y59         LUT1 (Prop_lut1_I0_O)        0.124     2.776 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          1.475     4.251    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X17Y50         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.488    12.124    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X17Y50         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[0]/C
                         clock pessimism              0.487    12.611    
                         clock uncertainty           -0.128    12.484    
    SLICE_X17Y50         FDCE (Recov_fdce_C_CLR)     -0.405    12.079    atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.079    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  7.827    

Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 0.642ns (13.162%)  route 4.236ns (86.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 12.124 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.732    -0.626    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y83         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.108 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.760     2.652    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X18Y59         LUT1 (Prop_lut1_I0_O)        0.124     2.776 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          1.475     4.251    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X17Y50         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.488    12.124    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X17Y50         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[10]/C
                         clock pessimism              0.487    12.611    
                         clock uncertainty           -0.128    12.484    
    SLICE_X17Y50         FDCE (Recov_fdce_C_CLR)     -0.405    12.079    atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.079    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  7.827    

Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 0.642ns (13.162%)  route 4.236ns (86.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 12.124 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.732    -0.626    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y83         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.108 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.760     2.652    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X18Y59         LUT1 (Prop_lut1_I0_O)        0.124     2.776 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          1.475     4.251    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X17Y50         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.488    12.124    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X17Y50         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[11]/C
                         clock pessimism              0.487    12.611    
                         clock uncertainty           -0.128    12.484    
    SLICE_X17Y50         FDCE (Recov_fdce_C_CLR)     -0.405    12.079    atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[11]
  -------------------------------------------------------------------
                         required time                         12.079    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  7.827    

Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 0.642ns (13.162%)  route 4.236ns (86.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 12.124 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.732    -0.626    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y83         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.108 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.760     2.652    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X18Y59         LUT1 (Prop_lut1_I0_O)        0.124     2.776 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          1.475     4.251    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X17Y50         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.488    12.124    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X17Y50         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[9]/C
                         clock pessimism              0.487    12.611    
                         clock uncertainty           -0.128    12.484    
    SLICE_X17Y50         FDCE (Recov_fdce_C_CLR)     -0.405    12.079    atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[9]
  -------------------------------------------------------------------
                         required time                         12.079    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  7.827    

Slack (MET) :             7.916ns  (required time - arrival time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.642ns (13.398%)  route 4.150ns (86.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 12.141 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.732    -0.626    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y83         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.108 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.760     2.652    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X18Y59         LUT1 (Prop_lut1_I0_O)        0.124     2.776 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          1.389     4.165    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X17Y49         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.504    12.141    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X17Y49         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[3]/C
                         clock pessimism              0.473    12.614    
                         clock uncertainty           -0.128    12.486    
    SLICE_X17Y49         FDCE (Recov_fdce_C_CLR)     -0.405    12.081    atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.081    
                         arrival time                          -4.165    
  -------------------------------------------------------------------
                         slack                                  7.916    

Slack (MET) :             7.916ns  (required time - arrival time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.642ns (13.398%)  route 4.150ns (86.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 12.141 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.732    -0.626    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y83         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.108 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.760     2.652    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X18Y59         LUT1 (Prop_lut1_I0_O)        0.124     2.776 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          1.389     4.165    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X17Y49         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.504    12.141    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X17Y49         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[5]/C
                         clock pessimism              0.473    12.614    
                         clock uncertainty           -0.128    12.486    
    SLICE_X17Y49         FDCE (Recov_fdce_C_CLR)     -0.405    12.081    atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.081    
                         arrival time                          -4.165    
  -------------------------------------------------------------------
                         slack                                  7.916    

Slack (MET) :             7.916ns  (required time - arrival time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.642ns (13.398%)  route 4.150ns (86.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 12.141 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.732    -0.626    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y83         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.108 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.760     2.652    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X18Y59         LUT1 (Prop_lut1_I0_O)        0.124     2.776 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          1.389     4.165    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X17Y49         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       1.504    12.141    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X17Y49         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[6]/C
                         clock pessimism              0.473    12.614    
                         clock uncertainty           -0.128    12.486    
    SLICE_X17Y49         FDCE (Recov_fdce_C_CLR)     -0.405    12.081    atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.081    
                         arrival time                          -4.165    
  -------------------------------------------------------------------
                         slack                                  7.916    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.587    -0.473    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X42Y59         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDPE (Prop_fdpe_C_Q)         0.148    -0.325 f  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.147    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y58         FDCE                                         f  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.857    -0.706    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X43Y58         FDCE                                         r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.248    -0.457    
    SLICE_X43Y58         FDCE (Remov_fdce_C_CLR)     -0.145    -0.602    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.587    -0.473    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X42Y59         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDPE (Prop_fdpe_C_Q)         0.148    -0.325 f  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.147    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y58         FDCE                                         f  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.857    -0.706    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X43Y58         FDCE                                         r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.248    -0.457    
    SLICE_X43Y58         FDCE (Remov_fdce_C_CLR)     -0.145    -0.602    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.587    -0.473    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X42Y59         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDPE (Prop_fdpe_C_Q)         0.148    -0.325 f  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.147    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y58         FDCE                                         f  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.857    -0.706    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X43Y58         FDCE                                         r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.248    -0.457    
    SLICE_X43Y58         FDCE (Remov_fdce_C_CLR)     -0.145    -0.602    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.587    -0.473    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X42Y59         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDPE (Prop_fdpe_C_Q)         0.148    -0.325 f  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.147    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y58         FDPE                                         f  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.857    -0.706    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X43Y58         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.248    -0.457    
    SLICE_X43Y58         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.605    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             1.511ns  (arrival time - required time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.209ns (12.605%)  route 1.449ns (87.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.583    -0.477    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y83         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.313 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.195     0.882    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X18Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.927 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          0.254     1.181    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X15Y57         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.827    -0.736    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X15Y57         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[24]/C
                         clock pessimism              0.498    -0.238    
    SLICE_X15Y57         FDCE (Remov_fdce_C_CLR)     -0.092    -0.330    atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[24]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  1.511    

Slack (MET) :             1.511ns  (arrival time - required time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.209ns (12.605%)  route 1.449ns (87.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.583    -0.477    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y83         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.313 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.195     0.882    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X18Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.927 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          0.254     1.181    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X15Y57         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.827    -0.736    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X15Y57         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[25]/C
                         clock pessimism              0.498    -0.238    
    SLICE_X15Y57         FDCE (Remov_fdce_C_CLR)     -0.092    -0.330    atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[25]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  1.511    

Slack (MET) :             1.511ns  (arrival time - required time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.209ns (12.605%)  route 1.449ns (87.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.583    -0.477    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y83         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.313 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.195     0.882    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X18Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.927 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          0.254     1.181    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X15Y57         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.827    -0.736    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X15Y57         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[26]/C
                         clock pessimism              0.498    -0.238    
    SLICE_X15Y57         FDCE (Remov_fdce_C_CLR)     -0.092    -0.330    atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[26]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  1.511    

Slack (MET) :             1.511ns  (arrival time - required time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.209ns (12.605%)  route 1.449ns (87.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.583    -0.477    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y83         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.313 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.195     0.882    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X18Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.927 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          0.254     1.181    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X15Y57         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.827    -0.736    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X15Y57         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[27]/C
                         clock pessimism              0.498    -0.238    
    SLICE_X15Y57         FDCE (Remov_fdce_C_CLR)     -0.092    -0.330    atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[27]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  1.511    

Slack (MET) :             1.515ns  (arrival time - required time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.209ns (12.574%)  route 1.453ns (87.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.583    -0.477    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y83         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.313 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.195     0.882    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X18Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.927 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          0.258     1.185    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X15Y58         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.827    -0.736    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X15Y58         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[28]/C
                         clock pessimism              0.498    -0.238    
    SLICE_X15Y58         FDCE (Remov_fdce_C_CLR)     -0.092    -0.330    atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[28]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  1.515    

Slack (MET) :             1.515ns  (arrival time - required time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.209ns (12.574%)  route 1.453ns (87.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.583    -0.477    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y83         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.313 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.195     0.882    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X18Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.927 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          0.258     1.185    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X15Y58         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13234, routed)       0.827    -0.736    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X15Y58         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[29]/C
                         clock pessimism              0.498    -0.238    
    SLICE_X15Y58         FDCE (Remov_fdce_C_CLR)     -0.092    -0.330    atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[29]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  1.515    





