
usbotg.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001be50  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003788  0801bfe0  0801bfe0  0002bfe0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801f768  0801f768  0003020c  2**0
                  CONTENTS
  4 .ARM          00000008  0801f768  0801f768  0002f768  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801f770  0801f770  0003020c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801f770  0801f770  0002f770  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801f774  0801f774  0002f774  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000020c  20000000  0801f778  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0003020c  2**0
                  CONTENTS
 10 .bss          00018884  2000020c  2000020c  0003020c  2**2
                  ALLOC
 11 ._user_heap_stack 00002000  20018a90  20018a90  0003020c  2**0
                  ALLOC
 12 .sram         00096000  68000000  0801f984  00040000  2**2
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY
 14 .debug_info   0004bebb  00000000  00000000  0003023c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000093a9  00000000  00000000  0007c0f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001e38  00000000  00000000  000854a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00001c68  00000000  00000000  000872d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00033421  00000000  00000000  00088f40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00036e55  00000000  00000000  000bc361  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e6d5e  00000000  00000000  000f31b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000053  00000000  00000000  001d9f14  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00008904  00000000  00000000  001d9f68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000020c 	.word	0x2000020c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801bfc8 	.word	0x0801bfc8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000210 	.word	0x20000210
 80001cc:	0801bfc8 	.word	0x0801bfc8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96e 	b.w	8000e9c <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468c      	mov	ip, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	f040 8083 	bne.w	8000cee <__udivmoddi4+0x116>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d947      	bls.n	8000c7e <__udivmoddi4+0xa6>
 8000bee:	fab2 f282 	clz	r2, r2
 8000bf2:	b142      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	f1c2 0020 	rsb	r0, r2, #32
 8000bf8:	fa24 f000 	lsr.w	r0, r4, r0
 8000bfc:	4091      	lsls	r1, r2
 8000bfe:	4097      	lsls	r7, r2
 8000c00:	ea40 0c01 	orr.w	ip, r0, r1
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c10:	fa1f fe87 	uxth.w	lr, r7
 8000c14:	fb08 c116 	mls	r1, r8, r6, ip
 8000c18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18fb      	adds	r3, r7, r3
 8000c26:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2a:	f080 8119 	bcs.w	8000e60 <__udivmoddi4+0x288>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8116 	bls.w	8000e60 <__udivmoddi4+0x288>
 8000c34:	3e02      	subs	r6, #2
 8000c36:	443b      	add	r3, r7
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c40:	fb08 3310 	mls	r3, r8, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c4c:	45a6      	cmp	lr, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	193c      	adds	r4, r7, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8105 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c5a:	45a6      	cmp	lr, r4
 8000c5c:	f240 8102 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c60:	3802      	subs	r0, #2
 8000c62:	443c      	add	r4, r7
 8000c64:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c68:	eba4 040e 	sub.w	r4, r4, lr
 8000c6c:	2600      	movs	r6, #0
 8000c6e:	b11d      	cbz	r5, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c5 4300 	strd	r4, r3, [r5]
 8000c78:	4631      	mov	r1, r6
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	b902      	cbnz	r2, 8000c82 <__udivmoddi4+0xaa>
 8000c80:	deff      	udf	#255	; 0xff
 8000c82:	fab2 f282 	clz	r2, r2
 8000c86:	2a00      	cmp	r2, #0
 8000c88:	d150      	bne.n	8000d2c <__udivmoddi4+0x154>
 8000c8a:	1bcb      	subs	r3, r1, r7
 8000c8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c90:	fa1f f887 	uxth.w	r8, r7
 8000c94:	2601      	movs	r6, #1
 8000c96:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c9a:	0c21      	lsrs	r1, r4, #16
 8000c9c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ca0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ca4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d907      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000cac:	1879      	adds	r1, r7, r1
 8000cae:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cb2:	d202      	bcs.n	8000cba <__udivmoddi4+0xe2>
 8000cb4:	428b      	cmp	r3, r1
 8000cb6:	f200 80e9 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cba:	4684      	mov	ip, r0
 8000cbc:	1ac9      	subs	r1, r1, r3
 8000cbe:	b2a3      	uxth	r3, r4
 8000cc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cc4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ccc:	fb08 f800 	mul.w	r8, r8, r0
 8000cd0:	45a0      	cmp	r8, r4
 8000cd2:	d907      	bls.n	8000ce4 <__udivmoddi4+0x10c>
 8000cd4:	193c      	adds	r4, r7, r4
 8000cd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cda:	d202      	bcs.n	8000ce2 <__udivmoddi4+0x10a>
 8000cdc:	45a0      	cmp	r8, r4
 8000cde:	f200 80d9 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	eba4 0408 	sub.w	r4, r4, r8
 8000ce8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cec:	e7bf      	b.n	8000c6e <__udivmoddi4+0x96>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x12e>
 8000cf2:	2d00      	cmp	r5, #0
 8000cf4:	f000 80b1 	beq.w	8000e5a <__udivmoddi4+0x282>
 8000cf8:	2600      	movs	r6, #0
 8000cfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000cfe:	4630      	mov	r0, r6
 8000d00:	4631      	mov	r1, r6
 8000d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d06:	fab3 f683 	clz	r6, r3
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	d14a      	bne.n	8000da4 <__udivmoddi4+0x1cc>
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d302      	bcc.n	8000d18 <__udivmoddi4+0x140>
 8000d12:	4282      	cmp	r2, r0
 8000d14:	f200 80b8 	bhi.w	8000e88 <__udivmoddi4+0x2b0>
 8000d18:	1a84      	subs	r4, r0, r2
 8000d1a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d1e:	2001      	movs	r0, #1
 8000d20:	468c      	mov	ip, r1
 8000d22:	2d00      	cmp	r5, #0
 8000d24:	d0a8      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000d26:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d2a:	e7a5      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000d2c:	f1c2 0320 	rsb	r3, r2, #32
 8000d30:	fa20 f603 	lsr.w	r6, r0, r3
 8000d34:	4097      	lsls	r7, r2
 8000d36:	fa01 f002 	lsl.w	r0, r1, r2
 8000d3a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3e:	40d9      	lsrs	r1, r3
 8000d40:	4330      	orrs	r0, r6
 8000d42:	0c03      	lsrs	r3, r0, #16
 8000d44:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d48:	fa1f f887 	uxth.w	r8, r7
 8000d4c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d54:	fb06 f108 	mul.w	r1, r6, r8
 8000d58:	4299      	cmp	r1, r3
 8000d5a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x19c>
 8000d60:	18fb      	adds	r3, r7, r3
 8000d62:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d66:	f080 808d 	bcs.w	8000e84 <__udivmoddi4+0x2ac>
 8000d6a:	4299      	cmp	r1, r3
 8000d6c:	f240 808a 	bls.w	8000e84 <__udivmoddi4+0x2ac>
 8000d70:	3e02      	subs	r6, #2
 8000d72:	443b      	add	r3, r7
 8000d74:	1a5b      	subs	r3, r3, r1
 8000d76:	b281      	uxth	r1, r0
 8000d78:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d7c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb00 f308 	mul.w	r3, r0, r8
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x1c4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d92:	d273      	bcs.n	8000e7c <__udivmoddi4+0x2a4>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	d971      	bls.n	8000e7c <__udivmoddi4+0x2a4>
 8000d98:	3802      	subs	r0, #2
 8000d9a:	4439      	add	r1, r7
 8000d9c:	1acb      	subs	r3, r1, r3
 8000d9e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000da2:	e778      	b.n	8000c96 <__udivmoddi4+0xbe>
 8000da4:	f1c6 0c20 	rsb	ip, r6, #32
 8000da8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dac:	fa22 f30c 	lsr.w	r3, r2, ip
 8000db0:	431c      	orrs	r4, r3
 8000db2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000db6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dba:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dbe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dc2:	431f      	orrs	r7, r3
 8000dc4:	0c3b      	lsrs	r3, r7, #16
 8000dc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dca:	fa1f f884 	uxth.w	r8, r4
 8000dce:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dd2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dd6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dda:	458a      	cmp	sl, r1
 8000ddc:	fa02 f206 	lsl.w	r2, r2, r6
 8000de0:	fa00 f306 	lsl.w	r3, r0, r6
 8000de4:	d908      	bls.n	8000df8 <__udivmoddi4+0x220>
 8000de6:	1861      	adds	r1, r4, r1
 8000de8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dec:	d248      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000dee:	458a      	cmp	sl, r1
 8000df0:	d946      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000df2:	f1a9 0902 	sub.w	r9, r9, #2
 8000df6:	4421      	add	r1, r4
 8000df8:	eba1 010a 	sub.w	r1, r1, sl
 8000dfc:	b2bf      	uxth	r7, r7
 8000dfe:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e02:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e06:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e0a:	fb00 f808 	mul.w	r8, r0, r8
 8000e0e:	45b8      	cmp	r8, r7
 8000e10:	d907      	bls.n	8000e22 <__udivmoddi4+0x24a>
 8000e12:	19e7      	adds	r7, r4, r7
 8000e14:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e18:	d22e      	bcs.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1a:	45b8      	cmp	r8, r7
 8000e1c:	d92c      	bls.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1e:	3802      	subs	r0, #2
 8000e20:	4427      	add	r7, r4
 8000e22:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e26:	eba7 0708 	sub.w	r7, r7, r8
 8000e2a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e2e:	454f      	cmp	r7, r9
 8000e30:	46c6      	mov	lr, r8
 8000e32:	4649      	mov	r1, r9
 8000e34:	d31a      	bcc.n	8000e6c <__udivmoddi4+0x294>
 8000e36:	d017      	beq.n	8000e68 <__udivmoddi4+0x290>
 8000e38:	b15d      	cbz	r5, 8000e52 <__udivmoddi4+0x27a>
 8000e3a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e3e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e42:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e46:	40f2      	lsrs	r2, r6
 8000e48:	ea4c 0202 	orr.w	r2, ip, r2
 8000e4c:	40f7      	lsrs	r7, r6
 8000e4e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e52:	2600      	movs	r6, #0
 8000e54:	4631      	mov	r1, r6
 8000e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e5a:	462e      	mov	r6, r5
 8000e5c:	4628      	mov	r0, r5
 8000e5e:	e70b      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e60:	4606      	mov	r6, r0
 8000e62:	e6e9      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e64:	4618      	mov	r0, r3
 8000e66:	e6fd      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e68:	4543      	cmp	r3, r8
 8000e6a:	d2e5      	bcs.n	8000e38 <__udivmoddi4+0x260>
 8000e6c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e70:	eb69 0104 	sbc.w	r1, r9, r4
 8000e74:	3801      	subs	r0, #1
 8000e76:	e7df      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	e7d2      	b.n	8000e22 <__udivmoddi4+0x24a>
 8000e7c:	4660      	mov	r0, ip
 8000e7e:	e78d      	b.n	8000d9c <__udivmoddi4+0x1c4>
 8000e80:	4681      	mov	r9, r0
 8000e82:	e7b9      	b.n	8000df8 <__udivmoddi4+0x220>
 8000e84:	4666      	mov	r6, ip
 8000e86:	e775      	b.n	8000d74 <__udivmoddi4+0x19c>
 8000e88:	4630      	mov	r0, r6
 8000e8a:	e74a      	b.n	8000d22 <__udivmoddi4+0x14a>
 8000e8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e90:	4439      	add	r1, r7
 8000e92:	e713      	b.n	8000cbc <__udivmoddi4+0xe4>
 8000e94:	3802      	subs	r0, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	e724      	b.n	8000ce4 <__udivmoddi4+0x10c>
 8000e9a:	bf00      	nop

08000e9c <__aeabi_idiv0>:
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop

08000ea0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ea6:	f001 fb89 	bl	80025bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eaa:	f000 f879 	bl	8000fa0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eae:	f000 f969 	bl	8001184 <MX_GPIO_Init>
  MX_FATFS_Init();
 8000eb2:	f009 fb8b 	bl	800a5cc <MX_FATFS_Init>
  MX_USB_HOST_Init();
 8000eb6:	f017 ff85 	bl	8018dc4 <MX_USB_HOST_Init>
  MX_UART4_Init();
 8000eba:	f000 f919 	bl	80010f0 <MX_UART4_Init>
  MX_DMA_Init();
 8000ebe:	f000 f941 	bl	8001144 <MX_DMA_Init>
  MX_DCMI_Init();
 8000ec2:	f000 f8dd 	bl	8001080 <MX_DCMI_Init>
  MX_FSMC_Init();
 8000ec6:	f000 fa47 	bl	8001358 <MX_FSMC_Init>
  MX_LWIP_Init();
 8000eca:	f009 fcc7 	bl	800a85c <MX_LWIP_Init>
  /* USER CODE BEGIN 2 */
  while(APPLICATION_READY!=Appli_state)
 8000ece:	e001      	b.n	8000ed4 <main+0x34>
	  MX_USB_HOST_Process();
 8000ed0:	f017 ff9e 	bl	8018e10 <MX_USB_HOST_Process>
  while(APPLICATION_READY!=Appli_state)
 8000ed4:	4b29      	ldr	r3, [pc, #164]	; (8000f7c <main+0xdc>)
 8000ed6:	781b      	ldrb	r3, [r3, #0]
 8000ed8:	2b02      	cmp	r3, #2
 8000eda:	d1f9      	bne.n	8000ed0 <main+0x30>
//  printf("state %d\r\n",Appli_state);
//memset(testsram,0,10000);

 PY_OV2640_RGB565_CONFIG();
 8000edc:	f000 fa9c 	bl	8001418 <PY_OV2640_RGB565_CONFIG>

 all_circle=(int)BUFFSIZE/MSS;
 8000ee0:	4b27      	ldr	r3, [pc, #156]	; (8000f80 <main+0xe0>)
 8000ee2:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 8000ee6:	601a      	str	r2, [r3, #0]
 left_bytes = BUFFSIZE%MSS;
 8000ee8:	4b26      	ldr	r3, [pc, #152]	; (8000f84 <main+0xe4>)
 8000eea:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8000eee:	601a      	str	r2, [r3, #0]
 if (left_bytes!=0)
 8000ef0:	4b24      	ldr	r3, [pc, #144]	; (8000f84 <main+0xe4>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d004      	beq.n	8000f02 <main+0x62>
	  all_circle++;
 8000ef8:	4b21      	ldr	r3, [pc, #132]	; (8000f80 <main+0xe0>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	3301      	adds	r3, #1
 8000efe:	4a20      	ldr	r2, [pc, #128]	; (8000f80 <main+0xe0>)
 8000f00:	6013      	str	r3, [r2, #0]
 tcp_client_init();
 8000f02:	f001 f9a9 	bl	8002258 <tcp_client_init>
 	 HAL_Delay(10000);
 8000f06:	f242 7010 	movw	r0, #10000	; 0x2710
 8000f0a:	f001 fbc9 	bl	80026a0 <HAL_Delay>
	//__HAL_DCMI_ENABLE_IT(&hdcmi, DCMI_IT_FRAME);//?????????????????????????????????
	 HAL_DCMI_DisableCrop (&hdcmi);
 8000f0e:	481e      	ldr	r0, [pc, #120]	; (8000f88 <main+0xe8>)
 8000f10:	f001 fe6b 	bl	8002bea <HAL_DCMI_DisableCrop>
	 DCMI_RN = HEIGHT;
 8000f14:	4b1d      	ldr	r3, [pc, #116]	; (8000f8c <main+0xec>)
 8000f16:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000f1a:	601a      	str	r2, [r3, #0]
	 DCMI_CN = 1280;
 8000f1c:	4b1c      	ldr	r3, [pc, #112]	; (8000f90 <main+0xf0>)
 8000f1e:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 8000f22:	601a      	str	r2, [r3, #0]
	 DCMI_RS =0;
 8000f24:	4b1b      	ldr	r3, [pc, #108]	; (8000f94 <main+0xf4>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	601a      	str	r2, [r3, #0]
	 DCMI_CS = 0;
 8000f2a:	4b1b      	ldr	r3, [pc, #108]	; (8000f98 <main+0xf8>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	601a      	str	r2, [r3, #0]
	 HAL_DCMI_ConfigCrop (&hdcmi, DCMI_CS, DCMI_RS, DCMI_CN , DCMI_RN);
 8000f30:	4b19      	ldr	r3, [pc, #100]	; (8000f98 <main+0xf8>)
 8000f32:	6819      	ldr	r1, [r3, #0]
 8000f34:	4b17      	ldr	r3, [pc, #92]	; (8000f94 <main+0xf4>)
 8000f36:	681a      	ldr	r2, [r3, #0]
 8000f38:	4b15      	ldr	r3, [pc, #84]	; (8000f90 <main+0xf0>)
 8000f3a:	6818      	ldr	r0, [r3, #0]
 8000f3c:	4b13      	ldr	r3, [pc, #76]	; (8000f8c <main+0xec>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	9300      	str	r3, [sp, #0]
 8000f42:	4603      	mov	r3, r0
 8000f44:	4810      	ldr	r0, [pc, #64]	; (8000f88 <main+0xe8>)
 8000f46:	f001 fe1d 	bl	8002b84 <HAL_DCMI_ConfigCrop>
	 HAL_Delay(1);
 8000f4a:	2001      	movs	r0, #1
 8000f4c:	f001 fba8 	bl	80026a0 <HAL_Delay>
	 HAL_DCMI_EnableCrop (&hdcmi);
 8000f50:	480d      	ldr	r0, [pc, #52]	; (8000f88 <main+0xe8>)
 8000f52:	f001 fe74 	bl	8002c3e <HAL_DCMI_EnableCrop>
 	 HAL_DCMI_Start_DMA(&hdcmi, DCMI_MODE_CONTINUOUS, (uint32_t)testsram,DCMI_CN*DCMI_RN/4);
 8000f56:	4911      	ldr	r1, [pc, #68]	; (8000f9c <main+0xfc>)
 8000f58:	4b0d      	ldr	r3, [pc, #52]	; (8000f90 <main+0xf0>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4a0b      	ldr	r2, [pc, #44]	; (8000f8c <main+0xec>)
 8000f5e:	6812      	ldr	r2, [r2, #0]
 8000f60:	fb02 f303 	mul.w	r3, r2, r3
 8000f64:	089b      	lsrs	r3, r3, #2
 8000f66:	460a      	mov	r2, r1
 8000f68:	2100      	movs	r1, #0
 8000f6a:	4807      	ldr	r0, [pc, #28]	; (8000f88 <main+0xe8>)
 8000f6c:	f001 fcce 	bl	800290c <HAL_DCMI_Start_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  MX_LWIP_Process();
 8000f70:	f009 fda6 	bl	800aac0 <MX_LWIP_Process>
//	  if(echo_run==1){
//
//		  echo();
//	  }
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000f74:	f017 ff4c 	bl	8018e10 <MX_USB_HOST_Process>
	  MX_LWIP_Process();
 8000f78:	e7fa      	b.n	8000f70 <main+0xd0>
 8000f7a:	bf00      	nop
 8000f7c:	200003ce 	.word	0x200003ce
 8000f80:	20000228 	.word	0x20000228
 8000f84:	2000022c 	.word	0x2000022c
 8000f88:	200024f4 	.word	0x200024f4
 8000f8c:	20000234 	.word	0x20000234
 8000f90:	20000238 	.word	0x20000238
 8000f94:	2000023c 	.word	0x2000023c
 8000f98:	20000240 	.word	0x20000240
 8000f9c:	68000000 	.word	0x68000000

08000fa0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b094      	sub	sp, #80	; 0x50
 8000fa4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fa6:	f107 0320 	add.w	r3, r7, #32
 8000faa:	2230      	movs	r2, #48	; 0x30
 8000fac:	2100      	movs	r1, #0
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f018 fa90 	bl	80194d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fb4:	f107 030c 	add.w	r3, r7, #12
 8000fb8:	2200      	movs	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]
 8000fbc:	605a      	str	r2, [r3, #4]
 8000fbe:	609a      	str	r2, [r3, #8]
 8000fc0:	60da      	str	r2, [r3, #12]
 8000fc2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	60bb      	str	r3, [r7, #8]
 8000fc8:	4b2b      	ldr	r3, [pc, #172]	; (8001078 <SystemClock_Config+0xd8>)
 8000fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fcc:	4a2a      	ldr	r2, [pc, #168]	; (8001078 <SystemClock_Config+0xd8>)
 8000fce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fd2:	6413      	str	r3, [r2, #64]	; 0x40
 8000fd4:	4b28      	ldr	r3, [pc, #160]	; (8001078 <SystemClock_Config+0xd8>)
 8000fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fdc:	60bb      	str	r3, [r7, #8]
 8000fde:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	607b      	str	r3, [r7, #4]
 8000fe4:	4b25      	ldr	r3, [pc, #148]	; (800107c <SystemClock_Config+0xdc>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4a24      	ldr	r2, [pc, #144]	; (800107c <SystemClock_Config+0xdc>)
 8000fea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fee:	6013      	str	r3, [r2, #0]
 8000ff0:	4b22      	ldr	r3, [pc, #136]	; (800107c <SystemClock_Config+0xdc>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ff8:	607b      	str	r3, [r7, #4]
 8000ffa:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001000:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001004:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001006:	2302      	movs	r3, #2
 8001008:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800100a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800100e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001010:	2304      	movs	r3, #4
 8001012:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001014:	2360      	movs	r3, #96	; 0x60
 8001016:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001018:	2302      	movs	r3, #2
 800101a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800101c:	2304      	movs	r3, #4
 800101e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001020:	f107 0320 	add.w	r3, r7, #32
 8001024:	4618      	mov	r0, r3
 8001026:	f006 fdc1 	bl	8007bac <HAL_RCC_OscConfig>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001030:	f000 fa34 	bl	800149c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001034:	230f      	movs	r3, #15
 8001036:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001038:	2302      	movs	r3, #2
 800103a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800103c:	2300      	movs	r3, #0
 800103e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001040:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001044:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001046:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800104a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800104c:	f107 030c 	add.w	r3, r7, #12
 8001050:	2103      	movs	r1, #3
 8001052:	4618      	mov	r0, r3
 8001054:	f007 f822 	bl	800809c <HAL_RCC_ClockConfig>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800105e:	f000 fa1d 	bl	800149c <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_PLLCLK, RCC_MCODIV_4);
 8001062:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001066:	f44f 01c0 	mov.w	r1, #6291456	; 0x600000
 800106a:	2000      	movs	r0, #0
 800106c:	f007 f8fc 	bl	8008268 <HAL_RCC_MCOConfig>
}
 8001070:	bf00      	nop
 8001072:	3750      	adds	r7, #80	; 0x50
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	40023800 	.word	0x40023800
 800107c:	40007000 	.word	0x40007000

08001080 <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8001084:	4b18      	ldr	r3, [pc, #96]	; (80010e8 <MX_DCMI_Init+0x68>)
 8001086:	4a19      	ldr	r2, [pc, #100]	; (80010ec <MX_DCMI_Init+0x6c>)
 8001088:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 800108a:	4b17      	ldr	r3, [pc, #92]	; (80010e8 <MX_DCMI_Init+0x68>)
 800108c:	2200      	movs	r2, #0
 800108e:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_RISING;
 8001090:	4b15      	ldr	r3, [pc, #84]	; (80010e8 <MX_DCMI_Init+0x68>)
 8001092:	2220      	movs	r2, #32
 8001094:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 8001096:	4b14      	ldr	r3, [pc, #80]	; (80010e8 <MX_DCMI_Init+0x68>)
 8001098:	2200      	movs	r2, #0
 800109a:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 800109c:	4b12      	ldr	r3, [pc, #72]	; (80010e8 <MX_DCMI_Init+0x68>)
 800109e:	2200      	movs	r2, #0
 80010a0:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 80010a2:	4b11      	ldr	r3, [pc, #68]	; (80010e8 <MX_DCMI_Init+0x68>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 80010a8:	4b0f      	ldr	r3, [pc, #60]	; (80010e8 <MX_DCMI_Init+0x68>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 80010ae:	4b0e      	ldr	r3, [pc, #56]	; (80010e8 <MX_DCMI_Init+0x68>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	621a      	str	r2, [r3, #32]
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 80010b4:	480c      	ldr	r0, [pc, #48]	; (80010e8 <MX_DCMI_Init+0x68>)
 80010b6:	f001 fe98 	bl	8002dea <HAL_DCMI_Init>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <MX_DCMI_Init+0x44>
  {
    Error_Handler();
 80010c0:	f000 f9ec 	bl	800149c <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

	__HAL_DCMI_ENABLE_IT(&hdcmi,DCMI_IT_FRAME);
 80010c4:	4b08      	ldr	r3, [pc, #32]	; (80010e8 <MX_DCMI_Init+0x68>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	68da      	ldr	r2, [r3, #12]
 80010ca:	4b07      	ldr	r3, [pc, #28]	; (80010e8 <MX_DCMI_Init+0x68>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f042 0201 	orr.w	r2, r2, #1
 80010d2:	60da      	str	r2, [r3, #12]
	__HAL_DCMI_ENABLE(&hdcmi);
 80010d4:	4b04      	ldr	r3, [pc, #16]	; (80010e8 <MX_DCMI_Init+0x68>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	681a      	ldr	r2, [r3, #0]
 80010da:	4b03      	ldr	r3, [pc, #12]	; (80010e8 <MX_DCMI_Init+0x68>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80010e2:	601a      	str	r2, [r3, #0]

  /* USER CODE END DCMI_Init 2 */

}
 80010e4:	bf00      	nop
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	200024f4 	.word	0x200024f4
 80010ec:	50050000 	.word	0x50050000

080010f0 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80010f4:	4b11      	ldr	r3, [pc, #68]	; (800113c <MX_UART4_Init+0x4c>)
 80010f6:	4a12      	ldr	r2, [pc, #72]	; (8001140 <MX_UART4_Init+0x50>)
 80010f8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80010fa:	4b10      	ldr	r3, [pc, #64]	; (800113c <MX_UART4_Init+0x4c>)
 80010fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001100:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001102:	4b0e      	ldr	r3, [pc, #56]	; (800113c <MX_UART4_Init+0x4c>)
 8001104:	2200      	movs	r2, #0
 8001106:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001108:	4b0c      	ldr	r3, [pc, #48]	; (800113c <MX_UART4_Init+0x4c>)
 800110a:	2200      	movs	r2, #0
 800110c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800110e:	4b0b      	ldr	r3, [pc, #44]	; (800113c <MX_UART4_Init+0x4c>)
 8001110:	2200      	movs	r2, #0
 8001112:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001114:	4b09      	ldr	r3, [pc, #36]	; (800113c <MX_UART4_Init+0x4c>)
 8001116:	220c      	movs	r2, #12
 8001118:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800111a:	4b08      	ldr	r3, [pc, #32]	; (800113c <MX_UART4_Init+0x4c>)
 800111c:	2200      	movs	r2, #0
 800111e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001120:	4b06      	ldr	r3, [pc, #24]	; (800113c <MX_UART4_Init+0x4c>)
 8001122:	2200      	movs	r2, #0
 8001124:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001126:	4805      	ldr	r0, [pc, #20]	; (800113c <MX_UART4_Init+0x4c>)
 8001128:	f007 fa60 	bl	80085ec <HAL_UART_Init>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8001132:	f000 f9b3 	bl	800149c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001136:	bf00      	nop
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	2000253c 	.word	0x2000253c
 8001140:	40004c00 	.word	0x40004c00

08001144 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800114a:	2300      	movs	r3, #0
 800114c:	607b      	str	r3, [r7, #4]
 800114e:	4b0c      	ldr	r3, [pc, #48]	; (8001180 <MX_DMA_Init+0x3c>)
 8001150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001152:	4a0b      	ldr	r2, [pc, #44]	; (8001180 <MX_DMA_Init+0x3c>)
 8001154:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001158:	6313      	str	r3, [r2, #48]	; 0x30
 800115a:	4b09      	ldr	r3, [pc, #36]	; (8001180 <MX_DMA_Init+0x3c>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001162:	607b      	str	r3, [r7, #4]
 8001164:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 3, 0);
 8001166:	2200      	movs	r2, #0
 8001168:	2103      	movs	r1, #3
 800116a:	2039      	movs	r0, #57	; 0x39
 800116c:	f001 fb97 	bl	800289e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001170:	2039      	movs	r0, #57	; 0x39
 8001172:	f001 fbb0 	bl	80028d6 <HAL_NVIC_EnableIRQ>

}
 8001176:	bf00      	nop
 8001178:	3708      	adds	r7, #8
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	40023800 	.word	0x40023800

08001184 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b08e      	sub	sp, #56	; 0x38
 8001188:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800118a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800118e:	2200      	movs	r2, #0
 8001190:	601a      	str	r2, [r3, #0]
 8001192:	605a      	str	r2, [r3, #4]
 8001194:	609a      	str	r2, [r3, #8]
 8001196:	60da      	str	r2, [r3, #12]
 8001198:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800119a:	2300      	movs	r3, #0
 800119c:	623b      	str	r3, [r7, #32]
 800119e:	4b69      	ldr	r3, [pc, #420]	; (8001344 <MX_GPIO_Init+0x1c0>)
 80011a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a2:	4a68      	ldr	r2, [pc, #416]	; (8001344 <MX_GPIO_Init+0x1c0>)
 80011a4:	f043 0310 	orr.w	r3, r3, #16
 80011a8:	6313      	str	r3, [r2, #48]	; 0x30
 80011aa:	4b66      	ldr	r3, [pc, #408]	; (8001344 <MX_GPIO_Init+0x1c0>)
 80011ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ae:	f003 0310 	and.w	r3, r3, #16
 80011b2:	623b      	str	r3, [r7, #32]
 80011b4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80011b6:	2300      	movs	r3, #0
 80011b8:	61fb      	str	r3, [r7, #28]
 80011ba:	4b62      	ldr	r3, [pc, #392]	; (8001344 <MX_GPIO_Init+0x1c0>)
 80011bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011be:	4a61      	ldr	r2, [pc, #388]	; (8001344 <MX_GPIO_Init+0x1c0>)
 80011c0:	f043 0320 	orr.w	r3, r3, #32
 80011c4:	6313      	str	r3, [r2, #48]	; 0x30
 80011c6:	4b5f      	ldr	r3, [pc, #380]	; (8001344 <MX_GPIO_Init+0x1c0>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ca:	f003 0320 	and.w	r3, r3, #32
 80011ce:	61fb      	str	r3, [r7, #28]
 80011d0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011d2:	2300      	movs	r3, #0
 80011d4:	61bb      	str	r3, [r7, #24]
 80011d6:	4b5b      	ldr	r3, [pc, #364]	; (8001344 <MX_GPIO_Init+0x1c0>)
 80011d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011da:	4a5a      	ldr	r2, [pc, #360]	; (8001344 <MX_GPIO_Init+0x1c0>)
 80011dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011e0:	6313      	str	r3, [r2, #48]	; 0x30
 80011e2:	4b58      	ldr	r3, [pc, #352]	; (8001344 <MX_GPIO_Init+0x1c0>)
 80011e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011ea:	61bb      	str	r3, [r7, #24]
 80011ec:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011ee:	2300      	movs	r3, #0
 80011f0:	617b      	str	r3, [r7, #20]
 80011f2:	4b54      	ldr	r3, [pc, #336]	; (8001344 <MX_GPIO_Init+0x1c0>)
 80011f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011f6:	4a53      	ldr	r2, [pc, #332]	; (8001344 <MX_GPIO_Init+0x1c0>)
 80011f8:	f043 0304 	orr.w	r3, r3, #4
 80011fc:	6313      	str	r3, [r2, #48]	; 0x30
 80011fe:	4b51      	ldr	r3, [pc, #324]	; (8001344 <MX_GPIO_Init+0x1c0>)
 8001200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001202:	f003 0304 	and.w	r3, r3, #4
 8001206:	617b      	str	r3, [r7, #20]
 8001208:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800120a:	2300      	movs	r3, #0
 800120c:	613b      	str	r3, [r7, #16]
 800120e:	4b4d      	ldr	r3, [pc, #308]	; (8001344 <MX_GPIO_Init+0x1c0>)
 8001210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001212:	4a4c      	ldr	r2, [pc, #304]	; (8001344 <MX_GPIO_Init+0x1c0>)
 8001214:	f043 0301 	orr.w	r3, r3, #1
 8001218:	6313      	str	r3, [r2, #48]	; 0x30
 800121a:	4b4a      	ldr	r3, [pc, #296]	; (8001344 <MX_GPIO_Init+0x1c0>)
 800121c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800121e:	f003 0301 	and.w	r3, r3, #1
 8001222:	613b      	str	r3, [r7, #16]
 8001224:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001226:	2300      	movs	r3, #0
 8001228:	60fb      	str	r3, [r7, #12]
 800122a:	4b46      	ldr	r3, [pc, #280]	; (8001344 <MX_GPIO_Init+0x1c0>)
 800122c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122e:	4a45      	ldr	r2, [pc, #276]	; (8001344 <MX_GPIO_Init+0x1c0>)
 8001230:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001234:	6313      	str	r3, [r2, #48]	; 0x30
 8001236:	4b43      	ldr	r3, [pc, #268]	; (8001344 <MX_GPIO_Init+0x1c0>)
 8001238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800123a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800123e:	60fb      	str	r3, [r7, #12]
 8001240:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001242:	2300      	movs	r3, #0
 8001244:	60bb      	str	r3, [r7, #8]
 8001246:	4b3f      	ldr	r3, [pc, #252]	; (8001344 <MX_GPIO_Init+0x1c0>)
 8001248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124a:	4a3e      	ldr	r2, [pc, #248]	; (8001344 <MX_GPIO_Init+0x1c0>)
 800124c:	f043 0302 	orr.w	r3, r3, #2
 8001250:	6313      	str	r3, [r2, #48]	; 0x30
 8001252:	4b3c      	ldr	r3, [pc, #240]	; (8001344 <MX_GPIO_Init+0x1c0>)
 8001254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001256:	f003 0302 	and.w	r3, r3, #2
 800125a:	60bb      	str	r3, [r7, #8]
 800125c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800125e:	2300      	movs	r3, #0
 8001260:	607b      	str	r3, [r7, #4]
 8001262:	4b38      	ldr	r3, [pc, #224]	; (8001344 <MX_GPIO_Init+0x1c0>)
 8001264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001266:	4a37      	ldr	r2, [pc, #220]	; (8001344 <MX_GPIO_Init+0x1c0>)
 8001268:	f043 0308 	orr.w	r3, r3, #8
 800126c:	6313      	str	r3, [r2, #48]	; 0x30
 800126e:	4b35      	ldr	r3, [pc, #212]	; (8001344 <MX_GPIO_Init+0x1c0>)
 8001270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001272:	f003 0308 	and.w	r3, r3, #8
 8001276:	607b      	str	r3, [r7, #4]
 8001278:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 800127a:	2201      	movs	r2, #1
 800127c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001280:	4831      	ldr	r0, [pc, #196]	; (8001348 <MX_GPIO_Init+0x1c4>)
 8001282:	f004 ff09 	bl	8006098 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_RESET);
 8001286:	2200      	movs	r2, #0
 8001288:	2108      	movs	r1, #8
 800128a:	4830      	ldr	r0, [pc, #192]	; (800134c <MX_GPIO_Init+0x1c8>)
 800128c:	f004 ff04 	bl	8006098 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_SET);
 8001290:	2201      	movs	r2, #1
 8001292:	21c0      	movs	r1, #192	; 0xc0
 8001294:	482d      	ldr	r0, [pc, #180]	; (800134c <MX_GPIO_Init+0x1c8>)
 8001296:	f004 feff 	bl	8006098 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_15, GPIO_PIN_SET);
 800129a:	2201      	movs	r2, #1
 800129c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012a0:	482b      	ldr	r0, [pc, #172]	; (8001350 <MX_GPIO_Init+0x1cc>)
 80012a2:	f004 fef9 	bl	8006098 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80012a6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012aa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ac:	2301      	movs	r3, #1
 80012ae:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b0:	2300      	movs	r3, #0
 80012b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b4:	2300      	movs	r3, #0
 80012b6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012bc:	4619      	mov	r1, r3
 80012be:	4822      	ldr	r0, [pc, #136]	; (8001348 <MX_GPIO_Init+0x1c4>)
 80012c0:	f004 fd36 	bl	8005d30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80012c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ca:	2302      	movs	r3, #2
 80012cc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ce:	2300      	movs	r3, #0
 80012d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d2:	2300      	movs	r3, #0
 80012d4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80012d6:	2300      	movs	r3, #0
 80012d8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012de:	4619      	mov	r1, r3
 80012e0:	481c      	ldr	r0, [pc, #112]	; (8001354 <MX_GPIO_Init+0x1d0>)
 80012e2:	f004 fd25 	bl	8005d30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80012e6:	2308      	movs	r3, #8
 80012e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ea:	2301      	movs	r3, #1
 80012ec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ee:	2300      	movs	r3, #0
 80012f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f2:	2300      	movs	r3, #0
 80012f4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012fa:	4619      	mov	r1, r3
 80012fc:	4813      	ldr	r0, [pc, #76]	; (800134c <MX_GPIO_Init+0x1c8>)
 80012fe:	f004 fd17 	bl	8005d30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001302:	23c0      	movs	r3, #192	; 0xc0
 8001304:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001306:	2301      	movs	r3, #1
 8001308:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800130a:	2301      	movs	r3, #1
 800130c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800130e:	2303      	movs	r3, #3
 8001310:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001312:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001316:	4619      	mov	r1, r3
 8001318:	480c      	ldr	r0, [pc, #48]	; (800134c <MX_GPIO_Init+0x1c8>)
 800131a:	f004 fd09 	bl	8005d30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800131e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001322:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001324:	2301      	movs	r3, #1
 8001326:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001328:	2301      	movs	r3, #1
 800132a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800132c:	2302      	movs	r3, #2
 800132e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001330:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001334:	4619      	mov	r1, r3
 8001336:	4806      	ldr	r0, [pc, #24]	; (8001350 <MX_GPIO_Init+0x1cc>)
 8001338:	f004 fcfa 	bl	8005d30 <HAL_GPIO_Init>

}
 800133c:	bf00      	nop
 800133e:	3738      	adds	r7, #56	; 0x38
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	40023800 	.word	0x40023800
 8001348:	40020400 	.word	0x40020400
 800134c:	40020c00 	.word	0x40020c00
 8001350:	40021800 	.word	0x40021800
 8001354:	40020000 	.word	0x40020000

08001358 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b088      	sub	sp, #32
 800135c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800135e:	1d3b      	adds	r3, r7, #4
 8001360:	2200      	movs	r2, #0
 8001362:	601a      	str	r2, [r3, #0]
 8001364:	605a      	str	r2, [r3, #4]
 8001366:	609a      	str	r2, [r3, #8]
 8001368:	60da      	str	r2, [r3, #12]
 800136a:	611a      	str	r2, [r3, #16]
 800136c:	615a      	str	r2, [r3, #20]
 800136e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM3 memory initialization sequence
  */
  hsram3.Instance = FSMC_NORSRAM_DEVICE;
 8001370:	4b27      	ldr	r3, [pc, #156]	; (8001410 <MX_FSMC_Init+0xb8>)
 8001372:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8001376:	601a      	str	r2, [r3, #0]
  hsram3.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8001378:	4b25      	ldr	r3, [pc, #148]	; (8001410 <MX_FSMC_Init+0xb8>)
 800137a:	4a26      	ldr	r2, [pc, #152]	; (8001414 <MX_FSMC_Init+0xbc>)
 800137c:	605a      	str	r2, [r3, #4]
  /* hsram3.Init */
  hsram3.Init.NSBank = FSMC_NORSRAM_BANK3;
 800137e:	4b24      	ldr	r3, [pc, #144]	; (8001410 <MX_FSMC_Init+0xb8>)
 8001380:	2204      	movs	r2, #4
 8001382:	609a      	str	r2, [r3, #8]
  hsram3.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001384:	4b22      	ldr	r3, [pc, #136]	; (8001410 <MX_FSMC_Init+0xb8>)
 8001386:	2200      	movs	r2, #0
 8001388:	60da      	str	r2, [r3, #12]
  hsram3.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800138a:	4b21      	ldr	r3, [pc, #132]	; (8001410 <MX_FSMC_Init+0xb8>)
 800138c:	2200      	movs	r2, #0
 800138e:	611a      	str	r2, [r3, #16]
  hsram3.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001390:	4b1f      	ldr	r3, [pc, #124]	; (8001410 <MX_FSMC_Init+0xb8>)
 8001392:	2210      	movs	r2, #16
 8001394:	615a      	str	r2, [r3, #20]
  hsram3.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8001396:	4b1e      	ldr	r3, [pc, #120]	; (8001410 <MX_FSMC_Init+0xb8>)
 8001398:	2200      	movs	r2, #0
 800139a:	619a      	str	r2, [r3, #24]
  hsram3.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 800139c:	4b1c      	ldr	r3, [pc, #112]	; (8001410 <MX_FSMC_Init+0xb8>)
 800139e:	2200      	movs	r2, #0
 80013a0:	61da      	str	r2, [r3, #28]
  hsram3.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80013a2:	4b1b      	ldr	r3, [pc, #108]	; (8001410 <MX_FSMC_Init+0xb8>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	621a      	str	r2, [r3, #32]
  hsram3.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80013a8:	4b19      	ldr	r3, [pc, #100]	; (8001410 <MX_FSMC_Init+0xb8>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	625a      	str	r2, [r3, #36]	; 0x24
  hsram3.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80013ae:	4b18      	ldr	r3, [pc, #96]	; (8001410 <MX_FSMC_Init+0xb8>)
 80013b0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80013b4:	629a      	str	r2, [r3, #40]	; 0x28
  hsram3.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80013b6:	4b16      	ldr	r3, [pc, #88]	; (8001410 <MX_FSMC_Init+0xb8>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram3.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 80013bc:	4b14      	ldr	r3, [pc, #80]	; (8001410 <MX_FSMC_Init+0xb8>)
 80013be:	2200      	movs	r2, #0
 80013c0:	631a      	str	r2, [r3, #48]	; 0x30
  hsram3.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80013c2:	4b13      	ldr	r3, [pc, #76]	; (8001410 <MX_FSMC_Init+0xb8>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	635a      	str	r2, [r3, #52]	; 0x34
  hsram3.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80013c8:	4b11      	ldr	r3, [pc, #68]	; (8001410 <MX_FSMC_Init+0xb8>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	639a      	str	r2, [r3, #56]	; 0x38
  hsram3.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 80013ce:	4b10      	ldr	r3, [pc, #64]	; (8001410 <MX_FSMC_Init+0xb8>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0;
 80013d4:	2300      	movs	r3, #0
 80013d6:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 80013d8:	230f      	movs	r3, #15
 80013da:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 4;
 80013dc:	2304      	movs	r3, #4
 80013de:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 0;
 80013e0:	2300      	movs	r3, #0
 80013e2:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 80013e4:	2310      	movs	r3, #16
 80013e6:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 80013e8:	2311      	movs	r3, #17
 80013ea:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80013ec:	2300      	movs	r3, #0
 80013ee:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram3, &Timing, NULL) != HAL_OK)
 80013f0:	1d3b      	adds	r3, r7, #4
 80013f2:	2200      	movs	r2, #0
 80013f4:	4619      	mov	r1, r3
 80013f6:	4806      	ldr	r0, [pc, #24]	; (8001410 <MX_FSMC_Init+0xb8>)
 80013f8:	f007 f8b4 	bl	8008564 <HAL_SRAM_Init>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <MX_FSMC_Init+0xae>
  {
    Error_Handler( );
 8001402:	f000 f84b 	bl	800149c <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001406:	bf00      	nop
 8001408:	3720      	adds	r7, #32
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	20001408 	.word	0x20001408
 8001414:	a0000104 	.word	0xa0000104

08001418 <PY_OV2640_RGB565_CONFIG>:
	if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK) {
		Error_Handler();
	}
}

void PY_OV2640_RGB565_CONFIG(void) {
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0
	/*Camera Interface*/
	SCCB_Rst();     //hard reset
 800141c:	f000 faa6 	bl	800196c <SCCB_Rst>
	HAL_Delay(100);
 8001420:	2064      	movs	r0, #100	; 0x64
 8001422:	f001 f93d 	bl	80026a0 <HAL_Delay>

	//SCCB_WR_Reg(0xff, 0x01);   //soft reset
	//SCCB_WR_Reg(0x12, 0x80);
	HAL_Delay(100);
 8001426:	2064      	movs	r0, #100	; 0x64
 8001428:	f001 f93a 	bl	80026a0 <HAL_Delay>

	ov2640_verh = SCCB_RD_Reg(0x1c);
 800142c:	201c      	movs	r0, #28
 800142e:	f000 f9f1 	bl	8001814 <SCCB_RD_Reg>
 8001432:	4603      	mov	r3, r0
 8001434:	461a      	mov	r2, r3
 8001436:	4b17      	ldr	r3, [pc, #92]	; (8001494 <PY_OV2640_RGB565_CONFIG+0x7c>)
 8001438:	701a      	strb	r2, [r3, #0]
	HAL_Delay(50);
 800143a:	2032      	movs	r0, #50	; 0x32
 800143c:	f001 f930 	bl	80026a0 <HAL_Delay>
	ov2640_verl = SCCB_RD_Reg(0x1d);
 8001440:	201d      	movs	r0, #29
 8001442:	f000 f9e7 	bl	8001814 <SCCB_RD_Reg>
 8001446:	4603      	mov	r3, r0
 8001448:	461a      	mov	r2, r3
 800144a:	4b13      	ldr	r3, [pc, #76]	; (8001498 <PY_OV2640_RGB565_CONFIG+0x80>)
 800144c:	701a      	strb	r2, [r3, #0]
	HAL_Delay(50);
 800144e:	2032      	movs	r0, #50	; 0x32
 8001450:	f001 f926 	bl	80026a0 <HAL_Delay>

	while ((ov2640_verh == 0xff) || (ov2640_verl == 0xff)) {
 8001454:	e007      	b.n	8001466 <PY_OV2640_RGB565_CONFIG+0x4e>
		//HAL_UART_Transmit(&huart1, &ov2640_verh, 1, 0xFFFFFF);
		HAL_Delay(500);
 8001456:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800145a:	f001 f921 	bl	80026a0 <HAL_Delay>
		//HAL_UART_Transmit(&huart1, &ov2640_verl, 1, 0xFFFFFF);
		HAL_Delay(500);
 800145e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001462:	f001 f91d 	bl	80026a0 <HAL_Delay>
	while ((ov2640_verh == 0xff) || (ov2640_verl == 0xff)) {
 8001466:	4b0b      	ldr	r3, [pc, #44]	; (8001494 <PY_OV2640_RGB565_CONFIG+0x7c>)
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	2bff      	cmp	r3, #255	; 0xff
 800146c:	d0f3      	beq.n	8001456 <PY_OV2640_RGB565_CONFIG+0x3e>
 800146e:	4b0a      	ldr	r3, [pc, #40]	; (8001498 <PY_OV2640_RGB565_CONFIG+0x80>)
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	2bff      	cmp	r3, #255	; 0xff
 8001474:	d0ef      	beq.n	8001456 <PY_OV2640_RGB565_CONFIG+0x3e>
	}

	OV2640_UXGA_Init();
 8001476:	f000 fa99 	bl	80019ac <OV2640_UXGA_Init>

	//pix speed adjustment

	OV2640_RGB565_Mode();
 800147a:	f000 fabd 	bl	80019f8 <OV2640_RGB565_Mode>
	OV2640_OutSize_Set(640, 480);
 800147e:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8001482:	f44f 7020 	mov.w	r0, #640	; 0x280
 8001486:	f000 fad9 	bl	8001a3c <OV2640_OutSize_Set>
	HAL_Delay(200);
 800148a:	20c8      	movs	r0, #200	; 0xc8
 800148c:	f001 f908 	bl	80026a0 <HAL_Delay>

}
 8001490:	bf00      	nop
 8001492:	bd80      	pop	{r7, pc}
 8001494:	20000000 	.word	0x20000000
 8001498:	20000001 	.word	0x20000001

0800149c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014a0:	b672      	cpsid	i
}
 80014a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014a4:	e7fe      	b.n	80014a4 <Error_Handler+0x8>
	...

080014a8 <SCCB_Start>:
#include <ov2640.h>

//for not open-drain bus

void SCCB_Start(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
    SCCB_SDA_H;
 80014ac:	2201      	movs	r2, #1
 80014ae:	2180      	movs	r1, #128	; 0x80
 80014b0:	4814      	ldr	r0, [pc, #80]	; (8001504 <SCCB_Start+0x5c>)
 80014b2:	f004 fdf1 	bl	8006098 <HAL_GPIO_WritePin>
    SCCB_SCL_H;
 80014b6:	2201      	movs	r2, #1
 80014b8:	2140      	movs	r1, #64	; 0x40
 80014ba:	4812      	ldr	r0, [pc, #72]	; (8001504 <SCCB_Start+0x5c>)
 80014bc:	f004 fdec 	bl	8006098 <HAL_GPIO_WritePin>

    tickdelay = ticknumber;while(tickdelay--);
 80014c0:	4b11      	ldr	r3, [pc, #68]	; (8001508 <SCCB_Start+0x60>)
 80014c2:	2278      	movs	r2, #120	; 0x78
 80014c4:	601a      	str	r2, [r3, #0]
 80014c6:	bf00      	nop
 80014c8:	4b0f      	ldr	r3, [pc, #60]	; (8001508 <SCCB_Start+0x60>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	1e5a      	subs	r2, r3, #1
 80014ce:	490e      	ldr	r1, [pc, #56]	; (8001508 <SCCB_Start+0x60>)
 80014d0:	600a      	str	r2, [r1, #0]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d1f8      	bne.n	80014c8 <SCCB_Start+0x20>
    SCCB_SDA_L;
 80014d6:	2200      	movs	r2, #0
 80014d8:	2180      	movs	r1, #128	; 0x80
 80014da:	480a      	ldr	r0, [pc, #40]	; (8001504 <SCCB_Start+0x5c>)
 80014dc:	f004 fddc 	bl	8006098 <HAL_GPIO_WritePin>

    tickdelay = ticknumber;while(tickdelay--);
 80014e0:	4b09      	ldr	r3, [pc, #36]	; (8001508 <SCCB_Start+0x60>)
 80014e2:	2278      	movs	r2, #120	; 0x78
 80014e4:	601a      	str	r2, [r3, #0]
 80014e6:	bf00      	nop
 80014e8:	4b07      	ldr	r3, [pc, #28]	; (8001508 <SCCB_Start+0x60>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	1e5a      	subs	r2, r3, #1
 80014ee:	4906      	ldr	r1, [pc, #24]	; (8001508 <SCCB_Start+0x60>)
 80014f0:	600a      	str	r2, [r1, #0]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d1f8      	bne.n	80014e8 <SCCB_Start+0x40>
    SCCB_SCL_L;
 80014f6:	2200      	movs	r2, #0
 80014f8:	2140      	movs	r1, #64	; 0x40
 80014fa:	4802      	ldr	r0, [pc, #8]	; (8001504 <SCCB_Start+0x5c>)
 80014fc:	f004 fdcc 	bl	8006098 <HAL_GPIO_WritePin>
}
 8001500:	bf00      	nop
 8001502:	bd80      	pop	{r7, pc}
 8001504:	40020c00 	.word	0x40020c00
 8001508:	20002538 	.word	0x20002538

0800150c <SCCB_Stop>:


void SCCB_Stop(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
    SCCB_SDA_L;
 8001510:	2200      	movs	r2, #0
 8001512:	2180      	movs	r1, #128	; 0x80
 8001514:	4818      	ldr	r0, [pc, #96]	; (8001578 <SCCB_Stop+0x6c>)
 8001516:	f004 fdbf 	bl	8006098 <HAL_GPIO_WritePin>

    tickdelay = ticknumber;while(tickdelay--);
 800151a:	4b18      	ldr	r3, [pc, #96]	; (800157c <SCCB_Stop+0x70>)
 800151c:	2278      	movs	r2, #120	; 0x78
 800151e:	601a      	str	r2, [r3, #0]
 8001520:	bf00      	nop
 8001522:	4b16      	ldr	r3, [pc, #88]	; (800157c <SCCB_Stop+0x70>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	1e5a      	subs	r2, r3, #1
 8001528:	4914      	ldr	r1, [pc, #80]	; (800157c <SCCB_Stop+0x70>)
 800152a:	600a      	str	r2, [r1, #0]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d1f8      	bne.n	8001522 <SCCB_Stop+0x16>
    SCCB_SCL_H;
 8001530:	2201      	movs	r2, #1
 8001532:	2140      	movs	r1, #64	; 0x40
 8001534:	4810      	ldr	r0, [pc, #64]	; (8001578 <SCCB_Stop+0x6c>)
 8001536:	f004 fdaf 	bl	8006098 <HAL_GPIO_WritePin>

    tickdelay = ticknumber;while(tickdelay--);
 800153a:	4b10      	ldr	r3, [pc, #64]	; (800157c <SCCB_Stop+0x70>)
 800153c:	2278      	movs	r2, #120	; 0x78
 800153e:	601a      	str	r2, [r3, #0]
 8001540:	bf00      	nop
 8001542:	4b0e      	ldr	r3, [pc, #56]	; (800157c <SCCB_Stop+0x70>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	1e5a      	subs	r2, r3, #1
 8001548:	490c      	ldr	r1, [pc, #48]	; (800157c <SCCB_Stop+0x70>)
 800154a:	600a      	str	r2, [r1, #0]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d1f8      	bne.n	8001542 <SCCB_Stop+0x36>
    SCCB_SDA_H;
 8001550:	2201      	movs	r2, #1
 8001552:	2180      	movs	r1, #128	; 0x80
 8001554:	4808      	ldr	r0, [pc, #32]	; (8001578 <SCCB_Stop+0x6c>)
 8001556:	f004 fd9f 	bl	8006098 <HAL_GPIO_WritePin>

    tickdelay = ticknumber;while(tickdelay--);
 800155a:	4b08      	ldr	r3, [pc, #32]	; (800157c <SCCB_Stop+0x70>)
 800155c:	2278      	movs	r2, #120	; 0x78
 800155e:	601a      	str	r2, [r3, #0]
 8001560:	bf00      	nop
 8001562:	4b06      	ldr	r3, [pc, #24]	; (800157c <SCCB_Stop+0x70>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	1e5a      	subs	r2, r3, #1
 8001568:	4904      	ldr	r1, [pc, #16]	; (800157c <SCCB_Stop+0x70>)
 800156a:	600a      	str	r2, [r1, #0]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d1f8      	bne.n	8001562 <SCCB_Stop+0x56>
}
 8001570:	bf00      	nop
 8001572:	bf00      	nop
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	40020c00 	.word	0x40020c00
 800157c:	20002538 	.word	0x20002538

08001580 <SCCB_No_Ack>:

void SCCB_No_Ack(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	af00      	add	r7, sp, #0
	HAL_Delay(1);
 8001584:	2001      	movs	r0, #1
 8001586:	f001 f88b 	bl	80026a0 <HAL_Delay>
	SCCB_SDA_H;
 800158a:	2201      	movs	r2, #1
 800158c:	2180      	movs	r1, #128	; 0x80
 800158e:	481b      	ldr	r0, [pc, #108]	; (80015fc <SCCB_No_Ack+0x7c>)
 8001590:	f004 fd82 	bl	8006098 <HAL_GPIO_WritePin>
	SCCB_SCL_H;
 8001594:	2201      	movs	r2, #1
 8001596:	2140      	movs	r1, #64	; 0x40
 8001598:	4818      	ldr	r0, [pc, #96]	; (80015fc <SCCB_No_Ack+0x7c>)
 800159a:	f004 fd7d 	bl	8006098 <HAL_GPIO_WritePin>

	tickdelay = ticknumber;while(tickdelay--);
 800159e:	4b18      	ldr	r3, [pc, #96]	; (8001600 <SCCB_No_Ack+0x80>)
 80015a0:	2278      	movs	r2, #120	; 0x78
 80015a2:	601a      	str	r2, [r3, #0]
 80015a4:	bf00      	nop
 80015a6:	4b16      	ldr	r3, [pc, #88]	; (8001600 <SCCB_No_Ack+0x80>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	1e5a      	subs	r2, r3, #1
 80015ac:	4914      	ldr	r1, [pc, #80]	; (8001600 <SCCB_No_Ack+0x80>)
 80015ae:	600a      	str	r2, [r1, #0]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d1f8      	bne.n	80015a6 <SCCB_No_Ack+0x26>
	SCCB_SCL_L;
 80015b4:	2200      	movs	r2, #0
 80015b6:	2140      	movs	r1, #64	; 0x40
 80015b8:	4810      	ldr	r0, [pc, #64]	; (80015fc <SCCB_No_Ack+0x7c>)
 80015ba:	f004 fd6d 	bl	8006098 <HAL_GPIO_WritePin>

	tickdelay = ticknumber;while(tickdelay--);
 80015be:	4b10      	ldr	r3, [pc, #64]	; (8001600 <SCCB_No_Ack+0x80>)
 80015c0:	2278      	movs	r2, #120	; 0x78
 80015c2:	601a      	str	r2, [r3, #0]
 80015c4:	bf00      	nop
 80015c6:	4b0e      	ldr	r3, [pc, #56]	; (8001600 <SCCB_No_Ack+0x80>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	1e5a      	subs	r2, r3, #1
 80015cc:	490c      	ldr	r1, [pc, #48]	; (8001600 <SCCB_No_Ack+0x80>)
 80015ce:	600a      	str	r2, [r1, #0]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d1f8      	bne.n	80015c6 <SCCB_No_Ack+0x46>
	SCCB_SDA_L;
 80015d4:	2200      	movs	r2, #0
 80015d6:	2180      	movs	r1, #128	; 0x80
 80015d8:	4808      	ldr	r0, [pc, #32]	; (80015fc <SCCB_No_Ack+0x7c>)
 80015da:	f004 fd5d 	bl	8006098 <HAL_GPIO_WritePin>

	tickdelay = ticknumber;while(tickdelay--);
 80015de:	4b08      	ldr	r3, [pc, #32]	; (8001600 <SCCB_No_Ack+0x80>)
 80015e0:	2278      	movs	r2, #120	; 0x78
 80015e2:	601a      	str	r2, [r3, #0]
 80015e4:	bf00      	nop
 80015e6:	4b06      	ldr	r3, [pc, #24]	; (8001600 <SCCB_No_Ack+0x80>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	1e5a      	subs	r2, r3, #1
 80015ec:	4904      	ldr	r1, [pc, #16]	; (8001600 <SCCB_No_Ack+0x80>)
 80015ee:	600a      	str	r2, [r1, #0]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d1f8      	bne.n	80015e6 <SCCB_No_Ack+0x66>
}
 80015f4:	bf00      	nop
 80015f6:	bf00      	nop
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	40020c00 	.word	0x40020c00
 8001600:	20002538 	.word	0x20002538

08001604 <SCCB_WR_Byte>:

uint8_t SCCB_WR_Byte(uint8_t dat)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b084      	sub	sp, #16
 8001608:	af00      	add	r7, sp, #0
 800160a:	4603      	mov	r3, r0
 800160c:	71fb      	strb	r3, [r7, #7]
	uint8_t j,res;
	for(j=0;j<8;j++)
 800160e:	2300      	movs	r3, #0
 8001610:	73fb      	strb	r3, [r7, #15]
 8001612:	e034      	b.n	800167e <SCCB_WR_Byte+0x7a>
	{
		if(dat&0x80)SCCB_SDA_H;
 8001614:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001618:	2b00      	cmp	r3, #0
 800161a:	da05      	bge.n	8001628 <SCCB_WR_Byte+0x24>
 800161c:	2201      	movs	r2, #1
 800161e:	2180      	movs	r1, #128	; 0x80
 8001620:	4833      	ldr	r0, [pc, #204]	; (80016f0 <SCCB_WR_Byte+0xec>)
 8001622:	f004 fd39 	bl	8006098 <HAL_GPIO_WritePin>
 8001626:	e004      	b.n	8001632 <SCCB_WR_Byte+0x2e>
		else SCCB_SDA_L;
 8001628:	2200      	movs	r2, #0
 800162a:	2180      	movs	r1, #128	; 0x80
 800162c:	4830      	ldr	r0, [pc, #192]	; (80016f0 <SCCB_WR_Byte+0xec>)
 800162e:	f004 fd33 	bl	8006098 <HAL_GPIO_WritePin>
		dat<<=1;
 8001632:	79fb      	ldrb	r3, [r7, #7]
 8001634:	005b      	lsls	r3, r3, #1
 8001636:	71fb      	strb	r3, [r7, #7]

		tickdelay = ticknumber;while(tickdelay--);
 8001638:	4b2e      	ldr	r3, [pc, #184]	; (80016f4 <SCCB_WR_Byte+0xf0>)
 800163a:	2278      	movs	r2, #120	; 0x78
 800163c:	601a      	str	r2, [r3, #0]
 800163e:	bf00      	nop
 8001640:	4b2c      	ldr	r3, [pc, #176]	; (80016f4 <SCCB_WR_Byte+0xf0>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	1e5a      	subs	r2, r3, #1
 8001646:	492b      	ldr	r1, [pc, #172]	; (80016f4 <SCCB_WR_Byte+0xf0>)
 8001648:	600a      	str	r2, [r1, #0]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d1f8      	bne.n	8001640 <SCCB_WR_Byte+0x3c>
		SCCB_SCL_H;
 800164e:	2201      	movs	r2, #1
 8001650:	2140      	movs	r1, #64	; 0x40
 8001652:	4827      	ldr	r0, [pc, #156]	; (80016f0 <SCCB_WR_Byte+0xec>)
 8001654:	f004 fd20 	bl	8006098 <HAL_GPIO_WritePin>

		tickdelay = ticknumber;while(tickdelay--);
 8001658:	4b26      	ldr	r3, [pc, #152]	; (80016f4 <SCCB_WR_Byte+0xf0>)
 800165a:	2278      	movs	r2, #120	; 0x78
 800165c:	601a      	str	r2, [r3, #0]
 800165e:	bf00      	nop
 8001660:	4b24      	ldr	r3, [pc, #144]	; (80016f4 <SCCB_WR_Byte+0xf0>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	1e5a      	subs	r2, r3, #1
 8001666:	4923      	ldr	r1, [pc, #140]	; (80016f4 <SCCB_WR_Byte+0xf0>)
 8001668:	600a      	str	r2, [r1, #0]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d1f8      	bne.n	8001660 <SCCB_WR_Byte+0x5c>
		SCCB_SCL_L;
 800166e:	2200      	movs	r2, #0
 8001670:	2140      	movs	r1, #64	; 0x40
 8001672:	481f      	ldr	r0, [pc, #124]	; (80016f0 <SCCB_WR_Byte+0xec>)
 8001674:	f004 fd10 	bl	8006098 <HAL_GPIO_WritePin>
	for(j=0;j<8;j++)
 8001678:	7bfb      	ldrb	r3, [r7, #15]
 800167a:	3301      	adds	r3, #1
 800167c:	73fb      	strb	r3, [r7, #15]
 800167e:	7bfb      	ldrb	r3, [r7, #15]
 8001680:	2b07      	cmp	r3, #7
 8001682:	d9c7      	bls.n	8001614 <SCCB_WR_Byte+0x10>
	}
	SCCB_SDA_IN();
 8001684:	f000 f918 	bl	80018b8 <SCCB_SDA_IN>

	tickdelay = ticknumber;while(tickdelay--);
 8001688:	4b1a      	ldr	r3, [pc, #104]	; (80016f4 <SCCB_WR_Byte+0xf0>)
 800168a:	2278      	movs	r2, #120	; 0x78
 800168c:	601a      	str	r2, [r3, #0]
 800168e:	bf00      	nop
 8001690:	4b18      	ldr	r3, [pc, #96]	; (80016f4 <SCCB_WR_Byte+0xf0>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	1e5a      	subs	r2, r3, #1
 8001696:	4917      	ldr	r1, [pc, #92]	; (80016f4 <SCCB_WR_Byte+0xf0>)
 8001698:	600a      	str	r2, [r1, #0]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d1f8      	bne.n	8001690 <SCCB_WR_Byte+0x8c>
	SCCB_SCL_H;
 800169e:	2201      	movs	r2, #1
 80016a0:	2140      	movs	r1, #64	; 0x40
 80016a2:	4813      	ldr	r0, [pc, #76]	; (80016f0 <SCCB_WR_Byte+0xec>)
 80016a4:	f004 fcf8 	bl	8006098 <HAL_GPIO_WritePin>

	tickdelay = ticknumber;while(tickdelay--);
 80016a8:	4b12      	ldr	r3, [pc, #72]	; (80016f4 <SCCB_WR_Byte+0xf0>)
 80016aa:	2278      	movs	r2, #120	; 0x78
 80016ac:	601a      	str	r2, [r3, #0]
 80016ae:	bf00      	nop
 80016b0:	4b10      	ldr	r3, [pc, #64]	; (80016f4 <SCCB_WR_Byte+0xf0>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	1e5a      	subs	r2, r3, #1
 80016b6:	490f      	ldr	r1, [pc, #60]	; (80016f4 <SCCB_WR_Byte+0xf0>)
 80016b8:	600a      	str	r2, [r1, #0]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d1f8      	bne.n	80016b0 <SCCB_WR_Byte+0xac>
	if(SCCB_READ_SDA)res=1;
 80016be:	2180      	movs	r1, #128	; 0x80
 80016c0:	480b      	ldr	r0, [pc, #44]	; (80016f0 <SCCB_WR_Byte+0xec>)
 80016c2:	f004 fcd1 	bl	8006068 <HAL_GPIO_ReadPin>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d002      	beq.n	80016d2 <SCCB_WR_Byte+0xce>
 80016cc:	2301      	movs	r3, #1
 80016ce:	73bb      	strb	r3, [r7, #14]
 80016d0:	e001      	b.n	80016d6 <SCCB_WR_Byte+0xd2>
	else res=0;
 80016d2:	2300      	movs	r3, #0
 80016d4:	73bb      	strb	r3, [r7, #14]
	SCCB_SCL_L;
 80016d6:	2200      	movs	r2, #0
 80016d8:	2140      	movs	r1, #64	; 0x40
 80016da:	4805      	ldr	r0, [pc, #20]	; (80016f0 <SCCB_WR_Byte+0xec>)
 80016dc:	f004 fcdc 	bl	8006098 <HAL_GPIO_WritePin>
	SCCB_SDA_OUT();
 80016e0:	f000 f918 	bl	8001914 <SCCB_SDA_OUT>
	return res;
 80016e4:	7bbb      	ldrb	r3, [r7, #14]
}
 80016e6:	4618      	mov	r0, r3
 80016e8:	3710      	adds	r7, #16
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	40020c00 	.word	0x40020c00
 80016f4:	20002538 	.word	0x20002538

080016f8 <SCCB_RD_Byte>:

uint8_t SCCB_RD_Byte(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
	uint8_t temp=0,j;
 80016fe:	2300      	movs	r3, #0
 8001700:	71fb      	strb	r3, [r7, #7]
	SCCB_SDA_IN();
 8001702:	f000 f8d9 	bl	80018b8 <SCCB_SDA_IN>
	for(j=8;j>0;j--)
 8001706:	2308      	movs	r3, #8
 8001708:	71bb      	strb	r3, [r7, #6]
 800170a:	e02f      	b.n	800176c <SCCB_RD_Byte+0x74>
	{

		tickdelay = ticknumber;while(tickdelay--);
 800170c:	4b1c      	ldr	r3, [pc, #112]	; (8001780 <SCCB_RD_Byte+0x88>)
 800170e:	2278      	movs	r2, #120	; 0x78
 8001710:	601a      	str	r2, [r3, #0]
 8001712:	bf00      	nop
 8001714:	4b1a      	ldr	r3, [pc, #104]	; (8001780 <SCCB_RD_Byte+0x88>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	1e5a      	subs	r2, r3, #1
 800171a:	4919      	ldr	r1, [pc, #100]	; (8001780 <SCCB_RD_Byte+0x88>)
 800171c:	600a      	str	r2, [r1, #0]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d1f8      	bne.n	8001714 <SCCB_RD_Byte+0x1c>
	    SCCB_SCL_H;
 8001722:	2201      	movs	r2, #1
 8001724:	2140      	movs	r1, #64	; 0x40
 8001726:	4817      	ldr	r0, [pc, #92]	; (8001784 <SCCB_RD_Byte+0x8c>)
 8001728:	f004 fcb6 	bl	8006098 <HAL_GPIO_WritePin>
		temp=temp<<1;
 800172c:	79fb      	ldrb	r3, [r7, #7]
 800172e:	005b      	lsls	r3, r3, #1
 8001730:	71fb      	strb	r3, [r7, #7]
		if(SCCB_READ_SDA)temp++;
 8001732:	2180      	movs	r1, #128	; 0x80
 8001734:	4813      	ldr	r0, [pc, #76]	; (8001784 <SCCB_RD_Byte+0x8c>)
 8001736:	f004 fc97 	bl	8006068 <HAL_GPIO_ReadPin>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d002      	beq.n	8001746 <SCCB_RD_Byte+0x4e>
 8001740:	79fb      	ldrb	r3, [r7, #7]
 8001742:	3301      	adds	r3, #1
 8001744:	71fb      	strb	r3, [r7, #7]

		tickdelay = ticknumber;while(tickdelay--);
 8001746:	4b0e      	ldr	r3, [pc, #56]	; (8001780 <SCCB_RD_Byte+0x88>)
 8001748:	2278      	movs	r2, #120	; 0x78
 800174a:	601a      	str	r2, [r3, #0]
 800174c:	bf00      	nop
 800174e:	4b0c      	ldr	r3, [pc, #48]	; (8001780 <SCCB_RD_Byte+0x88>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	1e5a      	subs	r2, r3, #1
 8001754:	490a      	ldr	r1, [pc, #40]	; (8001780 <SCCB_RD_Byte+0x88>)
 8001756:	600a      	str	r2, [r1, #0]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d1f8      	bne.n	800174e <SCCB_RD_Byte+0x56>
		SCCB_SCL_L;
 800175c:	2200      	movs	r2, #0
 800175e:	2140      	movs	r1, #64	; 0x40
 8001760:	4808      	ldr	r0, [pc, #32]	; (8001784 <SCCB_RD_Byte+0x8c>)
 8001762:	f004 fc99 	bl	8006098 <HAL_GPIO_WritePin>
	for(j=8;j>0;j--)
 8001766:	79bb      	ldrb	r3, [r7, #6]
 8001768:	3b01      	subs	r3, #1
 800176a:	71bb      	strb	r3, [r7, #6]
 800176c:	79bb      	ldrb	r3, [r7, #6]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d1cc      	bne.n	800170c <SCCB_RD_Byte+0x14>
	}
	SCCB_SDA_OUT();
 8001772:	f000 f8cf 	bl	8001914 <SCCB_SDA_OUT>
	return temp;
 8001776:	79fb      	ldrb	r3, [r7, #7]
}
 8001778:	4618      	mov	r0, r3
 800177a:	3708      	adds	r7, #8
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	20002538 	.word	0x20002538
 8001784:	40020c00 	.word	0x40020c00

08001788 <SCCB_WR_Reg>:

uint8_t SCCB_WR_Reg(uint8_t reg,uint8_t data)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b084      	sub	sp, #16
 800178c:	af00      	add	r7, sp, #0
 800178e:	4603      	mov	r3, r0
 8001790:	460a      	mov	r2, r1
 8001792:	71fb      	strb	r3, [r7, #7]
 8001794:	4613      	mov	r3, r2
 8001796:	71bb      	strb	r3, [r7, #6]
	uint8_t res=0;
 8001798:	2300      	movs	r3, #0
 800179a:	73fb      	strb	r3, [r7, #15]
	SCCB_Start();
 800179c:	f7ff fe84 	bl	80014a8 <SCCB_Start>
	if(SCCB_WR_Byte(SCCB_ID_W))res=1;
 80017a0:	2060      	movs	r0, #96	; 0x60
 80017a2:	f7ff ff2f 	bl	8001604 <SCCB_WR_Byte>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d001      	beq.n	80017b0 <SCCB_WR_Reg+0x28>
 80017ac:	2301      	movs	r3, #1
 80017ae:	73fb      	strb	r3, [r7, #15]

	tickdelay = ticknumber;while(tickdelay--);
 80017b0:	4b17      	ldr	r3, [pc, #92]	; (8001810 <SCCB_WR_Reg+0x88>)
 80017b2:	2278      	movs	r2, #120	; 0x78
 80017b4:	601a      	str	r2, [r3, #0]
 80017b6:	bf00      	nop
 80017b8:	4b15      	ldr	r3, [pc, #84]	; (8001810 <SCCB_WR_Reg+0x88>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	1e5a      	subs	r2, r3, #1
 80017be:	4914      	ldr	r1, [pc, #80]	; (8001810 <SCCB_WR_Reg+0x88>)
 80017c0:	600a      	str	r2, [r1, #0]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d1f8      	bne.n	80017b8 <SCCB_WR_Reg+0x30>
	if(SCCB_WR_Byte(reg))res=1;
 80017c6:	79fb      	ldrb	r3, [r7, #7]
 80017c8:	4618      	mov	r0, r3
 80017ca:	f7ff ff1b 	bl	8001604 <SCCB_WR_Byte>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d001      	beq.n	80017d8 <SCCB_WR_Reg+0x50>
 80017d4:	2301      	movs	r3, #1
 80017d6:	73fb      	strb	r3, [r7, #15]

	tickdelay = ticknumber;while(tickdelay--);
 80017d8:	4b0d      	ldr	r3, [pc, #52]	; (8001810 <SCCB_WR_Reg+0x88>)
 80017da:	2278      	movs	r2, #120	; 0x78
 80017dc:	601a      	str	r2, [r3, #0]
 80017de:	bf00      	nop
 80017e0:	4b0b      	ldr	r3, [pc, #44]	; (8001810 <SCCB_WR_Reg+0x88>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	1e5a      	subs	r2, r3, #1
 80017e6:	490a      	ldr	r1, [pc, #40]	; (8001810 <SCCB_WR_Reg+0x88>)
 80017e8:	600a      	str	r2, [r1, #0]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d1f8      	bne.n	80017e0 <SCCB_WR_Reg+0x58>
  	if(SCCB_WR_Byte(data))res=1;
 80017ee:	79bb      	ldrb	r3, [r7, #6]
 80017f0:	4618      	mov	r0, r3
 80017f2:	f7ff ff07 	bl	8001604 <SCCB_WR_Byte>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d001      	beq.n	8001800 <SCCB_WR_Reg+0x78>
 80017fc:	2301      	movs	r3, #1
 80017fe:	73fb      	strb	r3, [r7, #15]
  	SCCB_Stop();
 8001800:	f7ff fe84 	bl	800150c <SCCB_Stop>
  	return	res;
 8001804:	7bfb      	ldrb	r3, [r7, #15]
}
 8001806:	4618      	mov	r0, r3
 8001808:	3710      	adds	r7, #16
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	20002538 	.word	0x20002538

08001814 <SCCB_RD_Reg>:

uint8_t SCCB_RD_Reg(uint8_t reg)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b084      	sub	sp, #16
 8001818:	af00      	add	r7, sp, #0
 800181a:	4603      	mov	r3, r0
 800181c:	71fb      	strb	r3, [r7, #7]
	uint8_t val=0;
 800181e:	2300      	movs	r3, #0
 8001820:	73fb      	strb	r3, [r7, #15]
	SCCB_Start();
 8001822:	f7ff fe41 	bl	80014a8 <SCCB_Start>
	SCCB_WR_Byte(SCCB_ID_W);
 8001826:	2060      	movs	r0, #96	; 0x60
 8001828:	f7ff feec 	bl	8001604 <SCCB_WR_Byte>

	tickdelay = ticknumber;while(tickdelay--);
 800182c:	4b21      	ldr	r3, [pc, #132]	; (80018b4 <SCCB_RD_Reg+0xa0>)
 800182e:	2278      	movs	r2, #120	; 0x78
 8001830:	601a      	str	r2, [r3, #0]
 8001832:	bf00      	nop
 8001834:	4b1f      	ldr	r3, [pc, #124]	; (80018b4 <SCCB_RD_Reg+0xa0>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	1e5a      	subs	r2, r3, #1
 800183a:	491e      	ldr	r1, [pc, #120]	; (80018b4 <SCCB_RD_Reg+0xa0>)
 800183c:	600a      	str	r2, [r1, #0]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d1f8      	bne.n	8001834 <SCCB_RD_Reg+0x20>
  	SCCB_WR_Byte(reg);
 8001842:	79fb      	ldrb	r3, [r7, #7]
 8001844:	4618      	mov	r0, r3
 8001846:	f7ff fedd 	bl	8001604 <SCCB_WR_Byte>

  	tickdelay = ticknumber;while(tickdelay--);
 800184a:	4b1a      	ldr	r3, [pc, #104]	; (80018b4 <SCCB_RD_Reg+0xa0>)
 800184c:	2278      	movs	r2, #120	; 0x78
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	bf00      	nop
 8001852:	4b18      	ldr	r3, [pc, #96]	; (80018b4 <SCCB_RD_Reg+0xa0>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	1e5a      	subs	r2, r3, #1
 8001858:	4916      	ldr	r1, [pc, #88]	; (80018b4 <SCCB_RD_Reg+0xa0>)
 800185a:	600a      	str	r2, [r1, #0]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d1f8      	bne.n	8001852 <SCCB_RD_Reg+0x3e>
	SCCB_Stop();
 8001860:	f7ff fe54 	bl	800150c <SCCB_Stop>

	tickdelay = ticknumber;while(tickdelay--);
 8001864:	4b13      	ldr	r3, [pc, #76]	; (80018b4 <SCCB_RD_Reg+0xa0>)
 8001866:	2278      	movs	r2, #120	; 0x78
 8001868:	601a      	str	r2, [r3, #0]
 800186a:	bf00      	nop
 800186c:	4b11      	ldr	r3, [pc, #68]	; (80018b4 <SCCB_RD_Reg+0xa0>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	1e5a      	subs	r2, r3, #1
 8001872:	4910      	ldr	r1, [pc, #64]	; (80018b4 <SCCB_RD_Reg+0xa0>)
 8001874:	600a      	str	r2, [r1, #0]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d1f8      	bne.n	800186c <SCCB_RD_Reg+0x58>

	SCCB_Start();
 800187a:	f7ff fe15 	bl	80014a8 <SCCB_Start>
	SCCB_WR_Byte(SCCB_ID_R);
 800187e:	2061      	movs	r0, #97	; 0x61
 8001880:	f7ff fec0 	bl	8001604 <SCCB_WR_Byte>

	tickdelay = ticknumber;while(tickdelay--);
 8001884:	4b0b      	ldr	r3, [pc, #44]	; (80018b4 <SCCB_RD_Reg+0xa0>)
 8001886:	2278      	movs	r2, #120	; 0x78
 8001888:	601a      	str	r2, [r3, #0]
 800188a:	bf00      	nop
 800188c:	4b09      	ldr	r3, [pc, #36]	; (80018b4 <SCCB_RD_Reg+0xa0>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	1e5a      	subs	r2, r3, #1
 8001892:	4908      	ldr	r1, [pc, #32]	; (80018b4 <SCCB_RD_Reg+0xa0>)
 8001894:	600a      	str	r2, [r1, #0]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d1f8      	bne.n	800188c <SCCB_RD_Reg+0x78>
  	val=SCCB_RD_Byte();
 800189a:	f7ff ff2d 	bl	80016f8 <SCCB_RD_Byte>
 800189e:	4603      	mov	r3, r0
 80018a0:	73fb      	strb	r3, [r7, #15]
  	SCCB_No_Ack();
 80018a2:	f7ff fe6d 	bl	8001580 <SCCB_No_Ack>
  	SCCB_Stop();
 80018a6:	f7ff fe31 	bl	800150c <SCCB_Stop>
  	return val;
 80018aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	3710      	adds	r7, #16
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	20002538 	.word	0x20002538

080018b8 <SCCB_SDA_IN>:


void SCCB_SDA_IN(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b086      	sub	sp, #24
 80018bc:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018be:	1d3b      	adds	r3, r7, #4
 80018c0:	2200      	movs	r2, #0
 80018c2:	601a      	str	r2, [r3, #0]
 80018c4:	605a      	str	r2, [r3, #4]
 80018c6:	609a      	str	r2, [r3, #8]
 80018c8:	60da      	str	r2, [r3, #12]
 80018ca:	611a      	str	r2, [r3, #16]
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018cc:	2300      	movs	r3, #0
 80018ce:	603b      	str	r3, [r7, #0]
 80018d0:	4b0e      	ldr	r3, [pc, #56]	; (800190c <SCCB_SDA_IN+0x54>)
 80018d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d4:	4a0d      	ldr	r2, [pc, #52]	; (800190c <SCCB_SDA_IN+0x54>)
 80018d6:	f043 0308 	orr.w	r3, r3, #8
 80018da:	6313      	str	r3, [r2, #48]	; 0x30
 80018dc:	4b0b      	ldr	r3, [pc, #44]	; (800190c <SCCB_SDA_IN+0x54>)
 80018de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e0:	f003 0308 	and.w	r3, r3, #8
 80018e4:	603b      	str	r3, [r7, #0]
 80018e6:	683b      	ldr	r3, [r7, #0]
	  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80018e8:	2380      	movs	r3, #128	; 0x80
 80018ea:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018ec:	2300      	movs	r3, #0
 80018ee:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018f0:	2301      	movs	r3, #1
 80018f2:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018f4:	2302      	movs	r3, #2
 80018f6:	613b      	str	r3, [r7, #16]
	  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018f8:	1d3b      	adds	r3, r7, #4
 80018fa:	4619      	mov	r1, r3
 80018fc:	4804      	ldr	r0, [pc, #16]	; (8001910 <SCCB_SDA_IN+0x58>)
 80018fe:	f004 fa17 	bl	8005d30 <HAL_GPIO_Init>
}
 8001902:	bf00      	nop
 8001904:	3718      	adds	r7, #24
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	40023800 	.word	0x40023800
 8001910:	40020c00 	.word	0x40020c00

08001914 <SCCB_SDA_OUT>:

void SCCB_SDA_OUT(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b086      	sub	sp, #24
 8001918:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800191a:	1d3b      	adds	r3, r7, #4
 800191c:	2200      	movs	r2, #0
 800191e:	601a      	str	r2, [r3, #0]
 8001920:	605a      	str	r2, [r3, #4]
 8001922:	609a      	str	r2, [r3, #8]
 8001924:	60da      	str	r2, [r3, #12]
 8001926:	611a      	str	r2, [r3, #16]
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001928:	2300      	movs	r3, #0
 800192a:	603b      	str	r3, [r7, #0]
 800192c:	4b0d      	ldr	r3, [pc, #52]	; (8001964 <SCCB_SDA_OUT+0x50>)
 800192e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001930:	4a0c      	ldr	r2, [pc, #48]	; (8001964 <SCCB_SDA_OUT+0x50>)
 8001932:	f043 0308 	orr.w	r3, r3, #8
 8001936:	6313      	str	r3, [r2, #48]	; 0x30
 8001938:	4b0a      	ldr	r3, [pc, #40]	; (8001964 <SCCB_SDA_OUT+0x50>)
 800193a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193c:	f003 0308 	and.w	r3, r3, #8
 8001940:	603b      	str	r3, [r7, #0]
 8001942:	683b      	ldr	r3, [r7, #0]
	  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001944:	2380      	movs	r3, #128	; 0x80
 8001946:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001948:	2301      	movs	r3, #1
 800194a:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800194c:	2302      	movs	r3, #2
 800194e:	613b      	str	r3, [r7, #16]
	  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001950:	1d3b      	adds	r3, r7, #4
 8001952:	4619      	mov	r1, r3
 8001954:	4804      	ldr	r0, [pc, #16]	; (8001968 <SCCB_SDA_OUT+0x54>)
 8001956:	f004 f9eb 	bl	8005d30 <HAL_GPIO_Init>
}
 800195a:	bf00      	nop
 800195c:	3718      	adds	r7, #24
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	40023800 	.word	0x40023800
 8001968:	40020c00 	.word	0x40020c00

0800196c <SCCB_Rst>:

void SCCB_Rst(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_3,GPIO_PIN_RESET)	;
 8001970:	2200      	movs	r2, #0
 8001972:	2108      	movs	r1, #8
 8001974:	480b      	ldr	r0, [pc, #44]	; (80019a4 <SCCB_Rst+0x38>)
 8001976:	f004 fb8f 	bl	8006098 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOG,GPIO_PIN_15,GPIO_PIN_RESET)	;
 800197a:	2200      	movs	r2, #0
 800197c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001980:	4809      	ldr	r0, [pc, #36]	; (80019a8 <SCCB_Rst+0x3c>)
 8001982:	f004 fb89 	bl	8006098 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001986:	2064      	movs	r0, #100	; 0x64
 8001988:	f000 fe8a 	bl	80026a0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOG,GPIO_PIN_15,GPIO_PIN_SET)	;
 800198c:	2201      	movs	r2, #1
 800198e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001992:	4805      	ldr	r0, [pc, #20]	; (80019a8 <SCCB_Rst+0x3c>)
 8001994:	f004 fb80 	bl	8006098 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001998:	2064      	movs	r0, #100	; 0x64
 800199a:	f000 fe81 	bl	80026a0 <HAL_Delay>
}
 800199e:	bf00      	nop
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	40020c00 	.word	0x40020c00
 80019a8:	40021800 	.word	0x40021800

080019ac <OV2640_UXGA_Init>:
	0xe0, 0x00,
	0xdd, 0x7f,
	0x05, 0x00,
};
void OV2640_UXGA_Init(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b082      	sub	sp, #8
 80019b0:	af00      	add	r7, sp, #0
	for(uint32_t i=0; i<sizeof(ov2640_uxga_init_reg_tbl)/2 ; i++)
 80019b2:	2300      	movs	r3, #0
 80019b4:	607b      	str	r3, [r7, #4]
 80019b6:	e015      	b.n	80019e4 <OV2640_UXGA_Init+0x38>
 {
   SCCB_WR_Reg(ov2640_uxga_init_reg_tbl[i][0],ov2640_uxga_init_reg_tbl[i][1]);
 80019b8:	4a0e      	ldr	r2, [pc, #56]	; (80019f4 <OV2640_UXGA_Init+0x48>)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 80019c0:	490c      	ldr	r1, [pc, #48]	; (80019f4 <OV2640_UXGA_Init+0x48>)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	005b      	lsls	r3, r3, #1
 80019c6:	440b      	add	r3, r1
 80019c8:	785b      	ldrb	r3, [r3, #1]
 80019ca:	4619      	mov	r1, r3
 80019cc:	4610      	mov	r0, r2
 80019ce:	f7ff fedb 	bl	8001788 <SCCB_WR_Reg>
   if(i<10) HAL_Delay(5);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2b09      	cmp	r3, #9
 80019d6:	d802      	bhi.n	80019de <OV2640_UXGA_Init+0x32>
 80019d8:	2005      	movs	r0, #5
 80019da:	f000 fe61 	bl	80026a0 <HAL_Delay>
	for(uint32_t i=0; i<sizeof(ov2640_uxga_init_reg_tbl)/2 ; i++)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	3301      	adds	r3, #1
 80019e2:	607b      	str	r3, [r7, #4]
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2bb1      	cmp	r3, #177	; 0xb1
 80019e8:	d9e6      	bls.n	80019b8 <OV2640_UXGA_Init+0xc>
 }

}
 80019ea:	bf00      	nop
 80019ec:	bf00      	nop
 80019ee:	3708      	adds	r7, #8
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	0801f098 	.word	0x0801f098

080019f8 <OV2640_RGB565_Mode>:
		0xe1, 0x67
};

//OV2640 mode: RGB565
void OV2640_RGB565_Mode(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0
	uint16_t i=0;
 80019fe:	2300      	movs	r3, #0
 8001a00:	80fb      	strh	r3, [r7, #6]

	for(i=0;i<(sizeof(ov2640_rgb565_reg_tbl)/2);i++)
 8001a02:	2300      	movs	r3, #0
 8001a04:	80fb      	strh	r3, [r7, #6]
 8001a06:	e00f      	b.n	8001a28 <OV2640_RGB565_Mode+0x30>
	{
		SCCB_WR_Reg(ov2640_rgb565_reg_tbl[i][0],ov2640_rgb565_reg_tbl[i][1]);
 8001a08:	88fb      	ldrh	r3, [r7, #6]
 8001a0a:	4a0b      	ldr	r2, [pc, #44]	; (8001a38 <OV2640_RGB565_Mode+0x40>)
 8001a0c:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 8001a10:	88fb      	ldrh	r3, [r7, #6]
 8001a12:	4909      	ldr	r1, [pc, #36]	; (8001a38 <OV2640_RGB565_Mode+0x40>)
 8001a14:	005b      	lsls	r3, r3, #1
 8001a16:	440b      	add	r3, r1
 8001a18:	785b      	ldrb	r3, [r3, #1]
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	4610      	mov	r0, r2
 8001a1e:	f7ff feb3 	bl	8001788 <SCCB_WR_Reg>
	for(i=0;i<(sizeof(ov2640_rgb565_reg_tbl)/2);i++)
 8001a22:	88fb      	ldrh	r3, [r7, #6]
 8001a24:	3301      	adds	r3, #1
 8001a26:	80fb      	strh	r3, [r7, #6]
 8001a28:	88fb      	ldrh	r3, [r7, #6]
 8001a2a:	2b06      	cmp	r3, #6
 8001a2c:	d9ec      	bls.n	8001a08 <OV2640_RGB565_Mode+0x10>
	}
}
 8001a2e:	bf00      	nop
 8001a30:	bf00      	nop
 8001a32:	3708      	adds	r7, #8
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	0801f1fc 	.word	0x0801f1fc

08001a3c <OV2640_OutSize_Set>:
    SCCB_WR_Reg(0X17,sx>>3);
    SCCB_WR_Reg(0X18,endx>>3);
}

uint8_t OV2640_OutSize_Set(uint16_t width,uint16_t height)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b084      	sub	sp, #16
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	4603      	mov	r3, r0
 8001a44:	460a      	mov	r2, r1
 8001a46:	80fb      	strh	r3, [r7, #6]
 8001a48:	4613      	mov	r3, r2
 8001a4a:	80bb      	strh	r3, [r7, #4]
    uint16_t outh;
    uint16_t outw;
    uint8_t temp;
    if(width%4)return 1;
 8001a4c:	88fb      	ldrh	r3, [r7, #6]
 8001a4e:	f003 0303 	and.w	r3, r3, #3
 8001a52:	b29b      	uxth	r3, r3
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d001      	beq.n	8001a5c <OV2640_OutSize_Set+0x20>
 8001a58:	2301      	movs	r3, #1
 8001a5a:	e03e      	b.n	8001ada <OV2640_OutSize_Set+0x9e>
    if(height%4)return 2;
 8001a5c:	88bb      	ldrh	r3, [r7, #4]
 8001a5e:	f003 0303 	and.w	r3, r3, #3
 8001a62:	b29b      	uxth	r3, r3
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d001      	beq.n	8001a6c <OV2640_OutSize_Set+0x30>
 8001a68:	2302      	movs	r3, #2
 8001a6a:	e036      	b.n	8001ada <OV2640_OutSize_Set+0x9e>
    outw=width/4;
 8001a6c:	88fb      	ldrh	r3, [r7, #6]
 8001a6e:	089b      	lsrs	r3, r3, #2
 8001a70:	81fb      	strh	r3, [r7, #14]
    outh=height/4;
 8001a72:	88bb      	ldrh	r3, [r7, #4]
 8001a74:	089b      	lsrs	r3, r3, #2
 8001a76:	81bb      	strh	r3, [r7, #12]
    SCCB_WR_Reg(0XFF,0X00);
 8001a78:	2100      	movs	r1, #0
 8001a7a:	20ff      	movs	r0, #255	; 0xff
 8001a7c:	f7ff fe84 	bl	8001788 <SCCB_WR_Reg>
    SCCB_WR_Reg(0XE0,0X04);
 8001a80:	2104      	movs	r1, #4
 8001a82:	20e0      	movs	r0, #224	; 0xe0
 8001a84:	f7ff fe80 	bl	8001788 <SCCB_WR_Reg>
    SCCB_WR_Reg(0X5A,outw&0XFF);
 8001a88:	89fb      	ldrh	r3, [r7, #14]
 8001a8a:	b2db      	uxtb	r3, r3
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	205a      	movs	r0, #90	; 0x5a
 8001a90:	f7ff fe7a 	bl	8001788 <SCCB_WR_Reg>
    SCCB_WR_Reg(0X5B,outh&0XFF);
 8001a94:	89bb      	ldrh	r3, [r7, #12]
 8001a96:	b2db      	uxtb	r3, r3
 8001a98:	4619      	mov	r1, r3
 8001a9a:	205b      	movs	r0, #91	; 0x5b
 8001a9c:	f7ff fe74 	bl	8001788 <SCCB_WR_Reg>
    temp=(outw>>8)&0X03;
 8001aa0:	89fb      	ldrh	r3, [r7, #14]
 8001aa2:	0a1b      	lsrs	r3, r3, #8
 8001aa4:	b29b      	uxth	r3, r3
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	f003 0303 	and.w	r3, r3, #3
 8001aac:	72fb      	strb	r3, [r7, #11]
    temp|=(outh>>6)&0X04;
 8001aae:	89bb      	ldrh	r3, [r7, #12]
 8001ab0:	099b      	lsrs	r3, r3, #6
 8001ab2:	b29b      	uxth	r3, r3
 8001ab4:	b25b      	sxtb	r3, r3
 8001ab6:	f003 0304 	and.w	r3, r3, #4
 8001aba:	b25a      	sxtb	r2, r3
 8001abc:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	b25b      	sxtb	r3, r3
 8001ac4:	72fb      	strb	r3, [r7, #11]
    SCCB_WR_Reg(0X5C,temp);
 8001ac6:	7afb      	ldrb	r3, [r7, #11]
 8001ac8:	4619      	mov	r1, r3
 8001aca:	205c      	movs	r0, #92	; 0x5c
 8001acc:	f7ff fe5c 	bl	8001788 <SCCB_WR_Reg>
    SCCB_WR_Reg(0XE0,0X00);
 8001ad0:	2100      	movs	r1, #0
 8001ad2:	20e0      	movs	r0, #224	; 0xe0
 8001ad4:	f7ff fe58 	bl	8001788 <SCCB_WR_Reg>
    return 0;
 8001ad8:	2300      	movs	r3, #0
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	3710      	adds	r7, #16
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
	...

08001ae4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b083      	sub	sp, #12
 8001ae8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aea:	2300      	movs	r3, #0
 8001aec:	607b      	str	r3, [r7, #4]
 8001aee:	4b10      	ldr	r3, [pc, #64]	; (8001b30 <HAL_MspInit+0x4c>)
 8001af0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001af2:	4a0f      	ldr	r2, [pc, #60]	; (8001b30 <HAL_MspInit+0x4c>)
 8001af4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001af8:	6453      	str	r3, [r2, #68]	; 0x44
 8001afa:	4b0d      	ldr	r3, [pc, #52]	; (8001b30 <HAL_MspInit+0x4c>)
 8001afc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001afe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b02:	607b      	str	r3, [r7, #4]
 8001b04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b06:	2300      	movs	r3, #0
 8001b08:	603b      	str	r3, [r7, #0]
 8001b0a:	4b09      	ldr	r3, [pc, #36]	; (8001b30 <HAL_MspInit+0x4c>)
 8001b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b0e:	4a08      	ldr	r2, [pc, #32]	; (8001b30 <HAL_MspInit+0x4c>)
 8001b10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b14:	6413      	str	r3, [r2, #64]	; 0x40
 8001b16:	4b06      	ldr	r3, [pc, #24]	; (8001b30 <HAL_MspInit+0x4c>)
 8001b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b1e:	603b      	str	r3, [r7, #0]
 8001b20:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b22:	bf00      	nop
 8001b24:	370c      	adds	r7, #12
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	40023800 	.word	0x40023800

08001b34 <HAL_DCMI_MspInit>:
* This function configures the hardware resources used in this example
* @param hdcmi: DCMI handle pointer
* @retval None
*/
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b08c      	sub	sp, #48	; 0x30
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b3c:	f107 031c 	add.w	r3, r7, #28
 8001b40:	2200      	movs	r2, #0
 8001b42:	601a      	str	r2, [r3, #0]
 8001b44:	605a      	str	r2, [r3, #4]
 8001b46:	609a      	str	r2, [r3, #8]
 8001b48:	60da      	str	r2, [r3, #12]
 8001b4a:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a68      	ldr	r2, [pc, #416]	; (8001cf4 <HAL_DCMI_MspInit+0x1c0>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	f040 80ca 	bne.w	8001cec <HAL_DCMI_MspInit+0x1b8>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8001b58:	2300      	movs	r3, #0
 8001b5a:	61bb      	str	r3, [r7, #24]
 8001b5c:	4b66      	ldr	r3, [pc, #408]	; (8001cf8 <HAL_DCMI_MspInit+0x1c4>)
 8001b5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b60:	4a65      	ldr	r2, [pc, #404]	; (8001cf8 <HAL_DCMI_MspInit+0x1c4>)
 8001b62:	f043 0301 	orr.w	r3, r3, #1
 8001b66:	6353      	str	r3, [r2, #52]	; 0x34
 8001b68:	4b63      	ldr	r3, [pc, #396]	; (8001cf8 <HAL_DCMI_MspInit+0x1c4>)
 8001b6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b6c:	f003 0301 	and.w	r3, r3, #1
 8001b70:	61bb      	str	r3, [r7, #24]
 8001b72:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b74:	2300      	movs	r3, #0
 8001b76:	617b      	str	r3, [r7, #20]
 8001b78:	4b5f      	ldr	r3, [pc, #380]	; (8001cf8 <HAL_DCMI_MspInit+0x1c4>)
 8001b7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b7c:	4a5e      	ldr	r2, [pc, #376]	; (8001cf8 <HAL_DCMI_MspInit+0x1c4>)
 8001b7e:	f043 0310 	orr.w	r3, r3, #16
 8001b82:	6313      	str	r3, [r2, #48]	; 0x30
 8001b84:	4b5c      	ldr	r3, [pc, #368]	; (8001cf8 <HAL_DCMI_MspInit+0x1c4>)
 8001b86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b88:	f003 0310 	and.w	r3, r3, #16
 8001b8c:	617b      	str	r3, [r7, #20]
 8001b8e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b90:	2300      	movs	r3, #0
 8001b92:	613b      	str	r3, [r7, #16]
 8001b94:	4b58      	ldr	r3, [pc, #352]	; (8001cf8 <HAL_DCMI_MspInit+0x1c4>)
 8001b96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b98:	4a57      	ldr	r2, [pc, #348]	; (8001cf8 <HAL_DCMI_MspInit+0x1c4>)
 8001b9a:	f043 0301 	orr.w	r3, r3, #1
 8001b9e:	6313      	str	r3, [r2, #48]	; 0x30
 8001ba0:	4b55      	ldr	r3, [pc, #340]	; (8001cf8 <HAL_DCMI_MspInit+0x1c4>)
 8001ba2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba4:	f003 0301 	and.w	r3, r3, #1
 8001ba8:	613b      	str	r3, [r7, #16]
 8001baa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bac:	2300      	movs	r3, #0
 8001bae:	60fb      	str	r3, [r7, #12]
 8001bb0:	4b51      	ldr	r3, [pc, #324]	; (8001cf8 <HAL_DCMI_MspInit+0x1c4>)
 8001bb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bb4:	4a50      	ldr	r2, [pc, #320]	; (8001cf8 <HAL_DCMI_MspInit+0x1c4>)
 8001bb6:	f043 0304 	orr.w	r3, r3, #4
 8001bba:	6313      	str	r3, [r2, #48]	; 0x30
 8001bbc:	4b4e      	ldr	r3, [pc, #312]	; (8001cf8 <HAL_DCMI_MspInit+0x1c4>)
 8001bbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bc0:	f003 0304 	and.w	r3, r3, #4
 8001bc4:	60fb      	str	r3, [r7, #12]
 8001bc6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bc8:	2300      	movs	r3, #0
 8001bca:	60bb      	str	r3, [r7, #8]
 8001bcc:	4b4a      	ldr	r3, [pc, #296]	; (8001cf8 <HAL_DCMI_MspInit+0x1c4>)
 8001bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd0:	4a49      	ldr	r2, [pc, #292]	; (8001cf8 <HAL_DCMI_MspInit+0x1c4>)
 8001bd2:	f043 0302 	orr.w	r3, r3, #2
 8001bd6:	6313      	str	r3, [r2, #48]	; 0x30
 8001bd8:	4b47      	ldr	r3, [pc, #284]	; (8001cf8 <HAL_DCMI_MspInit+0x1c4>)
 8001bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bdc:	f003 0302 	and.w	r3, r3, #2
 8001be0:	60bb      	str	r3, [r7, #8]
 8001be2:	68bb      	ldr	r3, [r7, #8]
    PC8     ------> DCMI_D2
    PC9     ------> DCMI_D3
    PB6     ------> DCMI_D5
    PB7     ------> DCMI_VSYNC
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8001be4:	2370      	movs	r3, #112	; 0x70
 8001be6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be8:	2302      	movs	r3, #2
 8001bea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bec:	2300      	movs	r3, #0
 8001bee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001bf4:	230d      	movs	r3, #13
 8001bf6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001bf8:	f107 031c 	add.w	r3, r7, #28
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	483f      	ldr	r0, [pc, #252]	; (8001cfc <HAL_DCMI_MspInit+0x1c8>)
 8001c00:	f004 f896 	bl	8005d30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8001c04:	2350      	movs	r3, #80	; 0x50
 8001c06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c08:	2302      	movs	r3, #2
 8001c0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c10:	2300      	movs	r3, #0
 8001c12:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001c14:	230d      	movs	r3, #13
 8001c16:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c18:	f107 031c 	add.w	r3, r7, #28
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	4838      	ldr	r0, [pc, #224]	; (8001d00 <HAL_DCMI_MspInit+0x1cc>)
 8001c20:	f004 f886 	bl	8005d30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001c24:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001c28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c2a:	2302      	movs	r3, #2
 8001c2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c32:	2300      	movs	r3, #0
 8001c34:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001c36:	230d      	movs	r3, #13
 8001c38:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c3a:	f107 031c 	add.w	r3, r7, #28
 8001c3e:	4619      	mov	r1, r3
 8001c40:	4830      	ldr	r0, [pc, #192]	; (8001d04 <HAL_DCMI_MspInit+0x1d0>)
 8001c42:	f004 f875 	bl	8005d30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001c46:	23c0      	movs	r3, #192	; 0xc0
 8001c48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c4a:	2302      	movs	r3, #2
 8001c4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c52:	2300      	movs	r3, #0
 8001c54:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001c56:	230d      	movs	r3, #13
 8001c58:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c5a:	f107 031c 	add.w	r3, r7, #28
 8001c5e:	4619      	mov	r1, r3
 8001c60:	4829      	ldr	r0, [pc, #164]	; (8001d08 <HAL_DCMI_MspInit+0x1d4>)
 8001c62:	f004 f865 	bl	8005d30 <HAL_GPIO_Init>

    /* DCMI DMA Init */
    /* DCMI Init */
    hdma_dcmi.Instance = DMA2_Stream1;
 8001c66:	4b29      	ldr	r3, [pc, #164]	; (8001d0c <HAL_DCMI_MspInit+0x1d8>)
 8001c68:	4a29      	ldr	r2, [pc, #164]	; (8001d10 <HAL_DCMI_MspInit+0x1dc>)
 8001c6a:	601a      	str	r2, [r3, #0]
    hdma_dcmi.Init.Channel = DMA_CHANNEL_1;
 8001c6c:	4b27      	ldr	r3, [pc, #156]	; (8001d0c <HAL_DCMI_MspInit+0x1d8>)
 8001c6e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c72:	605a      	str	r2, [r3, #4]
    hdma_dcmi.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c74:	4b25      	ldr	r3, [pc, #148]	; (8001d0c <HAL_DCMI_MspInit+0x1d8>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	609a      	str	r2, [r3, #8]
    hdma_dcmi.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c7a:	4b24      	ldr	r3, [pc, #144]	; (8001d0c <HAL_DCMI_MspInit+0x1d8>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	60da      	str	r2, [r3, #12]
    hdma_dcmi.Init.MemInc = DMA_MINC_ENABLE;
 8001c80:	4b22      	ldr	r3, [pc, #136]	; (8001d0c <HAL_DCMI_MspInit+0x1d8>)
 8001c82:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c86:	611a      	str	r2, [r3, #16]
    hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001c88:	4b20      	ldr	r3, [pc, #128]	; (8001d0c <HAL_DCMI_MspInit+0x1d8>)
 8001c8a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001c8e:	615a      	str	r2, [r3, #20]
    hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001c90:	4b1e      	ldr	r3, [pc, #120]	; (8001d0c <HAL_DCMI_MspInit+0x1d8>)
 8001c92:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c96:	619a      	str	r2, [r3, #24]
    hdma_dcmi.Init.Mode = DMA_CIRCULAR;
 8001c98:	4b1c      	ldr	r3, [pc, #112]	; (8001d0c <HAL_DCMI_MspInit+0x1d8>)
 8001c9a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c9e:	61da      	str	r2, [r3, #28]
    hdma_dcmi.Init.Priority = DMA_PRIORITY_HIGH;
 8001ca0:	4b1a      	ldr	r3, [pc, #104]	; (8001d0c <HAL_DCMI_MspInit+0x1d8>)
 8001ca2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001ca6:	621a      	str	r2, [r3, #32]
    hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001ca8:	4b18      	ldr	r3, [pc, #96]	; (8001d0c <HAL_DCMI_MspInit+0x1d8>)
 8001caa:	2204      	movs	r2, #4
 8001cac:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_dcmi.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 8001cae:	4b17      	ldr	r3, [pc, #92]	; (8001d0c <HAL_DCMI_MspInit+0x1d8>)
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_dcmi.Init.MemBurst = DMA_MBURST_SINGLE;
 8001cb4:	4b15      	ldr	r3, [pc, #84]	; (8001d0c <HAL_DCMI_MspInit+0x1d8>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_dcmi.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001cba:	4b14      	ldr	r3, [pc, #80]	; (8001d0c <HAL_DCMI_MspInit+0x1d8>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 8001cc0:	4812      	ldr	r0, [pc, #72]	; (8001d0c <HAL_DCMI_MspInit+0x1d8>)
 8001cc2:	f001 f8ff 	bl	8002ec4 <HAL_DMA_Init>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d001      	beq.n	8001cd0 <HAL_DCMI_MspInit+0x19c>
    {
      Error_Handler();
 8001ccc:	f7ff fbe6 	bl	800149c <Error_Handler>
    }

    __HAL_LINKDMA(hdcmi,DMA_Handle,hdma_dcmi);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	4a0e      	ldr	r2, [pc, #56]	; (8001d0c <HAL_DCMI_MspInit+0x1d8>)
 8001cd4:	639a      	str	r2, [r3, #56]	; 0x38
 8001cd6:	4a0d      	ldr	r2, [pc, #52]	; (8001d0c <HAL_DCMI_MspInit+0x1d8>)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6393      	str	r3, [r2, #56]	; 0x38

    /* DCMI interrupt Init */
    HAL_NVIC_SetPriority(DCMI_IRQn, 3, 0);
 8001cdc:	2200      	movs	r2, #0
 8001cde:	2103      	movs	r1, #3
 8001ce0:	204e      	movs	r0, #78	; 0x4e
 8001ce2:	f000 fddc 	bl	800289e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DCMI_IRQn);
 8001ce6:	204e      	movs	r0, #78	; 0x4e
 8001ce8:	f000 fdf5 	bl	80028d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }

}
 8001cec:	bf00      	nop
 8001cee:	3730      	adds	r7, #48	; 0x30
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	50050000 	.word	0x50050000
 8001cf8:	40023800 	.word	0x40023800
 8001cfc:	40021000 	.word	0x40021000
 8001d00:	40020000 	.word	0x40020000
 8001d04:	40020800 	.word	0x40020800
 8001d08:	40020400 	.word	0x40020400
 8001d0c:	20001458 	.word	0x20001458
 8001d10:	40026428 	.word	0x40026428

08001d14 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b08a      	sub	sp, #40	; 0x28
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d1c:	f107 0314 	add.w	r3, r7, #20
 8001d20:	2200      	movs	r2, #0
 8001d22:	601a      	str	r2, [r3, #0]
 8001d24:	605a      	str	r2, [r3, #4]
 8001d26:	609a      	str	r2, [r3, #8]
 8001d28:	60da      	str	r2, [r3, #12]
 8001d2a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a2c      	ldr	r2, [pc, #176]	; (8001de4 <HAL_UART_MspInit+0xd0>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d152      	bne.n	8001ddc <HAL_UART_MspInit+0xc8>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001d36:	2300      	movs	r3, #0
 8001d38:	613b      	str	r3, [r7, #16]
 8001d3a:	4b2b      	ldr	r3, [pc, #172]	; (8001de8 <HAL_UART_MspInit+0xd4>)
 8001d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3e:	4a2a      	ldr	r2, [pc, #168]	; (8001de8 <HAL_UART_MspInit+0xd4>)
 8001d40:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001d44:	6413      	str	r3, [r2, #64]	; 0x40
 8001d46:	4b28      	ldr	r3, [pc, #160]	; (8001de8 <HAL_UART_MspInit+0xd4>)
 8001d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001d4e:	613b      	str	r3, [r7, #16]
 8001d50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d52:	2300      	movs	r3, #0
 8001d54:	60fb      	str	r3, [r7, #12]
 8001d56:	4b24      	ldr	r3, [pc, #144]	; (8001de8 <HAL_UART_MspInit+0xd4>)
 8001d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5a:	4a23      	ldr	r2, [pc, #140]	; (8001de8 <HAL_UART_MspInit+0xd4>)
 8001d5c:	f043 0301 	orr.w	r3, r3, #1
 8001d60:	6313      	str	r3, [r2, #48]	; 0x30
 8001d62:	4b21      	ldr	r3, [pc, #132]	; (8001de8 <HAL_UART_MspInit+0xd4>)
 8001d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d66:	f003 0301 	and.w	r3, r3, #1
 8001d6a:	60fb      	str	r3, [r7, #12]
 8001d6c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d6e:	2300      	movs	r3, #0
 8001d70:	60bb      	str	r3, [r7, #8]
 8001d72:	4b1d      	ldr	r3, [pc, #116]	; (8001de8 <HAL_UART_MspInit+0xd4>)
 8001d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d76:	4a1c      	ldr	r2, [pc, #112]	; (8001de8 <HAL_UART_MspInit+0xd4>)
 8001d78:	f043 0304 	orr.w	r3, r3, #4
 8001d7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d7e:	4b1a      	ldr	r3, [pc, #104]	; (8001de8 <HAL_UART_MspInit+0xd4>)
 8001d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d82:	f003 0304 	and.w	r3, r3, #4
 8001d86:	60bb      	str	r3, [r7, #8]
 8001d88:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d8e:	2302      	movs	r3, #2
 8001d90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d92:	2300      	movs	r3, #0
 8001d94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d96:	2303      	movs	r3, #3
 8001d98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001d9a:	2308      	movs	r3, #8
 8001d9c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d9e:	f107 0314 	add.w	r3, r7, #20
 8001da2:	4619      	mov	r1, r3
 8001da4:	4811      	ldr	r0, [pc, #68]	; (8001dec <HAL_UART_MspInit+0xd8>)
 8001da6:	f003 ffc3 	bl	8005d30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001daa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001dae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db0:	2302      	movs	r3, #2
 8001db2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db4:	2300      	movs	r3, #0
 8001db6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001db8:	2303      	movs	r3, #3
 8001dba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001dbc:	2308      	movs	r3, #8
 8001dbe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dc0:	f107 0314 	add.w	r3, r7, #20
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	480a      	ldr	r0, [pc, #40]	; (8001df0 <HAL_UART_MspInit+0xdc>)
 8001dc8:	f003 ffb2 	bl	8005d30 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 4, 0);
 8001dcc:	2200      	movs	r2, #0
 8001dce:	2104      	movs	r1, #4
 8001dd0:	2034      	movs	r0, #52	; 0x34
 8001dd2:	f000 fd64 	bl	800289e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001dd6:	2034      	movs	r0, #52	; 0x34
 8001dd8:	f000 fd7d 	bl	80028d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8001ddc:	bf00      	nop
 8001dde:	3728      	adds	r7, #40	; 0x28
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	40004c00 	.word	0x40004c00
 8001de8:	40023800 	.word	0x40023800
 8001dec:	40020000 	.word	0x40020000
 8001df0:	40020800 	.word	0x40020800

08001df4 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b086      	sub	sp, #24
 8001df8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001dfa:	1d3b      	adds	r3, r7, #4
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	601a      	str	r2, [r3, #0]
 8001e00:	605a      	str	r2, [r3, #4]
 8001e02:	609a      	str	r2, [r3, #8]
 8001e04:	60da      	str	r2, [r3, #12]
 8001e06:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8001e08:	4b2c      	ldr	r3, [pc, #176]	; (8001ebc <HAL_FSMC_MspInit+0xc8>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d151      	bne.n	8001eb4 <HAL_FSMC_MspInit+0xc0>
    return;
  }
  FSMC_Initialized = 1;
 8001e10:	4b2a      	ldr	r3, [pc, #168]	; (8001ebc <HAL_FSMC_MspInit+0xc8>)
 8001e12:	2201      	movs	r2, #1
 8001e14:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001e16:	2300      	movs	r3, #0
 8001e18:	603b      	str	r3, [r7, #0]
 8001e1a:	4b29      	ldr	r3, [pc, #164]	; (8001ec0 <HAL_FSMC_MspInit+0xcc>)
 8001e1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e1e:	4a28      	ldr	r2, [pc, #160]	; (8001ec0 <HAL_FSMC_MspInit+0xcc>)
 8001e20:	f043 0301 	orr.w	r3, r3, #1
 8001e24:	6393      	str	r3, [r2, #56]	; 0x38
 8001e26:	4b26      	ldr	r3, [pc, #152]	; (8001ec0 <HAL_FSMC_MspInit+0xcc>)
 8001e28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e2a:	f003 0301 	and.w	r3, r3, #1
 8001e2e:	603b      	str	r3, [r7, #0]
 8001e30:	683b      	ldr	r3, [r7, #0]
  PD5   ------> FSMC_NWE
  PG10   ------> FSMC_NE3
  PE0   ------> FSMC_NBL0
  PE1   ------> FSMC_NBL1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001e32:	f24f 033f 	movw	r3, #61503	; 0xf03f
 8001e36:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e38:	2302      	movs	r3, #2
 8001e3a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e40:	2303      	movs	r3, #3
 8001e42:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001e44:	230c      	movs	r3, #12
 8001e46:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001e48:	1d3b      	adds	r3, r7, #4
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	481d      	ldr	r0, [pc, #116]	; (8001ec4 <HAL_FSMC_MspInit+0xd0>)
 8001e4e:	f003 ff6f 	bl	8005d30 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001e52:	f240 433f 	movw	r3, #1087	; 0x43f
 8001e56:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e58:	2302      	movs	r3, #2
 8001e5a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e60:	2303      	movs	r3, #3
 8001e62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001e64:	230c      	movs	r3, #12
 8001e66:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001e68:	1d3b      	adds	r3, r7, #4
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	4816      	ldr	r0, [pc, #88]	; (8001ec8 <HAL_FSMC_MspInit+0xd4>)
 8001e6e:	f003 ff5f 	bl	8005d30 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001e72:	f64f 7383 	movw	r3, #65411	; 0xff83
 8001e76:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e78:	2302      	movs	r3, #2
 8001e7a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e80:	2303      	movs	r3, #3
 8001e82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001e84:	230c      	movs	r3, #12
 8001e86:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e88:	1d3b      	adds	r3, r7, #4
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	480f      	ldr	r0, [pc, #60]	; (8001ecc <HAL_FSMC_MspInit+0xd8>)
 8001e8e:	f003 ff4f 	bl	8005d30 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001e92:	f64f 7333 	movw	r3, #65331	; 0xff33
 8001e96:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e98:	2302      	movs	r3, #2
 8001e9a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ea0:	2303      	movs	r3, #3
 8001ea2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001ea4:	230c      	movs	r3, #12
 8001ea6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ea8:	1d3b      	adds	r3, r7, #4
 8001eaa:	4619      	mov	r1, r3
 8001eac:	4808      	ldr	r0, [pc, #32]	; (8001ed0 <HAL_FSMC_MspInit+0xdc>)
 8001eae:	f003 ff3f 	bl	8005d30 <HAL_GPIO_Init>
 8001eb2:	e000      	b.n	8001eb6 <HAL_FSMC_MspInit+0xc2>
    return;
 8001eb4:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001eb6:	3718      	adds	r7, #24
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	20000244 	.word	0x20000244
 8001ec0:	40023800 	.word	0x40023800
 8001ec4:	40021400 	.word	0x40021400
 8001ec8:	40021800 	.word	0x40021800
 8001ecc:	40021000 	.word	0x40021000
 8001ed0:	40020c00 	.word	0x40020c00

08001ed4 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001edc:	f7ff ff8a 	bl	8001df4 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001ee0:	bf00      	nop
 8001ee2:	3708      	adds	r7, #8
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}

08001ee8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001eec:	e7fe      	b.n	8001eec <NMI_Handler+0x4>

08001eee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001eee:	b480      	push	{r7}
 8001ef0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ef2:	e7fe      	b.n	8001ef2 <HardFault_Handler+0x4>

08001ef4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ef8:	e7fe      	b.n	8001ef8 <MemManage_Handler+0x4>

08001efa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001efa:	b480      	push	{r7}
 8001efc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001efe:	e7fe      	b.n	8001efe <BusFault_Handler+0x4>

08001f00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f04:	e7fe      	b.n	8001f04 <UsageFault_Handler+0x4>

08001f06 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f06:	b480      	push	{r7}
 8001f08:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f0a:	bf00      	nop
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f12:	4770      	bx	lr

08001f14 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f18:	bf00      	nop
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr

08001f22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f22:	b480      	push	{r7}
 8001f24:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f26:	bf00      	nop
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr

08001f30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f34:	f000 fb94 	bl	8002660 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f38:	bf00      	nop
 8001f3a:	bd80      	pop	{r7, pc}

08001f3c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001f40:	4802      	ldr	r0, [pc, #8]	; (8001f4c <UART4_IRQHandler+0x10>)
 8001f42:	f006 fc33 	bl	80087ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001f46:	bf00      	nop
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	2000253c 	.word	0x2000253c

08001f50 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dcmi);
 8001f54:	4802      	ldr	r0, [pc, #8]	; (8001f60 <DMA2_Stream1_IRQHandler+0x10>)
 8001f56:	f001 f94d 	bl	80031f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001f5a:	bf00      	nop
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	20001458 	.word	0x20001458

08001f64 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001f68:	4802      	ldr	r0, [pc, #8]	; (8001f74 <ETH_IRQHandler+0x10>)
 8001f6a:	f003 f915 	bl	8005198 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8001f6e:	bf00      	nop
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	20005f0c 	.word	0x20005f0c

08001f78 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001f7c:	4802      	ldr	r0, [pc, #8]	; (8001f88 <OTG_FS_IRQHandler+0x10>)
 8001f7e:	f004 fb0f 	bl	80065a0 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001f82:	bf00      	nop
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	2001877c 	.word	0x2001877c

08001f8c <DCMI_IRQHandler>:

/**
  * @brief This function handles DCMI global interrupt.
  */
void DCMI_IRQHandler(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DCMI_IRQn 0 */

  /* USER CODE END DCMI_IRQn 0 */
  HAL_DCMI_IRQHandler(&hdcmi);
 8001f90:	4802      	ldr	r0, [pc, #8]	; (8001f9c <DCMI_IRQHandler+0x10>)
 8001f92:	f000 fd5b 	bl	8002a4c <HAL_DCMI_IRQHandler>
  /* USER CODE BEGIN DCMI_IRQn 1 */

  /* USER CODE END DCMI_IRQn 1 */
}
 8001f96:	bf00      	nop
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	200024f4 	.word	0x200024f4

08001fa0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0
	return 1;
 8001fa4:	2301      	movs	r3, #1
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fae:	4770      	bx	lr

08001fb0 <_kill>:

int _kill(int pid, int sig)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b083      	sub	sp, #12
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
 8001fb8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001fba:	4b05      	ldr	r3, [pc, #20]	; (8001fd0 <_kill+0x20>)
 8001fbc:	2216      	movs	r2, #22
 8001fbe:	601a      	str	r2, [r3, #0]
	return -1;
 8001fc0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	370c      	adds	r7, #12
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr
 8001fd0:	20018a80 	.word	0x20018a80

08001fd4 <_exit>:

void _exit (int status)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001fdc:	f04f 31ff 	mov.w	r1, #4294967295
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	f7ff ffe5 	bl	8001fb0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001fe6:	e7fe      	b.n	8001fe6 <_exit+0x12>

08001fe8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b086      	sub	sp, #24
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	60f8      	str	r0, [r7, #12]
 8001ff0:	60b9      	str	r1, [r7, #8]
 8001ff2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	617b      	str	r3, [r7, #20]
 8001ff8:	e00a      	b.n	8002010 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001ffa:	f3af 8000 	nop.w
 8001ffe:	4601      	mov	r1, r0
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	1c5a      	adds	r2, r3, #1
 8002004:	60ba      	str	r2, [r7, #8]
 8002006:	b2ca      	uxtb	r2, r1
 8002008:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800200a:	697b      	ldr	r3, [r7, #20]
 800200c:	3301      	adds	r3, #1
 800200e:	617b      	str	r3, [r7, #20]
 8002010:	697a      	ldr	r2, [r7, #20]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	429a      	cmp	r2, r3
 8002016:	dbf0      	blt.n	8001ffa <_read+0x12>
	}

return len;
 8002018:	687b      	ldr	r3, [r7, #4]
}
 800201a:	4618      	mov	r0, r3
 800201c:	3718      	adds	r7, #24
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}

08002022 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002022:	b580      	push	{r7, lr}
 8002024:	b086      	sub	sp, #24
 8002026:	af00      	add	r7, sp, #0
 8002028:	60f8      	str	r0, [r7, #12]
 800202a:	60b9      	str	r1, [r7, #8]
 800202c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800202e:	2300      	movs	r3, #0
 8002030:	617b      	str	r3, [r7, #20]
 8002032:	e009      	b.n	8002048 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	1c5a      	adds	r2, r3, #1
 8002038:	60ba      	str	r2, [r7, #8]
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	4618      	mov	r0, r3
 800203e:	f016 feaf 	bl	8018da0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002042:	697b      	ldr	r3, [r7, #20]
 8002044:	3301      	adds	r3, #1
 8002046:	617b      	str	r3, [r7, #20]
 8002048:	697a      	ldr	r2, [r7, #20]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	429a      	cmp	r2, r3
 800204e:	dbf1      	blt.n	8002034 <_write+0x12>
	}
	return len;
 8002050:	687b      	ldr	r3, [r7, #4]
}
 8002052:	4618      	mov	r0, r3
 8002054:	3718      	adds	r7, #24
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}

0800205a <_close>:

int _close(int file)
{
 800205a:	b480      	push	{r7}
 800205c:	b083      	sub	sp, #12
 800205e:	af00      	add	r7, sp, #0
 8002060:	6078      	str	r0, [r7, #4]
	return -1;
 8002062:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002066:	4618      	mov	r0, r3
 8002068:	370c      	adds	r7, #12
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr

08002072 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002072:	b480      	push	{r7}
 8002074:	b083      	sub	sp, #12
 8002076:	af00      	add	r7, sp, #0
 8002078:	6078      	str	r0, [r7, #4]
 800207a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002082:	605a      	str	r2, [r3, #4]
	return 0;
 8002084:	2300      	movs	r3, #0
}
 8002086:	4618      	mov	r0, r3
 8002088:	370c      	adds	r7, #12
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr

08002092 <_isatty>:

int _isatty(int file)
{
 8002092:	b480      	push	{r7}
 8002094:	b083      	sub	sp, #12
 8002096:	af00      	add	r7, sp, #0
 8002098:	6078      	str	r0, [r7, #4]
	return 1;
 800209a:	2301      	movs	r3, #1
}
 800209c:	4618      	mov	r0, r3
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b085      	sub	sp, #20
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	60f8      	str	r0, [r7, #12]
 80020b0:	60b9      	str	r1, [r7, #8]
 80020b2:	607a      	str	r2, [r7, #4]
	return 0;
 80020b4:	2300      	movs	r3, #0
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	3714      	adds	r7, #20
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr
	...

080020c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b087      	sub	sp, #28
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020cc:	4a14      	ldr	r2, [pc, #80]	; (8002120 <_sbrk+0x5c>)
 80020ce:	4b15      	ldr	r3, [pc, #84]	; (8002124 <_sbrk+0x60>)
 80020d0:	1ad3      	subs	r3, r2, r3
 80020d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020d4:	697b      	ldr	r3, [r7, #20]
 80020d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020d8:	4b13      	ldr	r3, [pc, #76]	; (8002128 <_sbrk+0x64>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d102      	bne.n	80020e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020e0:	4b11      	ldr	r3, [pc, #68]	; (8002128 <_sbrk+0x64>)
 80020e2:	4a12      	ldr	r2, [pc, #72]	; (800212c <_sbrk+0x68>)
 80020e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020e6:	4b10      	ldr	r3, [pc, #64]	; (8002128 <_sbrk+0x64>)
 80020e8:	681a      	ldr	r2, [r3, #0]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4413      	add	r3, r2
 80020ee:	693a      	ldr	r2, [r7, #16]
 80020f0:	429a      	cmp	r2, r3
 80020f2:	d205      	bcs.n	8002100 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 80020f4:	4b0e      	ldr	r3, [pc, #56]	; (8002130 <_sbrk+0x6c>)
 80020f6:	220c      	movs	r2, #12
 80020f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020fa:	f04f 33ff 	mov.w	r3, #4294967295
 80020fe:	e009      	b.n	8002114 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8002100:	4b09      	ldr	r3, [pc, #36]	; (8002128 <_sbrk+0x64>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002106:	4b08      	ldr	r3, [pc, #32]	; (8002128 <_sbrk+0x64>)
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	4413      	add	r3, r2
 800210e:	4a06      	ldr	r2, [pc, #24]	; (8002128 <_sbrk+0x64>)
 8002110:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002112:	68fb      	ldr	r3, [r7, #12]
}
 8002114:	4618      	mov	r0, r3
 8002116:	371c      	adds	r7, #28
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr
 8002120:	20020000 	.word	0x20020000
 8002124:	00001000 	.word	0x00001000
 8002128:	20000248 	.word	0x20000248
 800212c:	20018a90 	.word	0x20018a90
 8002130:	20018a80 	.word	0x20018a80

08002134 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002138:	4b06      	ldr	r3, [pc, #24]	; (8002154 <SystemInit+0x20>)
 800213a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800213e:	4a05      	ldr	r2, [pc, #20]	; (8002154 <SystemInit+0x20>)
 8002140:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002144:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002148:	bf00      	nop
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr
 8002152:	bf00      	nop
 8002154:	e000ed00 	.word	0xe000ed00

08002158 <tcp_err2>:
/* create a struct to store data */
 static struct tcp_client_struct *esTx = 0;
 static struct tcp_pcb *pcbTx = 0;
int numarr[2];

static void tcp_err2(void *arg,err_t err){
 8002158:	b580      	push	{r7, lr}
 800215a:	b082      	sub	sp, #8
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
 8002160:	460b      	mov	r3, r1
 8002162:	70fb      	strb	r3, [r7, #3]

printf("connect error,!closed by core ");
 8002164:	4803      	ldr	r0, [pc, #12]	; (8002174 <tcp_err2+0x1c>)
 8002166:	f017 fed1 	bl	8019f0c <iprintf>


}
 800216a:	bf00      	nop
 800216c:	3708      	adds	r7, #8
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	0801bfe0 	.word	0x0801bfe0

08002178 <HAL_DCMI_FrameEventCallback>:


void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi2)
{
 8002178:	b480      	push	{r7}
 800217a:	b083      	sub	sp, #12
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
//		printf("miss %d %d\r\n",send_all,echo_run);
//	}



}
 8002180:	bf00      	nop
 8002182:	370c      	adds	r7, #12
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr

0800218c <send_poolsize>:
//
//}
//}


void send_poolsize(int counter) {
 800218c:	b590      	push	{r4, r7, lr}
 800218e:	b085      	sub	sp, #20
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]


//	clock_t start, finish;

	int counter_end =counter+ 3;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	3303      	adds	r3, #3
 8002198:	60fb      	str	r3, [r7, #12]

	if (counter_end>all_circle)
 800219a:	4b2a      	ldr	r3, [pc, #168]	; (8002244 <send_poolsize+0xb8>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	68fa      	ldr	r2, [r7, #12]
 80021a0:	429a      	cmp	r2, r3
 80021a2:	dd02      	ble.n	80021aa <send_poolsize+0x1e>
		counter_end=all_circle;
 80021a4:	4b27      	ldr	r3, [pc, #156]	; (8002244 <send_poolsize+0xb8>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	60fb      	str	r3, [r7, #12]
	int persize=1400;
 80021aa:	f44f 63af 	mov.w	r3, #1400	; 0x578
 80021ae:	60bb      	str	r3, [r7, #8]
	//printf("counter=%d,end=%d\r\n",counter,counter_end);

	while (counter < counter_end) {
 80021b0:	e03e      	b.n	8002230 <send_poolsize+0xa4>
		//the last one of the circles
		if(counter==(all_circle-1)){
 80021b2:	4b24      	ldr	r3, [pc, #144]	; (8002244 <send_poolsize+0xb8>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	3b01      	subs	r3, #1
 80021b8:	687a      	ldr	r2, [r7, #4]
 80021ba:	429a      	cmp	r2, r3
 80021bc:	d106      	bne.n	80021cc <send_poolsize+0x40>

			if(left_bytes!=0){
 80021be:	4b22      	ldr	r3, [pc, #136]	; (8002248 <send_poolsize+0xbc>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d002      	beq.n	80021cc <send_poolsize+0x40>
				persize=left_bytes;
 80021c6:	4b20      	ldr	r3, [pc, #128]	; (8002248 <send_poolsize+0xbc>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	60bb      	str	r3, [r7, #8]


		}
		//printf("send buff \r\n");

		esTx->p = pbuf_alloc(PBUF_RAW, persize, PBUF_POOL);
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	b29b      	uxth	r3, r3
 80021d0:	4a1e      	ldr	r2, [pc, #120]	; (800224c <send_poolsize+0xc0>)
 80021d2:	6814      	ldr	r4, [r2, #0]
 80021d4:	f44f 72c1 	mov.w	r2, #386	; 0x182
 80021d8:	4619      	mov	r1, r3
 80021da:	2000      	movs	r0, #0
 80021dc:	f00d fa50 	bl	800f680 <pbuf_alloc>
 80021e0:	4603      	mov	r3, r0
 80021e2:	60a3      	str	r3, [r4, #8]
		if(esTx->p!=NULL){
 80021e4:	4b19      	ldr	r3, [pc, #100]	; (800224c <send_poolsize+0xc0>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	689b      	ldr	r3, [r3, #8]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d020      	beq.n	8002230 <send_poolsize+0xa4>

		pbuf_take(esTx->p,testsram+1400*counter, persize);
 80021ee:	4b17      	ldr	r3, [pc, #92]	; (800224c <send_poolsize+0xc0>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	6898      	ldr	r0, [r3, #8]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	f44f 62af 	mov.w	r2, #1400	; 0x578
 80021fa:	fb02 f303 	mul.w	r3, r2, r3
 80021fe:	461a      	mov	r2, r3
 8002200:	4b13      	ldr	r3, [pc, #76]	; (8002250 <send_poolsize+0xc4>)
 8002202:	4413      	add	r3, r2
 8002204:	68ba      	ldr	r2, [r7, #8]
 8002206:	b292      	uxth	r2, r2
 8002208:	4619      	mov	r1, r3
 800220a:	f00d ff79 	bl	8010100 <pbuf_take>
		tcp_client_send(pcbTx, esTx);
 800220e:	4b11      	ldr	r3, [pc, #68]	; (8002254 <send_poolsize+0xc8>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4a0e      	ldr	r2, [pc, #56]	; (800224c <send_poolsize+0xc0>)
 8002214:	6812      	ldr	r2, [r2, #0]
 8002216:	4611      	mov	r1, r2
 8002218:	4618      	mov	r0, r3
 800221a:	f000 f951 	bl	80024c0 <tcp_client_send>
		counter++;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	3301      	adds	r3, #1
 8002222:	607b      	str	r3, [r7, #4]
		pbuf_free(esTx->p);
 8002224:	4b09      	ldr	r3, [pc, #36]	; (800224c <send_poolsize+0xc0>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	689b      	ldr	r3, [r3, #8]
 800222a:	4618      	mov	r0, r3
 800222c:	f00d fd0c 	bl	800fc48 <pbuf_free>
	while (counter < counter_end) {
 8002230:	687a      	ldr	r2, [r7, #4]
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	429a      	cmp	r2, r3
 8002236:	dbbc      	blt.n	80021b2 <send_poolsize+0x26>
//
//	finish=clock();
//	total_time=(int)(finish-start)/CLOCKS_PER_SEC;
//printf("send %d seconds\r\n",total_time);

}
 8002238:	bf00      	nop
 800223a:	bf00      	nop
 800223c:	3714      	adds	r7, #20
 800223e:	46bd      	mov	sp, r7
 8002240:	bd90      	pop	{r4, r7, pc}
 8002242:	bf00      	nop
 8002244:	20000228 	.word	0x20000228
 8002248:	2000022c 	.word	0x2000022c
 800224c:	2000024c 	.word	0x2000024c
 8002250:	68000000 	.word	0x68000000
 8002254:	20000250 	.word	0x20000250

08002258 <tcp_client_init>:
 1. Create TCP block.
 2. connect to the server
 3. start communicating
 */

void tcp_client_init(void) {
 8002258:	b580      	push	{r7, lr}
 800225a:	b084      	sub	sp, #16
 800225c:	af00      	add	r7, sp, #0
	/* 1. create new tcp pcb */
	struct tcp_pcb *tpcb;

	tpcb = tcp_new();
 800225e:	f00f fb47 	bl	80118f0 <tcp_new>
 8002262:	60f8      	str	r0, [r7, #12]

	/* 2. Connect to the server */
	ip_addr_t destIPADDR;
	IP_ADDR4(&destIPADDR, 192, 168, 1, 26);
 8002264:	4b10      	ldr	r3, [pc, #64]	; (80022a8 <tcp_client_init+0x50>)
 8002266:	607b      	str	r3, [r7, #4]
	err_t ok;
	//while(ok!= ERR_OK)
		ok=tcp_connect(tpcb, &destIPADDR, 12345, tcp_client_connected);
 8002268:	1d39      	adds	r1, r7, #4
 800226a:	4b10      	ldr	r3, [pc, #64]	; (80022ac <tcp_client_init+0x54>)
 800226c:	f243 0239 	movw	r2, #12345	; 0x3039
 8002270:	68f8      	ldr	r0, [r7, #12]
 8002272:	f00e fc01 	bl	8010a78 <tcp_connect>
 8002276:	4603      	mov	r3, r0
 8002278:	72fb      	strb	r3, [r7, #11]
		HAL_Delay(5000);
 800227a:	f241 3088 	movw	r0, #5000	; 0x1388
 800227e:	f000 fa0f 	bl	80026a0 <HAL_Delay>
		 printf("tpc address = %p\r\n,",tpcb);
 8002282:	68f9      	ldr	r1, [r7, #12]
 8002284:	480a      	ldr	r0, [pc, #40]	; (80022b0 <tcp_client_init+0x58>)
 8002286:	f017 fe41 	bl	8019f0c <iprintf>

		printf("connection result = %d \r\n",ok);
 800228a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800228e:	4619      	mov	r1, r3
 8002290:	4808      	ldr	r0, [pc, #32]	; (80022b4 <tcp_client_init+0x5c>)
 8002292:	f017 fe3b 	bl	8019f0c <iprintf>
		tcp_err(tpcb,tcp_err2);
 8002296:	4908      	ldr	r1, [pc, #32]	; (80022b8 <tcp_client_init+0x60>)
 8002298:	68f8      	ldr	r0, [r7, #12]
 800229a:	f00f fb87 	bl	80119ac <tcp_err>

}
 800229e:	bf00      	nop
 80022a0:	3710      	adds	r7, #16
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	1a01a8c0 	.word	0x1a01a8c0
 80022ac:	080022bd 	.word	0x080022bd
 80022b0:	0801c000 	.word	0x0801c000
 80022b4:	0801c014 	.word	0x0801c014
 80022b8:	08002159 	.word	0x08002159

080022bc <tcp_client_connected>:

/** This callback is called, when the client is connected to the server
 * Here we will initialise few other callbacks
 * and in the end, call the client handle function
 */
static err_t tcp_client_connected(void *arg, struct tcp_pcb *newpcb, err_t err) {
 80022bc:	b580      	push	{r7, lr}
 80022be:	b086      	sub	sp, #24
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	60f8      	str	r0, [r7, #12]
 80022c4:	60b9      	str	r1, [r7, #8]
 80022c6:	4613      	mov	r3, r2
 80022c8:	71fb      	strb	r3, [r7, #7]

	LWIP_UNUSED_ARG(arg);
	LWIP_UNUSED_ARG(err);

	/* allocate structure es to maintain tcp connection information */
	es = (struct tcp_client_struct*) mem_malloc(
 80022ca:	200c      	movs	r0, #12
 80022cc:	f00c fcec 	bl	800eca8 <mem_malloc>
 80022d0:	6138      	str	r0, [r7, #16]
			sizeof(struct tcp_client_struct));
	if (es != NULL) {
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d01f      	beq.n	8002318 <tcp_client_connected+0x5c>
		es->state = ES_CONNECTED;
 80022d8:	693b      	ldr	r3, [r7, #16]
 80022da:	2201      	movs	r2, #1
 80022dc:	701a      	strb	r2, [r3, #0]
		es->pcb = newpcb;
 80022de:	693b      	ldr	r3, [r7, #16]
 80022e0:	68ba      	ldr	r2, [r7, #8]
 80022e2:	605a      	str	r2, [r3, #4]
		es->retries = 0;
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	2200      	movs	r2, #0
 80022e8:	705a      	strb	r2, [r3, #1]
		es->p = NULL;
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	2200      	movs	r2, #0
 80022ee:	609a      	str	r2, [r3, #8]

		/* pass newly allocated es structure as argument to newpcb */
		tcp_arg(newpcb, es);
 80022f0:	6939      	ldr	r1, [r7, #16]
 80022f2:	68b8      	ldr	r0, [r7, #8]
 80022f4:	f00f fb04 	bl	8011900 <tcp_arg>

		/* initialize lwip tcp_recv callback function for newpcb  */
		tcp_recv(newpcb, tcp_client_recv);
 80022f8:	490d      	ldr	r1, [pc, #52]	; (8002330 <tcp_client_connected+0x74>)
 80022fa:	68b8      	ldr	r0, [r7, #8]
 80022fc:	f00f fb12 	bl	8011924 <tcp_recv>

		/* initialize lwip tcp_poll callback function for newpcb */
		tcp_poll(newpcb, tcp_client_poll, 0);
 8002300:	2200      	movs	r2, #0
 8002302:	490c      	ldr	r1, [pc, #48]	; (8002334 <tcp_client_connected+0x78>)
 8002304:	68b8      	ldr	r0, [r7, #8]
 8002306:	f00f fb73 	bl	80119f0 <tcp_poll>

		/* initialize LwIP tcp_sent callback function */
		//tcp_sent(newpcb, tcp_client_sent);

		/* handle the TCP data */
		tcp_client_handle(newpcb, es);
 800230a:	6939      	ldr	r1, [r7, #16]
 800230c:	68b8      	ldr	r0, [r7, #8]
 800230e:	f000 f915 	bl	800253c <tcp_client_handle>

		ret_err = ERR_OK;
 8002312:	2300      	movs	r3, #0
 8002314:	75fb      	strb	r3, [r7, #23]
 8002316:	e005      	b.n	8002324 <tcp_client_connected+0x68>
	} else {
		/*  close tcp connection */
		tcp_client_connection_close(newpcb, es);
 8002318:	6939      	ldr	r1, [r7, #16]
 800231a:	68b8      	ldr	r0, [r7, #8]
 800231c:	f000 f8e7 	bl	80024ee <tcp_client_connection_close>
		/* return memory error */
		ret_err = ERR_MEM;
 8002320:	23ff      	movs	r3, #255	; 0xff
 8002322:	75fb      	strb	r3, [r7, #23]
	}
	return ret_err;
 8002324:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002328:	4618      	mov	r0, r3
 800232a:	3718      	adds	r7, #24
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}
 8002330:	08002339 	.word	0x08002339
 8002334:	08002479 	.word	0x08002479

08002338 <tcp_client_recv>:

/** This callback is called, when the client receives some data from the server
 * if the data received is valid, we will handle the data in the client handle function
 */
static err_t tcp_client_recv(void *arg, struct tcp_pcb *tpcb, struct pbuf *p,
		err_t err) {
 8002338:	b580      	push	{r7, lr}
 800233a:	b088      	sub	sp, #32
 800233c:	af00      	add	r7, sp, #0
 800233e:	60f8      	str	r0, [r7, #12]
 8002340:	60b9      	str	r1, [r7, #8]
 8002342:	607a      	str	r2, [r7, #4]
 8002344:	70fb      	strb	r3, [r7, #3]
	struct tcp_client_struct *es;
	err_t ret_err;

	LWIP_ASSERT("arg != NULL", arg != NULL);
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d106      	bne.n	800235a <tcp_client_recv+0x22>
 800234c:	4b45      	ldr	r3, [pc, #276]	; (8002464 <tcp_client_recv+0x12c>)
 800234e:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8002352:	4945      	ldr	r1, [pc, #276]	; (8002468 <tcp_client_recv+0x130>)
 8002354:	4845      	ldr	r0, [pc, #276]	; (800246c <tcp_client_recv+0x134>)
 8002356:	f017 fdd9 	bl	8019f0c <iprintf>

	es = (struct tcp_client_struct*) arg;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	617b      	str	r3, [r7, #20]

	/* if we receive an empty tcp frame from server => close connection */
	if (p == NULL) {
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d10d      	bne.n	8002380 <tcp_client_recv+0x48>
		/* remote host closed connection */
		es->state = ES_CLOSING;
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	2203      	movs	r2, #3
 8002368:	701a      	strb	r2, [r3, #0]
		if (es->p == NULL) {
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	689b      	ldr	r3, [r3, #8]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d103      	bne.n	800237a <tcp_client_recv+0x42>
			/* we're done sending, close connection */
			tcp_client_connection_close(tpcb, es);
 8002372:	6979      	ldr	r1, [r7, #20]
 8002374:	68b8      	ldr	r0, [r7, #8]
 8002376:	f000 f8ba 	bl	80024ee <tcp_client_connection_close>
//      /* acknowledge received packet */
//      tcp_sent(tpcb, tcp_client_sent);
			/* send remaining data*/
//      tcp_client_send(tpcb, es);
		}
		ret_err = ERR_OK;
 800237a:	2300      	movs	r3, #0
 800237c:	77fb      	strb	r3, [r7, #31]
 800237e:	e06b      	b.n	8002458 <tcp_client_recv+0x120>
	}
	/* else : a non empty frame was received from server but for some reason err != ERR_OK */
	else if (err != ERR_OK) {
 8002380:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d00b      	beq.n	80023a0 <tcp_client_recv+0x68>
		/* free received pbuf*/
		if (p != NULL) {
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d005      	beq.n	800239a <tcp_client_recv+0x62>
			es->p = NULL;
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	2200      	movs	r2, #0
 8002392:	609a      	str	r2, [r3, #8]
			pbuf_free(p);
 8002394:	6878      	ldr	r0, [r7, #4]
 8002396:	f00d fc57 	bl	800fc48 <pbuf_free>
		}
		ret_err = err;
 800239a:	78fb      	ldrb	r3, [r7, #3]
 800239c:	77fb      	strb	r3, [r7, #31]
 800239e:	e05b      	b.n	8002458 <tcp_client_recv+0x120>
	} else if (es->state == ES_CONNECTED) {
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	781b      	ldrb	r3, [r3, #0]
 80023a4:	2b01      	cmp	r3, #1
 80023a6:	d136      	bne.n	8002416 <tcp_client_recv+0xde>
		/* store reference to incoming pbuf (chain) */
		//es->p = p;
		uint8_t num[4];
			for(int i=0;i<4;i++){
 80023a8:	2300      	movs	r3, #0
 80023aa:	61bb      	str	r3, [r7, #24]
 80023ac:	e00d      	b.n	80023ca <tcp_client_recv+0x92>
				//printf("%c",*((char *)p->payload+i));
				num[i]=*((char *)p->payload+i);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	685a      	ldr	r2, [r3, #4]
 80023b2:	69bb      	ldr	r3, [r7, #24]
 80023b4:	4413      	add	r3, r2
 80023b6:	7819      	ldrb	r1, [r3, #0]
 80023b8:	f107 0210 	add.w	r2, r7, #16
 80023bc:	69bb      	ldr	r3, [r7, #24]
 80023be:	4413      	add	r3, r2
 80023c0:	460a      	mov	r2, r1
 80023c2:	701a      	strb	r2, [r3, #0]
			for(int i=0;i<4;i++){
 80023c4:	69bb      	ldr	r3, [r7, #24]
 80023c6:	3301      	adds	r3, #1
 80023c8:	61bb      	str	r3, [r7, #24]
 80023ca:	69bb      	ldr	r3, [r7, #24]
 80023cc:	2b03      	cmp	r3, #3
 80023ce:	ddee      	ble.n	80023ae <tcp_client_recv+0x76>

		}
		resend_no=num[0]+num[1]+num[2]+num[3];
 80023d0:	7c3b      	ldrb	r3, [r7, #16]
 80023d2:	461a      	mov	r2, r3
 80023d4:	7c7b      	ldrb	r3, [r7, #17]
 80023d6:	4413      	add	r3, r2
 80023d8:	7cba      	ldrb	r2, [r7, #18]
 80023da:	4413      	add	r3, r2
 80023dc:	7cfa      	ldrb	r2, [r7, #19]
 80023de:	4413      	add	r3, r2
 80023e0:	4a23      	ldr	r2, [pc, #140]	; (8002470 <tcp_client_recv+0x138>)
 80023e2:	6013      	str	r3, [r2, #0]
			resend_no-=all_circle+1;
 80023e4:	4b22      	ldr	r3, [pc, #136]	; (8002470 <tcp_client_recv+0x138>)
 80023e6:	681a      	ldr	r2, [r3, #0]
 80023e8:	4b22      	ldr	r3, [pc, #136]	; (8002474 <tcp_client_recv+0x13c>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	3301      	adds	r3, #1
 80023ee:	1ad3      	subs	r3, r2, r3
 80023f0:	4a1f      	ldr	r2, [pc, #124]	; (8002470 <tcp_client_recv+0x138>)
 80023f2:	6013      	str	r3, [r2, #0]
		// tcp_sent has already been initialized in the beginning.
//    /* initialize LwIP tcp_sent callback function */
//    tcp_sent(tpcb, tcp_client_sent);


			send_poolsize(resend_no);
 80023f4:	4b1e      	ldr	r3, [pc, #120]	; (8002470 <tcp_client_recv+0x138>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4618      	mov	r0, r3
 80023fa:	f7ff fec7 	bl	800218c <send_poolsize>

		/* Acknowledge the received data */
		tcp_recved(tpcb, p->tot_len);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	891b      	ldrh	r3, [r3, #8]
 8002402:	4619      	mov	r1, r3
 8002404:	68b8      	ldr	r0, [r7, #8]
 8002406:	f00e fa9f 	bl	8010948 <tcp_recved>

		/* handle the received data */
		pbuf_free(p);
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	f00d fc1c 	bl	800fc48 <pbuf_free>


		ret_err = ERR_OK;
 8002410:	2300      	movs	r3, #0
 8002412:	77fb      	strb	r3, [r7, #31]
 8002414:	e020      	b.n	8002458 <tcp_client_recv+0x120>
	} else if (es->state == ES_CLOSING) {
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	781b      	ldrb	r3, [r3, #0]
 800241a:	2b03      	cmp	r3, #3
 800241c:	d10e      	bne.n	800243c <tcp_client_recv+0x104>
		/* odd case, remote side closing twice, trash data */
		tcp_recved(tpcb, p->tot_len);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	891b      	ldrh	r3, [r3, #8]
 8002422:	4619      	mov	r1, r3
 8002424:	68b8      	ldr	r0, [r7, #8]
 8002426:	f00e fa8f 	bl	8010948 <tcp_recved>
		es->p = NULL;
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	2200      	movs	r2, #0
 800242e:	609a      	str	r2, [r3, #8]
		pbuf_free(p);
 8002430:	6878      	ldr	r0, [r7, #4]
 8002432:	f00d fc09 	bl	800fc48 <pbuf_free>
		ret_err = ERR_OK;
 8002436:	2300      	movs	r3, #0
 8002438:	77fb      	strb	r3, [r7, #31]
 800243a:	e00d      	b.n	8002458 <tcp_client_recv+0x120>
	} else {
		/* unknown es->state, trash data  */
		tcp_recved(tpcb, p->tot_len);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	891b      	ldrh	r3, [r3, #8]
 8002440:	4619      	mov	r1, r3
 8002442:	68b8      	ldr	r0, [r7, #8]
 8002444:	f00e fa80 	bl	8010948 <tcp_recved>
		es->p = NULL;
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	2200      	movs	r2, #0
 800244c:	609a      	str	r2, [r3, #8]
		pbuf_free(p);
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	f00d fbfa 	bl	800fc48 <pbuf_free>
		ret_err = ERR_OK;
 8002454:	2300      	movs	r3, #0
 8002456:	77fb      	strb	r3, [r7, #31]
	}
	return ret_err;
 8002458:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800245c:	4618      	mov	r0, r3
 800245e:	3720      	adds	r7, #32
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}
 8002464:	0801c030 	.word	0x0801c030
 8002468:	0801c04c 	.word	0x0801c04c
 800246c:	0801c058 	.word	0x0801c058
 8002470:	20000230 	.word	0x20000230
 8002474:	20000228 	.word	0x20000228

08002478 <tcp_client_poll>:

static err_t tcp_client_poll(void *arg, struct tcp_pcb *tpcb) {
 8002478:	b580      	push	{r7, lr}
 800247a:	b084      	sub	sp, #16
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
 8002480:	6039      	str	r1, [r7, #0]
	err_t ret_err;
	struct tcp_client_struct *es;

	es = (struct tcp_client_struct*) arg;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	60bb      	str	r3, [r7, #8]
	if (es != NULL) {
 8002486:	68bb      	ldr	r3, [r7, #8]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d00e      	beq.n	80024aa <tcp_client_poll+0x32>
		if (es->p != NULL) {
 800248c:	68bb      	ldr	r3, [r7, #8]
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d107      	bne.n	80024a4 <tcp_client_poll+0x2c>
//      tcp_sent(tpcb, tcp_client_sent);
			/* there is a remaining pbuf (chain) , try to send data */
//      tcp_client_send(tpcb, es);
		} else {
			/* no remaining pbuf (chain)  */
			if (es->state == ES_CLOSING) {
 8002494:	68bb      	ldr	r3, [r7, #8]
 8002496:	781b      	ldrb	r3, [r3, #0]
 8002498:	2b03      	cmp	r3, #3
 800249a:	d103      	bne.n	80024a4 <tcp_client_poll+0x2c>
				/*  close tcp connection */
				tcp_client_connection_close(tpcb, es);
 800249c:	68b9      	ldr	r1, [r7, #8]
 800249e:	6838      	ldr	r0, [r7, #0]
 80024a0:	f000 f825 	bl	80024ee <tcp_client_connection_close>
			}
		}
		ret_err = ERR_OK;
 80024a4:	2300      	movs	r3, #0
 80024a6:	73fb      	strb	r3, [r7, #15]
 80024a8:	e004      	b.n	80024b4 <tcp_client_poll+0x3c>
	} else {
		/* nothing to be done */
		tcp_abort(tpcb);
 80024aa:	6838      	ldr	r0, [r7, #0]
 80024ac:	f00e f9e6 	bl	801087c <tcp_abort>
		ret_err = ERR_ABRT;
 80024b0:	23f3      	movs	r3, #243	; 0xf3
 80024b2:	73fb      	strb	r3, [r7, #15]
	}
	return ret_err;
 80024b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3710      	adds	r7, #16
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}

080024c0 <tcp_client_send>:
	return ERR_OK;
}

/** A function to send the data to the server
 */
static void tcp_client_send(struct tcp_pcb *tpcb,struct tcp_client_struct*es) {
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b084      	sub	sp, #16
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
 80024c8:	6039      	str	r1, [r7, #0]
	  struct pbuf *ptr;


	    /* get pointer on pbuf from es structure */
	    ptr = es->p;
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	60fb      	str	r3, [r7, #12]


	tcp_write(tpcb, ptr->payload, ptr->len, 1);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	6859      	ldr	r1, [r3, #4]
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	895a      	ldrh	r2, [r3, #10]
 80024d8:	2301      	movs	r3, #1
 80024da:	6878      	ldr	r0, [r7, #4]
 80024dc:	f012 f93a 	bl	8014754 <tcp_write>


	tcp_output(tpcb);
 80024e0:	6878      	ldr	r0, [r7, #4]
 80024e2:	f012 ff23 	bl	801532c <tcp_output>



}
 80024e6:	bf00      	nop
 80024e8:	3710      	adds	r7, #16
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}

080024ee <tcp_client_connection_close>:


static void tcp_client_connection_close(struct tcp_pcb *tpcb,
		struct tcp_client_struct *es) {
 80024ee:	b580      	push	{r7, lr}
 80024f0:	b082      	sub	sp, #8
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	6078      	str	r0, [r7, #4]
 80024f6:	6039      	str	r1, [r7, #0]

	/* remove all callbacks */
	tcp_arg(tpcb, NULL);
 80024f8:	2100      	movs	r1, #0
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f00f fa00 	bl	8011900 <tcp_arg>
	tcp_sent(tpcb, NULL);
 8002500:	2100      	movs	r1, #0
 8002502:	6878      	ldr	r0, [r7, #4]
 8002504:	f00f fa30 	bl	8011968 <tcp_sent>
	tcp_recv(tpcb, NULL);
 8002508:	2100      	movs	r1, #0
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	f00f fa0a 	bl	8011924 <tcp_recv>
	tcp_err(tpcb, NULL);
 8002510:	2100      	movs	r1, #0
 8002512:	6878      	ldr	r0, [r7, #4]
 8002514:	f00f fa4a 	bl	80119ac <tcp_err>
	tcp_poll(tpcb, NULL, 0);
 8002518:	2200      	movs	r2, #0
 800251a:	2100      	movs	r1, #0
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	f00f fa67 	bl	80119f0 <tcp_poll>

	/* delete es structure */
	if (es != NULL) {
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d002      	beq.n	800252e <tcp_client_connection_close+0x40>
		mem_free(es);
 8002528:	6838      	ldr	r0, [r7, #0]
 800252a:	f00c fa51 	bl	800e9d0 <mem_free>
	}

	/* close tcp connection */
	tcp_close(tpcb);
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	f00e f8ba 	bl	80106a8 <tcp_close>
}
 8002534:	bf00      	nop
 8002536:	3708      	adds	r7, #8
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}

0800253c <tcp_client_handle>:

/* Handle the incoming TCP Data */

static void tcp_client_handle(struct tcp_pcb *tpcb,
		struct tcp_client_struct *es) {
 800253c:	b480      	push	{r7}
 800253e:	b083      	sub	sp, #12
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
 8002544:	6039      	str	r1, [r7, #0]
	/* Extract the IP */

//	esTx->state = es->state;
//	esTx->pcb = es->pcb;
//	esTx->p = es->p;
	esTx = es;
 8002546:	4a06      	ldr	r2, [pc, #24]	; (8002560 <tcp_client_handle+0x24>)
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	6013      	str	r3, [r2, #0]
	pcbTx = tpcb;
 800254c:	4a05      	ldr	r2, [pc, #20]	; (8002564 <tcp_client_handle+0x28>)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6013      	str	r3, [r2, #0]

}
 8002552:	bf00      	nop
 8002554:	370c      	adds	r7, #12
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr
 800255e:	bf00      	nop
 8002560:	2000024c 	.word	0x2000024c
 8002564:	20000250 	.word	0x20000250

08002568 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002568:	f8df d034 	ldr.w	sp, [pc, #52]	; 80025a0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800256c:	480d      	ldr	r0, [pc, #52]	; (80025a4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800256e:	490e      	ldr	r1, [pc, #56]	; (80025a8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002570:	4a0e      	ldr	r2, [pc, #56]	; (80025ac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002572:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002574:	e002      	b.n	800257c <LoopCopyDataInit>

08002576 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002576:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002578:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800257a:	3304      	adds	r3, #4

0800257c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800257c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800257e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002580:	d3f9      	bcc.n	8002576 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002582:	4a0b      	ldr	r2, [pc, #44]	; (80025b0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002584:	4c0b      	ldr	r4, [pc, #44]	; (80025b4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002586:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002588:	e001      	b.n	800258e <LoopFillZerobss>

0800258a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800258a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800258c:	3204      	adds	r2, #4

0800258e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800258e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002590:	d3fb      	bcc.n	800258a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002592:	f7ff fdcf 	bl	8002134 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002596:	f016 ff4d 	bl	8019434 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800259a:	f7fe fc81 	bl	8000ea0 <main>
  bx  lr    
 800259e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80025a0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80025a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025a8:	2000020c 	.word	0x2000020c
  ldr r2, =_sidata
 80025ac:	0801f778 	.word	0x0801f778
  ldr r2, =_sbss
 80025b0:	2000020c 	.word	0x2000020c
  ldr r4, =_ebss
 80025b4:	20018a90 	.word	0x20018a90

080025b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80025b8:	e7fe      	b.n	80025b8 <ADC_IRQHandler>
	...

080025bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80025c0:	4b0e      	ldr	r3, [pc, #56]	; (80025fc <HAL_Init+0x40>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a0d      	ldr	r2, [pc, #52]	; (80025fc <HAL_Init+0x40>)
 80025c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80025ca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80025cc:	4b0b      	ldr	r3, [pc, #44]	; (80025fc <HAL_Init+0x40>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a0a      	ldr	r2, [pc, #40]	; (80025fc <HAL_Init+0x40>)
 80025d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80025d6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025d8:	4b08      	ldr	r3, [pc, #32]	; (80025fc <HAL_Init+0x40>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4a07      	ldr	r2, [pc, #28]	; (80025fc <HAL_Init+0x40>)
 80025de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025e4:	2003      	movs	r0, #3
 80025e6:	f000 f94f 	bl	8002888 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025ea:	200f      	movs	r0, #15
 80025ec:	f000 f808 	bl	8002600 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025f0:	f7ff fa78 	bl	8001ae4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025f4:	2300      	movs	r3, #0
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	40023c00 	.word	0x40023c00

08002600 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b082      	sub	sp, #8
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002608:	4b12      	ldr	r3, [pc, #72]	; (8002654 <HAL_InitTick+0x54>)
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	4b12      	ldr	r3, [pc, #72]	; (8002658 <HAL_InitTick+0x58>)
 800260e:	781b      	ldrb	r3, [r3, #0]
 8002610:	4619      	mov	r1, r3
 8002612:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002616:	fbb3 f3f1 	udiv	r3, r3, r1
 800261a:	fbb2 f3f3 	udiv	r3, r2, r3
 800261e:	4618      	mov	r0, r3
 8002620:	f000 f967 	bl	80028f2 <HAL_SYSTICK_Config>
 8002624:	4603      	mov	r3, r0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d001      	beq.n	800262e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800262a:	2301      	movs	r3, #1
 800262c:	e00e      	b.n	800264c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2b0f      	cmp	r3, #15
 8002632:	d80a      	bhi.n	800264a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002634:	2200      	movs	r2, #0
 8002636:	6879      	ldr	r1, [r7, #4]
 8002638:	f04f 30ff 	mov.w	r0, #4294967295
 800263c:	f000 f92f 	bl	800289e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002640:	4a06      	ldr	r2, [pc, #24]	; (800265c <HAL_InitTick+0x5c>)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002646:	2300      	movs	r3, #0
 8002648:	e000      	b.n	800264c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
}
 800264c:	4618      	mov	r0, r3
 800264e:	3708      	adds	r7, #8
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	20000004 	.word	0x20000004
 8002658:	2000000c 	.word	0x2000000c
 800265c:	20000008 	.word	0x20000008

08002660 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002660:	b480      	push	{r7}
 8002662:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002664:	4b06      	ldr	r3, [pc, #24]	; (8002680 <HAL_IncTick+0x20>)
 8002666:	781b      	ldrb	r3, [r3, #0]
 8002668:	461a      	mov	r2, r3
 800266a:	4b06      	ldr	r3, [pc, #24]	; (8002684 <HAL_IncTick+0x24>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4413      	add	r3, r2
 8002670:	4a04      	ldr	r2, [pc, #16]	; (8002684 <HAL_IncTick+0x24>)
 8002672:	6013      	str	r3, [r2, #0]
}
 8002674:	bf00      	nop
 8002676:	46bd      	mov	sp, r7
 8002678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267c:	4770      	bx	lr
 800267e:	bf00      	nop
 8002680:	2000000c 	.word	0x2000000c
 8002684:	20002580 	.word	0x20002580

08002688 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002688:	b480      	push	{r7}
 800268a:	af00      	add	r7, sp, #0
  return uwTick;
 800268c:	4b03      	ldr	r3, [pc, #12]	; (800269c <HAL_GetTick+0x14>)
 800268e:	681b      	ldr	r3, [r3, #0]
}
 8002690:	4618      	mov	r0, r3
 8002692:	46bd      	mov	sp, r7
 8002694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002698:	4770      	bx	lr
 800269a:	bf00      	nop
 800269c:	20002580 	.word	0x20002580

080026a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b084      	sub	sp, #16
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026a8:	f7ff ffee 	bl	8002688 <HAL_GetTick>
 80026ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026b8:	d005      	beq.n	80026c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026ba:	4b0a      	ldr	r3, [pc, #40]	; (80026e4 <HAL_Delay+0x44>)
 80026bc:	781b      	ldrb	r3, [r3, #0]
 80026be:	461a      	mov	r2, r3
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	4413      	add	r3, r2
 80026c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80026c6:	bf00      	nop
 80026c8:	f7ff ffde 	bl	8002688 <HAL_GetTick>
 80026cc:	4602      	mov	r2, r0
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	68fa      	ldr	r2, [r7, #12]
 80026d4:	429a      	cmp	r2, r3
 80026d6:	d8f7      	bhi.n	80026c8 <HAL_Delay+0x28>
  {
  }
}
 80026d8:	bf00      	nop
 80026da:	bf00      	nop
 80026dc:	3710      	adds	r7, #16
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	2000000c 	.word	0x2000000c

080026e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b085      	sub	sp, #20
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	f003 0307 	and.w	r3, r3, #7
 80026f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026f8:	4b0c      	ldr	r3, [pc, #48]	; (800272c <__NVIC_SetPriorityGrouping+0x44>)
 80026fa:	68db      	ldr	r3, [r3, #12]
 80026fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026fe:	68ba      	ldr	r2, [r7, #8]
 8002700:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002704:	4013      	ands	r3, r2
 8002706:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002710:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002714:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002718:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800271a:	4a04      	ldr	r2, [pc, #16]	; (800272c <__NVIC_SetPriorityGrouping+0x44>)
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	60d3      	str	r3, [r2, #12]
}
 8002720:	bf00      	nop
 8002722:	3714      	adds	r7, #20
 8002724:	46bd      	mov	sp, r7
 8002726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272a:	4770      	bx	lr
 800272c:	e000ed00 	.word	0xe000ed00

08002730 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002730:	b480      	push	{r7}
 8002732:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002734:	4b04      	ldr	r3, [pc, #16]	; (8002748 <__NVIC_GetPriorityGrouping+0x18>)
 8002736:	68db      	ldr	r3, [r3, #12]
 8002738:	0a1b      	lsrs	r3, r3, #8
 800273a:	f003 0307 	and.w	r3, r3, #7
}
 800273e:	4618      	mov	r0, r3
 8002740:	46bd      	mov	sp, r7
 8002742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002746:	4770      	bx	lr
 8002748:	e000ed00 	.word	0xe000ed00

0800274c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	4603      	mov	r3, r0
 8002754:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002756:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800275a:	2b00      	cmp	r3, #0
 800275c:	db0b      	blt.n	8002776 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800275e:	79fb      	ldrb	r3, [r7, #7]
 8002760:	f003 021f 	and.w	r2, r3, #31
 8002764:	4907      	ldr	r1, [pc, #28]	; (8002784 <__NVIC_EnableIRQ+0x38>)
 8002766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800276a:	095b      	lsrs	r3, r3, #5
 800276c:	2001      	movs	r0, #1
 800276e:	fa00 f202 	lsl.w	r2, r0, r2
 8002772:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002776:	bf00      	nop
 8002778:	370c      	adds	r7, #12
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr
 8002782:	bf00      	nop
 8002784:	e000e100 	.word	0xe000e100

08002788 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002788:	b480      	push	{r7}
 800278a:	b083      	sub	sp, #12
 800278c:	af00      	add	r7, sp, #0
 800278e:	4603      	mov	r3, r0
 8002790:	6039      	str	r1, [r7, #0]
 8002792:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002794:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002798:	2b00      	cmp	r3, #0
 800279a:	db0a      	blt.n	80027b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	b2da      	uxtb	r2, r3
 80027a0:	490c      	ldr	r1, [pc, #48]	; (80027d4 <__NVIC_SetPriority+0x4c>)
 80027a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027a6:	0112      	lsls	r2, r2, #4
 80027a8:	b2d2      	uxtb	r2, r2
 80027aa:	440b      	add	r3, r1
 80027ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027b0:	e00a      	b.n	80027c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	b2da      	uxtb	r2, r3
 80027b6:	4908      	ldr	r1, [pc, #32]	; (80027d8 <__NVIC_SetPriority+0x50>)
 80027b8:	79fb      	ldrb	r3, [r7, #7]
 80027ba:	f003 030f 	and.w	r3, r3, #15
 80027be:	3b04      	subs	r3, #4
 80027c0:	0112      	lsls	r2, r2, #4
 80027c2:	b2d2      	uxtb	r2, r2
 80027c4:	440b      	add	r3, r1
 80027c6:	761a      	strb	r2, [r3, #24]
}
 80027c8:	bf00      	nop
 80027ca:	370c      	adds	r7, #12
 80027cc:	46bd      	mov	sp, r7
 80027ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d2:	4770      	bx	lr
 80027d4:	e000e100 	.word	0xe000e100
 80027d8:	e000ed00 	.word	0xe000ed00

080027dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027dc:	b480      	push	{r7}
 80027de:	b089      	sub	sp, #36	; 0x24
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	60f8      	str	r0, [r7, #12]
 80027e4:	60b9      	str	r1, [r7, #8]
 80027e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	f003 0307 	and.w	r3, r3, #7
 80027ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027f0:	69fb      	ldr	r3, [r7, #28]
 80027f2:	f1c3 0307 	rsb	r3, r3, #7
 80027f6:	2b04      	cmp	r3, #4
 80027f8:	bf28      	it	cs
 80027fa:	2304      	movcs	r3, #4
 80027fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027fe:	69fb      	ldr	r3, [r7, #28]
 8002800:	3304      	adds	r3, #4
 8002802:	2b06      	cmp	r3, #6
 8002804:	d902      	bls.n	800280c <NVIC_EncodePriority+0x30>
 8002806:	69fb      	ldr	r3, [r7, #28]
 8002808:	3b03      	subs	r3, #3
 800280a:	e000      	b.n	800280e <NVIC_EncodePriority+0x32>
 800280c:	2300      	movs	r3, #0
 800280e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002810:	f04f 32ff 	mov.w	r2, #4294967295
 8002814:	69bb      	ldr	r3, [r7, #24]
 8002816:	fa02 f303 	lsl.w	r3, r2, r3
 800281a:	43da      	mvns	r2, r3
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	401a      	ands	r2, r3
 8002820:	697b      	ldr	r3, [r7, #20]
 8002822:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002824:	f04f 31ff 	mov.w	r1, #4294967295
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	fa01 f303 	lsl.w	r3, r1, r3
 800282e:	43d9      	mvns	r1, r3
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002834:	4313      	orrs	r3, r2
         );
}
 8002836:	4618      	mov	r0, r3
 8002838:	3724      	adds	r7, #36	; 0x24
 800283a:	46bd      	mov	sp, r7
 800283c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002840:	4770      	bx	lr
	...

08002844 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b082      	sub	sp, #8
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	3b01      	subs	r3, #1
 8002850:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002854:	d301      	bcc.n	800285a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002856:	2301      	movs	r3, #1
 8002858:	e00f      	b.n	800287a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800285a:	4a0a      	ldr	r2, [pc, #40]	; (8002884 <SysTick_Config+0x40>)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	3b01      	subs	r3, #1
 8002860:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002862:	210f      	movs	r1, #15
 8002864:	f04f 30ff 	mov.w	r0, #4294967295
 8002868:	f7ff ff8e 	bl	8002788 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800286c:	4b05      	ldr	r3, [pc, #20]	; (8002884 <SysTick_Config+0x40>)
 800286e:	2200      	movs	r2, #0
 8002870:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002872:	4b04      	ldr	r3, [pc, #16]	; (8002884 <SysTick_Config+0x40>)
 8002874:	2207      	movs	r2, #7
 8002876:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002878:	2300      	movs	r3, #0
}
 800287a:	4618      	mov	r0, r3
 800287c:	3708      	adds	r7, #8
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	e000e010 	.word	0xe000e010

08002888 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b082      	sub	sp, #8
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002890:	6878      	ldr	r0, [r7, #4]
 8002892:	f7ff ff29 	bl	80026e8 <__NVIC_SetPriorityGrouping>
}
 8002896:	bf00      	nop
 8002898:	3708      	adds	r7, #8
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}

0800289e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800289e:	b580      	push	{r7, lr}
 80028a0:	b086      	sub	sp, #24
 80028a2:	af00      	add	r7, sp, #0
 80028a4:	4603      	mov	r3, r0
 80028a6:	60b9      	str	r1, [r7, #8]
 80028a8:	607a      	str	r2, [r7, #4]
 80028aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028ac:	2300      	movs	r3, #0
 80028ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028b0:	f7ff ff3e 	bl	8002730 <__NVIC_GetPriorityGrouping>
 80028b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028b6:	687a      	ldr	r2, [r7, #4]
 80028b8:	68b9      	ldr	r1, [r7, #8]
 80028ba:	6978      	ldr	r0, [r7, #20]
 80028bc:	f7ff ff8e 	bl	80027dc <NVIC_EncodePriority>
 80028c0:	4602      	mov	r2, r0
 80028c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028c6:	4611      	mov	r1, r2
 80028c8:	4618      	mov	r0, r3
 80028ca:	f7ff ff5d 	bl	8002788 <__NVIC_SetPriority>
}
 80028ce:	bf00      	nop
 80028d0:	3718      	adds	r7, #24
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}

080028d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028d6:	b580      	push	{r7, lr}
 80028d8:	b082      	sub	sp, #8
 80028da:	af00      	add	r7, sp, #0
 80028dc:	4603      	mov	r3, r0
 80028de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e4:	4618      	mov	r0, r3
 80028e6:	f7ff ff31 	bl	800274c <__NVIC_EnableIRQ>
}
 80028ea:	bf00      	nop
 80028ec:	3708      	adds	r7, #8
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}

080028f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028f2:	b580      	push	{r7, lr}
 80028f4:	b082      	sub	sp, #8
 80028f6:	af00      	add	r7, sp, #0
 80028f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028fa:	6878      	ldr	r0, [r7, #4]
 80028fc:	f7ff ffa2 	bl	8002844 <SysTick_Config>
 8002900:	4603      	mov	r3, r0
}
 8002902:	4618      	mov	r0, r3
 8002904:	3708      	adds	r7, #8
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
	...

0800290c <HAL_DCMI_Start_DMA>:
  * @param  pData     The destination memory Buffer address (LCD Frame buffer).
  * @param  Length    The length of capture to be transferred.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Start_DMA(DCMI_HandleTypeDef* hdcmi, uint32_t DCMI_Mode, uint32_t pData, uint32_t Length)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b088      	sub	sp, #32
 8002910:	af02      	add	r7, sp, #8
 8002912:	60f8      	str	r0, [r7, #12]
 8002914:	60b9      	str	r1, [r7, #8]
 8002916:	607a      	str	r2, [r7, #4]
 8002918:	603b      	str	r3, [r7, #0]
  /* Initialize the second memory address */
  uint32_t SecondMemAddress = 0U;
 800291a:	2300      	movs	r3, #0
 800291c:	617b      	str	r3, [r7, #20]

  /* Check function parameters */
  assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

  /* Process Locked */
  __HAL_LOCK(hdcmi);
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002924:	2b01      	cmp	r3, #1
 8002926:	d101      	bne.n	800292c <HAL_DCMI_Start_DMA+0x20>
 8002928:	2302      	movs	r3, #2
 800292a:	e086      	b.n	8002a3a <HAL_DCMI_Start_DMA+0x12e>
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	2201      	movs	r2, #1
 8002930:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	2202      	movs	r2, #2
 8002938:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  
  /* Enable DCMI by setting DCMIEN bit */
  __HAL_DCMI_ENABLE(hdcmi);
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800294a:	601a      	str	r2, [r3, #0]

  /* Configure the DCMI Mode */
  hdcmi->Instance->CR &= ~(DCMI_CR_CM);
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f022 0202 	bic.w	r2, r2, #2
 800295a:	601a      	str	r2, [r3, #0]
  hdcmi->Instance->CR |=  (uint32_t)(DCMI_Mode);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	6819      	ldr	r1, [r3, #0]
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	68ba      	ldr	r2, [r7, #8]
 8002968:	430a      	orrs	r2, r1
 800296a:	601a      	str	r2, [r3, #0]

  /* Set the DMA memory0 conversion complete callback */
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAXferCplt;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002970:	4a34      	ldr	r2, [pc, #208]	; (8002a44 <HAL_DCMI_Start_DMA+0x138>)
 8002972:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002978:	4a33      	ldr	r2, [pc, #204]	; (8002a48 <HAL_DCMI_Start_DMA+0x13c>)
 800297a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the dma abort callback */
  hdcmi->DMA_Handle->XferAbortCallback = NULL;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002980:	2200      	movs	r2, #0
 8002982:	651a      	str	r2, [r3, #80]	; 0x50
  
  /* Reset transfer counters value */ 
  hdcmi->XferCount = 0U;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	2200      	movs	r2, #0
 8002988:	629a      	str	r2, [r3, #40]	; 0x28
  hdcmi->XferTransferNumber = 0U;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	2200      	movs	r2, #0
 800298e:	631a      	str	r2, [r3, #48]	; 0x30

  if(Length <= 0xFFFFU)
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002996:	d20a      	bcs.n	80029ae <HAL_DCMI_Start_DMA+0xa2>
  {
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, Length);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	3328      	adds	r3, #40	; 0x28
 80029a2:	4619      	mov	r1, r3
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	687a      	ldr	r2, [r7, #4]
 80029a8:	f000 fb3a 	bl	8003020 <HAL_DMA_Start_IT>
 80029ac:	e038      	b.n	8002a20 <HAL_DCMI_Start_DMA+0x114>
  }
  else /* DCMI_DOUBLE_BUFFER Mode */
  {
    /* Set the DMA memory1 conversion complete callback */
    hdcmi->DMA_Handle->XferM1CpltCallback = DCMI_DMAXferCplt;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029b2:	4a24      	ldr	r2, [pc, #144]	; (8002a44 <HAL_DCMI_Start_DMA+0x138>)
 80029b4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize transfer parameters */
    hdcmi->XferCount = 1U;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	2201      	movs	r2, #1
 80029ba:	629a      	str	r2, [r3, #40]	; 0x28
    hdcmi->XferSize = Length;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	683a      	ldr	r2, [r7, #0]
 80029c0:	62da      	str	r2, [r3, #44]	; 0x2c
    hdcmi->pBuffPtr = pData;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	687a      	ldr	r2, [r7, #4]
 80029c6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Get the number of buffer */
    while(hdcmi->XferSize > 0xFFFFU)
 80029c8:	e009      	b.n	80029de <HAL_DCMI_Start_DMA+0xd2>
    {
      hdcmi->XferSize = (hdcmi->XferSize/2U);
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029ce:	085a      	lsrs	r2, r3, #1
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	62da      	str	r2, [r3, #44]	; 0x2c
      hdcmi->XferCount = hdcmi->XferCount*2U;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029d8:	005a      	lsls	r2, r3, #1
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	629a      	str	r2, [r3, #40]	; 0x28
    while(hdcmi->XferSize > 0xFFFFU)
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029e6:	d2f0      	bcs.n	80029ca <HAL_DCMI_Start_DMA+0xbe>
    }

    /* Update DCMI counter  and transfer number*/
    hdcmi->XferCount = (hdcmi->XferCount - 2U);
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029ec:	1e9a      	subs	r2, r3, #2
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	629a      	str	r2, [r3, #40]	; 0x28
    hdcmi->XferTransferNumber = hdcmi->XferCount;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Update second memory address */
    SecondMemAddress = (uint32_t)(pData + (4U*hdcmi->XferSize));
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029fe:	009b      	lsls	r3, r3, #2
 8002a00:	687a      	ldr	r2, [r7, #4]
 8002a02:	4413      	add	r3, r2
 8002a04:	617b      	str	r3, [r7, #20]

    /* Start DMA multi buffer transfer */
    HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, SecondMemAddress, hdcmi->XferSize);
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	3328      	adds	r3, #40	; 0x28
 8002a10:	4619      	mov	r1, r3
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a16:	9300      	str	r3, [sp, #0]
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	687a      	ldr	r2, [r7, #4]
 8002a1c:	f000 fe54 	bl	80036c8 <HAL_DMAEx_MultiBufferStart_IT>
  }

  /* Enable Capture */
  hdcmi->Instance->CR |= DCMI_CR_CAPTURE;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f042 0201 	orr.w	r2, r2, #1
 8002a2e:	601a      	str	r2, [r3, #0]

  /* Release Lock */
  __HAL_UNLOCK(hdcmi);
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	2200      	movs	r2, #0
 8002a34:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Return function status */
  return HAL_OK;
 8002a38:	2300      	movs	r3, #0
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3718      	adds	r7, #24
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	08002c93 	.word	0x08002c93
 8002a48:	08002dbd 	.word	0x08002dbd

08002a4c <HAL_DCMI_IRQHandler>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for the DCMI.
  * @retval None
  */
void HAL_DCMI_IRQHandler(DCMI_HandleTypeDef *hdcmi)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b084      	sub	sp, #16
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  uint32_t isr_value = READ_REG(hdcmi->Instance->MISR);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	691b      	ldr	r3, [r3, #16]
 8002a5a:	60fb      	str	r3, [r7, #12]

  /* Synchronization error interrupt management *******************************/
  if((isr_value & DCMI_FLAG_ERRRI) == DCMI_FLAG_ERRRI)
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	f003 0304 	and.w	r3, r3, #4
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d016      	beq.n	8002a94 <HAL_DCMI_IRQHandler+0x48>
  {
    /* Clear the Synchronization error flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_ERRRI);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	2204      	movs	r2, #4
 8002a6c:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_SYNC;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a72:	f043 0202 	orr.w	r2, r3, #2
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2204      	movs	r2, #4
 8002a7e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    
    /* Set the synchronization error callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a86:	4a2f      	ldr	r2, [pc, #188]	; (8002b44 <HAL_DCMI_IRQHandler+0xf8>)
 8002a88:	651a      	str	r2, [r3, #80]	; 0x50

    /* Abort the DMA Transfer */
    HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f000 fb8e 	bl	80031b0 <HAL_DMA_Abort_IT>
  }
  /* Overflow interrupt management ********************************************/
  if((isr_value & DCMI_FLAG_OVRRI) == DCMI_FLAG_OVRRI)
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	f003 0302 	and.w	r3, r3, #2
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d016      	beq.n	8002acc <HAL_DCMI_IRQHandler+0x80>
  {
    /* Clear the Overflow flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_OVRRI);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	2202      	movs	r2, #2
 8002aa4:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_OVR;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002aaa:	f043 0201 	orr.w	r2, r3, #1
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2204      	movs	r2, #4
 8002ab6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    
    /* Set the overflow callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002abe:	4a21      	ldr	r2, [pc, #132]	; (8002b44 <HAL_DCMI_IRQHandler+0xf8>)
 8002ac0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Abort the DMA Transfer */
    HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f000 fb72 	bl	80031b0 <HAL_DMA_Abort_IT>
  }
  /* Line Interrupt management ************************************************/
  if((isr_value & DCMI_FLAG_LINERI) == DCMI_FLAG_LINERI)
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	f003 0310 	and.w	r3, r3, #16
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d006      	beq.n	8002ae4 <HAL_DCMI_IRQHandler+0x98>
  {
    /* Clear the Line interrupt flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_LINERI);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	2210      	movs	r2, #16
 8002adc:	615a      	str	r2, [r3, #20]
    /* Line interrupt Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI line event callback*/
    hdcmi->LineEventCallback(hdcmi);
#else  
    HAL_DCMI_LineEventCallback(hdcmi);
 8002ade:	6878      	ldr	r0, [r7, #4]
 8002ae0:	f000 f83c 	bl	8002b5c <HAL_DCMI_LineEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */     
  }
  /* VSYNC interrupt management ***********************************************/
  if((isr_value & DCMI_FLAG_VSYNCRI) == DCMI_FLAG_VSYNCRI)
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	f003 0308 	and.w	r3, r3, #8
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d006      	beq.n	8002afc <HAL_DCMI_IRQHandler+0xb0>
  {
    /* Clear the VSYNC flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_VSYNCRI);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	2208      	movs	r2, #8
 8002af4:	615a      	str	r2, [r3, #20]
    /* VSYNC Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI vsync event callback*/
    hdcmi->VsyncEventCallback(hdcmi);
#else  
    HAL_DCMI_VsyncEventCallback(hdcmi);
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	f000 f83a 	bl	8002b70 <HAL_DCMI_VsyncEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */ 
  }
  /* FRAME interrupt management ***********************************************/
  if((isr_value & DCMI_FLAG_FRAMERI) == DCMI_FLAG_FRAMERI)
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	f003 0301 	and.w	r3, r3, #1
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d019      	beq.n	8002b3a <HAL_DCMI_IRQHandler+0xee>
  {
    /* When snapshot mode, disable Vsync, Error and Overrun interrupts */
    if((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f003 0302 	and.w	r3, r3, #2
 8002b10:	2b02      	cmp	r3, #2
 8002b12:	d107      	bne.n	8002b24 <HAL_DCMI_IRQHandler+0xd8>
    { 
      /* Disable the Line, Vsync, Error and Overrun interrupts */
      __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	68da      	ldr	r2, [r3, #12]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f022 021e 	bic.w	r2, r2, #30
 8002b22:	60da      	str	r2, [r3, #12]
    }

    /* Disable the Frame interrupt */
    __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_FRAME);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	68da      	ldr	r2, [r3, #12]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f022 0201 	bic.w	r2, r2, #1
 8002b32:	60da      	str	r2, [r3, #12]
    /* Frame Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI frame event callback*/
    hdcmi->FrameEventCallback(hdcmi);
#else  
    HAL_DCMI_FrameEventCallback(hdcmi);
 8002b34:	6878      	ldr	r0, [r7, #4]
 8002b36:	f7ff fb1f 	bl	8002178 <HAL_DCMI_FrameEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */      
  }
}
 8002b3a:	bf00      	nop
 8002b3c:	3710      	adds	r7, #16
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	bf00      	nop
 8002b44:	08002dbd 	.word	0x08002dbd

08002b48 <HAL_DCMI_ErrorCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b083      	sub	sp, #12
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_ErrorCallback could be implemented in the user file
   */
}
 8002b50:	bf00      	nop
 8002b52:	370c      	adds	r7, #12
 8002b54:	46bd      	mov	sp, r7
 8002b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5a:	4770      	bx	lr

08002b5c <HAL_DCMI_LineEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_LineEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b083      	sub	sp, #12
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_LineEventCallback could be implemented in the user file
   */
}
 8002b64:	bf00      	nop
 8002b66:	370c      	adds	r7, #12
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6e:	4770      	bx	lr

08002b70 <HAL_DCMI_VsyncEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_VsyncEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b083      	sub	sp, #12
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_VsyncEventCallback could be implemented in the user file
   */
}
 8002b78:	bf00      	nop
 8002b7a:	370c      	adds	r7, #12
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b82:	4770      	bx	lr

08002b84 <HAL_DCMI_ConfigCrop>:
  * @param  XSize DCMI Pixel per line
  * @param  YSize DCMI Line number
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_ConfigCrop(DCMI_HandleTypeDef *hdcmi, uint32_t X0, uint32_t Y0, uint32_t XSize, uint32_t YSize)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b085      	sub	sp, #20
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	60f8      	str	r0, [r7, #12]
 8002b8c:	60b9      	str	r1, [r7, #8]
 8002b8e:	607a      	str	r2, [r7, #4]
 8002b90:	603b      	str	r3, [r7, #0]
  /* Process Locked */
  __HAL_LOCK(hdcmi);
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d101      	bne.n	8002ba0 <HAL_DCMI_ConfigCrop+0x1c>
 8002b9c:	2302      	movs	r3, #2
 8002b9e:	e01e      	b.n	8002bde <HAL_DCMI_ConfigCrop+0x5a>
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	2202      	movs	r2, #2
 8002bac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  assert_param(IS_DCMI_WINDOW_COORDINATE(YSize));
  assert_param(IS_DCMI_WINDOW_COORDINATE(XSize));
  assert_param(IS_DCMI_WINDOW_HEIGHT(Y0));

  /* Configure CROP */
  hdcmi->Instance->CWSIZER = (XSize | (YSize << DCMI_POSITION_CWSIZE_VLINE));
 8002bb0:	69bb      	ldr	r3, [r7, #24]
 8002bb2:	0419      	lsls	r1, r3, #16
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	683a      	ldr	r2, [r7, #0]
 8002bba:	430a      	orrs	r2, r1
 8002bbc:	625a      	str	r2, [r3, #36]	; 0x24
  hdcmi->Instance->CWSTRTR = (X0 | (Y0 << DCMI_POSITION_CWSTRT_VST));
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	0419      	lsls	r1, r3, #16
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	68ba      	ldr	r2, [r7, #8]
 8002bc8:	430a      	orrs	r2, r1
 8002bca:	621a      	str	r2, [r3, #32]

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	2201      	movs	r2, #1
 8002bd0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdcmi);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002bdc:	2300      	movs	r3, #0
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3714      	adds	r7, #20
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr

08002bea <HAL_DCMI_DisableCrop>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_DisableCrop(DCMI_HandleTypeDef *hdcmi)
{
 8002bea:	b480      	push	{r7}
 8002bec:	b083      	sub	sp, #12
 8002bee:	af00      	add	r7, sp, #0
 8002bf0:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hdcmi);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	d101      	bne.n	8002c00 <HAL_DCMI_DisableCrop+0x16>
 8002bfc:	2302      	movs	r3, #2
 8002bfe:	e018      	b.n	8002c32 <HAL_DCMI_DisableCrop+0x48>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2201      	movs	r2, #1
 8002c04:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2202      	movs	r2, #2
 8002c0c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Disable DCMI Crop feature */
  hdcmi->Instance->CR &= ~(uint32_t)DCMI_CR_CROP;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f022 0204 	bic.w	r2, r2, #4
 8002c1e:	601a      	str	r2, [r3, #0]

  /* Change the DCMI state*/
  hdcmi->State = HAL_DCMI_STATE_READY;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2201      	movs	r2, #1
 8002c24:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdcmi);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002c30:	2300      	movs	r3, #0
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	370c      	adds	r7, #12
 8002c36:	46bd      	mov	sp, r7
 8002c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3c:	4770      	bx	lr

08002c3e <HAL_DCMI_EnableCrop>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_EnableCrop(DCMI_HandleTypeDef *hdcmi)
{
 8002c3e:	b480      	push	{r7}
 8002c40:	b083      	sub	sp, #12
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hdcmi);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002c4c:	2b01      	cmp	r3, #1
 8002c4e:	d101      	bne.n	8002c54 <HAL_DCMI_EnableCrop+0x16>
 8002c50:	2302      	movs	r3, #2
 8002c52:	e018      	b.n	8002c86 <HAL_DCMI_EnableCrop+0x48>
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2201      	movs	r2, #1
 8002c58:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2202      	movs	r2, #2
 8002c60:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Enable DCMI Crop feature */
  hdcmi->Instance->CR |= (uint32_t)DCMI_CR_CROP;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f042 0204 	orr.w	r2, r2, #4
 8002c72:	601a      	str	r2, [r3, #0]

  /* Change the DCMI state*/
  hdcmi->State = HAL_DCMI_STATE_READY;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2201      	movs	r2, #1
 8002c78:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdcmi);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002c84:	2300      	movs	r3, #0
}
 8002c86:	4618      	mov	r0, r3
 8002c88:	370c      	adds	r7, #12
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c90:	4770      	bx	lr

08002c92 <DCMI_DMAXferCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8002c92:	b580      	push	{r7, lr}
 8002c94:	b084      	sub	sp, #16
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	60fb      	str	r3, [r7, #12]
 
  DCMI_HandleTypeDef* hdcmi = ( DCMI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ca2:	60bb      	str	r3, [r7, #8]
  
  if(hdcmi->XferCount != 0U)
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d043      	beq.n	8002d34 <DCMI_DMAXferCplt+0xa2>
  {
    /* Update memory 0 address location */
    tmp = ((hdcmi->DMA_Handle->Instance->CR) & DMA_SxCR_CT);
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002cb8:	60fb      	str	r3, [r7, #12]
    if(((hdcmi->XferCount % 2U) == 0U) && (tmp != 0U))
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cbe:	f003 0301 	and.w	r3, r3, #1
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d118      	bne.n	8002cf8 <DCMI_DMAXferCplt+0x66>
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d015      	beq.n	8002cf8 <DCMI_DMAXferCplt+0x66>
    {
      tmp = hdcmi->DMA_Handle->Instance->M0AR;
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	68db      	ldr	r3, [r3, #12]
 8002cd4:	60fb      	str	r3, [r7, #12]
      HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U*hdcmi->XferSize)), MEMORY0);
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cde:	00da      	lsls	r2, r3, #3
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	4413      	add	r3, r2
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	4619      	mov	r1, r3
 8002ce8:	f001 fe36 	bl	8004958 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cf0:	1e5a      	subs	r2, r3, #1
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	629a      	str	r2, [r3, #40]	; 0x28
 8002cf6:	e044      	b.n	8002d82 <DCMI_DMAXferCplt+0xf0>
    }
    /* Update memory 1 address location */
    else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0U)
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d13c      	bne.n	8002d82 <DCMI_DMAXferCplt+0xf0>
    {
      tmp = hdcmi->DMA_Handle->Instance->M1AR;
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	691b      	ldr	r3, [r3, #16]
 8002d10:	60fb      	str	r3, [r7, #12]
      HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U*hdcmi->XferSize)), MEMORY1);
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d1a:	00da      	lsls	r2, r3, #3
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	4413      	add	r3, r2
 8002d20:	2201      	movs	r2, #1
 8002d22:	4619      	mov	r1, r3
 8002d24:	f001 fe18 	bl	8004958 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d2c:	1e5a      	subs	r2, r3, #1
 8002d2e:	68bb      	ldr	r3, [r7, #8]
 8002d30:	629a      	str	r2, [r3, #40]	; 0x28
 8002d32:	e026      	b.n	8002d82 <DCMI_DMAXferCplt+0xf0>
    }
  }
  /* Update memory 0 address location */
  else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) != 0U)
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d006      	beq.n	8002d52 <DCMI_DMAXferCplt+0xc0>
  {
    hdcmi->DMA_Handle->Instance->M0AR = hdcmi->pBuffPtr;
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	68ba      	ldr	r2, [r7, #8]
 8002d4c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002d4e:	60da      	str	r2, [r3, #12]
 8002d50:	e017      	b.n	8002d82 <DCMI_DMAXferCplt+0xf0>
  }
  /* Update memory 1 address location */
  else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0U)
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d10f      	bne.n	8002d82 <DCMI_DMAXferCplt+0xf0>
  {
    tmp = hdcmi->pBuffPtr;
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d66:	60fb      	str	r3, [r7, #12]
    hdcmi->DMA_Handle->Instance->M1AR = (tmp + (4U*hdcmi->XferSize));
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d6c:	0099      	lsls	r1, r3, #2
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	68fa      	ldr	r2, [r7, #12]
 8002d76:	440a      	add	r2, r1
 8002d78:	611a      	str	r2, [r3, #16]
    hdcmi->XferCount = hdcmi->XferTransferNumber;
 8002d7a:	68bb      	ldr	r3, [r7, #8]
 8002d7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	629a      	str	r2, [r3, #40]	; 0x28
  }
  
  /* Check if the frame is transferred */
  if(hdcmi->XferCount == hdcmi->XferTransferNumber)
 8002d82:	68bb      	ldr	r3, [r7, #8]
 8002d84:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d8a:	429a      	cmp	r2, r3
 8002d8c:	d112      	bne.n	8002db4 <DCMI_DMAXferCplt+0x122>
  {
    /* Enable the Frame interrupt */
    __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	68da      	ldr	r2, [r3, #12]
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f042 0201 	orr.w	r2, r2, #1
 8002d9c:	60da      	str	r2, [r3, #12]
    
    /* When snapshot mode, set dcmi state to ready */
    if((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8002d9e:	68bb      	ldr	r3, [r7, #8]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f003 0302 	and.w	r3, r3, #2
 8002da8:	2b02      	cmp	r3, #2
 8002daa:	d103      	bne.n	8002db4 <DCMI_DMAXferCplt+0x122>
    {  
      hdcmi->State= HAL_DCMI_STATE_READY;
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	2201      	movs	r2, #1
 8002db0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
  }
}
 8002db4:	bf00      	nop
 8002db6:	3710      	adds	r7, #16
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}

08002dbc <DCMI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b084      	sub	sp, #16
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  DCMI_HandleTypeDef* hdcmi = ( DCMI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dc8:	60fb      	str	r3, [r7, #12]
  
  if(hdcmi->DMA_Handle->ErrorCode != HAL_DMA_ERROR_FE)
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dd0:	2b02      	cmp	r3, #2
 8002dd2:	d003      	beq.n	8002ddc <DCMI_DMAError+0x20>
  {
    /* Initialize the DCMI state*/
    hdcmi->State = HAL_DCMI_STATE_READY;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI error callback*/
    hdcmi->ErrorCallback(hdcmi);
#else  
  HAL_DCMI_ErrorCallback(hdcmi);
 8002ddc:	68f8      	ldr	r0, [r7, #12]
 8002dde:	f7ff feb3 	bl	8002b48 <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */   

}
 8002de2:	bf00      	nop
 8002de4:	3710      	adds	r7, #16
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}

08002dea <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8002dea:	b580      	push	{r7, lr}
 8002dec:	b082      	sub	sp, #8
 8002dee:	af00      	add	r7, sp, #0
 8002df0:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if(hdcmi == NULL)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d101      	bne.n	8002dfc <HAL_DCMI_Init+0x12>
  {
     return HAL_ERROR;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	e05f      	b.n	8002ebc <HAL_DCMI_Init+0xd2>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
  if(hdcmi->State == HAL_DCMI_STATE_RESET)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d109      	bne.n	8002e1c <HAL_DCMI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hdcmi->Lock = HAL_UNLOCKED;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8002e10:	6878      	ldr	r0, [r7, #4]
 8002e12:	f7fe fe8f 	bl	8001b34 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
    HAL_DCMI_MspInit(hdcmi);
 8002e16:	6878      	ldr	r0, [r7, #4]
 8002e18:	f7fe fe8c 	bl	8001b34 <HAL_DCMI_MspInit>
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2202      	movs	r2, #2
 8002e20:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
                          /* Configures the HS, VS, DE and PC polarity */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 |\
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	687a      	ldr	r2, [r7, #4]
 8002e2c:	6812      	ldr	r2, [r2, #0]
 8002e2e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8002e32:	f023 0308 	bic.w	r3, r3, #8
 8002e36:	6013      	str	r3, [r2, #0]
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
                           | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS |\
                           DCMI_CR_LSM | DCMI_CR_OELS
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
                           );
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	6819      	ldr	r1, [r3, #0]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	685a      	ldr	r2, [r3, #4]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	695b      	ldr	r3, [r3, #20]
 8002e46:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8002e4c:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	691b      	ldr	r3, [r3, #16]
 8002e52:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	689b      	ldr	r3, [r3, #8]
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8002e58:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	699b      	ldr	r3, [r3, #24]
 8002e5e:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6a1b      	ldr	r3, [r3, #32]
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8002e64:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	430a      	orrs	r2, r1
 8002e6c:	601a      	str	r2, [r3, #0]
                                     | hdcmi->Init.ByteSelectMode |\
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
                                     hdcmi->Init.LineSelectStart
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
                                     );
  if(hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	2b10      	cmp	r3, #16
 8002e74:	d112      	bne.n	8002e9c <HAL_DCMI_Init+0xb2>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	7f1b      	ldrb	r3, [r3, #28]
 8002e7a:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_POSITION_ESCR_LSC)|
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	7f5b      	ldrb	r3, [r3, #29]
 8002e80:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8002e82:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_POSITION_ESCR_LEC) |
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	7f9b      	ldrb	r3, [r3, #30]
 8002e88:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_POSITION_ESCR_LSC)|
 8002e8a:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_POSITION_ESCR_FEC));
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	7fdb      	ldrb	r3, [r3, #31]
 8002e92:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_POSITION_ESCR_LEC) |
 8002e98:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8002e9a:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	68da      	ldr	r2, [r3, #12]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f042 021e 	orr.w	r2, r2, #30
 8002eaa:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  return HAL_OK;
 8002eba:	2300      	movs	r3, #0
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3708      	adds	r7, #8
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}

08002ec4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b086      	sub	sp, #24
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002ed0:	f7ff fbda 	bl	8002688 <HAL_GetTick>
 8002ed4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d101      	bne.n	8002ee0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	e099      	b.n	8003014 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2202      	movs	r2, #2
 8002ee4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2200      	movs	r2, #0
 8002eec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f022 0201 	bic.w	r2, r2, #1
 8002efe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f00:	e00f      	b.n	8002f22 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f02:	f7ff fbc1 	bl	8002688 <HAL_GetTick>
 8002f06:	4602      	mov	r2, r0
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	1ad3      	subs	r3, r2, r3
 8002f0c:	2b05      	cmp	r3, #5
 8002f0e:	d908      	bls.n	8002f22 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2220      	movs	r2, #32
 8002f14:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2203      	movs	r2, #3
 8002f1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	e078      	b.n	8003014 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f003 0301 	and.w	r3, r3, #1
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d1e8      	bne.n	8002f02 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002f38:	697a      	ldr	r2, [r7, #20]
 8002f3a:	4b38      	ldr	r3, [pc, #224]	; (800301c <HAL_DMA_Init+0x158>)
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	685a      	ldr	r2, [r3, #4]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	689b      	ldr	r3, [r3, #8]
 8002f48:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f4e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	691b      	ldr	r3, [r3, #16]
 8002f54:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f5a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	699b      	ldr	r3, [r3, #24]
 8002f60:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f66:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6a1b      	ldr	r3, [r3, #32]
 8002f6c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f6e:	697a      	ldr	r2, [r7, #20]
 8002f70:	4313      	orrs	r3, r2
 8002f72:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f78:	2b04      	cmp	r3, #4
 8002f7a:	d107      	bne.n	8002f8c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f84:	4313      	orrs	r3, r2
 8002f86:	697a      	ldr	r2, [r7, #20]
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	697a      	ldr	r2, [r7, #20]
 8002f92:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	695b      	ldr	r3, [r3, #20]
 8002f9a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002f9c:	697b      	ldr	r3, [r7, #20]
 8002f9e:	f023 0307 	bic.w	r3, r3, #7
 8002fa2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fa8:	697a      	ldr	r2, [r7, #20]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb2:	2b04      	cmp	r3, #4
 8002fb4:	d117      	bne.n	8002fe6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fba:	697a      	ldr	r2, [r7, #20]
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d00e      	beq.n	8002fe6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002fc8:	6878      	ldr	r0, [r7, #4]
 8002fca:	f000 fb01 	bl	80035d0 <DMA_CheckFifoParam>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d008      	beq.n	8002fe6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2240      	movs	r2, #64	; 0x40
 8002fd8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2201      	movs	r2, #1
 8002fde:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e016      	b.n	8003014 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	697a      	ldr	r2, [r7, #20]
 8002fec:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f000 fab8 	bl	8003564 <DMA_CalcBaseAndBitshift>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ffc:	223f      	movs	r2, #63	; 0x3f
 8002ffe:	409a      	lsls	r2, r3
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2200      	movs	r2, #0
 8003008:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2201      	movs	r2, #1
 800300e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003012:	2300      	movs	r3, #0
}
 8003014:	4618      	mov	r0, r3
 8003016:	3718      	adds	r7, #24
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}
 800301c:	f010803f 	.word	0xf010803f

08003020 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b086      	sub	sp, #24
 8003024:	af00      	add	r7, sp, #0
 8003026:	60f8      	str	r0, [r7, #12]
 8003028:	60b9      	str	r1, [r7, #8]
 800302a:	607a      	str	r2, [r7, #4]
 800302c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800302e:	2300      	movs	r3, #0
 8003030:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003036:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800303e:	2b01      	cmp	r3, #1
 8003040:	d101      	bne.n	8003046 <HAL_DMA_Start_IT+0x26>
 8003042:	2302      	movs	r3, #2
 8003044:	e040      	b.n	80030c8 <HAL_DMA_Start_IT+0xa8>
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2201      	movs	r2, #1
 800304a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003054:	b2db      	uxtb	r3, r3
 8003056:	2b01      	cmp	r3, #1
 8003058:	d12f      	bne.n	80030ba <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2202      	movs	r2, #2
 800305e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	2200      	movs	r2, #0
 8003066:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	687a      	ldr	r2, [r7, #4]
 800306c:	68b9      	ldr	r1, [r7, #8]
 800306e:	68f8      	ldr	r0, [r7, #12]
 8003070:	f000 fa4a 	bl	8003508 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003078:	223f      	movs	r2, #63	; 0x3f
 800307a:	409a      	lsls	r2, r3
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	681a      	ldr	r2, [r3, #0]
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f042 0216 	orr.w	r2, r2, #22
 800308e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003094:	2b00      	cmp	r3, #0
 8003096:	d007      	beq.n	80030a8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	681a      	ldr	r2, [r3, #0]
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f042 0208 	orr.w	r2, r2, #8
 80030a6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f042 0201 	orr.w	r2, r2, #1
 80030b6:	601a      	str	r2, [r3, #0]
 80030b8:	e005      	b.n	80030c6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	2200      	movs	r2, #0
 80030be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80030c2:	2302      	movs	r3, #2
 80030c4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80030c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80030c8:	4618      	mov	r0, r3
 80030ca:	3718      	adds	r7, #24
 80030cc:	46bd      	mov	sp, r7
 80030ce:	bd80      	pop	{r7, pc}

080030d0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b084      	sub	sp, #16
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030dc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80030de:	f7ff fad3 	bl	8002688 <HAL_GetTick>
 80030e2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80030ea:	b2db      	uxtb	r3, r3
 80030ec:	2b02      	cmp	r3, #2
 80030ee:	d008      	beq.n	8003102 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2280      	movs	r2, #128	; 0x80
 80030f4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2200      	movs	r2, #0
 80030fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	e052      	b.n	80031a8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	681a      	ldr	r2, [r3, #0]
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f022 0216 	bic.w	r2, r2, #22
 8003110:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	695a      	ldr	r2, [r3, #20]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003120:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003126:	2b00      	cmp	r3, #0
 8003128:	d103      	bne.n	8003132 <HAL_DMA_Abort+0x62>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800312e:	2b00      	cmp	r3, #0
 8003130:	d007      	beq.n	8003142 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f022 0208 	bic.w	r2, r2, #8
 8003140:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	681a      	ldr	r2, [r3, #0]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f022 0201 	bic.w	r2, r2, #1
 8003150:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003152:	e013      	b.n	800317c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003154:	f7ff fa98 	bl	8002688 <HAL_GetTick>
 8003158:	4602      	mov	r2, r0
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	1ad3      	subs	r3, r2, r3
 800315e:	2b05      	cmp	r3, #5
 8003160:	d90c      	bls.n	800317c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2220      	movs	r2, #32
 8003166:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2203      	movs	r2, #3
 800316c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2200      	movs	r2, #0
 8003174:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003178:	2303      	movs	r3, #3
 800317a:	e015      	b.n	80031a8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f003 0301 	and.w	r3, r3, #1
 8003186:	2b00      	cmp	r3, #0
 8003188:	d1e4      	bne.n	8003154 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800318e:	223f      	movs	r2, #63	; 0x3f
 8003190:	409a      	lsls	r2, r3
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2201      	movs	r2, #1
 800319a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2200      	movs	r2, #0
 80031a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80031a6:	2300      	movs	r3, #0
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	3710      	adds	r7, #16
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}

080031b0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b083      	sub	sp, #12
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	2b02      	cmp	r3, #2
 80031c2:	d004      	beq.n	80031ce <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2280      	movs	r2, #128	; 0x80
 80031c8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e00c      	b.n	80031e8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2205      	movs	r2, #5
 80031d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f022 0201 	bic.w	r2, r2, #1
 80031e4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80031e6:	2300      	movs	r3, #0
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	370c      	adds	r7, #12
 80031ec:	46bd      	mov	sp, r7
 80031ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f2:	4770      	bx	lr

080031f4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b086      	sub	sp, #24
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80031fc:	2300      	movs	r3, #0
 80031fe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003200:	4b92      	ldr	r3, [pc, #584]	; (800344c <HAL_DMA_IRQHandler+0x258>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a92      	ldr	r2, [pc, #584]	; (8003450 <HAL_DMA_IRQHandler+0x25c>)
 8003206:	fba2 2303 	umull	r2, r3, r2, r3
 800320a:	0a9b      	lsrs	r3, r3, #10
 800320c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003212:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800321e:	2208      	movs	r2, #8
 8003220:	409a      	lsls	r2, r3
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	4013      	ands	r3, r2
 8003226:	2b00      	cmp	r3, #0
 8003228:	d01a      	beq.n	8003260 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 0304 	and.w	r3, r3, #4
 8003234:	2b00      	cmp	r3, #0
 8003236:	d013      	beq.n	8003260 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f022 0204 	bic.w	r2, r2, #4
 8003246:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800324c:	2208      	movs	r2, #8
 800324e:	409a      	lsls	r2, r3
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003258:	f043 0201 	orr.w	r2, r3, #1
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003264:	2201      	movs	r2, #1
 8003266:	409a      	lsls	r2, r3
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	4013      	ands	r3, r2
 800326c:	2b00      	cmp	r3, #0
 800326e:	d012      	beq.n	8003296 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	695b      	ldr	r3, [r3, #20]
 8003276:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800327a:	2b00      	cmp	r3, #0
 800327c:	d00b      	beq.n	8003296 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003282:	2201      	movs	r2, #1
 8003284:	409a      	lsls	r2, r3
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800328e:	f043 0202 	orr.w	r2, r3, #2
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800329a:	2204      	movs	r2, #4
 800329c:	409a      	lsls	r2, r3
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	4013      	ands	r3, r2
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d012      	beq.n	80032cc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f003 0302 	and.w	r3, r3, #2
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d00b      	beq.n	80032cc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032b8:	2204      	movs	r2, #4
 80032ba:	409a      	lsls	r2, r3
 80032bc:	693b      	ldr	r3, [r7, #16]
 80032be:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032c4:	f043 0204 	orr.w	r2, r3, #4
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032d0:	2210      	movs	r2, #16
 80032d2:	409a      	lsls	r2, r3
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	4013      	ands	r3, r2
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d043      	beq.n	8003364 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f003 0308 	and.w	r3, r3, #8
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d03c      	beq.n	8003364 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032ee:	2210      	movs	r2, #16
 80032f0:	409a      	lsls	r2, r3
 80032f2:	693b      	ldr	r3, [r7, #16]
 80032f4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003300:	2b00      	cmp	r3, #0
 8003302:	d018      	beq.n	8003336 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800330e:	2b00      	cmp	r3, #0
 8003310:	d108      	bne.n	8003324 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003316:	2b00      	cmp	r3, #0
 8003318:	d024      	beq.n	8003364 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	4798      	blx	r3
 8003322:	e01f      	b.n	8003364 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003328:	2b00      	cmp	r3, #0
 800332a:	d01b      	beq.n	8003364 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003330:	6878      	ldr	r0, [r7, #4]
 8003332:	4798      	blx	r3
 8003334:	e016      	b.n	8003364 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003340:	2b00      	cmp	r3, #0
 8003342:	d107      	bne.n	8003354 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	681a      	ldr	r2, [r3, #0]
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f022 0208 	bic.w	r2, r2, #8
 8003352:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003358:	2b00      	cmp	r3, #0
 800335a:	d003      	beq.n	8003364 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003360:	6878      	ldr	r0, [r7, #4]
 8003362:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003368:	2220      	movs	r2, #32
 800336a:	409a      	lsls	r2, r3
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	4013      	ands	r3, r2
 8003370:	2b00      	cmp	r3, #0
 8003372:	f000 808e 	beq.w	8003492 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f003 0310 	and.w	r3, r3, #16
 8003380:	2b00      	cmp	r3, #0
 8003382:	f000 8086 	beq.w	8003492 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800338a:	2220      	movs	r2, #32
 800338c:	409a      	lsls	r2, r3
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003398:	b2db      	uxtb	r3, r3
 800339a:	2b05      	cmp	r3, #5
 800339c:	d136      	bne.n	800340c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f022 0216 	bic.w	r2, r2, #22
 80033ac:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	695a      	ldr	r2, [r3, #20]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80033bc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d103      	bne.n	80033ce <HAL_DMA_IRQHandler+0x1da>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d007      	beq.n	80033de <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f022 0208 	bic.w	r2, r2, #8
 80033dc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033e2:	223f      	movs	r2, #63	; 0x3f
 80033e4:	409a      	lsls	r2, r3
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2201      	movs	r2, #1
 80033ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2200      	movs	r2, #0
 80033f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d07d      	beq.n	80034fe <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	4798      	blx	r3
        }
        return;
 800340a:	e078      	b.n	80034fe <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003416:	2b00      	cmp	r3, #0
 8003418:	d01c      	beq.n	8003454 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003424:	2b00      	cmp	r3, #0
 8003426:	d108      	bne.n	800343a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800342c:	2b00      	cmp	r3, #0
 800342e:	d030      	beq.n	8003492 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003434:	6878      	ldr	r0, [r7, #4]
 8003436:	4798      	blx	r3
 8003438:	e02b      	b.n	8003492 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800343e:	2b00      	cmp	r3, #0
 8003440:	d027      	beq.n	8003492 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003446:	6878      	ldr	r0, [r7, #4]
 8003448:	4798      	blx	r3
 800344a:	e022      	b.n	8003492 <HAL_DMA_IRQHandler+0x29e>
 800344c:	20000004 	.word	0x20000004
 8003450:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800345e:	2b00      	cmp	r3, #0
 8003460:	d10f      	bne.n	8003482 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f022 0210 	bic.w	r2, r2, #16
 8003470:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2201      	movs	r2, #1
 8003476:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2200      	movs	r2, #0
 800347e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003486:	2b00      	cmp	r3, #0
 8003488:	d003      	beq.n	8003492 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003496:	2b00      	cmp	r3, #0
 8003498:	d032      	beq.n	8003500 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800349e:	f003 0301 	and.w	r3, r3, #1
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d022      	beq.n	80034ec <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2205      	movs	r2, #5
 80034aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f022 0201 	bic.w	r2, r2, #1
 80034bc:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80034be:	68bb      	ldr	r3, [r7, #8]
 80034c0:	3301      	adds	r3, #1
 80034c2:	60bb      	str	r3, [r7, #8]
 80034c4:	697a      	ldr	r2, [r7, #20]
 80034c6:	429a      	cmp	r2, r3
 80034c8:	d307      	bcc.n	80034da <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f003 0301 	and.w	r3, r3, #1
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d1f2      	bne.n	80034be <HAL_DMA_IRQHandler+0x2ca>
 80034d8:	e000      	b.n	80034dc <HAL_DMA_IRQHandler+0x2e8>
          break;
 80034da:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2201      	movs	r2, #1
 80034e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2200      	movs	r2, #0
 80034e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d005      	beq.n	8003500 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034f8:	6878      	ldr	r0, [r7, #4]
 80034fa:	4798      	blx	r3
 80034fc:	e000      	b.n	8003500 <HAL_DMA_IRQHandler+0x30c>
        return;
 80034fe:	bf00      	nop
    }
  }
}
 8003500:	3718      	adds	r7, #24
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop

08003508 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003508:	b480      	push	{r7}
 800350a:	b085      	sub	sp, #20
 800350c:	af00      	add	r7, sp, #0
 800350e:	60f8      	str	r0, [r7, #12]
 8003510:	60b9      	str	r1, [r7, #8]
 8003512:	607a      	str	r2, [r7, #4]
 8003514:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	681a      	ldr	r2, [r3, #0]
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003524:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	683a      	ldr	r2, [r7, #0]
 800352c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	2b40      	cmp	r3, #64	; 0x40
 8003534:	d108      	bne.n	8003548 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	687a      	ldr	r2, [r7, #4]
 800353c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	68ba      	ldr	r2, [r7, #8]
 8003544:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003546:	e007      	b.n	8003558 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	68ba      	ldr	r2, [r7, #8]
 800354e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	687a      	ldr	r2, [r7, #4]
 8003556:	60da      	str	r2, [r3, #12]
}
 8003558:	bf00      	nop
 800355a:	3714      	adds	r7, #20
 800355c:	46bd      	mov	sp, r7
 800355e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003562:	4770      	bx	lr

08003564 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003564:	b480      	push	{r7}
 8003566:	b085      	sub	sp, #20
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	b2db      	uxtb	r3, r3
 8003572:	3b10      	subs	r3, #16
 8003574:	4a14      	ldr	r2, [pc, #80]	; (80035c8 <DMA_CalcBaseAndBitshift+0x64>)
 8003576:	fba2 2303 	umull	r2, r3, r2, r3
 800357a:	091b      	lsrs	r3, r3, #4
 800357c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800357e:	4a13      	ldr	r2, [pc, #76]	; (80035cc <DMA_CalcBaseAndBitshift+0x68>)
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	4413      	add	r3, r2
 8003584:	781b      	ldrb	r3, [r3, #0]
 8003586:	461a      	mov	r2, r3
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2b03      	cmp	r3, #3
 8003590:	d909      	bls.n	80035a6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800359a:	f023 0303 	bic.w	r3, r3, #3
 800359e:	1d1a      	adds	r2, r3, #4
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	659a      	str	r2, [r3, #88]	; 0x58
 80035a4:	e007      	b.n	80035b6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80035ae:	f023 0303 	bic.w	r3, r3, #3
 80035b2:	687a      	ldr	r2, [r7, #4]
 80035b4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	3714      	adds	r7, #20
 80035be:	46bd      	mov	sp, r7
 80035c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c4:	4770      	bx	lr
 80035c6:	bf00      	nop
 80035c8:	aaaaaaab 	.word	0xaaaaaaab
 80035cc:	0801f224 	.word	0x0801f224

080035d0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b085      	sub	sp, #20
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035d8:	2300      	movs	r3, #0
 80035da:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035e0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	699b      	ldr	r3, [r3, #24]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d11f      	bne.n	800362a <DMA_CheckFifoParam+0x5a>
 80035ea:	68bb      	ldr	r3, [r7, #8]
 80035ec:	2b03      	cmp	r3, #3
 80035ee:	d856      	bhi.n	800369e <DMA_CheckFifoParam+0xce>
 80035f0:	a201      	add	r2, pc, #4	; (adr r2, 80035f8 <DMA_CheckFifoParam+0x28>)
 80035f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035f6:	bf00      	nop
 80035f8:	08003609 	.word	0x08003609
 80035fc:	0800361b 	.word	0x0800361b
 8003600:	08003609 	.word	0x08003609
 8003604:	0800369f 	.word	0x0800369f
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800360c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003610:	2b00      	cmp	r3, #0
 8003612:	d046      	beq.n	80036a2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003614:	2301      	movs	r3, #1
 8003616:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003618:	e043      	b.n	80036a2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800361e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003622:	d140      	bne.n	80036a6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003624:	2301      	movs	r3, #1
 8003626:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003628:	e03d      	b.n	80036a6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	699b      	ldr	r3, [r3, #24]
 800362e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003632:	d121      	bne.n	8003678 <DMA_CheckFifoParam+0xa8>
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	2b03      	cmp	r3, #3
 8003638:	d837      	bhi.n	80036aa <DMA_CheckFifoParam+0xda>
 800363a:	a201      	add	r2, pc, #4	; (adr r2, 8003640 <DMA_CheckFifoParam+0x70>)
 800363c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003640:	08003651 	.word	0x08003651
 8003644:	08003657 	.word	0x08003657
 8003648:	08003651 	.word	0x08003651
 800364c:	08003669 	.word	0x08003669
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	73fb      	strb	r3, [r7, #15]
      break;
 8003654:	e030      	b.n	80036b8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800365a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800365e:	2b00      	cmp	r3, #0
 8003660:	d025      	beq.n	80036ae <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003666:	e022      	b.n	80036ae <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800366c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003670:	d11f      	bne.n	80036b2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003676:	e01c      	b.n	80036b2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	2b02      	cmp	r3, #2
 800367c:	d903      	bls.n	8003686 <DMA_CheckFifoParam+0xb6>
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	2b03      	cmp	r3, #3
 8003682:	d003      	beq.n	800368c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003684:	e018      	b.n	80036b8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003686:	2301      	movs	r3, #1
 8003688:	73fb      	strb	r3, [r7, #15]
      break;
 800368a:	e015      	b.n	80036b8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003690:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003694:	2b00      	cmp	r3, #0
 8003696:	d00e      	beq.n	80036b6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003698:	2301      	movs	r3, #1
 800369a:	73fb      	strb	r3, [r7, #15]
      break;
 800369c:	e00b      	b.n	80036b6 <DMA_CheckFifoParam+0xe6>
      break;
 800369e:	bf00      	nop
 80036a0:	e00a      	b.n	80036b8 <DMA_CheckFifoParam+0xe8>
      break;
 80036a2:	bf00      	nop
 80036a4:	e008      	b.n	80036b8 <DMA_CheckFifoParam+0xe8>
      break;
 80036a6:	bf00      	nop
 80036a8:	e006      	b.n	80036b8 <DMA_CheckFifoParam+0xe8>
      break;
 80036aa:	bf00      	nop
 80036ac:	e004      	b.n	80036b8 <DMA_CheckFifoParam+0xe8>
      break;
 80036ae:	bf00      	nop
 80036b0:	e002      	b.n	80036b8 <DMA_CheckFifoParam+0xe8>
      break;   
 80036b2:	bf00      	nop
 80036b4:	e000      	b.n	80036b8 <DMA_CheckFifoParam+0xe8>
      break;
 80036b6:	bf00      	nop
    }
  } 
  
  return status; 
 80036b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	3714      	adds	r7, #20
 80036be:	46bd      	mov	sp, r7
 80036c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c4:	4770      	bx	lr
 80036c6:	bf00      	nop

080036c8 <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b086      	sub	sp, #24
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	60f8      	str	r0, [r7, #12]
 80036d0:	60b9      	str	r1, [r7, #8]
 80036d2:	607a      	str	r2, [r7, #4]
 80036d4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80036d6:	2300      	movs	r3, #0
 80036d8:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	689b      	ldr	r3, [r3, #8]
 80036de:	2b80      	cmp	r3, #128	; 0x80
 80036e0:	d106      	bne.n	80036f0 <HAL_DMAEx_MultiBufferStart_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80036e8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	f001 b913 	b.w	8004916 <HAL_DMAEx_MultiBufferStart_IT+0x124e>
  }
  
  /* Check callback functions */
  if ((NULL == hdma->XferCpltCallback) || (NULL == hdma->XferM1CpltCallback) || (NULL == hdma->XferErrorCallback))
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d007      	beq.n	8003708 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d003      	beq.n	8003708 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003704:	2b00      	cmp	r3, #0
 8003706:	d105      	bne.n	8003714 <HAL_DMAEx_MultiBufferStart_IT+0x4c>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2240      	movs	r2, #64	; 0x40
 800370c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	f001 b901 	b.w	8004916 <HAL_DMAEx_MultiBufferStart_IT+0x124e>
  }
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800371a:	2b01      	cmp	r3, #1
 800371c:	d102      	bne.n	8003724 <HAL_DMAEx_MultiBufferStart_IT+0x5c>
 800371e:	2302      	movs	r3, #2
 8003720:	f001 b8f9 	b.w	8004916 <HAL_DMAEx_MultiBufferStart_IT+0x124e>
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2201      	movs	r2, #1
 8003728:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003732:	b2db      	uxtb	r3, r3
 8003734:	2b01      	cmp	r3, #1
 8003736:	f041 80e7 	bne.w	8004908 <HAL_DMAEx_MultiBufferStart_IT+0x1240>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	2202      	movs	r2, #2
 800373e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2200      	movs	r2, #0
 8003746:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Enable the Double buffer mode */
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	681a      	ldr	r2, [r3, #0]
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003756:	601a      	str	r2, [r3, #0]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M1AR = SecondMemAddress;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	683a      	ldr	r2, [r7, #0]
 800375e:	611a      	str	r2, [r3, #16]
    
    /* Configure the source, destination address and the data length */
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength); 
 8003760:	6a3b      	ldr	r3, [r7, #32]
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	68b9      	ldr	r1, [r7, #8]
 8003766:	68f8      	ldr	r0, [r7, #12]
 8003768:	f001 f910 	bl	800498c <DMA_MultiBufferSetConfig>
    
    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	461a      	mov	r2, r3
 8003772:	4b99      	ldr	r3, [pc, #612]	; (80039d8 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 8003774:	429a      	cmp	r2, r3
 8003776:	d960      	bls.n	800383a <HAL_DMAEx_MultiBufferStart_IT+0x172>
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a97      	ldr	r2, [pc, #604]	; (80039dc <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d057      	beq.n	8003832 <HAL_DMAEx_MultiBufferStart_IT+0x16a>
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a96      	ldr	r2, [pc, #600]	; (80039e0 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d050      	beq.n	800382e <HAL_DMAEx_MultiBufferStart_IT+0x166>
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a94      	ldr	r2, [pc, #592]	; (80039e4 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d049      	beq.n	800382a <HAL_DMAEx_MultiBufferStart_IT+0x162>
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a93      	ldr	r2, [pc, #588]	; (80039e8 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d042      	beq.n	8003826 <HAL_DMAEx_MultiBufferStart_IT+0x15e>
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a91      	ldr	r2, [pc, #580]	; (80039ec <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d03a      	beq.n	8003820 <HAL_DMAEx_MultiBufferStart_IT+0x158>
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4a90      	ldr	r2, [pc, #576]	; (80039f0 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d032      	beq.n	800381a <HAL_DMAEx_MultiBufferStart_IT+0x152>
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a8e      	ldr	r2, [pc, #568]	; (80039f4 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d02a      	beq.n	8003814 <HAL_DMAEx_MultiBufferStart_IT+0x14c>
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a8d      	ldr	r2, [pc, #564]	; (80039f8 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d022      	beq.n	800380e <HAL_DMAEx_MultiBufferStart_IT+0x146>
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a8b      	ldr	r2, [pc, #556]	; (80039fc <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d01a      	beq.n	8003808 <HAL_DMAEx_MultiBufferStart_IT+0x140>
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a8a      	ldr	r2, [pc, #552]	; (8003a00 <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d012      	beq.n	8003802 <HAL_DMAEx_MultiBufferStart_IT+0x13a>
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a88      	ldr	r2, [pc, #544]	; (8003a04 <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d00a      	beq.n	80037fc <HAL_DMAEx_MultiBufferStart_IT+0x134>
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a87      	ldr	r2, [pc, #540]	; (8003a08 <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d102      	bne.n	80037f6 <HAL_DMAEx_MultiBufferStart_IT+0x12e>
 80037f0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80037f4:	e01e      	b.n	8003834 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80037f6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80037fa:	e01b      	b.n	8003834 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80037fc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003800:	e018      	b.n	8003834 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003802:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003806:	e015      	b.n	8003834 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003808:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800380c:	e012      	b.n	8003834 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800380e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003812:	e00f      	b.n	8003834 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003814:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003818:	e00c      	b.n	8003834 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800381a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800381e:	e009      	b.n	8003834 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003820:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003824:	e006      	b.n	8003834 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003826:	2320      	movs	r3, #32
 8003828:	e004      	b.n	8003834 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800382a:	2320      	movs	r3, #32
 800382c:	e002      	b.n	8003834 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800382e:	2320      	movs	r3, #32
 8003830:	e000      	b.n	8003834 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003832:	2320      	movs	r3, #32
 8003834:	4a75      	ldr	r2, [pc, #468]	; (8003a0c <HAL_DMAEx_MultiBufferStart_IT+0x344>)
 8003836:	60d3      	str	r3, [r2, #12]
 8003838:	e150      	b.n	8003adc <HAL_DMAEx_MultiBufferStart_IT+0x414>
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	461a      	mov	r2, r3
 8003840:	4b73      	ldr	r3, [pc, #460]	; (8003a10 <HAL_DMAEx_MultiBufferStart_IT+0x348>)
 8003842:	429a      	cmp	r2, r3
 8003844:	d960      	bls.n	8003908 <HAL_DMAEx_MultiBufferStart_IT+0x240>
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4a64      	ldr	r2, [pc, #400]	; (80039dc <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d057      	beq.n	8003900 <HAL_DMAEx_MultiBufferStart_IT+0x238>
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a62      	ldr	r2, [pc, #392]	; (80039e0 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d050      	beq.n	80038fc <HAL_DMAEx_MultiBufferStart_IT+0x234>
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4a61      	ldr	r2, [pc, #388]	; (80039e4 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d049      	beq.n	80038f8 <HAL_DMAEx_MultiBufferStart_IT+0x230>
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a5f      	ldr	r2, [pc, #380]	; (80039e8 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d042      	beq.n	80038f4 <HAL_DMAEx_MultiBufferStart_IT+0x22c>
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a5e      	ldr	r2, [pc, #376]	; (80039ec <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d03a      	beq.n	80038ee <HAL_DMAEx_MultiBufferStart_IT+0x226>
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a5c      	ldr	r2, [pc, #368]	; (80039f0 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d032      	beq.n	80038e8 <HAL_DMAEx_MultiBufferStart_IT+0x220>
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4a5b      	ldr	r2, [pc, #364]	; (80039f4 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d02a      	beq.n	80038e2 <HAL_DMAEx_MultiBufferStart_IT+0x21a>
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a59      	ldr	r2, [pc, #356]	; (80039f8 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d022      	beq.n	80038dc <HAL_DMAEx_MultiBufferStart_IT+0x214>
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a58      	ldr	r2, [pc, #352]	; (80039fc <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d01a      	beq.n	80038d6 <HAL_DMAEx_MultiBufferStart_IT+0x20e>
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a56      	ldr	r2, [pc, #344]	; (8003a00 <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d012      	beq.n	80038d0 <HAL_DMAEx_MultiBufferStart_IT+0x208>
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4a55      	ldr	r2, [pc, #340]	; (8003a04 <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d00a      	beq.n	80038ca <HAL_DMAEx_MultiBufferStart_IT+0x202>
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a53      	ldr	r2, [pc, #332]	; (8003a08 <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d102      	bne.n	80038c4 <HAL_DMAEx_MultiBufferStart_IT+0x1fc>
 80038be:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80038c2:	e01e      	b.n	8003902 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80038c4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80038c8:	e01b      	b.n	8003902 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80038ca:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80038ce:	e018      	b.n	8003902 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80038d0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80038d4:	e015      	b.n	8003902 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80038d6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80038da:	e012      	b.n	8003902 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80038dc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80038e0:	e00f      	b.n	8003902 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80038e2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80038e6:	e00c      	b.n	8003902 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80038e8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80038ec:	e009      	b.n	8003902 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80038ee:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80038f2:	e006      	b.n	8003902 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80038f4:	2320      	movs	r3, #32
 80038f6:	e004      	b.n	8003902 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80038f8:	2320      	movs	r3, #32
 80038fa:	e002      	b.n	8003902 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80038fc:	2320      	movs	r3, #32
 80038fe:	e000      	b.n	8003902 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003900:	2320      	movs	r3, #32
 8003902:	4a42      	ldr	r2, [pc, #264]	; (8003a0c <HAL_DMAEx_MultiBufferStart_IT+0x344>)
 8003904:	6093      	str	r3, [r2, #8]
 8003906:	e0e9      	b.n	8003adc <HAL_DMAEx_MultiBufferStart_IT+0x414>
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	461a      	mov	r2, r3
 800390e:	4b41      	ldr	r3, [pc, #260]	; (8003a14 <HAL_DMAEx_MultiBufferStart_IT+0x34c>)
 8003910:	429a      	cmp	r2, r3
 8003912:	f240 8083 	bls.w	8003a1c <HAL_DMAEx_MultiBufferStart_IT+0x354>
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4a30      	ldr	r2, [pc, #192]	; (80039dc <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d057      	beq.n	80039d0 <HAL_DMAEx_MultiBufferStart_IT+0x308>
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4a2e      	ldr	r2, [pc, #184]	; (80039e0 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d050      	beq.n	80039cc <HAL_DMAEx_MultiBufferStart_IT+0x304>
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a2d      	ldr	r2, [pc, #180]	; (80039e4 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d049      	beq.n	80039c8 <HAL_DMAEx_MultiBufferStart_IT+0x300>
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a2b      	ldr	r2, [pc, #172]	; (80039e8 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d042      	beq.n	80039c4 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a2a      	ldr	r2, [pc, #168]	; (80039ec <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 8003944:	4293      	cmp	r3, r2
 8003946:	d03a      	beq.n	80039be <HAL_DMAEx_MultiBufferStart_IT+0x2f6>
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a28      	ldr	r2, [pc, #160]	; (80039f0 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d032      	beq.n	80039b8 <HAL_DMAEx_MultiBufferStart_IT+0x2f0>
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a27      	ldr	r2, [pc, #156]	; (80039f4 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d02a      	beq.n	80039b2 <HAL_DMAEx_MultiBufferStart_IT+0x2ea>
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a25      	ldr	r2, [pc, #148]	; (80039f8 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d022      	beq.n	80039ac <HAL_DMAEx_MultiBufferStart_IT+0x2e4>
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a24      	ldr	r2, [pc, #144]	; (80039fc <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d01a      	beq.n	80039a6 <HAL_DMAEx_MultiBufferStart_IT+0x2de>
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a22      	ldr	r2, [pc, #136]	; (8003a00 <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d012      	beq.n	80039a0 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4a21      	ldr	r2, [pc, #132]	; (8003a04 <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d00a      	beq.n	800399a <HAL_DMAEx_MultiBufferStart_IT+0x2d2>
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a1f      	ldr	r2, [pc, #124]	; (8003a08 <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d102      	bne.n	8003994 <HAL_DMAEx_MultiBufferStart_IT+0x2cc>
 800398e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003992:	e01e      	b.n	80039d2 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003994:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003998:	e01b      	b.n	80039d2 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 800399a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800399e:	e018      	b.n	80039d2 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80039a0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80039a4:	e015      	b.n	80039d2 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80039a6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80039aa:	e012      	b.n	80039d2 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80039ac:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80039b0:	e00f      	b.n	80039d2 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80039b2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80039b6:	e00c      	b.n	80039d2 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80039b8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80039bc:	e009      	b.n	80039d2 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80039be:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80039c2:	e006      	b.n	80039d2 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80039c4:	2320      	movs	r3, #32
 80039c6:	e004      	b.n	80039d2 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80039c8:	2320      	movs	r3, #32
 80039ca:	e002      	b.n	80039d2 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80039cc:	2320      	movs	r3, #32
 80039ce:	e000      	b.n	80039d2 <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80039d0:	2320      	movs	r3, #32
 80039d2:	4a11      	ldr	r2, [pc, #68]	; (8003a18 <HAL_DMAEx_MultiBufferStart_IT+0x350>)
 80039d4:	60d3      	str	r3, [r2, #12]
 80039d6:	e081      	b.n	8003adc <HAL_DMAEx_MultiBufferStart_IT+0x414>
 80039d8:	40026458 	.word	0x40026458
 80039dc:	40026010 	.word	0x40026010
 80039e0:	40026410 	.word	0x40026410
 80039e4:	40026070 	.word	0x40026070
 80039e8:	40026470 	.word	0x40026470
 80039ec:	40026028 	.word	0x40026028
 80039f0:	40026428 	.word	0x40026428
 80039f4:	40026088 	.word	0x40026088
 80039f8:	40026488 	.word	0x40026488
 80039fc:	40026040 	.word	0x40026040
 8003a00:	40026440 	.word	0x40026440
 8003a04:	400260a0 	.word	0x400260a0
 8003a08:	400264a0 	.word	0x400264a0
 8003a0c:	40026400 	.word	0x40026400
 8003a10:	400260b8 	.word	0x400260b8
 8003a14:	40026058 	.word	0x40026058
 8003a18:	40026000 	.word	0x40026000
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a96      	ldr	r2, [pc, #600]	; (8003c7c <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d057      	beq.n	8003ad6 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a95      	ldr	r2, [pc, #596]	; (8003c80 <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d050      	beq.n	8003ad2 <HAL_DMAEx_MultiBufferStart_IT+0x40a>
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a93      	ldr	r2, [pc, #588]	; (8003c84 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d049      	beq.n	8003ace <HAL_DMAEx_MultiBufferStart_IT+0x406>
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a92      	ldr	r2, [pc, #584]	; (8003c88 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d042      	beq.n	8003aca <HAL_DMAEx_MultiBufferStart_IT+0x402>
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a90      	ldr	r2, [pc, #576]	; (8003c8c <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d03a      	beq.n	8003ac4 <HAL_DMAEx_MultiBufferStart_IT+0x3fc>
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a8f      	ldr	r2, [pc, #572]	; (8003c90 <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d032      	beq.n	8003abe <HAL_DMAEx_MultiBufferStart_IT+0x3f6>
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a8d      	ldr	r2, [pc, #564]	; (8003c94 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d02a      	beq.n	8003ab8 <HAL_DMAEx_MultiBufferStart_IT+0x3f0>
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a8c      	ldr	r2, [pc, #560]	; (8003c98 <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d022      	beq.n	8003ab2 <HAL_DMAEx_MultiBufferStart_IT+0x3ea>
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a8a      	ldr	r2, [pc, #552]	; (8003c9c <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d01a      	beq.n	8003aac <HAL_DMAEx_MultiBufferStart_IT+0x3e4>
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4a89      	ldr	r2, [pc, #548]	; (8003ca0 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d012      	beq.n	8003aa6 <HAL_DMAEx_MultiBufferStart_IT+0x3de>
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a87      	ldr	r2, [pc, #540]	; (8003ca4 <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d00a      	beq.n	8003aa0 <HAL_DMAEx_MultiBufferStart_IT+0x3d8>
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a86      	ldr	r2, [pc, #536]	; (8003ca8 <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d102      	bne.n	8003a9a <HAL_DMAEx_MultiBufferStart_IT+0x3d2>
 8003a94:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003a98:	e01e      	b.n	8003ad8 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003a9a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003a9e:	e01b      	b.n	8003ad8 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003aa0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003aa4:	e018      	b.n	8003ad8 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003aa6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003aaa:	e015      	b.n	8003ad8 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003aac:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003ab0:	e012      	b.n	8003ad8 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003ab2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003ab6:	e00f      	b.n	8003ad8 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003ab8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003abc:	e00c      	b.n	8003ad8 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003abe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003ac2:	e009      	b.n	8003ad8 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003ac4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003ac8:	e006      	b.n	8003ad8 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003aca:	2320      	movs	r3, #32
 8003acc:	e004      	b.n	8003ad8 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003ace:	2320      	movs	r3, #32
 8003ad0:	e002      	b.n	8003ad8 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003ad2:	2320      	movs	r3, #32
 8003ad4:	e000      	b.n	8003ad8 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003ad6:	2320      	movs	r3, #32
 8003ad8:	4a74      	ldr	r2, [pc, #464]	; (8003cac <HAL_DMAEx_MultiBufferStart_IT+0x5e4>)
 8003ada:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	461a      	mov	r2, r3
 8003ae2:	4b73      	ldr	r3, [pc, #460]	; (8003cb0 <HAL_DMAEx_MultiBufferStart_IT+0x5e8>)
 8003ae4:	429a      	cmp	r2, r3
 8003ae6:	d960      	bls.n	8003baa <HAL_DMAEx_MultiBufferStart_IT+0x4e2>
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4a63      	ldr	r2, [pc, #396]	; (8003c7c <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d057      	beq.n	8003ba2 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4a62      	ldr	r2, [pc, #392]	; (8003c80 <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d050      	beq.n	8003b9e <HAL_DMAEx_MultiBufferStart_IT+0x4d6>
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a60      	ldr	r2, [pc, #384]	; (8003c84 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d049      	beq.n	8003b9a <HAL_DMAEx_MultiBufferStart_IT+0x4d2>
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a5f      	ldr	r2, [pc, #380]	; (8003c88 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d042      	beq.n	8003b96 <HAL_DMAEx_MultiBufferStart_IT+0x4ce>
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4a5d      	ldr	r2, [pc, #372]	; (8003c8c <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d03a      	beq.n	8003b90 <HAL_DMAEx_MultiBufferStart_IT+0x4c8>
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a5c      	ldr	r2, [pc, #368]	; (8003c90 <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d032      	beq.n	8003b8a <HAL_DMAEx_MultiBufferStart_IT+0x4c2>
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a5a      	ldr	r2, [pc, #360]	; (8003c94 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d02a      	beq.n	8003b84 <HAL_DMAEx_MultiBufferStart_IT+0x4bc>
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a59      	ldr	r2, [pc, #356]	; (8003c98 <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d022      	beq.n	8003b7e <HAL_DMAEx_MultiBufferStart_IT+0x4b6>
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a57      	ldr	r2, [pc, #348]	; (8003c9c <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d01a      	beq.n	8003b78 <HAL_DMAEx_MultiBufferStart_IT+0x4b0>
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a56      	ldr	r2, [pc, #344]	; (8003ca0 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d012      	beq.n	8003b72 <HAL_DMAEx_MultiBufferStart_IT+0x4aa>
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a54      	ldr	r2, [pc, #336]	; (8003ca4 <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d00a      	beq.n	8003b6c <HAL_DMAEx_MultiBufferStart_IT+0x4a4>
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a53      	ldr	r2, [pc, #332]	; (8003ca8 <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d102      	bne.n	8003b66 <HAL_DMAEx_MultiBufferStart_IT+0x49e>
 8003b60:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003b64:	e01e      	b.n	8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003b66:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003b6a:	e01b      	b.n	8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003b6c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003b70:	e018      	b.n	8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003b72:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003b76:	e015      	b.n	8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003b78:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003b7c:	e012      	b.n	8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003b7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b82:	e00f      	b.n	8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003b84:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b88:	e00c      	b.n	8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003b8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b8e:	e009      	b.n	8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003b90:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b94:	e006      	b.n	8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003b96:	2310      	movs	r3, #16
 8003b98:	e004      	b.n	8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003b9a:	2310      	movs	r3, #16
 8003b9c:	e002      	b.n	8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003b9e:	2310      	movs	r3, #16
 8003ba0:	e000      	b.n	8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003ba2:	2310      	movs	r3, #16
 8003ba4:	4a43      	ldr	r2, [pc, #268]	; (8003cb4 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>)
 8003ba6:	60d3      	str	r3, [r2, #12]
 8003ba8:	e14f      	b.n	8003e4a <HAL_DMAEx_MultiBufferStart_IT+0x782>
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	461a      	mov	r2, r3
 8003bb0:	4b41      	ldr	r3, [pc, #260]	; (8003cb8 <HAL_DMAEx_MultiBufferStart_IT+0x5f0>)
 8003bb2:	429a      	cmp	r2, r3
 8003bb4:	f240 8082 	bls.w	8003cbc <HAL_DMAEx_MultiBufferStart_IT+0x5f4>
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a2f      	ldr	r2, [pc, #188]	; (8003c7c <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d057      	beq.n	8003c72 <HAL_DMAEx_MultiBufferStart_IT+0x5aa>
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a2e      	ldr	r2, [pc, #184]	; (8003c80 <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d050      	beq.n	8003c6e <HAL_DMAEx_MultiBufferStart_IT+0x5a6>
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a2c      	ldr	r2, [pc, #176]	; (8003c84 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d049      	beq.n	8003c6a <HAL_DMAEx_MultiBufferStart_IT+0x5a2>
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a2b      	ldr	r2, [pc, #172]	; (8003c88 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d042      	beq.n	8003c66 <HAL_DMAEx_MultiBufferStart_IT+0x59e>
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a29      	ldr	r2, [pc, #164]	; (8003c8c <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d03a      	beq.n	8003c60 <HAL_DMAEx_MultiBufferStart_IT+0x598>
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a28      	ldr	r2, [pc, #160]	; (8003c90 <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d032      	beq.n	8003c5a <HAL_DMAEx_MultiBufferStart_IT+0x592>
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a26      	ldr	r2, [pc, #152]	; (8003c94 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d02a      	beq.n	8003c54 <HAL_DMAEx_MultiBufferStart_IT+0x58c>
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a25      	ldr	r2, [pc, #148]	; (8003c98 <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d022      	beq.n	8003c4e <HAL_DMAEx_MultiBufferStart_IT+0x586>
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a23      	ldr	r2, [pc, #140]	; (8003c9c <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d01a      	beq.n	8003c48 <HAL_DMAEx_MultiBufferStart_IT+0x580>
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a22      	ldr	r2, [pc, #136]	; (8003ca0 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d012      	beq.n	8003c42 <HAL_DMAEx_MultiBufferStart_IT+0x57a>
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a20      	ldr	r2, [pc, #128]	; (8003ca4 <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d00a      	beq.n	8003c3c <HAL_DMAEx_MultiBufferStart_IT+0x574>
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a1f      	ldr	r2, [pc, #124]	; (8003ca8 <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d102      	bne.n	8003c36 <HAL_DMAEx_MultiBufferStart_IT+0x56e>
 8003c30:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003c34:	e01e      	b.n	8003c74 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003c36:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003c3a:	e01b      	b.n	8003c74 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003c3c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003c40:	e018      	b.n	8003c74 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003c42:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003c46:	e015      	b.n	8003c74 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003c48:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003c4c:	e012      	b.n	8003c74 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003c4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003c52:	e00f      	b.n	8003c74 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003c54:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003c58:	e00c      	b.n	8003c74 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003c5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003c5e:	e009      	b.n	8003c74 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003c60:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003c64:	e006      	b.n	8003c74 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003c66:	2310      	movs	r3, #16
 8003c68:	e004      	b.n	8003c74 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003c6a:	2310      	movs	r3, #16
 8003c6c:	e002      	b.n	8003c74 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003c6e:	2310      	movs	r3, #16
 8003c70:	e000      	b.n	8003c74 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003c72:	2310      	movs	r3, #16
 8003c74:	4a0f      	ldr	r2, [pc, #60]	; (8003cb4 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>)
 8003c76:	6093      	str	r3, [r2, #8]
 8003c78:	e0e7      	b.n	8003e4a <HAL_DMAEx_MultiBufferStart_IT+0x782>
 8003c7a:	bf00      	nop
 8003c7c:	40026010 	.word	0x40026010
 8003c80:	40026410 	.word	0x40026410
 8003c84:	40026070 	.word	0x40026070
 8003c88:	40026470 	.word	0x40026470
 8003c8c:	40026028 	.word	0x40026028
 8003c90:	40026428 	.word	0x40026428
 8003c94:	40026088 	.word	0x40026088
 8003c98:	40026488 	.word	0x40026488
 8003c9c:	40026040 	.word	0x40026040
 8003ca0:	40026440 	.word	0x40026440
 8003ca4:	400260a0 	.word	0x400260a0
 8003ca8:	400264a0 	.word	0x400264a0
 8003cac:	40026000 	.word	0x40026000
 8003cb0:	40026458 	.word	0x40026458
 8003cb4:	40026400 	.word	0x40026400
 8003cb8:	400260b8 	.word	0x400260b8
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	461a      	mov	r2, r3
 8003cc2:	4b96      	ldr	r3, [pc, #600]	; (8003f1c <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d960      	bls.n	8003d8a <HAL_DMAEx_MultiBufferStart_IT+0x6c2>
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a94      	ldr	r2, [pc, #592]	; (8003f20 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d057      	beq.n	8003d82 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a93      	ldr	r2, [pc, #588]	; (8003f24 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d050      	beq.n	8003d7e <HAL_DMAEx_MultiBufferStart_IT+0x6b6>
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a91      	ldr	r2, [pc, #580]	; (8003f28 <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d049      	beq.n	8003d7a <HAL_DMAEx_MultiBufferStart_IT+0x6b2>
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a90      	ldr	r2, [pc, #576]	; (8003f2c <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d042      	beq.n	8003d76 <HAL_DMAEx_MultiBufferStart_IT+0x6ae>
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a8e      	ldr	r2, [pc, #568]	; (8003f30 <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d03a      	beq.n	8003d70 <HAL_DMAEx_MultiBufferStart_IT+0x6a8>
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a8d      	ldr	r2, [pc, #564]	; (8003f34 <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d032      	beq.n	8003d6a <HAL_DMAEx_MultiBufferStart_IT+0x6a2>
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a8b      	ldr	r2, [pc, #556]	; (8003f38 <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d02a      	beq.n	8003d64 <HAL_DMAEx_MultiBufferStart_IT+0x69c>
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a8a      	ldr	r2, [pc, #552]	; (8003f3c <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d022      	beq.n	8003d5e <HAL_DMAEx_MultiBufferStart_IT+0x696>
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a88      	ldr	r2, [pc, #544]	; (8003f40 <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d01a      	beq.n	8003d58 <HAL_DMAEx_MultiBufferStart_IT+0x690>
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a87      	ldr	r2, [pc, #540]	; (8003f44 <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d012      	beq.n	8003d52 <HAL_DMAEx_MultiBufferStart_IT+0x68a>
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a85      	ldr	r2, [pc, #532]	; (8003f48 <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d00a      	beq.n	8003d4c <HAL_DMAEx_MultiBufferStart_IT+0x684>
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a84      	ldr	r2, [pc, #528]	; (8003f4c <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d102      	bne.n	8003d46 <HAL_DMAEx_MultiBufferStart_IT+0x67e>
 8003d40:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003d44:	e01e      	b.n	8003d84 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003d46:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003d4a:	e01b      	b.n	8003d84 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003d4c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003d50:	e018      	b.n	8003d84 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003d52:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003d56:	e015      	b.n	8003d84 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003d58:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003d5c:	e012      	b.n	8003d84 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003d5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d62:	e00f      	b.n	8003d84 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003d64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d68:	e00c      	b.n	8003d84 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003d6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d6e:	e009      	b.n	8003d84 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003d70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d74:	e006      	b.n	8003d84 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003d76:	2310      	movs	r3, #16
 8003d78:	e004      	b.n	8003d84 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003d7a:	2310      	movs	r3, #16
 8003d7c:	e002      	b.n	8003d84 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003d7e:	2310      	movs	r3, #16
 8003d80:	e000      	b.n	8003d84 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003d82:	2310      	movs	r3, #16
 8003d84:	4a72      	ldr	r2, [pc, #456]	; (8003f50 <HAL_DMAEx_MultiBufferStart_IT+0x888>)
 8003d86:	60d3      	str	r3, [r2, #12]
 8003d88:	e05f      	b.n	8003e4a <HAL_DMAEx_MultiBufferStart_IT+0x782>
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a64      	ldr	r2, [pc, #400]	; (8003f20 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d057      	beq.n	8003e44 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a62      	ldr	r2, [pc, #392]	; (8003f24 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d050      	beq.n	8003e40 <HAL_DMAEx_MultiBufferStart_IT+0x778>
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a61      	ldr	r2, [pc, #388]	; (8003f28 <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d049      	beq.n	8003e3c <HAL_DMAEx_MultiBufferStart_IT+0x774>
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a5f      	ldr	r2, [pc, #380]	; (8003f2c <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d042      	beq.n	8003e38 <HAL_DMAEx_MultiBufferStart_IT+0x770>
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a5e      	ldr	r2, [pc, #376]	; (8003f30 <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d03a      	beq.n	8003e32 <HAL_DMAEx_MultiBufferStart_IT+0x76a>
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a5c      	ldr	r2, [pc, #368]	; (8003f34 <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d032      	beq.n	8003e2c <HAL_DMAEx_MultiBufferStart_IT+0x764>
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a5b      	ldr	r2, [pc, #364]	; (8003f38 <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d02a      	beq.n	8003e26 <HAL_DMAEx_MultiBufferStart_IT+0x75e>
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a59      	ldr	r2, [pc, #356]	; (8003f3c <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d022      	beq.n	8003e20 <HAL_DMAEx_MultiBufferStart_IT+0x758>
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a58      	ldr	r2, [pc, #352]	; (8003f40 <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d01a      	beq.n	8003e1a <HAL_DMAEx_MultiBufferStart_IT+0x752>
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a56      	ldr	r2, [pc, #344]	; (8003f44 <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d012      	beq.n	8003e14 <HAL_DMAEx_MultiBufferStart_IT+0x74c>
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a55      	ldr	r2, [pc, #340]	; (8003f48 <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d00a      	beq.n	8003e0e <HAL_DMAEx_MultiBufferStart_IT+0x746>
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a53      	ldr	r2, [pc, #332]	; (8003f4c <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d102      	bne.n	8003e08 <HAL_DMAEx_MultiBufferStart_IT+0x740>
 8003e02:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003e06:	e01e      	b.n	8003e46 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003e08:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003e0c:	e01b      	b.n	8003e46 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003e0e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003e12:	e018      	b.n	8003e46 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003e14:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003e18:	e015      	b.n	8003e46 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003e1a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003e1e:	e012      	b.n	8003e46 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003e20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003e24:	e00f      	b.n	8003e46 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003e26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003e2a:	e00c      	b.n	8003e46 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003e2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003e30:	e009      	b.n	8003e46 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003e32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003e36:	e006      	b.n	8003e46 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003e38:	2310      	movs	r3, #16
 8003e3a:	e004      	b.n	8003e46 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003e3c:	2310      	movs	r3, #16
 8003e3e:	e002      	b.n	8003e46 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003e40:	2310      	movs	r3, #16
 8003e42:	e000      	b.n	8003e46 <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003e44:	2310      	movs	r3, #16
 8003e46:	4a42      	ldr	r2, [pc, #264]	; (8003f50 <HAL_DMAEx_MultiBufferStart_IT+0x888>)
 8003e48:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	461a      	mov	r2, r3
 8003e50:	4b40      	ldr	r3, [pc, #256]	; (8003f54 <HAL_DMAEx_MultiBufferStart_IT+0x88c>)
 8003e52:	429a      	cmp	r2, r3
 8003e54:	f240 8082 	bls.w	8003f5c <HAL_DMAEx_MultiBufferStart_IT+0x894>
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a30      	ldr	r2, [pc, #192]	; (8003f20 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d057      	beq.n	8003f12 <HAL_DMAEx_MultiBufferStart_IT+0x84a>
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4a2f      	ldr	r2, [pc, #188]	; (8003f24 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d050      	beq.n	8003f0e <HAL_DMAEx_MultiBufferStart_IT+0x846>
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a2d      	ldr	r2, [pc, #180]	; (8003f28 <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d049      	beq.n	8003f0a <HAL_DMAEx_MultiBufferStart_IT+0x842>
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a2c      	ldr	r2, [pc, #176]	; (8003f2c <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d042      	beq.n	8003f06 <HAL_DMAEx_MultiBufferStart_IT+0x83e>
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a2a      	ldr	r2, [pc, #168]	; (8003f30 <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d03a      	beq.n	8003f00 <HAL_DMAEx_MultiBufferStart_IT+0x838>
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	4a29      	ldr	r2, [pc, #164]	; (8003f34 <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d032      	beq.n	8003efa <HAL_DMAEx_MultiBufferStart_IT+0x832>
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a27      	ldr	r2, [pc, #156]	; (8003f38 <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d02a      	beq.n	8003ef4 <HAL_DMAEx_MultiBufferStart_IT+0x82c>
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4a26      	ldr	r2, [pc, #152]	; (8003f3c <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d022      	beq.n	8003eee <HAL_DMAEx_MultiBufferStart_IT+0x826>
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a24      	ldr	r2, [pc, #144]	; (8003f40 <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d01a      	beq.n	8003ee8 <HAL_DMAEx_MultiBufferStart_IT+0x820>
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a23      	ldr	r2, [pc, #140]	; (8003f44 <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d012      	beq.n	8003ee2 <HAL_DMAEx_MultiBufferStart_IT+0x81a>
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4a21      	ldr	r2, [pc, #132]	; (8003f48 <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d00a      	beq.n	8003edc <HAL_DMAEx_MultiBufferStart_IT+0x814>
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a20      	ldr	r2, [pc, #128]	; (8003f4c <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d102      	bne.n	8003ed6 <HAL_DMAEx_MultiBufferStart_IT+0x80e>
 8003ed0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003ed4:	e01e      	b.n	8003f14 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003ed6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003eda:	e01b      	b.n	8003f14 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003edc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003ee0:	e018      	b.n	8003f14 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003ee2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003ee6:	e015      	b.n	8003f14 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003ee8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003eec:	e012      	b.n	8003f14 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003eee:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ef2:	e00f      	b.n	8003f14 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003ef4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ef8:	e00c      	b.n	8003f14 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003efa:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003efe:	e009      	b.n	8003f14 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003f00:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003f04:	e006      	b.n	8003f14 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003f06:	2308      	movs	r3, #8
 8003f08:	e004      	b.n	8003f14 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003f0a:	2308      	movs	r3, #8
 8003f0c:	e002      	b.n	8003f14 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003f0e:	2308      	movs	r3, #8
 8003f10:	e000      	b.n	8003f14 <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003f12:	2308      	movs	r3, #8
 8003f14:	4a10      	ldr	r2, [pc, #64]	; (8003f58 <HAL_DMAEx_MultiBufferStart_IT+0x890>)
 8003f16:	60d3      	str	r3, [r2, #12]
 8003f18:	e16f      	b.n	80041fa <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 8003f1a:	bf00      	nop
 8003f1c:	40026058 	.word	0x40026058
 8003f20:	40026010 	.word	0x40026010
 8003f24:	40026410 	.word	0x40026410
 8003f28:	40026070 	.word	0x40026070
 8003f2c:	40026470 	.word	0x40026470
 8003f30:	40026028 	.word	0x40026028
 8003f34:	40026428 	.word	0x40026428
 8003f38:	40026088 	.word	0x40026088
 8003f3c:	40026488 	.word	0x40026488
 8003f40:	40026040 	.word	0x40026040
 8003f44:	40026440 	.word	0x40026440
 8003f48:	400260a0 	.word	0x400260a0
 8003f4c:	400264a0 	.word	0x400264a0
 8003f50:	40026000 	.word	0x40026000
 8003f54:	40026458 	.word	0x40026458
 8003f58:	40026400 	.word	0x40026400
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	461a      	mov	r2, r3
 8003f62:	4b94      	ldr	r3, [pc, #592]	; (80041b4 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 8003f64:	429a      	cmp	r2, r3
 8003f66:	d960      	bls.n	800402a <HAL_DMAEx_MultiBufferStart_IT+0x962>
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a92      	ldr	r2, [pc, #584]	; (80041b8 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d057      	beq.n	8004022 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a91      	ldr	r2, [pc, #580]	; (80041bc <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d050      	beq.n	800401e <HAL_DMAEx_MultiBufferStart_IT+0x956>
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a8f      	ldr	r2, [pc, #572]	; (80041c0 <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d049      	beq.n	800401a <HAL_DMAEx_MultiBufferStart_IT+0x952>
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a8e      	ldr	r2, [pc, #568]	; (80041c4 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d042      	beq.n	8004016 <HAL_DMAEx_MultiBufferStart_IT+0x94e>
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a8c      	ldr	r2, [pc, #560]	; (80041c8 <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d03a      	beq.n	8004010 <HAL_DMAEx_MultiBufferStart_IT+0x948>
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a8b      	ldr	r2, [pc, #556]	; (80041cc <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d032      	beq.n	800400a <HAL_DMAEx_MultiBufferStart_IT+0x942>
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a89      	ldr	r2, [pc, #548]	; (80041d0 <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d02a      	beq.n	8004004 <HAL_DMAEx_MultiBufferStart_IT+0x93c>
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a88      	ldr	r2, [pc, #544]	; (80041d4 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d022      	beq.n	8003ffe <HAL_DMAEx_MultiBufferStart_IT+0x936>
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a86      	ldr	r2, [pc, #536]	; (80041d8 <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d01a      	beq.n	8003ff8 <HAL_DMAEx_MultiBufferStart_IT+0x930>
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a85      	ldr	r2, [pc, #532]	; (80041dc <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d012      	beq.n	8003ff2 <HAL_DMAEx_MultiBufferStart_IT+0x92a>
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a83      	ldr	r2, [pc, #524]	; (80041e0 <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d00a      	beq.n	8003fec <HAL_DMAEx_MultiBufferStart_IT+0x924>
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a82      	ldr	r2, [pc, #520]	; (80041e4 <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d102      	bne.n	8003fe6 <HAL_DMAEx_MultiBufferStart_IT+0x91e>
 8003fe0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003fe4:	e01e      	b.n	8004024 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003fe6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003fea:	e01b      	b.n	8004024 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003fec:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003ff0:	e018      	b.n	8004024 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003ff2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003ff6:	e015      	b.n	8004024 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003ff8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003ffc:	e012      	b.n	8004024 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003ffe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004002:	e00f      	b.n	8004024 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8004004:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004008:	e00c      	b.n	8004024 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 800400a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800400e:	e009      	b.n	8004024 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8004010:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004014:	e006      	b.n	8004024 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8004016:	2308      	movs	r3, #8
 8004018:	e004      	b.n	8004024 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 800401a:	2308      	movs	r3, #8
 800401c:	e002      	b.n	8004024 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 800401e:	2308      	movs	r3, #8
 8004020:	e000      	b.n	8004024 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8004022:	2308      	movs	r3, #8
 8004024:	4a70      	ldr	r2, [pc, #448]	; (80041e8 <HAL_DMAEx_MultiBufferStart_IT+0xb20>)
 8004026:	6093      	str	r3, [r2, #8]
 8004028:	e0e7      	b.n	80041fa <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	461a      	mov	r2, r3
 8004030:	4b6e      	ldr	r3, [pc, #440]	; (80041ec <HAL_DMAEx_MultiBufferStart_IT+0xb24>)
 8004032:	429a      	cmp	r2, r3
 8004034:	d960      	bls.n	80040f8 <HAL_DMAEx_MultiBufferStart_IT+0xa30>
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a5f      	ldr	r2, [pc, #380]	; (80041b8 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d057      	beq.n	80040f0 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a5d      	ldr	r2, [pc, #372]	; (80041bc <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d050      	beq.n	80040ec <HAL_DMAEx_MultiBufferStart_IT+0xa24>
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a5c      	ldr	r2, [pc, #368]	; (80041c0 <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d049      	beq.n	80040e8 <HAL_DMAEx_MultiBufferStart_IT+0xa20>
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a5a      	ldr	r2, [pc, #360]	; (80041c4 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d042      	beq.n	80040e4 <HAL_DMAEx_MultiBufferStart_IT+0xa1c>
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a59      	ldr	r2, [pc, #356]	; (80041c8 <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d03a      	beq.n	80040de <HAL_DMAEx_MultiBufferStart_IT+0xa16>
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a57      	ldr	r2, [pc, #348]	; (80041cc <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d032      	beq.n	80040d8 <HAL_DMAEx_MultiBufferStart_IT+0xa10>
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a56      	ldr	r2, [pc, #344]	; (80041d0 <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d02a      	beq.n	80040d2 <HAL_DMAEx_MultiBufferStart_IT+0xa0a>
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a54      	ldr	r2, [pc, #336]	; (80041d4 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d022      	beq.n	80040cc <HAL_DMAEx_MultiBufferStart_IT+0xa04>
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a53      	ldr	r2, [pc, #332]	; (80041d8 <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d01a      	beq.n	80040c6 <HAL_DMAEx_MultiBufferStart_IT+0x9fe>
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a51      	ldr	r2, [pc, #324]	; (80041dc <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d012      	beq.n	80040c0 <HAL_DMAEx_MultiBufferStart_IT+0x9f8>
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4a50      	ldr	r2, [pc, #320]	; (80041e0 <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d00a      	beq.n	80040ba <HAL_DMAEx_MultiBufferStart_IT+0x9f2>
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a4e      	ldr	r2, [pc, #312]	; (80041e4 <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d102      	bne.n	80040b4 <HAL_DMAEx_MultiBufferStart_IT+0x9ec>
 80040ae:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80040b2:	e01e      	b.n	80040f2 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 80040b4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80040b8:	e01b      	b.n	80040f2 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 80040ba:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80040be:	e018      	b.n	80040f2 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 80040c0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80040c4:	e015      	b.n	80040f2 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 80040c6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80040ca:	e012      	b.n	80040f2 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 80040cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80040d0:	e00f      	b.n	80040f2 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 80040d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80040d6:	e00c      	b.n	80040f2 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 80040d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80040dc:	e009      	b.n	80040f2 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 80040de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80040e2:	e006      	b.n	80040f2 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 80040e4:	2308      	movs	r3, #8
 80040e6:	e004      	b.n	80040f2 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 80040e8:	2308      	movs	r3, #8
 80040ea:	e002      	b.n	80040f2 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 80040ec:	2308      	movs	r3, #8
 80040ee:	e000      	b.n	80040f2 <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 80040f0:	2308      	movs	r3, #8
 80040f2:	4a3f      	ldr	r2, [pc, #252]	; (80041f0 <HAL_DMAEx_MultiBufferStart_IT+0xb28>)
 80040f4:	60d3      	str	r3, [r2, #12]
 80040f6:	e080      	b.n	80041fa <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a2e      	ldr	r2, [pc, #184]	; (80041b8 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d078      	beq.n	80041f4 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a2d      	ldr	r2, [pc, #180]	; (80041bc <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d050      	beq.n	80041ae <HAL_DMAEx_MultiBufferStart_IT+0xae6>
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a2b      	ldr	r2, [pc, #172]	; (80041c0 <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d049      	beq.n	80041aa <HAL_DMAEx_MultiBufferStart_IT+0xae2>
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a2a      	ldr	r2, [pc, #168]	; (80041c4 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d042      	beq.n	80041a6 <HAL_DMAEx_MultiBufferStart_IT+0xade>
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a28      	ldr	r2, [pc, #160]	; (80041c8 <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d03a      	beq.n	80041a0 <HAL_DMAEx_MultiBufferStart_IT+0xad8>
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a27      	ldr	r2, [pc, #156]	; (80041cc <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d032      	beq.n	800419a <HAL_DMAEx_MultiBufferStart_IT+0xad2>
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a25      	ldr	r2, [pc, #148]	; (80041d0 <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d02a      	beq.n	8004194 <HAL_DMAEx_MultiBufferStart_IT+0xacc>
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a24      	ldr	r2, [pc, #144]	; (80041d4 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d022      	beq.n	800418e <HAL_DMAEx_MultiBufferStart_IT+0xac6>
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a22      	ldr	r2, [pc, #136]	; (80041d8 <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d01a      	beq.n	8004188 <HAL_DMAEx_MultiBufferStart_IT+0xac0>
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a21      	ldr	r2, [pc, #132]	; (80041dc <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d012      	beq.n	8004182 <HAL_DMAEx_MultiBufferStart_IT+0xaba>
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a1f      	ldr	r2, [pc, #124]	; (80041e0 <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d00a      	beq.n	800417c <HAL_DMAEx_MultiBufferStart_IT+0xab4>
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a1e      	ldr	r2, [pc, #120]	; (80041e4 <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d102      	bne.n	8004176 <HAL_DMAEx_MultiBufferStart_IT+0xaae>
 8004170:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8004174:	e03f      	b.n	80041f6 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8004176:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800417a:	e03c      	b.n	80041f6 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 800417c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8004180:	e039      	b.n	80041f6 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8004182:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8004186:	e036      	b.n	80041f6 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8004188:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800418c:	e033      	b.n	80041f6 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 800418e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004192:	e030      	b.n	80041f6 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8004194:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004198:	e02d      	b.n	80041f6 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 800419a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800419e:	e02a      	b.n	80041f6 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80041a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80041a4:	e027      	b.n	80041f6 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80041a6:	2308      	movs	r3, #8
 80041a8:	e025      	b.n	80041f6 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80041aa:	2308      	movs	r3, #8
 80041ac:	e023      	b.n	80041f6 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80041ae:	2308      	movs	r3, #8
 80041b0:	e021      	b.n	80041f6 <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80041b2:	bf00      	nop
 80041b4:	400260b8 	.word	0x400260b8
 80041b8:	40026010 	.word	0x40026010
 80041bc:	40026410 	.word	0x40026410
 80041c0:	40026070 	.word	0x40026070
 80041c4:	40026470 	.word	0x40026470
 80041c8:	40026028 	.word	0x40026028
 80041cc:	40026428 	.word	0x40026428
 80041d0:	40026088 	.word	0x40026088
 80041d4:	40026488 	.word	0x40026488
 80041d8:	40026040 	.word	0x40026040
 80041dc:	40026440 	.word	0x40026440
 80041e0:	400260a0 	.word	0x400260a0
 80041e4:	400264a0 	.word	0x400264a0
 80041e8:	40026400 	.word	0x40026400
 80041ec:	40026058 	.word	0x40026058
 80041f0:	40026000 	.word	0x40026000
 80041f4:	2308      	movs	r3, #8
 80041f6:	4a9a      	ldr	r2, [pc, #616]	; (8004460 <HAL_DMAEx_MultiBufferStart_IT+0xd98>)
 80041f8:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	461a      	mov	r2, r3
 8004200:	4b98      	ldr	r3, [pc, #608]	; (8004464 <HAL_DMAEx_MultiBufferStart_IT+0xd9c>)
 8004202:	429a      	cmp	r2, r3
 8004204:	d960      	bls.n	80042c8 <HAL_DMAEx_MultiBufferStart_IT+0xc00>
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4a97      	ldr	r2, [pc, #604]	; (8004468 <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d057      	beq.n	80042c0 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4a95      	ldr	r2, [pc, #596]	; (800446c <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d050      	beq.n	80042bc <HAL_DMAEx_MultiBufferStart_IT+0xbf4>
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4a94      	ldr	r2, [pc, #592]	; (8004470 <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d049      	beq.n	80042b8 <HAL_DMAEx_MultiBufferStart_IT+0xbf0>
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a92      	ldr	r2, [pc, #584]	; (8004474 <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d042      	beq.n	80042b4 <HAL_DMAEx_MultiBufferStart_IT+0xbec>
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	4a91      	ldr	r2, [pc, #580]	; (8004478 <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d03a      	beq.n	80042ae <HAL_DMAEx_MultiBufferStart_IT+0xbe6>
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a8f      	ldr	r2, [pc, #572]	; (800447c <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d032      	beq.n	80042a8 <HAL_DMAEx_MultiBufferStart_IT+0xbe0>
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a8e      	ldr	r2, [pc, #568]	; (8004480 <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d02a      	beq.n	80042a2 <HAL_DMAEx_MultiBufferStart_IT+0xbda>
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a8c      	ldr	r2, [pc, #560]	; (8004484 <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d022      	beq.n	800429c <HAL_DMAEx_MultiBufferStart_IT+0xbd4>
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4a8b      	ldr	r2, [pc, #556]	; (8004488 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d01a      	beq.n	8004296 <HAL_DMAEx_MultiBufferStart_IT+0xbce>
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a89      	ldr	r2, [pc, #548]	; (800448c <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d012      	beq.n	8004290 <HAL_DMAEx_MultiBufferStart_IT+0xbc8>
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a88      	ldr	r2, [pc, #544]	; (8004490 <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d00a      	beq.n	800428a <HAL_DMAEx_MultiBufferStart_IT+0xbc2>
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a86      	ldr	r2, [pc, #536]	; (8004494 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d102      	bne.n	8004284 <HAL_DMAEx_MultiBufferStart_IT+0xbbc>
 800427e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004282:	e01e      	b.n	80042c2 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8004284:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004288:	e01b      	b.n	80042c2 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 800428a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800428e:	e018      	b.n	80042c2 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8004290:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004294:	e015      	b.n	80042c2 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8004296:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800429a:	e012      	b.n	80042c2 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 800429c:	f44f 7380 	mov.w	r3, #256	; 0x100
 80042a0:	e00f      	b.n	80042c2 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 80042a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80042a6:	e00c      	b.n	80042c2 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 80042a8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80042ac:	e009      	b.n	80042c2 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 80042ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80042b2:	e006      	b.n	80042c2 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 80042b4:	2304      	movs	r3, #4
 80042b6:	e004      	b.n	80042c2 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 80042b8:	2304      	movs	r3, #4
 80042ba:	e002      	b.n	80042c2 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 80042bc:	2304      	movs	r3, #4
 80042be:	e000      	b.n	80042c2 <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 80042c0:	2304      	movs	r3, #4
 80042c2:	4a75      	ldr	r2, [pc, #468]	; (8004498 <HAL_DMAEx_MultiBufferStart_IT+0xdd0>)
 80042c4:	60d3      	str	r3, [r2, #12]
 80042c6:	e151      	b.n	800456c <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	461a      	mov	r2, r3
 80042ce:	4b73      	ldr	r3, [pc, #460]	; (800449c <HAL_DMAEx_MultiBufferStart_IT+0xdd4>)
 80042d0:	429a      	cmp	r2, r3
 80042d2:	d960      	bls.n	8004396 <HAL_DMAEx_MultiBufferStart_IT+0xcce>
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4a63      	ldr	r2, [pc, #396]	; (8004468 <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d057      	beq.n	800438e <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4a62      	ldr	r2, [pc, #392]	; (800446c <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d050      	beq.n	800438a <HAL_DMAEx_MultiBufferStart_IT+0xcc2>
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4a60      	ldr	r2, [pc, #384]	; (8004470 <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d049      	beq.n	8004386 <HAL_DMAEx_MultiBufferStart_IT+0xcbe>
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4a5f      	ldr	r2, [pc, #380]	; (8004474 <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d042      	beq.n	8004382 <HAL_DMAEx_MultiBufferStart_IT+0xcba>
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4a5d      	ldr	r2, [pc, #372]	; (8004478 <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d03a      	beq.n	800437c <HAL_DMAEx_MultiBufferStart_IT+0xcb4>
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a5c      	ldr	r2, [pc, #368]	; (800447c <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d032      	beq.n	8004376 <HAL_DMAEx_MultiBufferStart_IT+0xcae>
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	4a5a      	ldr	r2, [pc, #360]	; (8004480 <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d02a      	beq.n	8004370 <HAL_DMAEx_MultiBufferStart_IT+0xca8>
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4a59      	ldr	r2, [pc, #356]	; (8004484 <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 8004320:	4293      	cmp	r3, r2
 8004322:	d022      	beq.n	800436a <HAL_DMAEx_MultiBufferStart_IT+0xca2>
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4a57      	ldr	r2, [pc, #348]	; (8004488 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d01a      	beq.n	8004364 <HAL_DMAEx_MultiBufferStart_IT+0xc9c>
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	4a56      	ldr	r2, [pc, #344]	; (800448c <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 8004334:	4293      	cmp	r3, r2
 8004336:	d012      	beq.n	800435e <HAL_DMAEx_MultiBufferStart_IT+0xc96>
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4a54      	ldr	r2, [pc, #336]	; (8004490 <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d00a      	beq.n	8004358 <HAL_DMAEx_MultiBufferStart_IT+0xc90>
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4a53      	ldr	r2, [pc, #332]	; (8004494 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 8004348:	4293      	cmp	r3, r2
 800434a:	d102      	bne.n	8004352 <HAL_DMAEx_MultiBufferStart_IT+0xc8a>
 800434c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004350:	e01e      	b.n	8004390 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8004352:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004356:	e01b      	b.n	8004390 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8004358:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800435c:	e018      	b.n	8004390 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 800435e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004362:	e015      	b.n	8004390 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8004364:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004368:	e012      	b.n	8004390 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 800436a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800436e:	e00f      	b.n	8004390 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8004370:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004374:	e00c      	b.n	8004390 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8004376:	f44f 7380 	mov.w	r3, #256	; 0x100
 800437a:	e009      	b.n	8004390 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 800437c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004380:	e006      	b.n	8004390 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8004382:	2304      	movs	r3, #4
 8004384:	e004      	b.n	8004390 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8004386:	2304      	movs	r3, #4
 8004388:	e002      	b.n	8004390 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 800438a:	2304      	movs	r3, #4
 800438c:	e000      	b.n	8004390 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 800438e:	2304      	movs	r3, #4
 8004390:	4a41      	ldr	r2, [pc, #260]	; (8004498 <HAL_DMAEx_MultiBufferStart_IT+0xdd0>)
 8004392:	6093      	str	r3, [r2, #8]
 8004394:	e0ea      	b.n	800456c <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	461a      	mov	r2, r3
 800439c:	4b40      	ldr	r3, [pc, #256]	; (80044a0 <HAL_DMAEx_MultiBufferStart_IT+0xdd8>)
 800439e:	429a      	cmp	r2, r3
 80043a0:	f240 8084 	bls.w	80044ac <HAL_DMAEx_MultiBufferStart_IT+0xde4>
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a2f      	ldr	r2, [pc, #188]	; (8004468 <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d07a      	beq.n	80044a4 <HAL_DMAEx_MultiBufferStart_IT+0xddc>
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4a2e      	ldr	r2, [pc, #184]	; (800446c <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d050      	beq.n	800445a <HAL_DMAEx_MultiBufferStart_IT+0xd92>
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a2c      	ldr	r2, [pc, #176]	; (8004470 <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d049      	beq.n	8004456 <HAL_DMAEx_MultiBufferStart_IT+0xd8e>
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a2b      	ldr	r2, [pc, #172]	; (8004474 <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d042      	beq.n	8004452 <HAL_DMAEx_MultiBufferStart_IT+0xd8a>
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a29      	ldr	r2, [pc, #164]	; (8004478 <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d03a      	beq.n	800444c <HAL_DMAEx_MultiBufferStart_IT+0xd84>
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a28      	ldr	r2, [pc, #160]	; (800447c <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d032      	beq.n	8004446 <HAL_DMAEx_MultiBufferStart_IT+0xd7e>
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	4a26      	ldr	r2, [pc, #152]	; (8004480 <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d02a      	beq.n	8004440 <HAL_DMAEx_MultiBufferStart_IT+0xd78>
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a25      	ldr	r2, [pc, #148]	; (8004484 <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d022      	beq.n	800443a <HAL_DMAEx_MultiBufferStart_IT+0xd72>
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a23      	ldr	r2, [pc, #140]	; (8004488 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d01a      	beq.n	8004434 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a22      	ldr	r2, [pc, #136]	; (800448c <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d012      	beq.n	800442e <HAL_DMAEx_MultiBufferStart_IT+0xd66>
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a20      	ldr	r2, [pc, #128]	; (8004490 <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d00a      	beq.n	8004428 <HAL_DMAEx_MultiBufferStart_IT+0xd60>
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4a1f      	ldr	r2, [pc, #124]	; (8004494 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d102      	bne.n	8004422 <HAL_DMAEx_MultiBufferStart_IT+0xd5a>
 800441c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004420:	e041      	b.n	80044a6 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8004422:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004426:	e03e      	b.n	80044a6 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8004428:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800442c:	e03b      	b.n	80044a6 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 800442e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004432:	e038      	b.n	80044a6 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8004434:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004438:	e035      	b.n	80044a6 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 800443a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800443e:	e032      	b.n	80044a6 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8004440:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004444:	e02f      	b.n	80044a6 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8004446:	f44f 7380 	mov.w	r3, #256	; 0x100
 800444a:	e02c      	b.n	80044a6 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 800444c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004450:	e029      	b.n	80044a6 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8004452:	2304      	movs	r3, #4
 8004454:	e027      	b.n	80044a6 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8004456:	2304      	movs	r3, #4
 8004458:	e025      	b.n	80044a6 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 800445a:	2304      	movs	r3, #4
 800445c:	e023      	b.n	80044a6 <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 800445e:	bf00      	nop
 8004460:	40026000 	.word	0x40026000
 8004464:	40026458 	.word	0x40026458
 8004468:	40026010 	.word	0x40026010
 800446c:	40026410 	.word	0x40026410
 8004470:	40026070 	.word	0x40026070
 8004474:	40026470 	.word	0x40026470
 8004478:	40026028 	.word	0x40026028
 800447c:	40026428 	.word	0x40026428
 8004480:	40026088 	.word	0x40026088
 8004484:	40026488 	.word	0x40026488
 8004488:	40026040 	.word	0x40026040
 800448c:	40026440 	.word	0x40026440
 8004490:	400260a0 	.word	0x400260a0
 8004494:	400264a0 	.word	0x400264a0
 8004498:	40026400 	.word	0x40026400
 800449c:	400260b8 	.word	0x400260b8
 80044a0:	40026058 	.word	0x40026058
 80044a4:	2304      	movs	r3, #4
 80044a6:	4a94      	ldr	r2, [pc, #592]	; (80046f8 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 80044a8:	60d3      	str	r3, [r2, #12]
 80044aa:	e05f      	b.n	800456c <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a92      	ldr	r2, [pc, #584]	; (80046fc <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d057      	beq.n	8004566 <HAL_DMAEx_MultiBufferStart_IT+0xe9e>
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a91      	ldr	r2, [pc, #580]	; (8004700 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d050      	beq.n	8004562 <HAL_DMAEx_MultiBufferStart_IT+0xe9a>
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a8f      	ldr	r2, [pc, #572]	; (8004704 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d049      	beq.n	800455e <HAL_DMAEx_MultiBufferStart_IT+0xe96>
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4a8e      	ldr	r2, [pc, #568]	; (8004708 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d042      	beq.n	800455a <HAL_DMAEx_MultiBufferStart_IT+0xe92>
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a8c      	ldr	r2, [pc, #560]	; (800470c <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d03a      	beq.n	8004554 <HAL_DMAEx_MultiBufferStart_IT+0xe8c>
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4a8b      	ldr	r2, [pc, #556]	; (8004710 <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d032      	beq.n	800454e <HAL_DMAEx_MultiBufferStart_IT+0xe86>
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a89      	ldr	r2, [pc, #548]	; (8004714 <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d02a      	beq.n	8004548 <HAL_DMAEx_MultiBufferStart_IT+0xe80>
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a88      	ldr	r2, [pc, #544]	; (8004718 <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d022      	beq.n	8004542 <HAL_DMAEx_MultiBufferStart_IT+0xe7a>
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a86      	ldr	r2, [pc, #536]	; (800471c <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d01a      	beq.n	800453c <HAL_DMAEx_MultiBufferStart_IT+0xe74>
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a85      	ldr	r2, [pc, #532]	; (8004720 <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d012      	beq.n	8004536 <HAL_DMAEx_MultiBufferStart_IT+0xe6e>
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4a83      	ldr	r2, [pc, #524]	; (8004724 <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d00a      	beq.n	8004530 <HAL_DMAEx_MultiBufferStart_IT+0xe68>
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a82      	ldr	r2, [pc, #520]	; (8004728 <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d102      	bne.n	800452a <HAL_DMAEx_MultiBufferStart_IT+0xe62>
 8004524:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004528:	e01e      	b.n	8004568 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 800452a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800452e:	e01b      	b.n	8004568 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8004530:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004534:	e018      	b.n	8004568 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8004536:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800453a:	e015      	b.n	8004568 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 800453c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004540:	e012      	b.n	8004568 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8004542:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004546:	e00f      	b.n	8004568 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8004548:	f44f 7380 	mov.w	r3, #256	; 0x100
 800454c:	e00c      	b.n	8004568 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 800454e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004552:	e009      	b.n	8004568 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8004554:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004558:	e006      	b.n	8004568 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 800455a:	2304      	movs	r3, #4
 800455c:	e004      	b.n	8004568 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 800455e:	2304      	movs	r3, #4
 8004560:	e002      	b.n	8004568 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8004562:	2304      	movs	r3, #4
 8004564:	e000      	b.n	8004568 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8004566:	2304      	movs	r3, #4
 8004568:	4a63      	ldr	r2, [pc, #396]	; (80046f8 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 800456a:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	461a      	mov	r2, r3
 8004572:	4b6e      	ldr	r3, [pc, #440]	; (800472c <HAL_DMAEx_MultiBufferStart_IT+0x1064>)
 8004574:	429a      	cmp	r2, r3
 8004576:	d95c      	bls.n	8004632 <HAL_DMAEx_MultiBufferStart_IT+0xf6a>
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a5f      	ldr	r2, [pc, #380]	; (80046fc <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d053      	beq.n	800462a <HAL_DMAEx_MultiBufferStart_IT+0xf62>
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4a5e      	ldr	r2, [pc, #376]	; (8004700 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d04c      	beq.n	8004626 <HAL_DMAEx_MultiBufferStart_IT+0xf5e>
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a5c      	ldr	r2, [pc, #368]	; (8004704 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d045      	beq.n	8004622 <HAL_DMAEx_MultiBufferStart_IT+0xf5a>
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a5b      	ldr	r2, [pc, #364]	; (8004708 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d03e      	beq.n	800461e <HAL_DMAEx_MultiBufferStart_IT+0xf56>
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a59      	ldr	r2, [pc, #356]	; (800470c <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d037      	beq.n	800461a <HAL_DMAEx_MultiBufferStart_IT+0xf52>
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a58      	ldr	r2, [pc, #352]	; (8004710 <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d030      	beq.n	8004616 <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a56      	ldr	r2, [pc, #344]	; (8004714 <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d029      	beq.n	8004612 <HAL_DMAEx_MultiBufferStart_IT+0xf4a>
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4a55      	ldr	r2, [pc, #340]	; (8004718 <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d022      	beq.n	800460e <HAL_DMAEx_MultiBufferStart_IT+0xf46>
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a53      	ldr	r2, [pc, #332]	; (800471c <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d01a      	beq.n	8004608 <HAL_DMAEx_MultiBufferStart_IT+0xf40>
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4a52      	ldr	r2, [pc, #328]	; (8004720 <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d012      	beq.n	8004602 <HAL_DMAEx_MultiBufferStart_IT+0xf3a>
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a50      	ldr	r2, [pc, #320]	; (8004724 <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d00a      	beq.n	80045fc <HAL_DMAEx_MultiBufferStart_IT+0xf34>
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a4f      	ldr	r2, [pc, #316]	; (8004728 <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d102      	bne.n	80045f6 <HAL_DMAEx_MultiBufferStart_IT+0xf2e>
 80045f0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80045f4:	e01a      	b.n	800462c <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 80045f6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80045fa:	e017      	b.n	800462c <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 80045fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004600:	e014      	b.n	800462c <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004602:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004606:	e011      	b.n	800462c <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004608:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800460c:	e00e      	b.n	800462c <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 800460e:	2340      	movs	r3, #64	; 0x40
 8004610:	e00c      	b.n	800462c <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004612:	2340      	movs	r3, #64	; 0x40
 8004614:	e00a      	b.n	800462c <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004616:	2340      	movs	r3, #64	; 0x40
 8004618:	e008      	b.n	800462c <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 800461a:	2340      	movs	r3, #64	; 0x40
 800461c:	e006      	b.n	800462c <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 800461e:	2301      	movs	r3, #1
 8004620:	e004      	b.n	800462c <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004622:	2301      	movs	r3, #1
 8004624:	e002      	b.n	800462c <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8004626:	2301      	movs	r3, #1
 8004628:	e000      	b.n	800462c <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 800462a:	2301      	movs	r3, #1
 800462c:	4a40      	ldr	r2, [pc, #256]	; (8004730 <HAL_DMAEx_MultiBufferStart_IT+0x1068>)
 800462e:	60d3      	str	r3, [r2, #12]
 8004630:	e141      	b.n	80048b6 <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	461a      	mov	r2, r3
 8004638:	4b3e      	ldr	r3, [pc, #248]	; (8004734 <HAL_DMAEx_MultiBufferStart_IT+0x106c>)
 800463a:	429a      	cmp	r2, r3
 800463c:	d97c      	bls.n	8004738 <HAL_DMAEx_MultiBufferStart_IT+0x1070>
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4a2e      	ldr	r2, [pc, #184]	; (80046fc <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d053      	beq.n	80046f0 <HAL_DMAEx_MultiBufferStart_IT+0x1028>
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a2c      	ldr	r2, [pc, #176]	; (8004700 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d04c      	beq.n	80046ec <HAL_DMAEx_MultiBufferStart_IT+0x1024>
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a2b      	ldr	r2, [pc, #172]	; (8004704 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 8004658:	4293      	cmp	r3, r2
 800465a:	d045      	beq.n	80046e8 <HAL_DMAEx_MultiBufferStart_IT+0x1020>
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4a29      	ldr	r2, [pc, #164]	; (8004708 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d03e      	beq.n	80046e4 <HAL_DMAEx_MultiBufferStart_IT+0x101c>
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4a28      	ldr	r2, [pc, #160]	; (800470c <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d037      	beq.n	80046e0 <HAL_DMAEx_MultiBufferStart_IT+0x1018>
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4a26      	ldr	r2, [pc, #152]	; (8004710 <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d030      	beq.n	80046dc <HAL_DMAEx_MultiBufferStart_IT+0x1014>
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a25      	ldr	r2, [pc, #148]	; (8004714 <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d029      	beq.n	80046d8 <HAL_DMAEx_MultiBufferStart_IT+0x1010>
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a23      	ldr	r2, [pc, #140]	; (8004718 <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d022      	beq.n	80046d4 <HAL_DMAEx_MultiBufferStart_IT+0x100c>
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4a22      	ldr	r2, [pc, #136]	; (800471c <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d01a      	beq.n	80046ce <HAL_DMAEx_MultiBufferStart_IT+0x1006>
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a20      	ldr	r2, [pc, #128]	; (8004720 <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d012      	beq.n	80046c8 <HAL_DMAEx_MultiBufferStart_IT+0x1000>
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a1f      	ldr	r2, [pc, #124]	; (8004724 <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d00a      	beq.n	80046c2 <HAL_DMAEx_MultiBufferStart_IT+0xffa>
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a1d      	ldr	r2, [pc, #116]	; (8004728 <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d102      	bne.n	80046bc <HAL_DMAEx_MultiBufferStart_IT+0xff4>
 80046b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80046ba:	e01a      	b.n	80046f2 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80046bc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80046c0:	e017      	b.n	80046f2 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80046c2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80046c6:	e014      	b.n	80046f2 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80046c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80046cc:	e011      	b.n	80046f2 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80046ce:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80046d2:	e00e      	b.n	80046f2 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80046d4:	2340      	movs	r3, #64	; 0x40
 80046d6:	e00c      	b.n	80046f2 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80046d8:	2340      	movs	r3, #64	; 0x40
 80046da:	e00a      	b.n	80046f2 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80046dc:	2340      	movs	r3, #64	; 0x40
 80046de:	e008      	b.n	80046f2 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80046e0:	2340      	movs	r3, #64	; 0x40
 80046e2:	e006      	b.n	80046f2 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80046e4:	2301      	movs	r3, #1
 80046e6:	e004      	b.n	80046f2 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80046e8:	2301      	movs	r3, #1
 80046ea:	e002      	b.n	80046f2 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80046ec:	2301      	movs	r3, #1
 80046ee:	e000      	b.n	80046f2 <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 80046f0:	2301      	movs	r3, #1
 80046f2:	4a0f      	ldr	r2, [pc, #60]	; (8004730 <HAL_DMAEx_MultiBufferStart_IT+0x1068>)
 80046f4:	6093      	str	r3, [r2, #8]
 80046f6:	e0de      	b.n	80048b6 <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 80046f8:	40026000 	.word	0x40026000
 80046fc:	40026010 	.word	0x40026010
 8004700:	40026410 	.word	0x40026410
 8004704:	40026070 	.word	0x40026070
 8004708:	40026470 	.word	0x40026470
 800470c:	40026028 	.word	0x40026028
 8004710:	40026428 	.word	0x40026428
 8004714:	40026088 	.word	0x40026088
 8004718:	40026488 	.word	0x40026488
 800471c:	40026040 	.word	0x40026040
 8004720:	40026440 	.word	0x40026440
 8004724:	400260a0 	.word	0x400260a0
 8004728:	400264a0 	.word	0x400264a0
 800472c:	40026458 	.word	0x40026458
 8004730:	40026400 	.word	0x40026400
 8004734:	400260b8 	.word	0x400260b8
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	461a      	mov	r2, r3
 800473e:	4b78      	ldr	r3, [pc, #480]	; (8004920 <HAL_DMAEx_MultiBufferStart_IT+0x1258>)
 8004740:	429a      	cmp	r2, r3
 8004742:	d95c      	bls.n	80047fe <HAL_DMAEx_MultiBufferStart_IT+0x1136>
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a76      	ldr	r2, [pc, #472]	; (8004924 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d053      	beq.n	80047f6 <HAL_DMAEx_MultiBufferStart_IT+0x112e>
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a75      	ldr	r2, [pc, #468]	; (8004928 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d04c      	beq.n	80047f2 <HAL_DMAEx_MultiBufferStart_IT+0x112a>
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a73      	ldr	r2, [pc, #460]	; (800492c <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d045      	beq.n	80047ee <HAL_DMAEx_MultiBufferStart_IT+0x1126>
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a72      	ldr	r2, [pc, #456]	; (8004930 <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d03e      	beq.n	80047ea <HAL_DMAEx_MultiBufferStart_IT+0x1122>
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a70      	ldr	r2, [pc, #448]	; (8004934 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d037      	beq.n	80047e6 <HAL_DMAEx_MultiBufferStart_IT+0x111e>
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a6f      	ldr	r2, [pc, #444]	; (8004938 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d030      	beq.n	80047e2 <HAL_DMAEx_MultiBufferStart_IT+0x111a>
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a6d      	ldr	r2, [pc, #436]	; (800493c <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d029      	beq.n	80047de <HAL_DMAEx_MultiBufferStart_IT+0x1116>
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a6c      	ldr	r2, [pc, #432]	; (8004940 <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d022      	beq.n	80047da <HAL_DMAEx_MultiBufferStart_IT+0x1112>
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a6a      	ldr	r2, [pc, #424]	; (8004944 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d01a      	beq.n	80047d4 <HAL_DMAEx_MultiBufferStart_IT+0x110c>
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a69      	ldr	r2, [pc, #420]	; (8004948 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d012      	beq.n	80047ce <HAL_DMAEx_MultiBufferStart_IT+0x1106>
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4a67      	ldr	r2, [pc, #412]	; (800494c <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d00a      	beq.n	80047c8 <HAL_DMAEx_MultiBufferStart_IT+0x1100>
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4a66      	ldr	r2, [pc, #408]	; (8004950 <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d102      	bne.n	80047c2 <HAL_DMAEx_MultiBufferStart_IT+0x10fa>
 80047bc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80047c0:	e01a      	b.n	80047f8 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80047c2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80047c6:	e017      	b.n	80047f8 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80047c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80047cc:	e014      	b.n	80047f8 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80047ce:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80047d2:	e011      	b.n	80047f8 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80047d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80047d8:	e00e      	b.n	80047f8 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80047da:	2340      	movs	r3, #64	; 0x40
 80047dc:	e00c      	b.n	80047f8 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80047de:	2340      	movs	r3, #64	; 0x40
 80047e0:	e00a      	b.n	80047f8 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80047e2:	2340      	movs	r3, #64	; 0x40
 80047e4:	e008      	b.n	80047f8 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80047e6:	2340      	movs	r3, #64	; 0x40
 80047e8:	e006      	b.n	80047f8 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80047ea:	2301      	movs	r3, #1
 80047ec:	e004      	b.n	80047f8 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80047ee:	2301      	movs	r3, #1
 80047f0:	e002      	b.n	80047f8 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80047f2:	2301      	movs	r3, #1
 80047f4:	e000      	b.n	80047f8 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 80047f6:	2301      	movs	r3, #1
 80047f8:	4a56      	ldr	r2, [pc, #344]	; (8004954 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 80047fa:	60d3      	str	r3, [r2, #12]
 80047fc:	e05b      	b.n	80048b6 <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a48      	ldr	r2, [pc, #288]	; (8004924 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d053      	beq.n	80048b0 <HAL_DMAEx_MultiBufferStart_IT+0x11e8>
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a46      	ldr	r2, [pc, #280]	; (8004928 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d04c      	beq.n	80048ac <HAL_DMAEx_MultiBufferStart_IT+0x11e4>
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a45      	ldr	r2, [pc, #276]	; (800492c <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d045      	beq.n	80048a8 <HAL_DMAEx_MultiBufferStart_IT+0x11e0>
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a43      	ldr	r2, [pc, #268]	; (8004930 <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d03e      	beq.n	80048a4 <HAL_DMAEx_MultiBufferStart_IT+0x11dc>
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a42      	ldr	r2, [pc, #264]	; (8004934 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d037      	beq.n	80048a0 <HAL_DMAEx_MultiBufferStart_IT+0x11d8>
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a40      	ldr	r2, [pc, #256]	; (8004938 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d030      	beq.n	800489c <HAL_DMAEx_MultiBufferStart_IT+0x11d4>
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4a3f      	ldr	r2, [pc, #252]	; (800493c <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d029      	beq.n	8004898 <HAL_DMAEx_MultiBufferStart_IT+0x11d0>
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a3d      	ldr	r2, [pc, #244]	; (8004940 <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d022      	beq.n	8004894 <HAL_DMAEx_MultiBufferStart_IT+0x11cc>
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a3c      	ldr	r2, [pc, #240]	; (8004944 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 8004854:	4293      	cmp	r3, r2
 8004856:	d01a      	beq.n	800488e <HAL_DMAEx_MultiBufferStart_IT+0x11c6>
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4a3a      	ldr	r2, [pc, #232]	; (8004948 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d012      	beq.n	8004888 <HAL_DMAEx_MultiBufferStart_IT+0x11c0>
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4a39      	ldr	r2, [pc, #228]	; (800494c <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d00a      	beq.n	8004882 <HAL_DMAEx_MultiBufferStart_IT+0x11ba>
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a37      	ldr	r2, [pc, #220]	; (8004950 <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d102      	bne.n	800487c <HAL_DMAEx_MultiBufferStart_IT+0x11b4>
 8004876:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800487a:	e01a      	b.n	80048b2 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 800487c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004880:	e017      	b.n	80048b2 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004882:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004886:	e014      	b.n	80048b2 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004888:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800488c:	e011      	b.n	80048b2 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 800488e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004892:	e00e      	b.n	80048b2 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004894:	2340      	movs	r3, #64	; 0x40
 8004896:	e00c      	b.n	80048b2 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004898:	2340      	movs	r3, #64	; 0x40
 800489a:	e00a      	b.n	80048b2 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 800489c:	2340      	movs	r3, #64	; 0x40
 800489e:	e008      	b.n	80048b2 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80048a0:	2340      	movs	r3, #64	; 0x40
 80048a2:	e006      	b.n	80048b2 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80048a4:	2301      	movs	r3, #1
 80048a6:	e004      	b.n	80048b2 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80048a8:	2301      	movs	r3, #1
 80048aa:	e002      	b.n	80048b2 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80048ac:	2301      	movs	r3, #1
 80048ae:	e000      	b.n	80048b2 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80048b0:	2301      	movs	r3, #1
 80048b2:	4a28      	ldr	r2, [pc, #160]	; (8004954 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 80048b4:	6093      	str	r3, [r2, #8]

    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	681a      	ldr	r2, [r3, #0]
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f042 0216 	orr.w	r2, r2, #22
 80048c4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	695a      	ldr	r2, [r3, #20]
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80048d4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d103      	bne.n	80048e6 <HAL_DMAEx_MultiBufferStart_IT+0x121e>
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d007      	beq.n	80048f6 <HAL_DMAEx_MultiBufferStart_IT+0x122e>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	681a      	ldr	r2, [r3, #0]
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f042 0208 	orr.w	r2, r2, #8
 80048f4:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the peripheral */
    __HAL_DMA_ENABLE(hdma); 
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	681a      	ldr	r2, [r3, #0]
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f042 0201 	orr.w	r2, r2, #1
 8004904:	601a      	str	r2, [r3, #0]
 8004906:	e005      	b.n	8004914 <HAL_DMAEx_MultiBufferStart_IT+0x124c>
  }
  else
  {     
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2200      	movs	r2, #0
 800490c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004910:	2302      	movs	r3, #2
 8004912:	75fb      	strb	r3, [r7, #23]
  }  
  return status; 
 8004914:	7dfb      	ldrb	r3, [r7, #23]
}
 8004916:	4618      	mov	r0, r3
 8004918:	3718      	adds	r7, #24
 800491a:	46bd      	mov	sp, r7
 800491c:	bd80      	pop	{r7, pc}
 800491e:	bf00      	nop
 8004920:	40026058 	.word	0x40026058
 8004924:	40026010 	.word	0x40026010
 8004928:	40026410 	.word	0x40026410
 800492c:	40026070 	.word	0x40026070
 8004930:	40026470 	.word	0x40026470
 8004934:	40026028 	.word	0x40026028
 8004938:	40026428 	.word	0x40026428
 800493c:	40026088 	.word	0x40026088
 8004940:	40026488 	.word	0x40026488
 8004944:	40026040 	.word	0x40026040
 8004948:	40026440 	.word	0x40026440
 800494c:	400260a0 	.word	0x400260a0
 8004950:	400264a0 	.word	0x400264a0
 8004954:	40026000 	.word	0x40026000

08004958 <HAL_DMAEx_ChangeMemory>:
  *         MEMORY1 and the MEMORY1 address can be changed only when the current 
  *         transfer use MEMORY0.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory)
{
 8004958:	b480      	push	{r7}
 800495a:	b085      	sub	sp, #20
 800495c:	af00      	add	r7, sp, #0
 800495e:	60f8      	str	r0, [r7, #12]
 8004960:	60b9      	str	r1, [r7, #8]
 8004962:	4613      	mov	r3, r2
 8004964:	71fb      	strb	r3, [r7, #7]
  if(memory == MEMORY0)
 8004966:	79fb      	ldrb	r3, [r7, #7]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d104      	bne.n	8004976 <HAL_DMAEx_ChangeMemory+0x1e>
  {
    /* change the memory0 address */
    hdma->Instance->M0AR = Address;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	68ba      	ldr	r2, [r7, #8]
 8004972:	60da      	str	r2, [r3, #12]
 8004974:	e003      	b.n	800497e <HAL_DMAEx_ChangeMemory+0x26>
  }
  else
  {
    /* change the memory1 address */
    hdma->Instance->M1AR = Address;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	68ba      	ldr	r2, [r7, #8]
 800497c:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800497e:	2300      	movs	r3, #0
}
 8004980:	4618      	mov	r0, r3
 8004982:	3714      	adds	r7, #20
 8004984:	46bd      	mov	sp, r7
 8004986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498a:	4770      	bx	lr

0800498c <DMA_MultiBufferSetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 800498c:	b480      	push	{r7}
 800498e:	b085      	sub	sp, #20
 8004990:	af00      	add	r7, sp, #0
 8004992:	60f8      	str	r0, [r7, #12]
 8004994:	60b9      	str	r1, [r7, #8]
 8004996:	607a      	str	r2, [r7, #4]
 8004998:	603b      	str	r3, [r7, #0]
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	683a      	ldr	r2, [r7, #0]
 80049a0:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	689b      	ldr	r3, [r3, #8]
 80049a6:	2b40      	cmp	r3, #64	; 0x40
 80049a8:	d108      	bne.n	80049bc <DMA_MultiBufferSetConfig+0x30>
  {   
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	687a      	ldr	r2, [r7, #4]
 80049b0:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	68ba      	ldr	r2, [r7, #8]
 80049b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80049ba:	e007      	b.n	80049cc <DMA_MultiBufferSetConfig+0x40>
    hdma->Instance->PAR = SrcAddress;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	68ba      	ldr	r2, [r7, #8]
 80049c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	687a      	ldr	r2, [r7, #4]
 80049ca:	60da      	str	r2, [r3, #12]
}
 80049cc:	bf00      	nop
 80049ce:	3714      	adds	r7, #20
 80049d0:	46bd      	mov	sp, r7
 80049d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d6:	4770      	bx	lr

080049d8 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b088      	sub	sp, #32
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 80049e0:	2300      	movs	r3, #0
 80049e2:	61fb      	str	r3, [r7, #28]
 80049e4:	2300      	movs	r3, #0
 80049e6:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 80049e8:	4baa      	ldr	r3, [pc, #680]	; (8004c94 <HAL_ETH_Init+0x2bc>)
 80049ea:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 80049ec:	2300      	movs	r3, #0
 80049ee:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 80049f0:	2300      	movs	r3, #0
 80049f2:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d101      	bne.n	80049fe <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	e183      	b.n	8004d06 <HAL_ETH_Init+0x32e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004a04:	b2db      	uxtb	r3, r3
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d106      	bne.n	8004a18 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8004a12:	6878      	ldr	r0, [r7, #4]
 8004a14:	f006 f860 	bl	800aad8 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a18:	2300      	movs	r3, #0
 8004a1a:	60bb      	str	r3, [r7, #8]
 8004a1c:	4b9e      	ldr	r3, [pc, #632]	; (8004c98 <HAL_ETH_Init+0x2c0>)
 8004a1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a20:	4a9d      	ldr	r2, [pc, #628]	; (8004c98 <HAL_ETH_Init+0x2c0>)
 8004a22:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004a26:	6453      	str	r3, [r2, #68]	; 0x44
 8004a28:	4b9b      	ldr	r3, [pc, #620]	; (8004c98 <HAL_ETH_Init+0x2c0>)
 8004a2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a2c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004a30:	60bb      	str	r3, [r7, #8]
 8004a32:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8004a34:	4b99      	ldr	r3, [pc, #612]	; (8004c9c <HAL_ETH_Init+0x2c4>)
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	4a98      	ldr	r2, [pc, #608]	; (8004c9c <HAL_ETH_Init+0x2c4>)
 8004a3a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004a3e:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8004a40:	4b96      	ldr	r3, [pc, #600]	; (8004c9c <HAL_ETH_Init+0x2c4>)
 8004a42:	685a      	ldr	r2, [r3, #4]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6a1b      	ldr	r3, [r3, #32]
 8004a48:	4994      	ldr	r1, [pc, #592]	; (8004c9c <HAL_ETH_Init+0x2c4>)
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004a56:	681a      	ldr	r2, [r3, #0]
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f042 0201 	orr.w	r2, r2, #1
 8004a60:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004a64:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8004a66:	f7fd fe0f 	bl	8002688 <HAL_GetTick>
 8004a6a:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8004a6c:	e011      	b.n	8004a92 <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 8004a6e:	f7fd fe0b 	bl	8002688 <HAL_GetTick>
 8004a72:	4602      	mov	r2, r0
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	1ad3      	subs	r3, r2, r3
 8004a78:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004a7c:	d909      	bls.n	8004a92 <HAL_ETH_Init+0xba>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2203      	movs	r2, #3
 8004a82:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 8004a8e:	2303      	movs	r3, #3
 8004a90:	e139      	b.n	8004d06 <HAL_ETH_Init+0x32e>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f003 0301 	and.w	r3, r3, #1
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d1e4      	bne.n	8004a6e <HAL_ETH_Init+0x96>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	691b      	ldr	r3, [r3, #16]
 8004aaa:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 8004aac:	69fb      	ldr	r3, [r7, #28]
 8004aae:	f023 031c 	bic.w	r3, r3, #28
 8004ab2:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8004ab4:	f003 fd22 	bl	80084fc <HAL_RCC_GetHCLKFreq>
 8004ab8:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8004aba:	69bb      	ldr	r3, [r7, #24]
 8004abc:	4a78      	ldr	r2, [pc, #480]	; (8004ca0 <HAL_ETH_Init+0x2c8>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d908      	bls.n	8004ad4 <HAL_ETH_Init+0xfc>
 8004ac2:	69bb      	ldr	r3, [r7, #24]
 8004ac4:	4a77      	ldr	r2, [pc, #476]	; (8004ca4 <HAL_ETH_Init+0x2cc>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d804      	bhi.n	8004ad4 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8004aca:	69fb      	ldr	r3, [r7, #28]
 8004acc:	f043 0308 	orr.w	r3, r3, #8
 8004ad0:	61fb      	str	r3, [r7, #28]
 8004ad2:	e027      	b.n	8004b24 <HAL_ETH_Init+0x14c>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8004ad4:	69bb      	ldr	r3, [r7, #24]
 8004ad6:	4a73      	ldr	r2, [pc, #460]	; (8004ca4 <HAL_ETH_Init+0x2cc>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d908      	bls.n	8004aee <HAL_ETH_Init+0x116>
 8004adc:	69bb      	ldr	r3, [r7, #24]
 8004ade:	4a6d      	ldr	r2, [pc, #436]	; (8004c94 <HAL_ETH_Init+0x2bc>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d204      	bcs.n	8004aee <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8004ae4:	69fb      	ldr	r3, [r7, #28]
 8004ae6:	f043 030c 	orr.w	r3, r3, #12
 8004aea:	61fb      	str	r3, [r7, #28]
 8004aec:	e01a      	b.n	8004b24 <HAL_ETH_Init+0x14c>
  }  
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8004aee:	69bb      	ldr	r3, [r7, #24]
 8004af0:	4a68      	ldr	r2, [pc, #416]	; (8004c94 <HAL_ETH_Init+0x2bc>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d303      	bcc.n	8004afe <HAL_ETH_Init+0x126>
 8004af6:	69bb      	ldr	r3, [r7, #24]
 8004af8:	4a6b      	ldr	r2, [pc, #428]	; (8004ca8 <HAL_ETH_Init+0x2d0>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d911      	bls.n	8004b22 <HAL_ETH_Init+0x14a>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8004afe:	69bb      	ldr	r3, [r7, #24]
 8004b00:	4a69      	ldr	r2, [pc, #420]	; (8004ca8 <HAL_ETH_Init+0x2d0>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d908      	bls.n	8004b18 <HAL_ETH_Init+0x140>
 8004b06:	69bb      	ldr	r3, [r7, #24]
 8004b08:	4a68      	ldr	r2, [pc, #416]	; (8004cac <HAL_ETH_Init+0x2d4>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d804      	bhi.n	8004b18 <HAL_ETH_Init+0x140>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8004b0e:	69fb      	ldr	r3, [r7, #28]
 8004b10:	f043 0304 	orr.w	r3, r3, #4
 8004b14:	61fb      	str	r3, [r7, #28]
 8004b16:	e005      	b.n	8004b24 <HAL_ETH_Init+0x14c>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 183000000)) */
  {
    /* CSR Clock Range between 150-183 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8004b18:	69fb      	ldr	r3, [r7, #28]
 8004b1a:	f043 0310 	orr.w	r3, r3, #16
 8004b1e:	61fb      	str	r3, [r7, #28]
 8004b20:	e000      	b.n	8004b24 <HAL_ETH_Init+0x14c>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8004b22:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	69fa      	ldr	r2, [r7, #28]
 8004b2a:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8004b2c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004b30:	2100      	movs	r1, #0
 8004b32:	6878      	ldr	r0, [r7, #4]
 8004b34:	f000 fc1d 	bl	8005372 <HAL_ETH_WritePHYRegister>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d00b      	beq.n	8004b56 <HAL_ETH_Init+0x17e>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8004b42:	6939      	ldr	r1, [r7, #16]
 8004b44:	6878      	ldr	r0, [r7, #4]
 8004b46:	f000 fdd3 	bl	80056f0 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2201      	movs	r2, #1
 8004b4e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 8004b52:	2301      	movs	r3, #1
 8004b54:	e0d7      	b.n	8004d06 <HAL_ETH_Init+0x32e>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8004b56:	20ff      	movs	r0, #255	; 0xff
 8004b58:	f7fd fda2 	bl	80026a0 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	f000 80a5 	beq.w	8004cb0 <HAL_ETH_Init+0x2d8>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004b66:	f7fd fd8f 	bl	8002688 <HAL_GetTick>
 8004b6a:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8004b6c:	f107 030c 	add.w	r3, r7, #12
 8004b70:	461a      	mov	r2, r3
 8004b72:	2101      	movs	r1, #1
 8004b74:	6878      	ldr	r0, [r7, #4]
 8004b76:	f000 fb94 	bl	80052a2 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8004b7a:	f7fd fd85 	bl	8002688 <HAL_GetTick>
 8004b7e:	4602      	mov	r2, r0
 8004b80:	697b      	ldr	r3, [r7, #20]
 8004b82:	1ad3      	subs	r3, r2, r3
 8004b84:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d90f      	bls.n	8004bac <HAL_ETH_Init+0x1d4>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8004b90:	6939      	ldr	r1, [r7, #16]
 8004b92:	6878      	ldr	r0, [r7, #4]
 8004b94:	f000 fdac 	bl	80056f0 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8004ba8:	2303      	movs	r3, #3
 8004baa:	e0ac      	b.n	8004d06 <HAL_ETH_Init+0x32e>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	f003 0304 	and.w	r3, r3, #4
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d0da      	beq.n	8004b6c <HAL_ETH_Init+0x194>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8004bb6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004bba:	2100      	movs	r1, #0
 8004bbc:	6878      	ldr	r0, [r7, #4]
 8004bbe:	f000 fbd8 	bl	8005372 <HAL_ETH_WritePHYRegister>
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d00b      	beq.n	8004be0 <HAL_ETH_Init+0x208>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004bcc:	6939      	ldr	r1, [r7, #16]
 8004bce:	6878      	ldr	r0, [r7, #4]
 8004bd0:	f000 fd8e 	bl	80056f0 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8004bdc:	2301      	movs	r3, #1
 8004bde:	e092      	b.n	8004d06 <HAL_ETH_Init+0x32e>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8004be0:	f7fd fd52 	bl	8002688 <HAL_GetTick>
 8004be4:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8004be6:	f107 030c 	add.w	r3, r7, #12
 8004bea:	461a      	mov	r2, r3
 8004bec:	2101      	movs	r1, #1
 8004bee:	6878      	ldr	r0, [r7, #4]
 8004bf0:	f000 fb57 	bl	80052a2 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8004bf4:	f7fd fd48 	bl	8002688 <HAL_GetTick>
 8004bf8:	4602      	mov	r2, r0
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	1ad3      	subs	r3, r2, r3
 8004bfe:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d90f      	bls.n	8004c26 <HAL_ETH_Init+0x24e>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8004c0a:	6939      	ldr	r1, [r7, #16]
 8004c0c:	6878      	ldr	r0, [r7, #4]
 8004c0e:	f000 fd6f 	bl	80056f0 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2201      	movs	r2, #1
 8004c16:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8004c22:	2303      	movs	r3, #3
 8004c24:	e06f      	b.n	8004d06 <HAL_ETH_Init+0x32e>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	f003 0320 	and.w	r3, r3, #32
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d0da      	beq.n	8004be6 <HAL_ETH_Init+0x20e>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8004c30:	f107 030c 	add.w	r3, r7, #12
 8004c34:	461a      	mov	r2, r3
 8004c36:	2131      	movs	r1, #49	; 0x31
 8004c38:	6878      	ldr	r0, [r7, #4]
 8004c3a:	f000 fb32 	bl	80052a2 <HAL_ETH_ReadPHYRegister>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d00b      	beq.n	8004c5c <HAL_ETH_Init+0x284>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004c44:	2301      	movs	r3, #1
 8004c46:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004c48:	6939      	ldr	r1, [r7, #16]
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f000 fd50 	bl	80056f0 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2201      	movs	r2, #1
 8004c54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8004c58:	2301      	movs	r3, #1
 8004c5a:	e054      	b.n	8004d06 <HAL_ETH_Init+0x32e>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	f003 0310 	and.w	r3, r3, #16
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d004      	beq.n	8004c70 <HAL_ETH_Init+0x298>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004c6c:	60da      	str	r2, [r3, #12]
 8004c6e:	e002      	b.n	8004c76 <HAL_ETH_Init+0x29e>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2200      	movs	r2, #0
 8004c74:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	f003 0304 	and.w	r3, r3, #4
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d003      	beq.n	8004c88 <HAL_ETH_Init+0x2b0>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2200      	movs	r2, #0
 8004c84:	609a      	str	r2, [r3, #8]
 8004c86:	e035      	b.n	8004cf4 <HAL_ETH_Init+0x31c>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004c8e:	609a      	str	r2, [r3, #8]
 8004c90:	e030      	b.n	8004cf4 <HAL_ETH_Init+0x31c>
 8004c92:	bf00      	nop
 8004c94:	03938700 	.word	0x03938700
 8004c98:	40023800 	.word	0x40023800
 8004c9c:	40013800 	.word	0x40013800
 8004ca0:	01312cff 	.word	0x01312cff
 8004ca4:	02160ebf 	.word	0x02160ebf
 8004ca8:	05f5e0ff 	.word	0x05f5e0ff
 8004cac:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	68db      	ldr	r3, [r3, #12]
 8004cb4:	08db      	lsrs	r3, r3, #3
 8004cb6:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	085b      	lsrs	r3, r3, #1
 8004cbe:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	b29b      	uxth	r3, r3
 8004cc4:	461a      	mov	r2, r3
 8004cc6:	2100      	movs	r1, #0
 8004cc8:	6878      	ldr	r0, [r7, #4]
 8004cca:	f000 fb52 	bl	8005372 <HAL_ETH_WritePHYRegister>
 8004cce:	4603      	mov	r3, r0
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d00b      	beq.n	8004cec <HAL_ETH_Init+0x314>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004cd8:	6939      	ldr	r1, [r7, #16]
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	f000 fd08 	bl	80056f0 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	e00c      	b.n	8004d06 <HAL_ETH_Init+0x32e>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8004cec:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004cf0:	f7fd fcd6 	bl	80026a0 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8004cf4:	6939      	ldr	r1, [r7, #16]
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	f000 fcfa 	bl	80056f0 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2201      	movs	r2, #1
 8004d00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8004d04:	2300      	movs	r3, #0
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	3720      	adds	r7, #32
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}
 8004d0e:	bf00      	nop

08004d10 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b087      	sub	sp, #28
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	60f8      	str	r0, [r7, #12]
 8004d18:	60b9      	str	r1, [r7, #8]
 8004d1a:	607a      	str	r2, [r7, #4]
 8004d1c:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004d28:	2b01      	cmp	r3, #1
 8004d2a:	d101      	bne.n	8004d30 <HAL_ETH_DMATxDescListInit+0x20>
 8004d2c:	2302      	movs	r3, #2
 8004d2e:	e052      	b.n	8004dd6 <HAL_ETH_DMATxDescListInit+0xc6>
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	2201      	movs	r2, #1
 8004d34:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	2202      	movs	r2, #2
 8004d3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	68ba      	ldr	r2, [r7, #8]
 8004d44:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0U; i < TxBuffCount; i++)
 8004d46:	2300      	movs	r3, #0
 8004d48:	617b      	str	r3, [r7, #20]
 8004d4a:	e030      	b.n	8004dae <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 8004d4c:	697b      	ldr	r3, [r7, #20]
 8004d4e:	015b      	lsls	r3, r3, #5
 8004d50:	68ba      	ldr	r2, [r7, #8]
 8004d52:	4413      	add	r3, r2
 8004d54:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004d5c:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004d64:	fb02 f303 	mul.w	r3, r2, r3
 8004d68:	687a      	ldr	r2, [r7, #4]
 8004d6a:	4413      	add	r3, r2
 8004d6c:	461a      	mov	r2, r3
 8004d6e:	693b      	ldr	r3, [r7, #16]
 8004d70:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	69db      	ldr	r3, [r3, #28]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d105      	bne.n	8004d86 <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 8004d7a:	693b      	ldr	r3, [r7, #16]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1U))
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	3b01      	subs	r3, #1
 8004d8a:	697a      	ldr	r2, [r7, #20]
 8004d8c:	429a      	cmp	r2, r3
 8004d8e:	d208      	bcs.n	8004da2 <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1U);
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	3301      	adds	r3, #1
 8004d94:	015b      	lsls	r3, r3, #5
 8004d96:	68ba      	ldr	r2, [r7, #8]
 8004d98:	4413      	add	r3, r2
 8004d9a:	461a      	mov	r2, r3
 8004d9c:	693b      	ldr	r3, [r7, #16]
 8004d9e:	60da      	str	r2, [r3, #12]
 8004da0:	e002      	b.n	8004da8 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 8004da2:	68ba      	ldr	r2, [r7, #8]
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	60da      	str	r2, [r3, #12]
  for(i=0U; i < TxBuffCount; i++)
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	3301      	adds	r3, #1
 8004dac:	617b      	str	r3, [r7, #20]
 8004dae:	697a      	ldr	r2, [r7, #20]
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	429a      	cmp	r2, r3
 8004db4:	d3ca      	bcc.n	8004d4c <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	68ba      	ldr	r2, [r7, #8]
 8004dbc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004dc0:	3310      	adds	r3, #16
 8004dc2:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8004dd4:	2300      	movs	r3, #0
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	371c      	adds	r7, #28
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de0:	4770      	bx	lr

08004de2 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8004de2:	b480      	push	{r7}
 8004de4:	b087      	sub	sp, #28
 8004de6:	af00      	add	r7, sp, #0
 8004de8:	60f8      	str	r0, [r7, #12]
 8004dea:	60b9      	str	r1, [r7, #8]
 8004dec:	607a      	str	r2, [r7, #4]
 8004dee:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8004df0:	2300      	movs	r3, #0
 8004df2:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004dfa:	2b01      	cmp	r3, #1
 8004dfc:	d101      	bne.n	8004e02 <HAL_ETH_DMARxDescListInit+0x20>
 8004dfe:	2302      	movs	r3, #2
 8004e00:	e056      	b.n	8004eb0 <HAL_ETH_DMARxDescListInit+0xce>
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	2201      	movs	r2, #1
 8004e06:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	2202      	movs	r2, #2
 8004e0e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	68ba      	ldr	r2, [r7, #8]
 8004e16:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0U; i < RxBuffCount; i++)
 8004e18:	2300      	movs	r3, #0
 8004e1a:	617b      	str	r3, [r7, #20]
 8004e1c:	e034      	b.n	8004e88 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 8004e1e:	697b      	ldr	r3, [r7, #20]
 8004e20:	015b      	lsls	r3, r3, #5
 8004e22:	68ba      	ldr	r2, [r7, #8]
 8004e24:	4413      	add	r3, r2
 8004e26:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8004e28:	693b      	ldr	r3, [r7, #16]
 8004e2a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004e2e:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 8004e30:	693b      	ldr	r3, [r7, #16]
 8004e32:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8004e36:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 8004e38:	697b      	ldr	r3, [r7, #20]
 8004e3a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004e3e:	fb02 f303 	mul.w	r3, r2, r3
 8004e42:	687a      	ldr	r2, [r7, #4]
 8004e44:	4413      	add	r3, r2
 8004e46:	461a      	mov	r2, r3
 8004e48:	693b      	ldr	r3, [r7, #16]
 8004e4a:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	699b      	ldr	r3, [r3, #24]
 8004e50:	2b01      	cmp	r3, #1
 8004e52:	d105      	bne.n	8004e60 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 8004e54:	693b      	ldr	r3, [r7, #16]
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004e5c:	693b      	ldr	r3, [r7, #16]
 8004e5e:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1U))
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	3b01      	subs	r3, #1
 8004e64:	697a      	ldr	r2, [r7, #20]
 8004e66:	429a      	cmp	r2, r3
 8004e68:	d208      	bcs.n	8004e7c <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1U); 
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	3301      	adds	r3, #1
 8004e6e:	015b      	lsls	r3, r3, #5
 8004e70:	68ba      	ldr	r2, [r7, #8]
 8004e72:	4413      	add	r3, r2
 8004e74:	461a      	mov	r2, r3
 8004e76:	693b      	ldr	r3, [r7, #16]
 8004e78:	60da      	str	r2, [r3, #12]
 8004e7a:	e002      	b.n	8004e82 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 8004e7c:	68ba      	ldr	r2, [r7, #8]
 8004e7e:	693b      	ldr	r3, [r7, #16]
 8004e80:	60da      	str	r2, [r3, #12]
  for(i=0U; i < RxBuffCount; i++)
 8004e82:	697b      	ldr	r3, [r7, #20]
 8004e84:	3301      	adds	r3, #1
 8004e86:	617b      	str	r3, [r7, #20]
 8004e88:	697a      	ldr	r2, [r7, #20]
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d3c6      	bcc.n	8004e1e <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	68ba      	ldr	r2, [r7, #8]
 8004e96:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e9a:	330c      	adds	r3, #12
 8004e9c:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	2201      	movs	r2, #1
 8004ea2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8004eae:	2300      	movs	r3, #0
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	371c      	adds	r7, #28
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr

08004ebc <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b087      	sub	sp, #28
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
 8004ec4:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	617b      	str	r3, [r7, #20]
 8004eca:	2300      	movs	r3, #0
 8004ecc:	60fb      	str	r3, [r7, #12]
 8004ece:	2300      	movs	r3, #0
 8004ed0:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004ed8:	2b01      	cmp	r3, #1
 8004eda:	d101      	bne.n	8004ee0 <HAL_ETH_TransmitFrame+0x24>
 8004edc:	2302      	movs	r3, #2
 8004ede:	e0cd      	b.n	800507c <HAL_ETH_TransmitFrame+0x1c0>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2202      	movs	r2, #2
 8004eec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0U) 
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d109      	bne.n	8004f0a <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2201      	movs	r2, #1
 8004efa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2200      	movs	r2, #0
 8004f02:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 8004f06:	2301      	movs	r3, #1
 8004f08:	e0b8      	b.n	800507c <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	da09      	bge.n	8004f28 <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2212      	movs	r2, #18
 8004f18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 8004f24:	2301      	movs	r3, #1
 8004f26:	e0a9      	b.n	800507c <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d915      	bls.n	8004f5e <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	4a54      	ldr	r2, [pc, #336]	; (8005088 <HAL_ETH_TransmitFrame+0x1cc>)
 8004f36:	fba2 2303 	umull	r2, r3, r2, r3
 8004f3a:	0a9b      	lsrs	r3, r3, #10
 8004f3c:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 8004f3e:	683a      	ldr	r2, [r7, #0]
 8004f40:	4b51      	ldr	r3, [pc, #324]	; (8005088 <HAL_ETH_TransmitFrame+0x1cc>)
 8004f42:	fba3 1302 	umull	r1, r3, r3, r2
 8004f46:	0a9b      	lsrs	r3, r3, #10
 8004f48:	f240 51f4 	movw	r1, #1524	; 0x5f4
 8004f4c:	fb01 f303 	mul.w	r3, r1, r3
 8004f50:	1ad3      	subs	r3, r2, r3
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d005      	beq.n	8004f62 <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 8004f56:	697b      	ldr	r3, [r7, #20]
 8004f58:	3301      	adds	r3, #1
 8004f5a:	617b      	str	r3, [r7, #20]
 8004f5c:	e001      	b.n	8004f62 <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1U;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	2b01      	cmp	r3, #1
 8004f66:	d11c      	bne.n	8004fa2 <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f6c:	681a      	ldr	r2, [r3, #0]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f72:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 8004f76:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f7c:	683a      	ldr	r2, [r7, #0]
 8004f7e:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8004f82:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f8e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004f92:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f98:	68db      	ldr	r3, [r3, #12]
 8004f9a:	461a      	mov	r2, r3
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	62da      	str	r2, [r3, #44]	; 0x2c
 8004fa0:	e04b      	b.n	800503a <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0U; i< bufcount; i++)
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	613b      	str	r3, [r7, #16]
 8004fa6:	e044      	b.n	8005032 <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fb2:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004fb6:	601a      	str	r2, [r3, #0]
      
      if (i == 0U) 
 8004fb8:	693b      	ldr	r3, [r7, #16]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d107      	bne.n	8004fce <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fc2:	681a      	ldr	r2, [r3, #0]
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fc8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004fcc:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fd2:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004fd6:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1U))
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	3b01      	subs	r3, #1
 8004fdc:	693a      	ldr	r2, [r7, #16]
 8004fde:	429a      	cmp	r2, r3
 8004fe0:	d116      	bne.n	8005010 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fec:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004ff0:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1U)*ETH_TX_BUF_SIZE;
 8004ff2:	697b      	ldr	r3, [r7, #20]
 8004ff4:	4a25      	ldr	r2, [pc, #148]	; (800508c <HAL_ETH_TransmitFrame+0x1d0>)
 8004ff6:	fb02 f203 	mul.w	r2, r2, r3
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	4413      	add	r3, r2
 8004ffe:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8005002:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005008:	68fa      	ldr	r2, [r7, #12]
 800500a:	f3c2 020c 	ubfx	r2, r2, #0, #13
 800500e:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005014:	681a      	ldr	r2, [r3, #0]
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800501a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800501e:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005024:	68db      	ldr	r3, [r3, #12]
 8005026:	461a      	mov	r2, r3
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0U; i< bufcount; i++)
 800502c:	693b      	ldr	r3, [r7, #16]
 800502e:	3301      	adds	r3, #1
 8005030:	613b      	str	r3, [r7, #16]
 8005032:	693a      	ldr	r2, [r7, #16]
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	429a      	cmp	r2, r3
 8005038:	d3b6      	bcc.n	8004fa8 <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005042:	3314      	adds	r3, #20
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f003 0304 	and.w	r3, r3, #4
 800504a:	2b00      	cmp	r3, #0
 800504c:	d00d      	beq.n	800506a <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005056:	3314      	adds	r3, #20
 8005058:	2204      	movs	r2, #4
 800505a:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005064:	3304      	adds	r3, #4
 8005066:	2200      	movs	r2, #0
 8005068:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2201      	movs	r2, #1
 800506e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2200      	movs	r2, #0
 8005076:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 800507a:	2300      	movs	r3, #0
}
 800507c:	4618      	mov	r0, r3
 800507e:	371c      	adds	r7, #28
 8005080:	46bd      	mov	sp, r7
 8005082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005086:	4770      	bx	lr
 8005088:	ac02b00b 	.word	0xac02b00b
 800508c:	fffffa0c 	.word	0xfffffa0c

08005090 <HAL_ETH_GetReceivedFrame>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame(ETH_HandleTypeDef *heth)
{
 8005090:	b480      	push	{r7}
 8005092:	b085      	sub	sp, #20
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  uint32_t framelength = 0U;
 8005098:	2300      	movs	r3, #0
 800509a:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80050a2:	2b01      	cmp	r3, #1
 80050a4:	d101      	bne.n	80050aa <HAL_ETH_GetReceivedFrame+0x1a>
 80050a6:	2302      	movs	r3, #2
 80050a8:	e070      	b.n	800518c <HAL_ETH_GetReceivedFrame+0xfc>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2201      	movs	r2, #1
 80050ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Check the ETH state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2202      	movs	r2, #2
 80050b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Check if segment is not owned by DMA */
  /* (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET)) */
  if(((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET))
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	db5a      	blt.n	800517a <HAL_ETH_GetReceivedFrame+0xea>
  {
    /* Check if last segment */
    if(((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET)) 
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d030      	beq.n	8005134 <HAL_ETH_GetReceivedFrame+0xa4>
    {
      /* increment segment count */
      (heth->RxFrameInfos).SegCount++;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050d6:	1c5a      	adds	r2, r3, #1
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos).SegCount == 1U)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050e0:	2b01      	cmp	r3, #1
 80050e2:	d103      	bne.n	80050ec <HAL_ETH_GetReceivedFrame+0x5c>
      {
        (heth->RxFrameInfos).FSRxDesc =heth->RxDesc;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      framelength = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	0c1b      	lsrs	r3, r3, #16
 80050fc:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8005100:	3b04      	subs	r3, #4
 8005102:	60fb      	str	r3, [r7, #12]
      heth->RxFrameInfos.length = framelength;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	68fa      	ldr	r2, [r7, #12]
 8005108:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */
      heth->RxFrameInfos.buffer = ((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800510e:	689a      	ldr	r2, [r3, #8]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	641a      	str	r2, [r3, #64]	; 0x40
      /* point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) ((heth->RxDesc)->Buffer2NextDescAddr);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005118:	68db      	ldr	r3, [r3, #12]
 800511a:	461a      	mov	r2, r3
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2201      	movs	r2, #1
 8005124:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2200      	movs	r2, #0
 800512c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
      
      /* Return function status */
      return HAL_OK;
 8005130:	2300      	movs	r3, #0
 8005132:	e02b      	b.n	800518c <HAL_ETH_GetReceivedFrame+0xfc>
    }
    /* Check if first segment */
    else if((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800513e:	2b00      	cmp	r3, #0
 8005140:	d010      	beq.n	8005164 <HAL_ETH_GetReceivedFrame+0xd4>
    {
      (heth->RxFrameInfos).FSRxDesc = heth->RxDesc;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	631a      	str	r2, [r3, #48]	; 0x30
      (heth->RxFrameInfos).LSRxDesc = NULL;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2200      	movs	r2, #0
 800514e:	635a      	str	r2, [r3, #52]	; 0x34
      (heth->RxFrameInfos).SegCount = 1U;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2201      	movs	r2, #1
 8005154:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800515a:	68db      	ldr	r3, [r3, #12]
 800515c:	461a      	mov	r2, r3
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	629a      	str	r2, [r3, #40]	; 0x28
 8005162:	e00a      	b.n	800517a <HAL_ETH_GetReceivedFrame+0xea>
    }
    /* Check if intermediate segment */ 
    else
    {
      (heth->RxFrameInfos).SegCount++;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005168:	1c5a      	adds	r2, r3, #1
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005172:	68db      	ldr	r3, [r3, #12]
 8005174:	461a      	mov	r2, r3
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	629a      	str	r2, [r3, #40]	; 0x28
    } 
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2201      	movs	r2, #1
 800517e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2200      	movs	r2, #0
 8005186:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 800518a:	2301      	movs	r3, #1
}
 800518c:	4618      	mov	r0, r3
 800518e:	3714      	adds	r7, #20
 8005190:	46bd      	mov	sp, r7
 8005192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005196:	4770      	bx	lr

08005198 <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b082      	sub	sp, #8
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80051a8:	3314      	adds	r3, #20
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051b0:	2b40      	cmp	r3, #64	; 0x40
 80051b2:	d112      	bne.n	80051da <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 80051b4:	6878      	ldr	r0, [r7, #4]
 80051b6:	f000 f860 	bl	800527a <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80051c2:	3314      	adds	r3, #20
 80051c4:	2240      	movs	r2, #64	; 0x40
 80051c6:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2201      	movs	r2, #1
 80051cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2200      	movs	r2, #0
 80051d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80051d8:	e01b      	b.n	8005212 <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80051e2:	3314      	adds	r3, #20
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f003 0301 	and.w	r3, r3, #1
 80051ea:	2b01      	cmp	r3, #1
 80051ec:	d111      	bne.n	8005212 <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 80051ee:	6878      	ldr	r0, [r7, #4]
 80051f0:	f000 f839 	bl	8005266 <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80051fc:	3314      	adds	r3, #20
 80051fe:	2201      	movs	r2, #1
 8005200:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2201      	movs	r2, #1
 8005206:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2200      	movs	r2, #0
 800520e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800521a:	3314      	adds	r3, #20
 800521c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005220:	601a      	str	r2, [r3, #0]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800522a:	3314      	adds	r3, #20
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005232:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005236:	d112      	bne.n	800525e <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8005238:	6878      	ldr	r0, [r7, #4]
 800523a:	f000 f828 	bl	800528e <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005246:	3314      	adds	r3, #20
 8005248:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800524c:	601a      	str	r2, [r3, #0]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2201      	movs	r2, #1
 8005252:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2200      	movs	r2, #0
 800525a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 800525e:	bf00      	nop
 8005260:	3708      	adds	r7, #8
 8005262:	46bd      	mov	sp, r7
 8005264:	bd80      	pop	{r7, pc}

08005266 <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8005266:	b480      	push	{r7}
 8005268:	b083      	sub	sp, #12
 800526a:	af00      	add	r7, sp, #0
 800526c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 800526e:	bf00      	nop
 8005270:	370c      	adds	r7, #12
 8005272:	46bd      	mov	sp, r7
 8005274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005278:	4770      	bx	lr

0800527a <HAL_ETH_RxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 800527a:	b480      	push	{r7}
 800527c:	b083      	sub	sp, #12
 800527e:	af00      	add	r7, sp, #0
 8005280:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8005282:	bf00      	nop
 8005284:	370c      	adds	r7, #12
 8005286:	46bd      	mov	sp, r7
 8005288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528c:	4770      	bx	lr

0800528e <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 800528e:	b480      	push	{r7}
 8005290:	b083      	sub	sp, #12
 8005292:	af00      	add	r7, sp, #0
 8005294:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8005296:	bf00      	nop
 8005298:	370c      	adds	r7, #12
 800529a:	46bd      	mov	sp, r7
 800529c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a0:	4770      	bx	lr

080052a2 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 80052a2:	b580      	push	{r7, lr}
 80052a4:	b086      	sub	sp, #24
 80052a6:	af00      	add	r7, sp, #0
 80052a8:	60f8      	str	r0, [r7, #12]
 80052aa:	460b      	mov	r3, r1
 80052ac:	607a      	str	r2, [r7, #4]
 80052ae:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;     
 80052b0:	2300      	movs	r3, #0
 80052b2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80052b4:	2300      	movs	r3, #0
 80052b6:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80052be:	b2db      	uxtb	r3, r3
 80052c0:	2b82      	cmp	r3, #130	; 0x82
 80052c2:	d101      	bne.n	80052c8 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 80052c4:	2302      	movs	r3, #2
 80052c6:	e050      	b.n	800536a <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2282      	movs	r2, #130	; 0x82
 80052cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	691b      	ldr	r3, [r3, #16]
 80052d6:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80052d8:	697b      	ldr	r3, [r7, #20]
 80052da:	f003 031c 	and.w	r3, r3, #28
 80052de:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	8a1b      	ldrh	r3, [r3, #16]
 80052e4:	02db      	lsls	r3, r3, #11
 80052e6:	b29b      	uxth	r3, r3
 80052e8:	697a      	ldr	r2, [r7, #20]
 80052ea:	4313      	orrs	r3, r2
 80052ec:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 80052ee:	897b      	ldrh	r3, [r7, #10]
 80052f0:	019b      	lsls	r3, r3, #6
 80052f2:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 80052f6:	697a      	ldr	r2, [r7, #20]
 80052f8:	4313      	orrs	r3, r2
 80052fa:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 80052fc:	697b      	ldr	r3, [r7, #20]
 80052fe:	f023 0302 	bic.w	r3, r3, #2
 8005302:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	f043 0301 	orr.w	r3, r3, #1
 800530a:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	697a      	ldr	r2, [r7, #20]
 8005312:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8005314:	f7fd f9b8 	bl	8002688 <HAL_GetTick>
 8005318:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800531a:	e015      	b.n	8005348 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 800531c:	f7fd f9b4 	bl	8002688 <HAL_GetTick>
 8005320:	4602      	mov	r2, r0
 8005322:	693b      	ldr	r3, [r7, #16]
 8005324:	1ad3      	subs	r3, r2, r3
 8005326:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800532a:	d309      	bcc.n	8005340 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2201      	movs	r2, #1
 8005330:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2200      	movs	r2, #0
 8005338:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 800533c:	2303      	movs	r3, #3
 800533e:	e014      	b.n	800536a <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	691b      	ldr	r3, [r3, #16]
 8005346:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	f003 0301 	and.w	r3, r3, #1
 800534e:	2b00      	cmp	r3, #0
 8005350:	d1e4      	bne.n	800531c <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	695b      	ldr	r3, [r3, #20]
 8005358:	b29b      	uxth	r3, r3
 800535a:	461a      	mov	r2, r3
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	2201      	movs	r2, #1
 8005364:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8005368:	2300      	movs	r3, #0
}
 800536a:	4618      	mov	r0, r3
 800536c:	3718      	adds	r7, #24
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}

08005372 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8005372:	b580      	push	{r7, lr}
 8005374:	b086      	sub	sp, #24
 8005376:	af00      	add	r7, sp, #0
 8005378:	60f8      	str	r0, [r7, #12]
 800537a:	460b      	mov	r3, r1
 800537c:	607a      	str	r2, [r7, #4]
 800537e:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 8005380:	2300      	movs	r3, #0
 8005382:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8005384:	2300      	movs	r3, #0
 8005386:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800538e:	b2db      	uxtb	r3, r3
 8005390:	2b42      	cmp	r3, #66	; 0x42
 8005392:	d101      	bne.n	8005398 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8005394:	2302      	movs	r3, #2
 8005396:	e04e      	b.n	8005436 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	2242      	movs	r2, #66	; 0x42
 800539c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	691b      	ldr	r3, [r3, #16]
 80053a6:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80053a8:	697b      	ldr	r3, [r7, #20]
 80053aa:	f003 031c 	and.w	r3, r3, #28
 80053ae:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress<<11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	8a1b      	ldrh	r3, [r3, #16]
 80053b4:	02db      	lsls	r3, r3, #11
 80053b6:	b29b      	uxth	r3, r3
 80053b8:	697a      	ldr	r2, [r7, #20]
 80053ba:	4313      	orrs	r3, r2
 80053bc:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 80053be:	897b      	ldrh	r3, [r7, #10]
 80053c0:	019b      	lsls	r3, r3, #6
 80053c2:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 80053c6:	697a      	ldr	r2, [r7, #20]
 80053c8:	4313      	orrs	r3, r2
 80053ca:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	f043 0302 	orr.w	r3, r3, #2
 80053d2:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	f043 0301 	orr.w	r3, r3, #1
 80053da:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	b29a      	uxth	r2, r3
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	697a      	ldr	r2, [r7, #20]
 80053ec:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 80053ee:	f7fd f94b 	bl	8002688 <HAL_GetTick>
 80053f2:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80053f4:	e015      	b.n	8005422 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 80053f6:	f7fd f947 	bl	8002688 <HAL_GetTick>
 80053fa:	4602      	mov	r2, r0
 80053fc:	693b      	ldr	r3, [r7, #16]
 80053fe:	1ad3      	subs	r3, r2, r3
 8005400:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005404:	d309      	bcc.n	800541a <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2201      	movs	r2, #1
 800540a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2200      	movs	r2, #0
 8005412:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8005416:	2303      	movs	r3, #3
 8005418:	e00d      	b.n	8005436 <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	691b      	ldr	r3, [r3, #16]
 8005420:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005422:	697b      	ldr	r3, [r7, #20]
 8005424:	f003 0301 	and.w	r3, r3, #1
 8005428:	2b00      	cmp	r3, #0
 800542a:	d1e4      	bne.n	80053f6 <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2201      	movs	r2, #1
 8005430:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 8005434:	2300      	movs	r3, #0
}
 8005436:	4618      	mov	r0, r3
 8005438:	3718      	adds	r7, #24
 800543a:	46bd      	mov	sp, r7
 800543c:	bd80      	pop	{r7, pc}

0800543e <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 800543e:	b580      	push	{r7, lr}
 8005440:	b082      	sub	sp, #8
 8005442:	af00      	add	r7, sp, #0
 8005444:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800544c:	2b01      	cmp	r3, #1
 800544e:	d101      	bne.n	8005454 <HAL_ETH_Start+0x16>
 8005450:	2302      	movs	r3, #2
 8005452:	e01f      	b.n	8005494 <HAL_ETH_Start+0x56>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2201      	movs	r2, #1
 8005458:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2202      	movs	r2, #2
 8005460:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	f000 fb45 	bl	8005af4 <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 800546a:	6878      	ldr	r0, [r7, #4]
 800546c:	f000 fb7c 	bl	8005b68 <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8005470:	6878      	ldr	r0, [r7, #4]
 8005472:	f000 fc13 	bl	8005c9c <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 8005476:	6878      	ldr	r0, [r7, #4]
 8005478:	f000 fbb0 	bl	8005bdc <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 800547c:	6878      	ldr	r0, [r7, #4]
 800547e:	f000 fbdd 	bl	8005c3c <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2201      	movs	r2, #1
 8005486:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2200      	movs	r2, #0
 800548e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8005492:	2300      	movs	r3, #0
}
 8005494:	4618      	mov	r0, r3
 8005496:	3708      	adds	r7, #8
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}

0800549c <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{  
 800549c:	b580      	push	{r7, lr}
 800549e:	b082      	sub	sp, #8
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80054aa:	2b01      	cmp	r3, #1
 80054ac:	d101      	bne.n	80054b2 <HAL_ETH_Stop+0x16>
 80054ae:	2302      	movs	r3, #2
 80054b0:	e01f      	b.n	80054f2 <HAL_ETH_Stop+0x56>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2201      	movs	r2, #1
 80054b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2202      	movs	r2, #2
 80054be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 80054c2:	6878      	ldr	r0, [r7, #4]
 80054c4:	f000 fba2 	bl	8005c0c <ETH_DMATransmissionDisable>
  
  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 80054c8:	6878      	ldr	r0, [r7, #4]
 80054ca:	f000 fbcf 	bl	8005c6c <ETH_DMAReceptionDisable>
  
  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 80054ce:	6878      	ldr	r0, [r7, #4]
 80054d0:	f000 fb67 	bl	8005ba2 <ETH_MACReceptionDisable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 80054d4:	6878      	ldr	r0, [r7, #4]
 80054d6:	f000 fbe1 	bl	8005c9c <ETH_FlushTransmitFIFO>
  
  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 80054da:	6878      	ldr	r0, [r7, #4]
 80054dc:	f000 fb27 	bl	8005b2e <ETH_MACTransmissionDisable>
  
  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2201      	movs	r2, #1
 80054e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2200      	movs	r2, #0
 80054ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80054f0:	2300      	movs	r3, #0
}
 80054f2:	4618      	mov	r0, r3
 80054f4:	3708      	adds	r7, #8
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bd80      	pop	{r7, pc}
	...

080054fc <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b084      	sub	sp, #16
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
 8005504:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 8005506:	2300      	movs	r3, #0
 8005508:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005510:	2b01      	cmp	r3, #1
 8005512:	d101      	bne.n	8005518 <HAL_ETH_ConfigMAC+0x1c>
 8005514:	2302      	movs	r3, #2
 8005516:	e0e4      	b.n	80056e2 <HAL_ETH_ConfigMAC+0x1e6>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2201      	movs	r2, #1
 800551c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State= HAL_ETH_STATE_BUSY;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2202      	movs	r2, #2
 8005524:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
  
  if (macconf != NULL)
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	2b00      	cmp	r3, #0
 800552c:	f000 80b1 	beq.w	8005692 <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
    
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8005538:	68fa      	ldr	r2, [r7, #12]
 800553a:	4b6c      	ldr	r3, [pc, #432]	; (80056ec <HAL_ETH_ConfigMAC+0x1f0>)
 800553c:	4013      	ands	r3, r2
 800553e:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	681a      	ldr	r2, [r3, #0]
                         macconf->Jabber | 
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	685b      	ldr	r3, [r3, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8005548:	431a      	orrs	r2, r3
                         macconf->InterFrameGap |
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	689b      	ldr	r3, [r3, #8]
                         macconf->Jabber | 
 800554e:	431a      	orrs	r2, r3
                         macconf->CarrierSense |
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	68db      	ldr	r3, [r3, #12]
                         macconf->InterFrameGap |
 8005554:	431a      	orrs	r2, r3
                         (heth->Init).Speed | 
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	689b      	ldr	r3, [r3, #8]
                         macconf->CarrierSense |
 800555a:	431a      	orrs	r2, r3
                         macconf->ReceiveOwn |
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	691b      	ldr	r3, [r3, #16]
                         (heth->Init).Speed | 
 8005560:	431a      	orrs	r2, r3
                         macconf->LoopbackMode |
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	695b      	ldr	r3, [r3, #20]
                         macconf->ReceiveOwn |
 8005566:	431a      	orrs	r2, r3
                         (heth->Init).DuplexMode | 
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	68db      	ldr	r3, [r3, #12]
                         macconf->LoopbackMode |
 800556c:	431a      	orrs	r2, r3
                         macconf->ChecksumOffload |    
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	699b      	ldr	r3, [r3, #24]
                         (heth->Init).DuplexMode | 
 8005572:	431a      	orrs	r2, r3
                         macconf->RetryTransmission | 
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	69db      	ldr	r3, [r3, #28]
                         macconf->ChecksumOffload |    
 8005578:	431a      	orrs	r2, r3
                         macconf->AutomaticPadCRCStrip | 
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	6a1b      	ldr	r3, [r3, #32]
                         macconf->RetryTransmission | 
 800557e:	431a      	orrs	r2, r3
                         macconf->BackOffLimit | 
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         macconf->AutomaticPadCRCStrip | 
 8005584:	431a      	orrs	r2, r3
                         macconf->DeferralCheck);
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         macconf->BackOffLimit | 
 800558a:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 800558c:	68fa      	ldr	r2, [r7, #12]
 800558e:	4313      	orrs	r3, r2
 8005590:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	68fa      	ldr	r2, [r7, #12]
 8005598:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80055a2:	2001      	movs	r0, #1
 80055a4:	f7fd f87c 	bl	80026a0 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1; 
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	68fa      	ldr	r2, [r7, #12]
 80055ae:	601a      	str	r2, [r3, #0]
    
    /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
    /* Write to ETHERNET MACFFR */  
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 80055b8:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 80055be:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception | 
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 80055c4:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception | 
 80055ca:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 80055d0:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 80055d6:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 80055e2:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 80055e4:	605a      	str	r2, [r3, #4]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFFR;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 80055ee:	2001      	movs	r0, #1
 80055f0:	f7fd f856 	bl	80026a0 <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg1;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	68fa      	ldr	r2, [r7, #12]
 80055fa:	605a      	str	r2, [r3, #4]
     
     /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
     /* Write to ETHERNET MACHTHR */
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	683a      	ldr	r2, [r7, #0]
 8005602:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005604:	609a      	str	r2, [r3, #8]
     
     /* Write to ETHERNET MACHTLR */
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	683a      	ldr	r2, [r7, #0]
 800560c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800560e:	60da      	str	r2, [r3, #12]
     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
     
     /* Get the ETHERNET MACFCR value */  
     tmpreg1 = (heth->Instance)->MACFCR;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	699b      	ldr	r3, [r3, #24]
 8005616:	60fb      	str	r3, [r7, #12]
     /* Clear xx bits */
     tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8005618:	68fa      	ldr	r2, [r7, #12]
 800561a:	f64f 7341 	movw	r3, #65345	; 0xff41
 800561e:	4013      	ands	r3, r2
 8005620:	60fb      	str	r3, [r7, #12]
     
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005626:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 800562c:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 8005632:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect | 
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 8005638:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect | 
 800563e:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl); 
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 8005644:	4313      	orrs	r3, r2
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8005646:	68fa      	ldr	r2, [r7, #12]
 8005648:	4313      	orrs	r3, r2
 800564a:	60fb      	str	r3, [r7, #12]
     
     /* Write to ETHERNET MACFCR */
     (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	68fa      	ldr	r2, [r7, #12]
 8005652:	619a      	str	r2, [r3, #24]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFCR;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	699b      	ldr	r3, [r3, #24]
 800565a:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800565c:	2001      	movs	r0, #1
 800565e:	f7fd f81f 	bl	80026a0 <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg1;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	68fa      	ldr	r2, [r7, #12]
 8005668:	619a      	str	r2, [r3, #24]
     
     /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                              macconf->VLANTagIdentifier);
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	6f1a      	ldr	r2, [r3, #112]	; 0x70
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	430a      	orrs	r2, r1
 8005678:	61da      	str	r2, [r3, #28]
      
      /* Wait until the write operation will be taken into account :
      at least four TX_CLK/RX_CLK clock cycles */
      tmpreg1 = (heth->Instance)->MACVLANTR;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	69db      	ldr	r3, [r3, #28]
 8005680:	60fb      	str	r3, [r7, #12]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 8005682:	2001      	movs	r0, #1
 8005684:	f7fd f80c 	bl	80026a0 <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg1;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	68fa      	ldr	r2, [r7, #12]
 800568e:	61da      	str	r2, [r3, #28]
 8005690:	e01e      	b.n	80056d0 <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	60fb      	str	r3, [r7, #12]
    
    /* Clear FES and DM bits */
    tmpreg1 &= ~(0x00004800U);
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80056a0:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	689a      	ldr	r2, [r3, #8]
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	68db      	ldr	r3, [r3, #12]
 80056aa:	4313      	orrs	r3, r2
 80056ac:	68fa      	ldr	r2, [r7, #12]
 80056ae:	4313      	orrs	r3, r2
 80056b0:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	68fa      	ldr	r2, [r7, #12]
 80056b8:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80056c2:	2001      	movs	r0, #1
 80056c4:	f7fc ffec 	bl	80026a0 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	68fa      	ldr	r2, [r7, #12]
 80056ce:	601a      	str	r2, [r3, #0]
  }
  
  /* Set the ETH state to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2201      	movs	r2, #1
 80056d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2200      	movs	r2, #0
 80056dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;  
 80056e0:	2300      	movs	r3, #0
}
 80056e2:	4618      	mov	r0, r3
 80056e4:	3710      	adds	r7, #16
 80056e6:	46bd      	mov	sp, r7
 80056e8:	bd80      	pop	{r7, pc}
 80056ea:	bf00      	nop
 80056ec:	ff20810f 	.word	0xff20810f

080056f0 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	b0b0      	sub	sp, #192	; 0xc0
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
 80056f8:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 80056fa:	2300      	movs	r3, #0
 80056fc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d007      	beq.n	8005716 <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800570c:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005714:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 8005716:	2300      	movs	r3, #0
 8005718:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 800571a:	2300      	movs	r3, #0
 800571c:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 800571e:	2300      	movs	r3, #0
 8005720:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8005722:	2300      	movs	r3, #0
 8005724:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 8005726:	2300      	movs	r3, #0
 8005728:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 800572a:	2300      	movs	r3, #0
 800572c:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	69db      	ldr	r3, [r3, #28]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d103      	bne.n	800573e <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 8005736:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800573a:	663b      	str	r3, [r7, #96]	; 0x60
 800573c:	e001      	b.n	8005742 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 800573e:	2300      	movs	r3, #0
 8005740:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8005742:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005746:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 8005748:	2300      	movs	r3, #0
 800574a:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800574c:	2300      	movs	r3, #0
 800574e:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8005750:	2300      	movs	r3, #0
 8005752:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8005754:	2300      	movs	r3, #0
 8005756:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 8005758:	2300      	movs	r3, #0
 800575a:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 800575c:	2340      	movs	r3, #64	; 0x40
 800575e:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8005760:	2300      	movs	r3, #0
 8005762:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 8005766:	2300      	movs	r3, #0
 8005768:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 800576c:	2300      	movs	r3, #0
 800576e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 8005772:	2300      	movs	r3, #0
 8005774:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8005778:	2300      	movs	r3, #0
 800577a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 800577e:	2300      	movs	r3, #0
 8005780:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 8005784:	2300      	movs	r3, #0
 8005786:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 800578a:	2300      	movs	r3, #0
 800578c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8005790:	2380      	movs	r3, #128	; 0x80
 8005792:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8005796:	2300      	movs	r3, #0
 8005798:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 800579c:	2300      	movs	r3, #0
 800579e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 80057a2:	2300      	movs	r3, #0
 80057a4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 80057a8:	2300      	movs	r3, #0
 80057aa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 80057ae:	2300      	movs	r3, #0
 80057b0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 80057b4:	2300      	movs	r3, #0
 80057b6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80057c4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80057c8:	4bac      	ldr	r3, [pc, #688]	; (8005a7c <ETH_MACDMAConfig+0x38c>)
 80057ca:	4013      	ands	r3, r2
 80057cc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 80057d0:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 80057d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 80057d4:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 80057d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 80057d8:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 80057da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 80057dc:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 80057e2:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 80057e4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 80057e6:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 80057e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 80057ea:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 80057f0:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 80057f2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 80057f4:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 80057f6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 80057f8:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 80057fa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 80057fc:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 80057fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 8005800:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 8005802:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 8005804:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8005806:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800580a:	4313      	orrs	r3, r2
 800580c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005818:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005824:	2001      	movs	r0, #1
 8005826:	f7fc ff3b 	bl	80026a0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1; 
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005832:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8005834:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 8005836:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8005838:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 800583a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 800583c:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 800583e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 8005842:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8005844:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 8005848:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 800584a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 800584e:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8005850:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 8005854:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 8005858:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8005860:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8005862:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFFR;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	685b      	ldr	r3, [r3, #4]
 800586a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 800586e:	2001      	movs	r0, #1
 8005870:	f7fc ff16 	bl	80026a0 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg1;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800587c:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005886:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8005890:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg1 = (heth->Instance)->MACFCR;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	699b      	ldr	r3, [r3, #24]
 8005898:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 800589c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80058a0:	f64f 7341 	movw	r3, #65345	; 0xff41
 80058a4:	4013      	ands	r3, r2
 80058a6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 80058aa:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80058ae:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 80058b0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 80058b4:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 80058b6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 80058ba:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 80058bc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 80058c0:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 80058c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 80058c6:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 80058c8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 80058cc:	4313      	orrs	r3, r2
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 80058ce:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80058d2:	4313      	orrs	r3, r2
 80058d4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80058e0:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFCR;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	699b      	ldr	r3, [r3, #24]
 80058e8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80058ec:	2001      	movs	r0, #1
 80058ee:	f7fc fed7 	bl	80026a0 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg1;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80058fa:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 80058fc:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 8005900:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	430a      	orrs	r2, r1
 800590a:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	69db      	ldr	r3, [r3, #28]
 8005912:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8005916:	2001      	movs	r0, #1
 8005918:	f7fc fec2 	bl	80026a0 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005924:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8005926:	2300      	movs	r3, #0
 8005928:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 800592a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800592e:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8005930:	2300      	movs	r3, #0
 8005932:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 8005934:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005938:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800593a:	2300      	movs	r3, #0
 800593c:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 800593e:	2300      	movs	r3, #0
 8005940:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8005942:	2300      	movs	r3, #0
 8005944:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8005946:	2300      	movs	r3, #0
 8005948:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 800594a:	2304      	movs	r3, #4
 800594c:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 800594e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005952:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8005954:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005958:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800595a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800595e:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8005960:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005964:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 8005966:	2380      	movs	r3, #128	; 0x80
 8005968:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0U;
 800596a:	2300      	movs	r3, #0
 800596c:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800596e:	2300      	movs	r3, #0
 8005970:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg1 = (heth->Instance)->DMAOMR;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800597a:	3318      	adds	r3, #24
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8005982:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005986:	4b3e      	ldr	r3, [pc, #248]	; (8005a80 <ETH_MACDMAConfig+0x390>)
 8005988:	4013      	ands	r3, r2
 800598a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800598e:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 8005990:	68fb      	ldr	r3, [r7, #12]
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8005992:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 8005994:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 8005996:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 8005998:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 800599a:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 800599c:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 800599e:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 80059a0:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 80059a2:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 80059a4:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 80059a6:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 80059a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 80059aa:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 80059ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 80059ae:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 80059b0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80059b4:	4313      	orrs	r3, r2
 80059b6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80059c2:	3318      	adds	r3, #24
 80059c4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80059c8:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->DMAOMR;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80059d2:	3318      	adds	r3, #24
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80059da:	2001      	movs	r0, #1
 80059dc:	f7fc fe60 	bl	80026a0 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg1;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80059e8:	3318      	adds	r3, #24
 80059ea:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80059ee:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80059f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 80059f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80059f4:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 80059f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 80059f8:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 80059fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 80059fc:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 80059fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 8005a00:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2U) |
 8005a02:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a04:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 8005a06:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 8005a08:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2U) |
 8005a0a:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8005a14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005a18:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->DMABMR;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8005a28:	2001      	movs	r0, #1
 8005a2a:	f7fc fe39 	bl	80026a0 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg1;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005a36:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005a3a:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	699b      	ldr	r3, [r3, #24]
 8005a40:	2b01      	cmp	r3, #1
 8005a42:	d10f      	bne.n	8005a64 <ETH_MACDMAConfig+0x374>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005a4c:	331c      	adds	r3, #28
 8005a4e:	681a      	ldr	r2, [r3, #0]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005a58:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005a5c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005a60:	331c      	adds	r3, #28
 8005a62:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	695b      	ldr	r3, [r3, #20]
 8005a68:	461a      	mov	r2, r3
 8005a6a:	2100      	movs	r1, #0
 8005a6c:	6878      	ldr	r0, [r7, #4]
 8005a6e:	f000 f809 	bl	8005a84 <ETH_MACAddressConfig>
}
 8005a72:	bf00      	nop
 8005a74:	37c0      	adds	r7, #192	; 0xc0
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bd80      	pop	{r7, pc}
 8005a7a:	bf00      	nop
 8005a7c:	ff20810f 	.word	0xff20810f
 8005a80:	f8de3f23 	.word	0xf8de3f23

08005a84 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8005a84:	b480      	push	{r7}
 8005a86:	b087      	sub	sp, #28
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	60f8      	str	r0, [r7, #12]
 8005a8c:	60b9      	str	r1, [r7, #8]
 8005a8e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	3305      	adds	r3, #5
 8005a94:	781b      	ldrb	r3, [r3, #0]
 8005a96:	021b      	lsls	r3, r3, #8
 8005a98:	687a      	ldr	r2, [r7, #4]
 8005a9a:	3204      	adds	r2, #4
 8005a9c:	7812      	ldrb	r2, [r2, #0]
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8005aa2:	68ba      	ldr	r2, [r7, #8]
 8005aa4:	4b11      	ldr	r3, [pc, #68]	; (8005aec <ETH_MACAddressConfig+0x68>)
 8005aa6:	4413      	add	r3, r2
 8005aa8:	461a      	mov	r2, r3
 8005aaa:	697b      	ldr	r3, [r7, #20]
 8005aac:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	3303      	adds	r3, #3
 8005ab2:	781b      	ldrb	r3, [r3, #0]
 8005ab4:	061a      	lsls	r2, r3, #24
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	3302      	adds	r3, #2
 8005aba:	781b      	ldrb	r3, [r3, #0]
 8005abc:	041b      	lsls	r3, r3, #16
 8005abe:	431a      	orrs	r2, r3
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	3301      	adds	r3, #1
 8005ac4:	781b      	ldrb	r3, [r3, #0]
 8005ac6:	021b      	lsls	r3, r3, #8
 8005ac8:	4313      	orrs	r3, r2
 8005aca:	687a      	ldr	r2, [r7, #4]
 8005acc:	7812      	ldrb	r2, [r2, #0]
 8005ace:	4313      	orrs	r3, r2
 8005ad0:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8005ad2:	68ba      	ldr	r2, [r7, #8]
 8005ad4:	4b06      	ldr	r3, [pc, #24]	; (8005af0 <ETH_MACAddressConfig+0x6c>)
 8005ad6:	4413      	add	r3, r2
 8005ad8:	461a      	mov	r2, r3
 8005ada:	697b      	ldr	r3, [r7, #20]
 8005adc:	6013      	str	r3, [r2, #0]
}
 8005ade:	bf00      	nop
 8005ae0:	371c      	adds	r7, #28
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae8:	4770      	bx	lr
 8005aea:	bf00      	nop
 8005aec:	40028040 	.word	0x40028040
 8005af0:	40028044 	.word	0x40028044

08005af4 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b084      	sub	sp, #16
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005afc:	2300      	movs	r3, #0
 8005afe:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	681a      	ldr	r2, [r3, #0]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f042 0208 	orr.w	r2, r2, #8
 8005b0e:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005b18:	2001      	movs	r0, #1
 8005b1a:	f000 f8e9 	bl	8005cf0 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	68fa      	ldr	r2, [r7, #12]
 8005b24:	601a      	str	r2, [r3, #0]
}
 8005b26:	bf00      	nop
 8005b28:	3710      	adds	r7, #16
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	bd80      	pop	{r7, pc}

08005b2e <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8005b2e:	b580      	push	{r7, lr}
 8005b30:	b084      	sub	sp, #16
 8005b32:	af00      	add	r7, sp, #0
 8005b34:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005b36:	2300      	movs	r3, #0
 8005b38:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	681a      	ldr	r2, [r3, #0]
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f022 0208 	bic.w	r2, r2, #8
 8005b48:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005b52:	2001      	movs	r0, #1
 8005b54:	f000 f8cc 	bl	8005cf0 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	68fa      	ldr	r2, [r7, #12]
 8005b5e:	601a      	str	r2, [r3, #0]
}
 8005b60:	bf00      	nop
 8005b62:	3710      	adds	r7, #16
 8005b64:	46bd      	mov	sp, r7
 8005b66:	bd80      	pop	{r7, pc}

08005b68 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b084      	sub	sp, #16
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005b70:	2300      	movs	r3, #0
 8005b72:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	681a      	ldr	r2, [r3, #0]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f042 0204 	orr.w	r2, r2, #4
 8005b82:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005b8c:	2001      	movs	r0, #1
 8005b8e:	f000 f8af 	bl	8005cf0 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	68fa      	ldr	r2, [r7, #12]
 8005b98:	601a      	str	r2, [r3, #0]
}
 8005b9a:	bf00      	nop
 8005b9c:	3710      	adds	r7, #16
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bd80      	pop	{r7, pc}

08005ba2 <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 8005ba2:	b580      	push	{r7, lr}
 8005ba4:	b084      	sub	sp, #16
 8005ba6:	af00      	add	r7, sp, #0
 8005ba8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005baa:	2300      	movs	r3, #0
 8005bac:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	681a      	ldr	r2, [r3, #0]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f022 0204 	bic.w	r2, r2, #4
 8005bbc:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005bc6:	2001      	movs	r0, #1
 8005bc8:	f000 f892 	bl	8005cf0 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	68fa      	ldr	r2, [r7, #12]
 8005bd2:	601a      	str	r2, [r3, #0]
}
 8005bd4:	bf00      	nop
 8005bd6:	3710      	adds	r7, #16
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	bd80      	pop	{r7, pc}

08005bdc <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 8005bdc:	b480      	push	{r7}
 8005bde:	b083      	sub	sp, #12
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005bec:	3318      	adds	r3, #24
 8005bee:	681a      	ldr	r2, [r3, #0]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005bf8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005bfc:	3318      	adds	r3, #24
 8005bfe:	601a      	str	r2, [r3, #0]
}
 8005c00:	bf00      	nop
 8005c02:	370c      	adds	r7, #12
 8005c04:	46bd      	mov	sp, r7
 8005c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0a:	4770      	bx	lr

08005c0c <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8005c0c:	b480      	push	{r7}
 8005c0e:	b083      	sub	sp, #12
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c1c:	3318      	adds	r3, #24
 8005c1e:	681a      	ldr	r2, [r3, #0]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005c28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c2c:	3318      	adds	r3, #24
 8005c2e:	601a      	str	r2, [r3, #0]
}
 8005c30:	bf00      	nop
 8005c32:	370c      	adds	r7, #12
 8005c34:	46bd      	mov	sp, r7
 8005c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3a:	4770      	bx	lr

08005c3c <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 8005c3c:	b480      	push	{r7}
 8005c3e:	b083      	sub	sp, #12
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c4c:	3318      	adds	r3, #24
 8005c4e:	681a      	ldr	r2, [r3, #0]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f042 0202 	orr.w	r2, r2, #2
 8005c58:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c5c:	3318      	adds	r3, #24
 8005c5e:	601a      	str	r2, [r3, #0]
}
 8005c60:	bf00      	nop
 8005c62:	370c      	adds	r7, #12
 8005c64:	46bd      	mov	sp, r7
 8005c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6a:	4770      	bx	lr

08005c6c <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 8005c6c:	b480      	push	{r7}
 8005c6e:	b083      	sub	sp, #12
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c7c:	3318      	adds	r3, #24
 8005c7e:	681a      	ldr	r2, [r3, #0]
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f022 0202 	bic.w	r2, r2, #2
 8005c88:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c8c:	3318      	adds	r3, #24
 8005c8e:	601a      	str	r2, [r3, #0]
}
 8005c90:	bf00      	nop
 8005c92:	370c      	adds	r7, #12
 8005c94:	46bd      	mov	sp, r7
 8005c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9a:	4770      	bx	lr

08005c9c <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b084      	sub	sp, #16
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005cb0:	3318      	adds	r3, #24
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005cbc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005cc0:	3318      	adds	r3, #24
 8005cc2:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ccc:	3318      	adds	r3, #24
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005cd2:	2001      	movs	r0, #1
 8005cd4:	f000 f80c 	bl	8005cf0 <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	68fa      	ldr	r2, [r7, #12]
 8005cde:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ce2:	3318      	adds	r3, #24
 8005ce4:	601a      	str	r2, [r3, #0]
}
 8005ce6:	bf00      	nop
 8005ce8:	3710      	adds	r7, #16
 8005cea:	46bd      	mov	sp, r7
 8005cec:	bd80      	pop	{r7, pc}
	...

08005cf0 <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b085      	sub	sp, #20
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005cf8:	4b0b      	ldr	r3, [pc, #44]	; (8005d28 <ETH_Delay+0x38>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a0b      	ldr	r2, [pc, #44]	; (8005d2c <ETH_Delay+0x3c>)
 8005cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8005d02:	0a5b      	lsrs	r3, r3, #9
 8005d04:	687a      	ldr	r2, [r7, #4]
 8005d06:	fb02 f303 	mul.w	r3, r2, r3
 8005d0a:	60fb      	str	r3, [r7, #12]
  do 
  {
    __NOP();
 8005d0c:	bf00      	nop
  } 
  while (Delay --);
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	1e5a      	subs	r2, r3, #1
 8005d12:	60fa      	str	r2, [r7, #12]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d1f9      	bne.n	8005d0c <ETH_Delay+0x1c>
}
 8005d18:	bf00      	nop
 8005d1a:	bf00      	nop
 8005d1c:	3714      	adds	r7, #20
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d24:	4770      	bx	lr
 8005d26:	bf00      	nop
 8005d28:	20000004 	.word	0x20000004
 8005d2c:	10624dd3 	.word	0x10624dd3

08005d30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005d30:	b480      	push	{r7}
 8005d32:	b089      	sub	sp, #36	; 0x24
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
 8005d38:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005d3e:	2300      	movs	r3, #0
 8005d40:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005d42:	2300      	movs	r3, #0
 8005d44:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005d46:	2300      	movs	r3, #0
 8005d48:	61fb      	str	r3, [r7, #28]
 8005d4a:	e16b      	b.n	8006024 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005d4c:	2201      	movs	r2, #1
 8005d4e:	69fb      	ldr	r3, [r7, #28]
 8005d50:	fa02 f303 	lsl.w	r3, r2, r3
 8005d54:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	697a      	ldr	r2, [r7, #20]
 8005d5c:	4013      	ands	r3, r2
 8005d5e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005d60:	693a      	ldr	r2, [r7, #16]
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	429a      	cmp	r2, r3
 8005d66:	f040 815a 	bne.w	800601e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	f003 0303 	and.w	r3, r3, #3
 8005d72:	2b01      	cmp	r3, #1
 8005d74:	d005      	beq.n	8005d82 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	685b      	ldr	r3, [r3, #4]
 8005d7a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005d7e:	2b02      	cmp	r3, #2
 8005d80:	d130      	bne.n	8005de4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	689b      	ldr	r3, [r3, #8]
 8005d86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005d88:	69fb      	ldr	r3, [r7, #28]
 8005d8a:	005b      	lsls	r3, r3, #1
 8005d8c:	2203      	movs	r2, #3
 8005d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8005d92:	43db      	mvns	r3, r3
 8005d94:	69ba      	ldr	r2, [r7, #24]
 8005d96:	4013      	ands	r3, r2
 8005d98:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	68da      	ldr	r2, [r3, #12]
 8005d9e:	69fb      	ldr	r3, [r7, #28]
 8005da0:	005b      	lsls	r3, r3, #1
 8005da2:	fa02 f303 	lsl.w	r3, r2, r3
 8005da6:	69ba      	ldr	r2, [r7, #24]
 8005da8:	4313      	orrs	r3, r2
 8005daa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	69ba      	ldr	r2, [r7, #24]
 8005db0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005db8:	2201      	movs	r2, #1
 8005dba:	69fb      	ldr	r3, [r7, #28]
 8005dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8005dc0:	43db      	mvns	r3, r3
 8005dc2:	69ba      	ldr	r2, [r7, #24]
 8005dc4:	4013      	ands	r3, r2
 8005dc6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	091b      	lsrs	r3, r3, #4
 8005dce:	f003 0201 	and.w	r2, r3, #1
 8005dd2:	69fb      	ldr	r3, [r7, #28]
 8005dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8005dd8:	69ba      	ldr	r2, [r7, #24]
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	69ba      	ldr	r2, [r7, #24]
 8005de2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	685b      	ldr	r3, [r3, #4]
 8005de8:	f003 0303 	and.w	r3, r3, #3
 8005dec:	2b03      	cmp	r3, #3
 8005dee:	d017      	beq.n	8005e20 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	68db      	ldr	r3, [r3, #12]
 8005df4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005df6:	69fb      	ldr	r3, [r7, #28]
 8005df8:	005b      	lsls	r3, r3, #1
 8005dfa:	2203      	movs	r2, #3
 8005dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8005e00:	43db      	mvns	r3, r3
 8005e02:	69ba      	ldr	r2, [r7, #24]
 8005e04:	4013      	ands	r3, r2
 8005e06:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	689a      	ldr	r2, [r3, #8]
 8005e0c:	69fb      	ldr	r3, [r7, #28]
 8005e0e:	005b      	lsls	r3, r3, #1
 8005e10:	fa02 f303 	lsl.w	r3, r2, r3
 8005e14:	69ba      	ldr	r2, [r7, #24]
 8005e16:	4313      	orrs	r3, r2
 8005e18:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	69ba      	ldr	r2, [r7, #24]
 8005e1e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	f003 0303 	and.w	r3, r3, #3
 8005e28:	2b02      	cmp	r3, #2
 8005e2a:	d123      	bne.n	8005e74 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005e2c:	69fb      	ldr	r3, [r7, #28]
 8005e2e:	08da      	lsrs	r2, r3, #3
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	3208      	adds	r2, #8
 8005e34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e38:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005e3a:	69fb      	ldr	r3, [r7, #28]
 8005e3c:	f003 0307 	and.w	r3, r3, #7
 8005e40:	009b      	lsls	r3, r3, #2
 8005e42:	220f      	movs	r2, #15
 8005e44:	fa02 f303 	lsl.w	r3, r2, r3
 8005e48:	43db      	mvns	r3, r3
 8005e4a:	69ba      	ldr	r2, [r7, #24]
 8005e4c:	4013      	ands	r3, r2
 8005e4e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	691a      	ldr	r2, [r3, #16]
 8005e54:	69fb      	ldr	r3, [r7, #28]
 8005e56:	f003 0307 	and.w	r3, r3, #7
 8005e5a:	009b      	lsls	r3, r3, #2
 8005e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e60:	69ba      	ldr	r2, [r7, #24]
 8005e62:	4313      	orrs	r3, r2
 8005e64:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005e66:	69fb      	ldr	r3, [r7, #28]
 8005e68:	08da      	lsrs	r2, r3, #3
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	3208      	adds	r2, #8
 8005e6e:	69b9      	ldr	r1, [r7, #24]
 8005e70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005e7a:	69fb      	ldr	r3, [r7, #28]
 8005e7c:	005b      	lsls	r3, r3, #1
 8005e7e:	2203      	movs	r2, #3
 8005e80:	fa02 f303 	lsl.w	r3, r2, r3
 8005e84:	43db      	mvns	r3, r3
 8005e86:	69ba      	ldr	r2, [r7, #24]
 8005e88:	4013      	ands	r3, r2
 8005e8a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	f003 0203 	and.w	r2, r3, #3
 8005e94:	69fb      	ldr	r3, [r7, #28]
 8005e96:	005b      	lsls	r3, r3, #1
 8005e98:	fa02 f303 	lsl.w	r3, r2, r3
 8005e9c:	69ba      	ldr	r2, [r7, #24]
 8005e9e:	4313      	orrs	r3, r2
 8005ea0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	69ba      	ldr	r2, [r7, #24]
 8005ea6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	f000 80b4 	beq.w	800601e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	60fb      	str	r3, [r7, #12]
 8005eba:	4b60      	ldr	r3, [pc, #384]	; (800603c <HAL_GPIO_Init+0x30c>)
 8005ebc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ebe:	4a5f      	ldr	r2, [pc, #380]	; (800603c <HAL_GPIO_Init+0x30c>)
 8005ec0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005ec4:	6453      	str	r3, [r2, #68]	; 0x44
 8005ec6:	4b5d      	ldr	r3, [pc, #372]	; (800603c <HAL_GPIO_Init+0x30c>)
 8005ec8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005eca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005ece:	60fb      	str	r3, [r7, #12]
 8005ed0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005ed2:	4a5b      	ldr	r2, [pc, #364]	; (8006040 <HAL_GPIO_Init+0x310>)
 8005ed4:	69fb      	ldr	r3, [r7, #28]
 8005ed6:	089b      	lsrs	r3, r3, #2
 8005ed8:	3302      	adds	r3, #2
 8005eda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ede:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005ee0:	69fb      	ldr	r3, [r7, #28]
 8005ee2:	f003 0303 	and.w	r3, r3, #3
 8005ee6:	009b      	lsls	r3, r3, #2
 8005ee8:	220f      	movs	r2, #15
 8005eea:	fa02 f303 	lsl.w	r3, r2, r3
 8005eee:	43db      	mvns	r3, r3
 8005ef0:	69ba      	ldr	r2, [r7, #24]
 8005ef2:	4013      	ands	r3, r2
 8005ef4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	4a52      	ldr	r2, [pc, #328]	; (8006044 <HAL_GPIO_Init+0x314>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d02b      	beq.n	8005f56 <HAL_GPIO_Init+0x226>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	4a51      	ldr	r2, [pc, #324]	; (8006048 <HAL_GPIO_Init+0x318>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d025      	beq.n	8005f52 <HAL_GPIO_Init+0x222>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	4a50      	ldr	r2, [pc, #320]	; (800604c <HAL_GPIO_Init+0x31c>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d01f      	beq.n	8005f4e <HAL_GPIO_Init+0x21e>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	4a4f      	ldr	r2, [pc, #316]	; (8006050 <HAL_GPIO_Init+0x320>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d019      	beq.n	8005f4a <HAL_GPIO_Init+0x21a>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	4a4e      	ldr	r2, [pc, #312]	; (8006054 <HAL_GPIO_Init+0x324>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d013      	beq.n	8005f46 <HAL_GPIO_Init+0x216>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	4a4d      	ldr	r2, [pc, #308]	; (8006058 <HAL_GPIO_Init+0x328>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d00d      	beq.n	8005f42 <HAL_GPIO_Init+0x212>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	4a4c      	ldr	r2, [pc, #304]	; (800605c <HAL_GPIO_Init+0x32c>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d007      	beq.n	8005f3e <HAL_GPIO_Init+0x20e>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	4a4b      	ldr	r2, [pc, #300]	; (8006060 <HAL_GPIO_Init+0x330>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d101      	bne.n	8005f3a <HAL_GPIO_Init+0x20a>
 8005f36:	2307      	movs	r3, #7
 8005f38:	e00e      	b.n	8005f58 <HAL_GPIO_Init+0x228>
 8005f3a:	2308      	movs	r3, #8
 8005f3c:	e00c      	b.n	8005f58 <HAL_GPIO_Init+0x228>
 8005f3e:	2306      	movs	r3, #6
 8005f40:	e00a      	b.n	8005f58 <HAL_GPIO_Init+0x228>
 8005f42:	2305      	movs	r3, #5
 8005f44:	e008      	b.n	8005f58 <HAL_GPIO_Init+0x228>
 8005f46:	2304      	movs	r3, #4
 8005f48:	e006      	b.n	8005f58 <HAL_GPIO_Init+0x228>
 8005f4a:	2303      	movs	r3, #3
 8005f4c:	e004      	b.n	8005f58 <HAL_GPIO_Init+0x228>
 8005f4e:	2302      	movs	r3, #2
 8005f50:	e002      	b.n	8005f58 <HAL_GPIO_Init+0x228>
 8005f52:	2301      	movs	r3, #1
 8005f54:	e000      	b.n	8005f58 <HAL_GPIO_Init+0x228>
 8005f56:	2300      	movs	r3, #0
 8005f58:	69fa      	ldr	r2, [r7, #28]
 8005f5a:	f002 0203 	and.w	r2, r2, #3
 8005f5e:	0092      	lsls	r2, r2, #2
 8005f60:	4093      	lsls	r3, r2
 8005f62:	69ba      	ldr	r2, [r7, #24]
 8005f64:	4313      	orrs	r3, r2
 8005f66:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005f68:	4935      	ldr	r1, [pc, #212]	; (8006040 <HAL_GPIO_Init+0x310>)
 8005f6a:	69fb      	ldr	r3, [r7, #28]
 8005f6c:	089b      	lsrs	r3, r3, #2
 8005f6e:	3302      	adds	r3, #2
 8005f70:	69ba      	ldr	r2, [r7, #24]
 8005f72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005f76:	4b3b      	ldr	r3, [pc, #236]	; (8006064 <HAL_GPIO_Init+0x334>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f7c:	693b      	ldr	r3, [r7, #16]
 8005f7e:	43db      	mvns	r3, r3
 8005f80:	69ba      	ldr	r2, [r7, #24]
 8005f82:	4013      	ands	r3, r2
 8005f84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d003      	beq.n	8005f9a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005f92:	69ba      	ldr	r2, [r7, #24]
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	4313      	orrs	r3, r2
 8005f98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005f9a:	4a32      	ldr	r2, [pc, #200]	; (8006064 <HAL_GPIO_Init+0x334>)
 8005f9c:	69bb      	ldr	r3, [r7, #24]
 8005f9e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005fa0:	4b30      	ldr	r3, [pc, #192]	; (8006064 <HAL_GPIO_Init+0x334>)
 8005fa2:	685b      	ldr	r3, [r3, #4]
 8005fa4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005fa6:	693b      	ldr	r3, [r7, #16]
 8005fa8:	43db      	mvns	r3, r3
 8005faa:	69ba      	ldr	r2, [r7, #24]
 8005fac:	4013      	ands	r3, r2
 8005fae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	685b      	ldr	r3, [r3, #4]
 8005fb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d003      	beq.n	8005fc4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005fbc:	69ba      	ldr	r2, [r7, #24]
 8005fbe:	693b      	ldr	r3, [r7, #16]
 8005fc0:	4313      	orrs	r3, r2
 8005fc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005fc4:	4a27      	ldr	r2, [pc, #156]	; (8006064 <HAL_GPIO_Init+0x334>)
 8005fc6:	69bb      	ldr	r3, [r7, #24]
 8005fc8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005fca:	4b26      	ldr	r3, [pc, #152]	; (8006064 <HAL_GPIO_Init+0x334>)
 8005fcc:	689b      	ldr	r3, [r3, #8]
 8005fce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	43db      	mvns	r3, r3
 8005fd4:	69ba      	ldr	r2, [r7, #24]
 8005fd6:	4013      	ands	r3, r2
 8005fd8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	685b      	ldr	r3, [r3, #4]
 8005fde:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d003      	beq.n	8005fee <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005fe6:	69ba      	ldr	r2, [r7, #24]
 8005fe8:	693b      	ldr	r3, [r7, #16]
 8005fea:	4313      	orrs	r3, r2
 8005fec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005fee:	4a1d      	ldr	r2, [pc, #116]	; (8006064 <HAL_GPIO_Init+0x334>)
 8005ff0:	69bb      	ldr	r3, [r7, #24]
 8005ff2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005ff4:	4b1b      	ldr	r3, [pc, #108]	; (8006064 <HAL_GPIO_Init+0x334>)
 8005ff6:	68db      	ldr	r3, [r3, #12]
 8005ff8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ffa:	693b      	ldr	r3, [r7, #16]
 8005ffc:	43db      	mvns	r3, r3
 8005ffe:	69ba      	ldr	r2, [r7, #24]
 8006000:	4013      	ands	r3, r2
 8006002:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	685b      	ldr	r3, [r3, #4]
 8006008:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800600c:	2b00      	cmp	r3, #0
 800600e:	d003      	beq.n	8006018 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006010:	69ba      	ldr	r2, [r7, #24]
 8006012:	693b      	ldr	r3, [r7, #16]
 8006014:	4313      	orrs	r3, r2
 8006016:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006018:	4a12      	ldr	r2, [pc, #72]	; (8006064 <HAL_GPIO_Init+0x334>)
 800601a:	69bb      	ldr	r3, [r7, #24]
 800601c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800601e:	69fb      	ldr	r3, [r7, #28]
 8006020:	3301      	adds	r3, #1
 8006022:	61fb      	str	r3, [r7, #28]
 8006024:	69fb      	ldr	r3, [r7, #28]
 8006026:	2b0f      	cmp	r3, #15
 8006028:	f67f ae90 	bls.w	8005d4c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800602c:	bf00      	nop
 800602e:	bf00      	nop
 8006030:	3724      	adds	r7, #36	; 0x24
 8006032:	46bd      	mov	sp, r7
 8006034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006038:	4770      	bx	lr
 800603a:	bf00      	nop
 800603c:	40023800 	.word	0x40023800
 8006040:	40013800 	.word	0x40013800
 8006044:	40020000 	.word	0x40020000
 8006048:	40020400 	.word	0x40020400
 800604c:	40020800 	.word	0x40020800
 8006050:	40020c00 	.word	0x40020c00
 8006054:	40021000 	.word	0x40021000
 8006058:	40021400 	.word	0x40021400
 800605c:	40021800 	.word	0x40021800
 8006060:	40021c00 	.word	0x40021c00
 8006064:	40013c00 	.word	0x40013c00

08006068 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006068:	b480      	push	{r7}
 800606a:	b085      	sub	sp, #20
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
 8006070:	460b      	mov	r3, r1
 8006072:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	691a      	ldr	r2, [r3, #16]
 8006078:	887b      	ldrh	r3, [r7, #2]
 800607a:	4013      	ands	r3, r2
 800607c:	2b00      	cmp	r3, #0
 800607e:	d002      	beq.n	8006086 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006080:	2301      	movs	r3, #1
 8006082:	73fb      	strb	r3, [r7, #15]
 8006084:	e001      	b.n	800608a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006086:	2300      	movs	r3, #0
 8006088:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800608a:	7bfb      	ldrb	r3, [r7, #15]
}
 800608c:	4618      	mov	r0, r3
 800608e:	3714      	adds	r7, #20
 8006090:	46bd      	mov	sp, r7
 8006092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006096:	4770      	bx	lr

08006098 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006098:	b480      	push	{r7}
 800609a:	b083      	sub	sp, #12
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
 80060a0:	460b      	mov	r3, r1
 80060a2:	807b      	strh	r3, [r7, #2]
 80060a4:	4613      	mov	r3, r2
 80060a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80060a8:	787b      	ldrb	r3, [r7, #1]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d003      	beq.n	80060b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80060ae:	887a      	ldrh	r2, [r7, #2]
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80060b4:	e003      	b.n	80060be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80060b6:	887b      	ldrh	r3, [r7, #2]
 80060b8:	041a      	lsls	r2, r3, #16
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	619a      	str	r2, [r3, #24]
}
 80060be:	bf00      	nop
 80060c0:	370c      	adds	r7, #12
 80060c2:	46bd      	mov	sp, r7
 80060c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c8:	4770      	bx	lr

080060ca <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80060ca:	b5f0      	push	{r4, r5, r6, r7, lr}
 80060cc:	b08f      	sub	sp, #60	; 0x3c
 80060ce:	af0a      	add	r7, sp, #40	; 0x28
 80060d0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d101      	bne.n	80060dc <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80060d8:	2301      	movs	r3, #1
 80060da:	e054      	b.n	8006186 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 80060e8:	b2db      	uxtb	r3, r3
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d106      	bne.n	80060fc <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2200      	movs	r2, #0
 80060f2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	f012 fec2 	bl	8018e80 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2203      	movs	r2, #3
 8006100:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006108:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800610c:	2b00      	cmp	r3, #0
 800610e:	d102      	bne.n	8006116 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2200      	movs	r2, #0
 8006114:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4618      	mov	r0, r3
 800611c:	f003 fb10 	bl	8009740 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	603b      	str	r3, [r7, #0]
 8006126:	687e      	ldr	r6, [r7, #4]
 8006128:	466d      	mov	r5, sp
 800612a:	f106 0410 	add.w	r4, r6, #16
 800612e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006130:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006132:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006134:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006136:	e894 0003 	ldmia.w	r4, {r0, r1}
 800613a:	e885 0003 	stmia.w	r5, {r0, r1}
 800613e:	1d33      	adds	r3, r6, #4
 8006140:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006142:	6838      	ldr	r0, [r7, #0]
 8006144:	f003 fa8a 	bl	800965c <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	2101      	movs	r1, #1
 800614e:	4618      	mov	r0, r3
 8006150:	f003 fb07 	bl	8009762 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	603b      	str	r3, [r7, #0]
 800615a:	687e      	ldr	r6, [r7, #4]
 800615c:	466d      	mov	r5, sp
 800615e:	f106 0410 	add.w	r4, r6, #16
 8006162:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006164:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006166:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006168:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800616a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800616e:	e885 0003 	stmia.w	r5, {r0, r1}
 8006172:	1d33      	adds	r3, r6, #4
 8006174:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006176:	6838      	ldr	r0, [r7, #0]
 8006178:	f003 fc6e 	bl	8009a58 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2201      	movs	r2, #1
 8006180:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8006184:	2300      	movs	r3, #0
}
 8006186:	4618      	mov	r0, r3
 8006188:	3714      	adds	r7, #20
 800618a:	46bd      	mov	sp, r7
 800618c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800618e <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 800618e:	b590      	push	{r4, r7, lr}
 8006190:	b089      	sub	sp, #36	; 0x24
 8006192:	af04      	add	r7, sp, #16
 8006194:	6078      	str	r0, [r7, #4]
 8006196:	4608      	mov	r0, r1
 8006198:	4611      	mov	r1, r2
 800619a:	461a      	mov	r2, r3
 800619c:	4603      	mov	r3, r0
 800619e:	70fb      	strb	r3, [r7, #3]
 80061a0:	460b      	mov	r3, r1
 80061a2:	70bb      	strb	r3, [r7, #2]
 80061a4:	4613      	mov	r3, r2
 80061a6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80061ae:	2b01      	cmp	r3, #1
 80061b0:	d101      	bne.n	80061b6 <HAL_HCD_HC_Init+0x28>
 80061b2:	2302      	movs	r3, #2
 80061b4:	e076      	b.n	80062a4 <HAL_HCD_HC_Init+0x116>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2201      	movs	r2, #1
 80061ba:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 80061be:	78fb      	ldrb	r3, [r7, #3]
 80061c0:	687a      	ldr	r2, [r7, #4]
 80061c2:	212c      	movs	r1, #44	; 0x2c
 80061c4:	fb01 f303 	mul.w	r3, r1, r3
 80061c8:	4413      	add	r3, r2
 80061ca:	333d      	adds	r3, #61	; 0x3d
 80061cc:	2200      	movs	r2, #0
 80061ce:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80061d0:	78fb      	ldrb	r3, [r7, #3]
 80061d2:	687a      	ldr	r2, [r7, #4]
 80061d4:	212c      	movs	r1, #44	; 0x2c
 80061d6:	fb01 f303 	mul.w	r3, r1, r3
 80061da:	4413      	add	r3, r2
 80061dc:	3338      	adds	r3, #56	; 0x38
 80061de:	787a      	ldrb	r2, [r7, #1]
 80061e0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 80061e2:	78fb      	ldrb	r3, [r7, #3]
 80061e4:	687a      	ldr	r2, [r7, #4]
 80061e6:	212c      	movs	r1, #44	; 0x2c
 80061e8:	fb01 f303 	mul.w	r3, r1, r3
 80061ec:	4413      	add	r3, r2
 80061ee:	3340      	adds	r3, #64	; 0x40
 80061f0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80061f2:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80061f4:	78fb      	ldrb	r3, [r7, #3]
 80061f6:	687a      	ldr	r2, [r7, #4]
 80061f8:	212c      	movs	r1, #44	; 0x2c
 80061fa:	fb01 f303 	mul.w	r3, r1, r3
 80061fe:	4413      	add	r3, r2
 8006200:	3339      	adds	r3, #57	; 0x39
 8006202:	78fa      	ldrb	r2, [r7, #3]
 8006204:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8006206:	78fb      	ldrb	r3, [r7, #3]
 8006208:	687a      	ldr	r2, [r7, #4]
 800620a:	212c      	movs	r1, #44	; 0x2c
 800620c:	fb01 f303 	mul.w	r3, r1, r3
 8006210:	4413      	add	r3, r2
 8006212:	333f      	adds	r3, #63	; 0x3f
 8006214:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8006218:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800621a:	78fb      	ldrb	r3, [r7, #3]
 800621c:	78ba      	ldrb	r2, [r7, #2]
 800621e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006222:	b2d0      	uxtb	r0, r2
 8006224:	687a      	ldr	r2, [r7, #4]
 8006226:	212c      	movs	r1, #44	; 0x2c
 8006228:	fb01 f303 	mul.w	r3, r1, r3
 800622c:	4413      	add	r3, r2
 800622e:	333a      	adds	r3, #58	; 0x3a
 8006230:	4602      	mov	r2, r0
 8006232:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8006234:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006238:	2b00      	cmp	r3, #0
 800623a:	da09      	bge.n	8006250 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 800623c:	78fb      	ldrb	r3, [r7, #3]
 800623e:	687a      	ldr	r2, [r7, #4]
 8006240:	212c      	movs	r1, #44	; 0x2c
 8006242:	fb01 f303 	mul.w	r3, r1, r3
 8006246:	4413      	add	r3, r2
 8006248:	333b      	adds	r3, #59	; 0x3b
 800624a:	2201      	movs	r2, #1
 800624c:	701a      	strb	r2, [r3, #0]
 800624e:	e008      	b.n	8006262 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8006250:	78fb      	ldrb	r3, [r7, #3]
 8006252:	687a      	ldr	r2, [r7, #4]
 8006254:	212c      	movs	r1, #44	; 0x2c
 8006256:	fb01 f303 	mul.w	r3, r1, r3
 800625a:	4413      	add	r3, r2
 800625c:	333b      	adds	r3, #59	; 0x3b
 800625e:	2200      	movs	r2, #0
 8006260:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8006262:	78fb      	ldrb	r3, [r7, #3]
 8006264:	687a      	ldr	r2, [r7, #4]
 8006266:	212c      	movs	r1, #44	; 0x2c
 8006268:	fb01 f303 	mul.w	r3, r1, r3
 800626c:	4413      	add	r3, r2
 800626e:	333c      	adds	r3, #60	; 0x3c
 8006270:	f897 2020 	ldrb.w	r2, [r7, #32]
 8006274:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6818      	ldr	r0, [r3, #0]
 800627a:	787c      	ldrb	r4, [r7, #1]
 800627c:	78ba      	ldrb	r2, [r7, #2]
 800627e:	78f9      	ldrb	r1, [r7, #3]
 8006280:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006282:	9302      	str	r3, [sp, #8]
 8006284:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8006288:	9301      	str	r3, [sp, #4]
 800628a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800628e:	9300      	str	r3, [sp, #0]
 8006290:	4623      	mov	r3, r4
 8006292:	f003 fd5b 	bl	8009d4c <USB_HC_Init>
 8006296:	4603      	mov	r3, r0
 8006298:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2200      	movs	r2, #0
 800629e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80062a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80062a4:	4618      	mov	r0, r3
 80062a6:	3714      	adds	r7, #20
 80062a8:	46bd      	mov	sp, r7
 80062aa:	bd90      	pop	{r4, r7, pc}

080062ac <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b084      	sub	sp, #16
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
 80062b4:	460b      	mov	r3, r1
 80062b6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80062b8:	2300      	movs	r3, #0
 80062ba:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80062c2:	2b01      	cmp	r3, #1
 80062c4:	d101      	bne.n	80062ca <HAL_HCD_HC_Halt+0x1e>
 80062c6:	2302      	movs	r3, #2
 80062c8:	e00f      	b.n	80062ea <HAL_HCD_HC_Halt+0x3e>
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2201      	movs	r2, #1
 80062ce:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	78fa      	ldrb	r2, [r7, #3]
 80062d8:	4611      	mov	r1, r2
 80062da:	4618      	mov	r0, r3
 80062dc:	f003 ff97 	bl	800a20e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2200      	movs	r2, #0
 80062e4:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80062e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80062ea:	4618      	mov	r0, r3
 80062ec:	3710      	adds	r7, #16
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd80      	pop	{r7, pc}
	...

080062f4 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b082      	sub	sp, #8
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
 80062fc:	4608      	mov	r0, r1
 80062fe:	4611      	mov	r1, r2
 8006300:	461a      	mov	r2, r3
 8006302:	4603      	mov	r3, r0
 8006304:	70fb      	strb	r3, [r7, #3]
 8006306:	460b      	mov	r3, r1
 8006308:	70bb      	strb	r3, [r7, #2]
 800630a:	4613      	mov	r3, r2
 800630c:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800630e:	78fb      	ldrb	r3, [r7, #3]
 8006310:	687a      	ldr	r2, [r7, #4]
 8006312:	212c      	movs	r1, #44	; 0x2c
 8006314:	fb01 f303 	mul.w	r3, r1, r3
 8006318:	4413      	add	r3, r2
 800631a:	333b      	adds	r3, #59	; 0x3b
 800631c:	78ba      	ldrb	r2, [r7, #2]
 800631e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8006320:	78fb      	ldrb	r3, [r7, #3]
 8006322:	687a      	ldr	r2, [r7, #4]
 8006324:	212c      	movs	r1, #44	; 0x2c
 8006326:	fb01 f303 	mul.w	r3, r1, r3
 800632a:	4413      	add	r3, r2
 800632c:	333f      	adds	r3, #63	; 0x3f
 800632e:	787a      	ldrb	r2, [r7, #1]
 8006330:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8006332:	7c3b      	ldrb	r3, [r7, #16]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d112      	bne.n	800635e <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8006338:	78fb      	ldrb	r3, [r7, #3]
 800633a:	687a      	ldr	r2, [r7, #4]
 800633c:	212c      	movs	r1, #44	; 0x2c
 800633e:	fb01 f303 	mul.w	r3, r1, r3
 8006342:	4413      	add	r3, r2
 8006344:	3342      	adds	r3, #66	; 0x42
 8006346:	2203      	movs	r2, #3
 8006348:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 800634a:	78fb      	ldrb	r3, [r7, #3]
 800634c:	687a      	ldr	r2, [r7, #4]
 800634e:	212c      	movs	r1, #44	; 0x2c
 8006350:	fb01 f303 	mul.w	r3, r1, r3
 8006354:	4413      	add	r3, r2
 8006356:	333d      	adds	r3, #61	; 0x3d
 8006358:	7f3a      	ldrb	r2, [r7, #28]
 800635a:	701a      	strb	r2, [r3, #0]
 800635c:	e008      	b.n	8006370 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800635e:	78fb      	ldrb	r3, [r7, #3]
 8006360:	687a      	ldr	r2, [r7, #4]
 8006362:	212c      	movs	r1, #44	; 0x2c
 8006364:	fb01 f303 	mul.w	r3, r1, r3
 8006368:	4413      	add	r3, r2
 800636a:	3342      	adds	r3, #66	; 0x42
 800636c:	2202      	movs	r2, #2
 800636e:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8006370:	787b      	ldrb	r3, [r7, #1]
 8006372:	2b03      	cmp	r3, #3
 8006374:	f200 80c6 	bhi.w	8006504 <HAL_HCD_HC_SubmitRequest+0x210>
 8006378:	a201      	add	r2, pc, #4	; (adr r2, 8006380 <HAL_HCD_HC_SubmitRequest+0x8c>)
 800637a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800637e:	bf00      	nop
 8006380:	08006391 	.word	0x08006391
 8006384:	080064f1 	.word	0x080064f1
 8006388:	080063f5 	.word	0x080063f5
 800638c:	08006473 	.word	0x08006473
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8006390:	7c3b      	ldrb	r3, [r7, #16]
 8006392:	2b01      	cmp	r3, #1
 8006394:	f040 80b8 	bne.w	8006508 <HAL_HCD_HC_SubmitRequest+0x214>
 8006398:	78bb      	ldrb	r3, [r7, #2]
 800639a:	2b00      	cmp	r3, #0
 800639c:	f040 80b4 	bne.w	8006508 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 80063a0:	8b3b      	ldrh	r3, [r7, #24]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d108      	bne.n	80063b8 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 80063a6:	78fb      	ldrb	r3, [r7, #3]
 80063a8:	687a      	ldr	r2, [r7, #4]
 80063aa:	212c      	movs	r1, #44	; 0x2c
 80063ac:	fb01 f303 	mul.w	r3, r1, r3
 80063b0:	4413      	add	r3, r2
 80063b2:	3355      	adds	r3, #85	; 0x55
 80063b4:	2201      	movs	r2, #1
 80063b6:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80063b8:	78fb      	ldrb	r3, [r7, #3]
 80063ba:	687a      	ldr	r2, [r7, #4]
 80063bc:	212c      	movs	r1, #44	; 0x2c
 80063be:	fb01 f303 	mul.w	r3, r1, r3
 80063c2:	4413      	add	r3, r2
 80063c4:	3355      	adds	r3, #85	; 0x55
 80063c6:	781b      	ldrb	r3, [r3, #0]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d109      	bne.n	80063e0 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80063cc:	78fb      	ldrb	r3, [r7, #3]
 80063ce:	687a      	ldr	r2, [r7, #4]
 80063d0:	212c      	movs	r1, #44	; 0x2c
 80063d2:	fb01 f303 	mul.w	r3, r1, r3
 80063d6:	4413      	add	r3, r2
 80063d8:	3342      	adds	r3, #66	; 0x42
 80063da:	2200      	movs	r2, #0
 80063dc:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80063de:	e093      	b.n	8006508 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80063e0:	78fb      	ldrb	r3, [r7, #3]
 80063e2:	687a      	ldr	r2, [r7, #4]
 80063e4:	212c      	movs	r1, #44	; 0x2c
 80063e6:	fb01 f303 	mul.w	r3, r1, r3
 80063ea:	4413      	add	r3, r2
 80063ec:	3342      	adds	r3, #66	; 0x42
 80063ee:	2202      	movs	r2, #2
 80063f0:	701a      	strb	r2, [r3, #0]
      break;
 80063f2:	e089      	b.n	8006508 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80063f4:	78bb      	ldrb	r3, [r7, #2]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d11d      	bne.n	8006436 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80063fa:	78fb      	ldrb	r3, [r7, #3]
 80063fc:	687a      	ldr	r2, [r7, #4]
 80063fe:	212c      	movs	r1, #44	; 0x2c
 8006400:	fb01 f303 	mul.w	r3, r1, r3
 8006404:	4413      	add	r3, r2
 8006406:	3355      	adds	r3, #85	; 0x55
 8006408:	781b      	ldrb	r3, [r3, #0]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d109      	bne.n	8006422 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800640e:	78fb      	ldrb	r3, [r7, #3]
 8006410:	687a      	ldr	r2, [r7, #4]
 8006412:	212c      	movs	r1, #44	; 0x2c
 8006414:	fb01 f303 	mul.w	r3, r1, r3
 8006418:	4413      	add	r3, r2
 800641a:	3342      	adds	r3, #66	; 0x42
 800641c:	2200      	movs	r2, #0
 800641e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8006420:	e073      	b.n	800650a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8006422:	78fb      	ldrb	r3, [r7, #3]
 8006424:	687a      	ldr	r2, [r7, #4]
 8006426:	212c      	movs	r1, #44	; 0x2c
 8006428:	fb01 f303 	mul.w	r3, r1, r3
 800642c:	4413      	add	r3, r2
 800642e:	3342      	adds	r3, #66	; 0x42
 8006430:	2202      	movs	r2, #2
 8006432:	701a      	strb	r2, [r3, #0]
      break;
 8006434:	e069      	b.n	800650a <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8006436:	78fb      	ldrb	r3, [r7, #3]
 8006438:	687a      	ldr	r2, [r7, #4]
 800643a:	212c      	movs	r1, #44	; 0x2c
 800643c:	fb01 f303 	mul.w	r3, r1, r3
 8006440:	4413      	add	r3, r2
 8006442:	3354      	adds	r3, #84	; 0x54
 8006444:	781b      	ldrb	r3, [r3, #0]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d109      	bne.n	800645e <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800644a:	78fb      	ldrb	r3, [r7, #3]
 800644c:	687a      	ldr	r2, [r7, #4]
 800644e:	212c      	movs	r1, #44	; 0x2c
 8006450:	fb01 f303 	mul.w	r3, r1, r3
 8006454:	4413      	add	r3, r2
 8006456:	3342      	adds	r3, #66	; 0x42
 8006458:	2200      	movs	r2, #0
 800645a:	701a      	strb	r2, [r3, #0]
      break;
 800645c:	e055      	b.n	800650a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800645e:	78fb      	ldrb	r3, [r7, #3]
 8006460:	687a      	ldr	r2, [r7, #4]
 8006462:	212c      	movs	r1, #44	; 0x2c
 8006464:	fb01 f303 	mul.w	r3, r1, r3
 8006468:	4413      	add	r3, r2
 800646a:	3342      	adds	r3, #66	; 0x42
 800646c:	2202      	movs	r2, #2
 800646e:	701a      	strb	r2, [r3, #0]
      break;
 8006470:	e04b      	b.n	800650a <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8006472:	78bb      	ldrb	r3, [r7, #2]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d11d      	bne.n	80064b4 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8006478:	78fb      	ldrb	r3, [r7, #3]
 800647a:	687a      	ldr	r2, [r7, #4]
 800647c:	212c      	movs	r1, #44	; 0x2c
 800647e:	fb01 f303 	mul.w	r3, r1, r3
 8006482:	4413      	add	r3, r2
 8006484:	3355      	adds	r3, #85	; 0x55
 8006486:	781b      	ldrb	r3, [r3, #0]
 8006488:	2b00      	cmp	r3, #0
 800648a:	d109      	bne.n	80064a0 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800648c:	78fb      	ldrb	r3, [r7, #3]
 800648e:	687a      	ldr	r2, [r7, #4]
 8006490:	212c      	movs	r1, #44	; 0x2c
 8006492:	fb01 f303 	mul.w	r3, r1, r3
 8006496:	4413      	add	r3, r2
 8006498:	3342      	adds	r3, #66	; 0x42
 800649a:	2200      	movs	r2, #0
 800649c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800649e:	e034      	b.n	800650a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80064a0:	78fb      	ldrb	r3, [r7, #3]
 80064a2:	687a      	ldr	r2, [r7, #4]
 80064a4:	212c      	movs	r1, #44	; 0x2c
 80064a6:	fb01 f303 	mul.w	r3, r1, r3
 80064aa:	4413      	add	r3, r2
 80064ac:	3342      	adds	r3, #66	; 0x42
 80064ae:	2202      	movs	r2, #2
 80064b0:	701a      	strb	r2, [r3, #0]
      break;
 80064b2:	e02a      	b.n	800650a <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80064b4:	78fb      	ldrb	r3, [r7, #3]
 80064b6:	687a      	ldr	r2, [r7, #4]
 80064b8:	212c      	movs	r1, #44	; 0x2c
 80064ba:	fb01 f303 	mul.w	r3, r1, r3
 80064be:	4413      	add	r3, r2
 80064c0:	3354      	adds	r3, #84	; 0x54
 80064c2:	781b      	ldrb	r3, [r3, #0]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d109      	bne.n	80064dc <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80064c8:	78fb      	ldrb	r3, [r7, #3]
 80064ca:	687a      	ldr	r2, [r7, #4]
 80064cc:	212c      	movs	r1, #44	; 0x2c
 80064ce:	fb01 f303 	mul.w	r3, r1, r3
 80064d2:	4413      	add	r3, r2
 80064d4:	3342      	adds	r3, #66	; 0x42
 80064d6:	2200      	movs	r2, #0
 80064d8:	701a      	strb	r2, [r3, #0]
      break;
 80064da:	e016      	b.n	800650a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80064dc:	78fb      	ldrb	r3, [r7, #3]
 80064de:	687a      	ldr	r2, [r7, #4]
 80064e0:	212c      	movs	r1, #44	; 0x2c
 80064e2:	fb01 f303 	mul.w	r3, r1, r3
 80064e6:	4413      	add	r3, r2
 80064e8:	3342      	adds	r3, #66	; 0x42
 80064ea:	2202      	movs	r2, #2
 80064ec:	701a      	strb	r2, [r3, #0]
      break;
 80064ee:	e00c      	b.n	800650a <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80064f0:	78fb      	ldrb	r3, [r7, #3]
 80064f2:	687a      	ldr	r2, [r7, #4]
 80064f4:	212c      	movs	r1, #44	; 0x2c
 80064f6:	fb01 f303 	mul.w	r3, r1, r3
 80064fa:	4413      	add	r3, r2
 80064fc:	3342      	adds	r3, #66	; 0x42
 80064fe:	2200      	movs	r2, #0
 8006500:	701a      	strb	r2, [r3, #0]
      break;
 8006502:	e002      	b.n	800650a <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8006504:	bf00      	nop
 8006506:	e000      	b.n	800650a <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8006508:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800650a:	78fb      	ldrb	r3, [r7, #3]
 800650c:	687a      	ldr	r2, [r7, #4]
 800650e:	212c      	movs	r1, #44	; 0x2c
 8006510:	fb01 f303 	mul.w	r3, r1, r3
 8006514:	4413      	add	r3, r2
 8006516:	3344      	adds	r3, #68	; 0x44
 8006518:	697a      	ldr	r2, [r7, #20]
 800651a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 800651c:	78fb      	ldrb	r3, [r7, #3]
 800651e:	8b3a      	ldrh	r2, [r7, #24]
 8006520:	6879      	ldr	r1, [r7, #4]
 8006522:	202c      	movs	r0, #44	; 0x2c
 8006524:	fb00 f303 	mul.w	r3, r0, r3
 8006528:	440b      	add	r3, r1
 800652a:	334c      	adds	r3, #76	; 0x4c
 800652c:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800652e:	78fb      	ldrb	r3, [r7, #3]
 8006530:	687a      	ldr	r2, [r7, #4]
 8006532:	212c      	movs	r1, #44	; 0x2c
 8006534:	fb01 f303 	mul.w	r3, r1, r3
 8006538:	4413      	add	r3, r2
 800653a:	3360      	adds	r3, #96	; 0x60
 800653c:	2200      	movs	r2, #0
 800653e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8006540:	78fb      	ldrb	r3, [r7, #3]
 8006542:	687a      	ldr	r2, [r7, #4]
 8006544:	212c      	movs	r1, #44	; 0x2c
 8006546:	fb01 f303 	mul.w	r3, r1, r3
 800654a:	4413      	add	r3, r2
 800654c:	3350      	adds	r3, #80	; 0x50
 800654e:	2200      	movs	r2, #0
 8006550:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8006552:	78fb      	ldrb	r3, [r7, #3]
 8006554:	687a      	ldr	r2, [r7, #4]
 8006556:	212c      	movs	r1, #44	; 0x2c
 8006558:	fb01 f303 	mul.w	r3, r1, r3
 800655c:	4413      	add	r3, r2
 800655e:	3339      	adds	r3, #57	; 0x39
 8006560:	78fa      	ldrb	r2, [r7, #3]
 8006562:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8006564:	78fb      	ldrb	r3, [r7, #3]
 8006566:	687a      	ldr	r2, [r7, #4]
 8006568:	212c      	movs	r1, #44	; 0x2c
 800656a:	fb01 f303 	mul.w	r3, r1, r3
 800656e:	4413      	add	r3, r2
 8006570:	3361      	adds	r3, #97	; 0x61
 8006572:	2200      	movs	r2, #0
 8006574:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6818      	ldr	r0, [r3, #0]
 800657a:	78fb      	ldrb	r3, [r7, #3]
 800657c:	222c      	movs	r2, #44	; 0x2c
 800657e:	fb02 f303 	mul.w	r3, r2, r3
 8006582:	3338      	adds	r3, #56	; 0x38
 8006584:	687a      	ldr	r2, [r7, #4]
 8006586:	18d1      	adds	r1, r2, r3
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	691b      	ldr	r3, [r3, #16]
 800658c:	b2db      	uxtb	r3, r3
 800658e:	461a      	mov	r2, r3
 8006590:	f003 fcea 	bl	8009f68 <USB_HC_StartXfer>
 8006594:	4603      	mov	r3, r0
}
 8006596:	4618      	mov	r0, r3
 8006598:	3708      	adds	r7, #8
 800659a:	46bd      	mov	sp, r7
 800659c:	bd80      	pop	{r7, pc}
 800659e:	bf00      	nop

080065a0 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b086      	sub	sp, #24
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065ae:	693b      	ldr	r3, [r7, #16]
 80065b0:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	4618      	mov	r0, r3
 80065b8:	f003 fa0d 	bl	80099d6 <USB_GetMode>
 80065bc:	4603      	mov	r3, r0
 80065be:	2b01      	cmp	r3, #1
 80065c0:	f040 80f6 	bne.w	80067b0 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	4618      	mov	r0, r3
 80065ca:	f003 f9f1 	bl	80099b0 <USB_ReadInterrupts>
 80065ce:	4603      	mov	r3, r0
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	f000 80ec 	beq.w	80067ae <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	4618      	mov	r0, r3
 80065dc:	f003 f9e8 	bl	80099b0 <USB_ReadInterrupts>
 80065e0:	4603      	mov	r3, r0
 80065e2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80065e6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80065ea:	d104      	bne.n	80065f6 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80065f4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4618      	mov	r0, r3
 80065fc:	f003 f9d8 	bl	80099b0 <USB_ReadInterrupts>
 8006600:	4603      	mov	r3, r0
 8006602:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006606:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800660a:	d104      	bne.n	8006616 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006614:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	4618      	mov	r0, r3
 800661c:	f003 f9c8 	bl	80099b0 <USB_ReadInterrupts>
 8006620:	4603      	mov	r3, r0
 8006622:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006626:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800662a:	d104      	bne.n	8006636 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8006634:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4618      	mov	r0, r3
 800663c:	f003 f9b8 	bl	80099b0 <USB_ReadInterrupts>
 8006640:	4603      	mov	r3, r0
 8006642:	f003 0302 	and.w	r3, r3, #2
 8006646:	2b02      	cmp	r3, #2
 8006648:	d103      	bne.n	8006652 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	2202      	movs	r2, #2
 8006650:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	4618      	mov	r0, r3
 8006658:	f003 f9aa 	bl	80099b0 <USB_ReadInterrupts>
 800665c:	4603      	mov	r3, r0
 800665e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006662:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006666:	d11c      	bne.n	80066a2 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8006670:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f003 0301 	and.w	r3, r3, #1
 800667e:	2b00      	cmp	r3, #0
 8006680:	d10f      	bne.n	80066a2 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8006682:	2110      	movs	r1, #16
 8006684:	6938      	ldr	r0, [r7, #16]
 8006686:	f003 f8b9 	bl	80097fc <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800668a:	6938      	ldr	r0, [r7, #16]
 800668c:	f003 f8da 	bl	8009844 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	2101      	movs	r1, #1
 8006696:	4618      	mov	r0, r3
 8006698:	f003 fa92 	bl	8009bc0 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 800669c:	6878      	ldr	r0, [r7, #4]
 800669e:	f012 fc6d 	bl	8018f7c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	4618      	mov	r0, r3
 80066a8:	f003 f982 	bl	80099b0 <USB_ReadInterrupts>
 80066ac:	4603      	mov	r3, r0
 80066ae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80066b2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80066b6:	d102      	bne.n	80066be <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 80066b8:	6878      	ldr	r0, [r7, #4]
 80066ba:	f001 fa03 	bl	8007ac4 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	4618      	mov	r0, r3
 80066c4:	f003 f974 	bl	80099b0 <USB_ReadInterrupts>
 80066c8:	4603      	mov	r3, r0
 80066ca:	f003 0308 	and.w	r3, r3, #8
 80066ce:	2b08      	cmp	r3, #8
 80066d0:	d106      	bne.n	80066e0 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	f012 fc36 	bl	8018f44 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	2208      	movs	r2, #8
 80066de:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	4618      	mov	r0, r3
 80066e6:	f003 f963 	bl	80099b0 <USB_ReadInterrupts>
 80066ea:	4603      	mov	r3, r0
 80066ec:	f003 0310 	and.w	r3, r3, #16
 80066f0:	2b10      	cmp	r3, #16
 80066f2:	d101      	bne.n	80066f8 <HAL_HCD_IRQHandler+0x158>
 80066f4:	2301      	movs	r3, #1
 80066f6:	e000      	b.n	80066fa <HAL_HCD_IRQHandler+0x15a>
 80066f8:	2300      	movs	r3, #0
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d012      	beq.n	8006724 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	699a      	ldr	r2, [r3, #24]
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f022 0210 	bic.w	r2, r2, #16
 800670c:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800670e:	6878      	ldr	r0, [r7, #4]
 8006710:	f001 f906 	bl	8007920 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	699a      	ldr	r2, [r3, #24]
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f042 0210 	orr.w	r2, r2, #16
 8006722:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	4618      	mov	r0, r3
 800672a:	f003 f941 	bl	80099b0 <USB_ReadInterrupts>
 800672e:	4603      	mov	r3, r0
 8006730:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006734:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006738:	d13a      	bne.n	80067b0 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	4618      	mov	r0, r3
 8006740:	f003 fd54 	bl	800a1ec <USB_HC_ReadInterrupt>
 8006744:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8006746:	2300      	movs	r3, #0
 8006748:	617b      	str	r3, [r7, #20]
 800674a:	e025      	b.n	8006798 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800674c:	697b      	ldr	r3, [r7, #20]
 800674e:	f003 030f 	and.w	r3, r3, #15
 8006752:	68ba      	ldr	r2, [r7, #8]
 8006754:	fa22 f303 	lsr.w	r3, r2, r3
 8006758:	f003 0301 	and.w	r3, r3, #1
 800675c:	2b00      	cmp	r3, #0
 800675e:	d018      	beq.n	8006792 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8006760:	697b      	ldr	r3, [r7, #20]
 8006762:	015a      	lsls	r2, r3, #5
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	4413      	add	r3, r2
 8006768:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006772:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006776:	d106      	bne.n	8006786 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8006778:	697b      	ldr	r3, [r7, #20]
 800677a:	b2db      	uxtb	r3, r3
 800677c:	4619      	mov	r1, r3
 800677e:	6878      	ldr	r0, [r7, #4]
 8006780:	f000 f8ab 	bl	80068da <HCD_HC_IN_IRQHandler>
 8006784:	e005      	b.n	8006792 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8006786:	697b      	ldr	r3, [r7, #20]
 8006788:	b2db      	uxtb	r3, r3
 800678a:	4619      	mov	r1, r3
 800678c:	6878      	ldr	r0, [r7, #4]
 800678e:	f000 fcc6 	bl	800711e <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8006792:	697b      	ldr	r3, [r7, #20]
 8006794:	3301      	adds	r3, #1
 8006796:	617b      	str	r3, [r7, #20]
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	689b      	ldr	r3, [r3, #8]
 800679c:	697a      	ldr	r2, [r7, #20]
 800679e:	429a      	cmp	r2, r3
 80067a0:	d3d4      	bcc.n	800674c <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80067aa:	615a      	str	r2, [r3, #20]
 80067ac:	e000      	b.n	80067b0 <HAL_HCD_IRQHandler+0x210>
      return;
 80067ae:	bf00      	nop
    }
  }
}
 80067b0:	3718      	adds	r7, #24
 80067b2:	46bd      	mov	sp, r7
 80067b4:	bd80      	pop	{r7, pc}

080067b6 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80067b6:	b580      	push	{r7, lr}
 80067b8:	b082      	sub	sp, #8
 80067ba:	af00      	add	r7, sp, #0
 80067bc:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80067c4:	2b01      	cmp	r3, #1
 80067c6:	d101      	bne.n	80067cc <HAL_HCD_Start+0x16>
 80067c8:	2302      	movs	r3, #2
 80067ca:	e013      	b.n	80067f4 <HAL_HCD_Start+0x3e>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2201      	movs	r2, #1
 80067d0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	2101      	movs	r1, #1
 80067da:	4618      	mov	r0, r3
 80067dc:	f003 fa54 	bl	8009c88 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4618      	mov	r0, r3
 80067e6:	f002 ff9a 	bl	800971e <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2200      	movs	r2, #0
 80067ee:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 80067f2:	2300      	movs	r3, #0
}
 80067f4:	4618      	mov	r0, r3
 80067f6:	3708      	adds	r7, #8
 80067f8:	46bd      	mov	sp, r7
 80067fa:	bd80      	pop	{r7, pc}

080067fc <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b082      	sub	sp, #8
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800680a:	2b01      	cmp	r3, #1
 800680c:	d101      	bne.n	8006812 <HAL_HCD_Stop+0x16>
 800680e:	2302      	movs	r3, #2
 8006810:	e00d      	b.n	800682e <HAL_HCD_Stop+0x32>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2201      	movs	r2, #1
 8006816:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	4618      	mov	r0, r3
 8006820:	f003 fe4e 	bl	800a4c0 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2200      	movs	r2, #0
 8006828:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 800682c:	2300      	movs	r3, #0
}
 800682e:	4618      	mov	r0, r3
 8006830:	3708      	adds	r7, #8
 8006832:	46bd      	mov	sp, r7
 8006834:	bd80      	pop	{r7, pc}

08006836 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8006836:	b580      	push	{r7, lr}
 8006838:	b082      	sub	sp, #8
 800683a:	af00      	add	r7, sp, #0
 800683c:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	4618      	mov	r0, r3
 8006844:	f003 f9f6 	bl	8009c34 <USB_ResetPort>
 8006848:	4603      	mov	r3, r0
}
 800684a:	4618      	mov	r0, r3
 800684c:	3708      	adds	r7, #8
 800684e:	46bd      	mov	sp, r7
 8006850:	bd80      	pop	{r7, pc}

08006852 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8006852:	b480      	push	{r7}
 8006854:	b083      	sub	sp, #12
 8006856:	af00      	add	r7, sp, #0
 8006858:	6078      	str	r0, [r7, #4]
 800685a:	460b      	mov	r3, r1
 800685c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 800685e:	78fb      	ldrb	r3, [r7, #3]
 8006860:	687a      	ldr	r2, [r7, #4]
 8006862:	212c      	movs	r1, #44	; 0x2c
 8006864:	fb01 f303 	mul.w	r3, r1, r3
 8006868:	4413      	add	r3, r2
 800686a:	3360      	adds	r3, #96	; 0x60
 800686c:	781b      	ldrb	r3, [r3, #0]
}
 800686e:	4618      	mov	r0, r3
 8006870:	370c      	adds	r7, #12
 8006872:	46bd      	mov	sp, r7
 8006874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006878:	4770      	bx	lr

0800687a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800687a:	b480      	push	{r7}
 800687c:	b083      	sub	sp, #12
 800687e:	af00      	add	r7, sp, #0
 8006880:	6078      	str	r0, [r7, #4]
 8006882:	460b      	mov	r3, r1
 8006884:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8006886:	78fb      	ldrb	r3, [r7, #3]
 8006888:	687a      	ldr	r2, [r7, #4]
 800688a:	212c      	movs	r1, #44	; 0x2c
 800688c:	fb01 f303 	mul.w	r3, r1, r3
 8006890:	4413      	add	r3, r2
 8006892:	3350      	adds	r3, #80	; 0x50
 8006894:	681b      	ldr	r3, [r3, #0]
}
 8006896:	4618      	mov	r0, r3
 8006898:	370c      	adds	r7, #12
 800689a:	46bd      	mov	sp, r7
 800689c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a0:	4770      	bx	lr

080068a2 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80068a2:	b580      	push	{r7, lr}
 80068a4:	b082      	sub	sp, #8
 80068a6:	af00      	add	r7, sp, #0
 80068a8:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	4618      	mov	r0, r3
 80068b0:	f003 fa3a 	bl	8009d28 <USB_GetCurrentFrame>
 80068b4:	4603      	mov	r3, r0
}
 80068b6:	4618      	mov	r0, r3
 80068b8:	3708      	adds	r7, #8
 80068ba:	46bd      	mov	sp, r7
 80068bc:	bd80      	pop	{r7, pc}

080068be <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80068be:	b580      	push	{r7, lr}
 80068c0:	b082      	sub	sp, #8
 80068c2:	af00      	add	r7, sp, #0
 80068c4:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	4618      	mov	r0, r3
 80068cc:	f003 fa15 	bl	8009cfa <USB_GetHostSpeed>
 80068d0:	4603      	mov	r3, r0
}
 80068d2:	4618      	mov	r0, r3
 80068d4:	3708      	adds	r7, #8
 80068d6:	46bd      	mov	sp, r7
 80068d8:	bd80      	pop	{r7, pc}

080068da <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80068da:	b580      	push	{r7, lr}
 80068dc:	b086      	sub	sp, #24
 80068de:	af00      	add	r7, sp, #0
 80068e0:	6078      	str	r0, [r7, #4]
 80068e2:	460b      	mov	r3, r1
 80068e4:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068ec:	697b      	ldr	r3, [r7, #20]
 80068ee:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80068f0:	78fb      	ldrb	r3, [r7, #3]
 80068f2:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	015a      	lsls	r2, r3, #5
 80068f8:	693b      	ldr	r3, [r7, #16]
 80068fa:	4413      	add	r3, r2
 80068fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006900:	689b      	ldr	r3, [r3, #8]
 8006902:	f003 0304 	and.w	r3, r3, #4
 8006906:	2b04      	cmp	r3, #4
 8006908:	d119      	bne.n	800693e <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	015a      	lsls	r2, r3, #5
 800690e:	693b      	ldr	r3, [r7, #16]
 8006910:	4413      	add	r3, r2
 8006912:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006916:	461a      	mov	r2, r3
 8006918:	2304      	movs	r3, #4
 800691a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	015a      	lsls	r2, r3, #5
 8006920:	693b      	ldr	r3, [r7, #16]
 8006922:	4413      	add	r3, r2
 8006924:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006928:	68db      	ldr	r3, [r3, #12]
 800692a:	68fa      	ldr	r2, [r7, #12]
 800692c:	0151      	lsls	r1, r2, #5
 800692e:	693a      	ldr	r2, [r7, #16]
 8006930:	440a      	add	r2, r1
 8006932:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006936:	f043 0302 	orr.w	r3, r3, #2
 800693a:	60d3      	str	r3, [r2, #12]
 800693c:	e101      	b.n	8006b42 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	015a      	lsls	r2, r3, #5
 8006942:	693b      	ldr	r3, [r7, #16]
 8006944:	4413      	add	r3, r2
 8006946:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800694a:	689b      	ldr	r3, [r3, #8]
 800694c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006950:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006954:	d12b      	bne.n	80069ae <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	015a      	lsls	r2, r3, #5
 800695a:	693b      	ldr	r3, [r7, #16]
 800695c:	4413      	add	r3, r2
 800695e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006962:	461a      	mov	r2, r3
 8006964:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006968:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 800696a:	687a      	ldr	r2, [r7, #4]
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	212c      	movs	r1, #44	; 0x2c
 8006970:	fb01 f303 	mul.w	r3, r1, r3
 8006974:	4413      	add	r3, r2
 8006976:	3361      	adds	r3, #97	; 0x61
 8006978:	2207      	movs	r2, #7
 800697a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	015a      	lsls	r2, r3, #5
 8006980:	693b      	ldr	r3, [r7, #16]
 8006982:	4413      	add	r3, r2
 8006984:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006988:	68db      	ldr	r3, [r3, #12]
 800698a:	68fa      	ldr	r2, [r7, #12]
 800698c:	0151      	lsls	r1, r2, #5
 800698e:	693a      	ldr	r2, [r7, #16]
 8006990:	440a      	add	r2, r1
 8006992:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006996:	f043 0302 	orr.w	r3, r3, #2
 800699a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	68fa      	ldr	r2, [r7, #12]
 80069a2:	b2d2      	uxtb	r2, r2
 80069a4:	4611      	mov	r1, r2
 80069a6:	4618      	mov	r0, r3
 80069a8:	f003 fc31 	bl	800a20e <USB_HC_Halt>
 80069ac:	e0c9      	b.n	8006b42 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	015a      	lsls	r2, r3, #5
 80069b2:	693b      	ldr	r3, [r7, #16]
 80069b4:	4413      	add	r3, r2
 80069b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80069ba:	689b      	ldr	r3, [r3, #8]
 80069bc:	f003 0320 	and.w	r3, r3, #32
 80069c0:	2b20      	cmp	r3, #32
 80069c2:	d109      	bne.n	80069d8 <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	015a      	lsls	r2, r3, #5
 80069c8:	693b      	ldr	r3, [r7, #16]
 80069ca:	4413      	add	r3, r2
 80069cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80069d0:	461a      	mov	r2, r3
 80069d2:	2320      	movs	r3, #32
 80069d4:	6093      	str	r3, [r2, #8]
 80069d6:	e0b4      	b.n	8006b42 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	015a      	lsls	r2, r3, #5
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	4413      	add	r3, r2
 80069e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80069e4:	689b      	ldr	r3, [r3, #8]
 80069e6:	f003 0308 	and.w	r3, r3, #8
 80069ea:	2b08      	cmp	r3, #8
 80069ec:	d133      	bne.n	8006a56 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	015a      	lsls	r2, r3, #5
 80069f2:	693b      	ldr	r3, [r7, #16]
 80069f4:	4413      	add	r3, r2
 80069f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80069fa:	68db      	ldr	r3, [r3, #12]
 80069fc:	68fa      	ldr	r2, [r7, #12]
 80069fe:	0151      	lsls	r1, r2, #5
 8006a00:	693a      	ldr	r2, [r7, #16]
 8006a02:	440a      	add	r2, r1
 8006a04:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006a08:	f043 0302 	orr.w	r3, r3, #2
 8006a0c:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8006a0e:	687a      	ldr	r2, [r7, #4]
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	212c      	movs	r1, #44	; 0x2c
 8006a14:	fb01 f303 	mul.w	r3, r1, r3
 8006a18:	4413      	add	r3, r2
 8006a1a:	3361      	adds	r3, #97	; 0x61
 8006a1c:	2205      	movs	r2, #5
 8006a1e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	015a      	lsls	r2, r3, #5
 8006a24:	693b      	ldr	r3, [r7, #16]
 8006a26:	4413      	add	r3, r2
 8006a28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a2c:	461a      	mov	r2, r3
 8006a2e:	2310      	movs	r3, #16
 8006a30:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	015a      	lsls	r2, r3, #5
 8006a36:	693b      	ldr	r3, [r7, #16]
 8006a38:	4413      	add	r3, r2
 8006a3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a3e:	461a      	mov	r2, r3
 8006a40:	2308      	movs	r3, #8
 8006a42:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	68fa      	ldr	r2, [r7, #12]
 8006a4a:	b2d2      	uxtb	r2, r2
 8006a4c:	4611      	mov	r1, r2
 8006a4e:	4618      	mov	r0, r3
 8006a50:	f003 fbdd 	bl	800a20e <USB_HC_Halt>
 8006a54:	e075      	b.n	8006b42 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	015a      	lsls	r2, r3, #5
 8006a5a:	693b      	ldr	r3, [r7, #16]
 8006a5c:	4413      	add	r3, r2
 8006a5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a62:	689b      	ldr	r3, [r3, #8]
 8006a64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a6c:	d134      	bne.n	8006ad8 <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	015a      	lsls	r2, r3, #5
 8006a72:	693b      	ldr	r3, [r7, #16]
 8006a74:	4413      	add	r3, r2
 8006a76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a7a:	68db      	ldr	r3, [r3, #12]
 8006a7c:	68fa      	ldr	r2, [r7, #12]
 8006a7e:	0151      	lsls	r1, r2, #5
 8006a80:	693a      	ldr	r2, [r7, #16]
 8006a82:	440a      	add	r2, r1
 8006a84:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006a88:	f043 0302 	orr.w	r3, r3, #2
 8006a8c:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8006a8e:	687a      	ldr	r2, [r7, #4]
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	212c      	movs	r1, #44	; 0x2c
 8006a94:	fb01 f303 	mul.w	r3, r1, r3
 8006a98:	4413      	add	r3, r2
 8006a9a:	3361      	adds	r3, #97	; 0x61
 8006a9c:	2208      	movs	r2, #8
 8006a9e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	015a      	lsls	r2, r3, #5
 8006aa4:	693b      	ldr	r3, [r7, #16]
 8006aa6:	4413      	add	r3, r2
 8006aa8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006aac:	461a      	mov	r2, r3
 8006aae:	2310      	movs	r3, #16
 8006ab0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	015a      	lsls	r2, r3, #5
 8006ab6:	693b      	ldr	r3, [r7, #16]
 8006ab8:	4413      	add	r3, r2
 8006aba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006abe:	461a      	mov	r2, r3
 8006ac0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ac4:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	68fa      	ldr	r2, [r7, #12]
 8006acc:	b2d2      	uxtb	r2, r2
 8006ace:	4611      	mov	r1, r2
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	f003 fb9c 	bl	800a20e <USB_HC_Halt>
 8006ad6:	e034      	b.n	8006b42 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	015a      	lsls	r2, r3, #5
 8006adc:	693b      	ldr	r3, [r7, #16]
 8006ade:	4413      	add	r3, r2
 8006ae0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ae4:	689b      	ldr	r3, [r3, #8]
 8006ae6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006aea:	2b80      	cmp	r3, #128	; 0x80
 8006aec:	d129      	bne.n	8006b42 <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	015a      	lsls	r2, r3, #5
 8006af2:	693b      	ldr	r3, [r7, #16]
 8006af4:	4413      	add	r3, r2
 8006af6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006afa:	68db      	ldr	r3, [r3, #12]
 8006afc:	68fa      	ldr	r2, [r7, #12]
 8006afe:	0151      	lsls	r1, r2, #5
 8006b00:	693a      	ldr	r2, [r7, #16]
 8006b02:	440a      	add	r2, r1
 8006b04:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006b08:	f043 0302 	orr.w	r3, r3, #2
 8006b0c:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8006b0e:	687a      	ldr	r2, [r7, #4]
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	212c      	movs	r1, #44	; 0x2c
 8006b14:	fb01 f303 	mul.w	r3, r1, r3
 8006b18:	4413      	add	r3, r2
 8006b1a:	3361      	adds	r3, #97	; 0x61
 8006b1c:	2206      	movs	r2, #6
 8006b1e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	68fa      	ldr	r2, [r7, #12]
 8006b26:	b2d2      	uxtb	r2, r2
 8006b28:	4611      	mov	r1, r2
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	f003 fb6f 	bl	800a20e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	015a      	lsls	r2, r3, #5
 8006b34:	693b      	ldr	r3, [r7, #16]
 8006b36:	4413      	add	r3, r2
 8006b38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b3c:	461a      	mov	r2, r3
 8006b3e:	2380      	movs	r3, #128	; 0x80
 8006b40:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	015a      	lsls	r2, r3, #5
 8006b46:	693b      	ldr	r3, [r7, #16]
 8006b48:	4413      	add	r3, r2
 8006b4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b4e:	689b      	ldr	r3, [r3, #8]
 8006b50:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006b54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b58:	d122      	bne.n	8006ba0 <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	015a      	lsls	r2, r3, #5
 8006b5e:	693b      	ldr	r3, [r7, #16]
 8006b60:	4413      	add	r3, r2
 8006b62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b66:	68db      	ldr	r3, [r3, #12]
 8006b68:	68fa      	ldr	r2, [r7, #12]
 8006b6a:	0151      	lsls	r1, r2, #5
 8006b6c:	693a      	ldr	r2, [r7, #16]
 8006b6e:	440a      	add	r2, r1
 8006b70:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006b74:	f043 0302 	orr.w	r3, r3, #2
 8006b78:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	68fa      	ldr	r2, [r7, #12]
 8006b80:	b2d2      	uxtb	r2, r2
 8006b82:	4611      	mov	r1, r2
 8006b84:	4618      	mov	r0, r3
 8006b86:	f003 fb42 	bl	800a20e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	015a      	lsls	r2, r3, #5
 8006b8e:	693b      	ldr	r3, [r7, #16]
 8006b90:	4413      	add	r3, r2
 8006b92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b96:	461a      	mov	r2, r3
 8006b98:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006b9c:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8006b9e:	e2ba      	b.n	8007116 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	015a      	lsls	r2, r3, #5
 8006ba4:	693b      	ldr	r3, [r7, #16]
 8006ba6:	4413      	add	r3, r2
 8006ba8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006bac:	689b      	ldr	r3, [r3, #8]
 8006bae:	f003 0301 	and.w	r3, r3, #1
 8006bb2:	2b01      	cmp	r3, #1
 8006bb4:	f040 811b 	bne.w	8006dee <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	691b      	ldr	r3, [r3, #16]
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d019      	beq.n	8006bf4 <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8006bc0:	687a      	ldr	r2, [r7, #4]
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	212c      	movs	r1, #44	; 0x2c
 8006bc6:	fb01 f303 	mul.w	r3, r1, r3
 8006bca:	4413      	add	r3, r2
 8006bcc:	3348      	adds	r3, #72	; 0x48
 8006bce:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	0159      	lsls	r1, r3, #5
 8006bd4:	693b      	ldr	r3, [r7, #16]
 8006bd6:	440b      	add	r3, r1
 8006bd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006bdc:	691b      	ldr	r3, [r3, #16]
 8006bde:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8006be2:	1ad2      	subs	r2, r2, r3
 8006be4:	6879      	ldr	r1, [r7, #4]
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	202c      	movs	r0, #44	; 0x2c
 8006bea:	fb00 f303 	mul.w	r3, r0, r3
 8006bee:	440b      	add	r3, r1
 8006bf0:	3350      	adds	r3, #80	; 0x50
 8006bf2:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8006bf4:	687a      	ldr	r2, [r7, #4]
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	212c      	movs	r1, #44	; 0x2c
 8006bfa:	fb01 f303 	mul.w	r3, r1, r3
 8006bfe:	4413      	add	r3, r2
 8006c00:	3361      	adds	r3, #97	; 0x61
 8006c02:	2201      	movs	r2, #1
 8006c04:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006c06:	687a      	ldr	r2, [r7, #4]
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	212c      	movs	r1, #44	; 0x2c
 8006c0c:	fb01 f303 	mul.w	r3, r1, r3
 8006c10:	4413      	add	r3, r2
 8006c12:	335c      	adds	r3, #92	; 0x5c
 8006c14:	2200      	movs	r2, #0
 8006c16:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	015a      	lsls	r2, r3, #5
 8006c1c:	693b      	ldr	r3, [r7, #16]
 8006c1e:	4413      	add	r3, r2
 8006c20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c24:	461a      	mov	r2, r3
 8006c26:	2301      	movs	r3, #1
 8006c28:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8006c2a:	687a      	ldr	r2, [r7, #4]
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	212c      	movs	r1, #44	; 0x2c
 8006c30:	fb01 f303 	mul.w	r3, r1, r3
 8006c34:	4413      	add	r3, r2
 8006c36:	333f      	adds	r3, #63	; 0x3f
 8006c38:	781b      	ldrb	r3, [r3, #0]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d009      	beq.n	8006c52 <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8006c3e:	687a      	ldr	r2, [r7, #4]
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	212c      	movs	r1, #44	; 0x2c
 8006c44:	fb01 f303 	mul.w	r3, r1, r3
 8006c48:	4413      	add	r3, r2
 8006c4a:	333f      	adds	r3, #63	; 0x3f
 8006c4c:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8006c4e:	2b02      	cmp	r3, #2
 8006c50:	d121      	bne.n	8006c96 <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	015a      	lsls	r2, r3, #5
 8006c56:	693b      	ldr	r3, [r7, #16]
 8006c58:	4413      	add	r3, r2
 8006c5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c5e:	68db      	ldr	r3, [r3, #12]
 8006c60:	68fa      	ldr	r2, [r7, #12]
 8006c62:	0151      	lsls	r1, r2, #5
 8006c64:	693a      	ldr	r2, [r7, #16]
 8006c66:	440a      	add	r2, r1
 8006c68:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006c6c:	f043 0302 	orr.w	r3, r3, #2
 8006c70:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	68fa      	ldr	r2, [r7, #12]
 8006c78:	b2d2      	uxtb	r2, r2
 8006c7a:	4611      	mov	r1, r2
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	f003 fac6 	bl	800a20e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	015a      	lsls	r2, r3, #5
 8006c86:	693b      	ldr	r3, [r7, #16]
 8006c88:	4413      	add	r3, r2
 8006c8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c8e:	461a      	mov	r2, r3
 8006c90:	2310      	movs	r3, #16
 8006c92:	6093      	str	r3, [r2, #8]
 8006c94:	e066      	b.n	8006d64 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8006c96:	687a      	ldr	r2, [r7, #4]
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	212c      	movs	r1, #44	; 0x2c
 8006c9c:	fb01 f303 	mul.w	r3, r1, r3
 8006ca0:	4413      	add	r3, r2
 8006ca2:	333f      	adds	r3, #63	; 0x3f
 8006ca4:	781b      	ldrb	r3, [r3, #0]
 8006ca6:	2b03      	cmp	r3, #3
 8006ca8:	d127      	bne.n	8006cfa <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	015a      	lsls	r2, r3, #5
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	4413      	add	r3, r2
 8006cb2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	68fa      	ldr	r2, [r7, #12]
 8006cba:	0151      	lsls	r1, r2, #5
 8006cbc:	693a      	ldr	r2, [r7, #16]
 8006cbe:	440a      	add	r2, r1
 8006cc0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006cc4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006cc8:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8006cca:	687a      	ldr	r2, [r7, #4]
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	212c      	movs	r1, #44	; 0x2c
 8006cd0:	fb01 f303 	mul.w	r3, r1, r3
 8006cd4:	4413      	add	r3, r2
 8006cd6:	3360      	adds	r3, #96	; 0x60
 8006cd8:	2201      	movs	r2, #1
 8006cda:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	b2d9      	uxtb	r1, r3
 8006ce0:	687a      	ldr	r2, [r7, #4]
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	202c      	movs	r0, #44	; 0x2c
 8006ce6:	fb00 f303 	mul.w	r3, r0, r3
 8006cea:	4413      	add	r3, r2
 8006cec:	3360      	adds	r3, #96	; 0x60
 8006cee:	781b      	ldrb	r3, [r3, #0]
 8006cf0:	461a      	mov	r2, r3
 8006cf2:	6878      	ldr	r0, [r7, #4]
 8006cf4:	f012 f950 	bl	8018f98 <HAL_HCD_HC_NotifyURBChange_Callback>
 8006cf8:	e034      	b.n	8006d64 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8006cfa:	687a      	ldr	r2, [r7, #4]
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	212c      	movs	r1, #44	; 0x2c
 8006d00:	fb01 f303 	mul.w	r3, r1, r3
 8006d04:	4413      	add	r3, r2
 8006d06:	333f      	adds	r3, #63	; 0x3f
 8006d08:	781b      	ldrb	r3, [r3, #0]
 8006d0a:	2b01      	cmp	r3, #1
 8006d0c:	d12a      	bne.n	8006d64 <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8006d0e:	687a      	ldr	r2, [r7, #4]
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	212c      	movs	r1, #44	; 0x2c
 8006d14:	fb01 f303 	mul.w	r3, r1, r3
 8006d18:	4413      	add	r3, r2
 8006d1a:	3360      	adds	r3, #96	; 0x60
 8006d1c:	2201      	movs	r2, #1
 8006d1e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8006d20:	687a      	ldr	r2, [r7, #4]
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	212c      	movs	r1, #44	; 0x2c
 8006d26:	fb01 f303 	mul.w	r3, r1, r3
 8006d2a:	4413      	add	r3, r2
 8006d2c:	3354      	adds	r3, #84	; 0x54
 8006d2e:	781b      	ldrb	r3, [r3, #0]
 8006d30:	f083 0301 	eor.w	r3, r3, #1
 8006d34:	b2d8      	uxtb	r0, r3
 8006d36:	687a      	ldr	r2, [r7, #4]
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	212c      	movs	r1, #44	; 0x2c
 8006d3c:	fb01 f303 	mul.w	r3, r1, r3
 8006d40:	4413      	add	r3, r2
 8006d42:	3354      	adds	r3, #84	; 0x54
 8006d44:	4602      	mov	r2, r0
 8006d46:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	b2d9      	uxtb	r1, r3
 8006d4c:	687a      	ldr	r2, [r7, #4]
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	202c      	movs	r0, #44	; 0x2c
 8006d52:	fb00 f303 	mul.w	r3, r0, r3
 8006d56:	4413      	add	r3, r2
 8006d58:	3360      	adds	r3, #96	; 0x60
 8006d5a:	781b      	ldrb	r3, [r3, #0]
 8006d5c:	461a      	mov	r2, r3
 8006d5e:	6878      	ldr	r0, [r7, #4]
 8006d60:	f012 f91a 	bl	8018f98 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	691b      	ldr	r3, [r3, #16]
 8006d68:	2b01      	cmp	r3, #1
 8006d6a:	d12b      	bne.n	8006dc4 <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8006d6c:	687a      	ldr	r2, [r7, #4]
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	212c      	movs	r1, #44	; 0x2c
 8006d72:	fb01 f303 	mul.w	r3, r1, r3
 8006d76:	4413      	add	r3, r2
 8006d78:	3348      	adds	r3, #72	; 0x48
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	6879      	ldr	r1, [r7, #4]
 8006d7e:	68fa      	ldr	r2, [r7, #12]
 8006d80:	202c      	movs	r0, #44	; 0x2c
 8006d82:	fb00 f202 	mul.w	r2, r0, r2
 8006d86:	440a      	add	r2, r1
 8006d88:	3240      	adds	r2, #64	; 0x40
 8006d8a:	8812      	ldrh	r2, [r2, #0]
 8006d8c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006d90:	f003 0301 	and.w	r3, r3, #1
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	f000 81be 	beq.w	8007116 <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8006d9a:	687a      	ldr	r2, [r7, #4]
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	212c      	movs	r1, #44	; 0x2c
 8006da0:	fb01 f303 	mul.w	r3, r1, r3
 8006da4:	4413      	add	r3, r2
 8006da6:	3354      	adds	r3, #84	; 0x54
 8006da8:	781b      	ldrb	r3, [r3, #0]
 8006daa:	f083 0301 	eor.w	r3, r3, #1
 8006dae:	b2d8      	uxtb	r0, r3
 8006db0:	687a      	ldr	r2, [r7, #4]
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	212c      	movs	r1, #44	; 0x2c
 8006db6:	fb01 f303 	mul.w	r3, r1, r3
 8006dba:	4413      	add	r3, r2
 8006dbc:	3354      	adds	r3, #84	; 0x54
 8006dbe:	4602      	mov	r2, r0
 8006dc0:	701a      	strb	r2, [r3, #0]
}
 8006dc2:	e1a8      	b.n	8007116 <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8006dc4:	687a      	ldr	r2, [r7, #4]
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	212c      	movs	r1, #44	; 0x2c
 8006dca:	fb01 f303 	mul.w	r3, r1, r3
 8006dce:	4413      	add	r3, r2
 8006dd0:	3354      	adds	r3, #84	; 0x54
 8006dd2:	781b      	ldrb	r3, [r3, #0]
 8006dd4:	f083 0301 	eor.w	r3, r3, #1
 8006dd8:	b2d8      	uxtb	r0, r3
 8006dda:	687a      	ldr	r2, [r7, #4]
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	212c      	movs	r1, #44	; 0x2c
 8006de0:	fb01 f303 	mul.w	r3, r1, r3
 8006de4:	4413      	add	r3, r2
 8006de6:	3354      	adds	r3, #84	; 0x54
 8006de8:	4602      	mov	r2, r0
 8006dea:	701a      	strb	r2, [r3, #0]
}
 8006dec:	e193      	b.n	8007116 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	015a      	lsls	r2, r3, #5
 8006df2:	693b      	ldr	r3, [r7, #16]
 8006df4:	4413      	add	r3, r2
 8006df6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006dfa:	689b      	ldr	r3, [r3, #8]
 8006dfc:	f003 0302 	and.w	r3, r3, #2
 8006e00:	2b02      	cmp	r3, #2
 8006e02:	f040 8106 	bne.w	8007012 <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	015a      	lsls	r2, r3, #5
 8006e0a:	693b      	ldr	r3, [r7, #16]
 8006e0c:	4413      	add	r3, r2
 8006e0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e12:	68db      	ldr	r3, [r3, #12]
 8006e14:	68fa      	ldr	r2, [r7, #12]
 8006e16:	0151      	lsls	r1, r2, #5
 8006e18:	693a      	ldr	r2, [r7, #16]
 8006e1a:	440a      	add	r2, r1
 8006e1c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006e20:	f023 0302 	bic.w	r3, r3, #2
 8006e24:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8006e26:	687a      	ldr	r2, [r7, #4]
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	212c      	movs	r1, #44	; 0x2c
 8006e2c:	fb01 f303 	mul.w	r3, r1, r3
 8006e30:	4413      	add	r3, r2
 8006e32:	3361      	adds	r3, #97	; 0x61
 8006e34:	781b      	ldrb	r3, [r3, #0]
 8006e36:	2b01      	cmp	r3, #1
 8006e38:	d109      	bne.n	8006e4e <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8006e3a:	687a      	ldr	r2, [r7, #4]
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	212c      	movs	r1, #44	; 0x2c
 8006e40:	fb01 f303 	mul.w	r3, r1, r3
 8006e44:	4413      	add	r3, r2
 8006e46:	3360      	adds	r3, #96	; 0x60
 8006e48:	2201      	movs	r2, #1
 8006e4a:	701a      	strb	r2, [r3, #0]
 8006e4c:	e0c9      	b.n	8006fe2 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8006e4e:	687a      	ldr	r2, [r7, #4]
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	212c      	movs	r1, #44	; 0x2c
 8006e54:	fb01 f303 	mul.w	r3, r1, r3
 8006e58:	4413      	add	r3, r2
 8006e5a:	3361      	adds	r3, #97	; 0x61
 8006e5c:	781b      	ldrb	r3, [r3, #0]
 8006e5e:	2b05      	cmp	r3, #5
 8006e60:	d109      	bne.n	8006e76 <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8006e62:	687a      	ldr	r2, [r7, #4]
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	212c      	movs	r1, #44	; 0x2c
 8006e68:	fb01 f303 	mul.w	r3, r1, r3
 8006e6c:	4413      	add	r3, r2
 8006e6e:	3360      	adds	r3, #96	; 0x60
 8006e70:	2205      	movs	r2, #5
 8006e72:	701a      	strb	r2, [r3, #0]
 8006e74:	e0b5      	b.n	8006fe2 <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8006e76:	687a      	ldr	r2, [r7, #4]
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	212c      	movs	r1, #44	; 0x2c
 8006e7c:	fb01 f303 	mul.w	r3, r1, r3
 8006e80:	4413      	add	r3, r2
 8006e82:	3361      	adds	r3, #97	; 0x61
 8006e84:	781b      	ldrb	r3, [r3, #0]
 8006e86:	2b06      	cmp	r3, #6
 8006e88:	d009      	beq.n	8006e9e <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8006e8a:	687a      	ldr	r2, [r7, #4]
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	212c      	movs	r1, #44	; 0x2c
 8006e90:	fb01 f303 	mul.w	r3, r1, r3
 8006e94:	4413      	add	r3, r2
 8006e96:	3361      	adds	r3, #97	; 0x61
 8006e98:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8006e9a:	2b08      	cmp	r3, #8
 8006e9c:	d150      	bne.n	8006f40 <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 8006e9e:	687a      	ldr	r2, [r7, #4]
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	212c      	movs	r1, #44	; 0x2c
 8006ea4:	fb01 f303 	mul.w	r3, r1, r3
 8006ea8:	4413      	add	r3, r2
 8006eaa:	335c      	adds	r3, #92	; 0x5c
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	1c5a      	adds	r2, r3, #1
 8006eb0:	6879      	ldr	r1, [r7, #4]
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	202c      	movs	r0, #44	; 0x2c
 8006eb6:	fb00 f303 	mul.w	r3, r0, r3
 8006eba:	440b      	add	r3, r1
 8006ebc:	335c      	adds	r3, #92	; 0x5c
 8006ebe:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8006ec0:	687a      	ldr	r2, [r7, #4]
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	212c      	movs	r1, #44	; 0x2c
 8006ec6:	fb01 f303 	mul.w	r3, r1, r3
 8006eca:	4413      	add	r3, r2
 8006ecc:	335c      	adds	r3, #92	; 0x5c
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	2b02      	cmp	r3, #2
 8006ed2:	d912      	bls.n	8006efa <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8006ed4:	687a      	ldr	r2, [r7, #4]
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	212c      	movs	r1, #44	; 0x2c
 8006eda:	fb01 f303 	mul.w	r3, r1, r3
 8006ede:	4413      	add	r3, r2
 8006ee0:	335c      	adds	r3, #92	; 0x5c
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006ee6:	687a      	ldr	r2, [r7, #4]
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	212c      	movs	r1, #44	; 0x2c
 8006eec:	fb01 f303 	mul.w	r3, r1, r3
 8006ef0:	4413      	add	r3, r2
 8006ef2:	3360      	adds	r3, #96	; 0x60
 8006ef4:	2204      	movs	r2, #4
 8006ef6:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8006ef8:	e073      	b.n	8006fe2 <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006efa:	687a      	ldr	r2, [r7, #4]
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	212c      	movs	r1, #44	; 0x2c
 8006f00:	fb01 f303 	mul.w	r3, r1, r3
 8006f04:	4413      	add	r3, r2
 8006f06:	3360      	adds	r3, #96	; 0x60
 8006f08:	2202      	movs	r2, #2
 8006f0a:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	015a      	lsls	r2, r3, #5
 8006f10:	693b      	ldr	r3, [r7, #16]
 8006f12:	4413      	add	r3, r2
 8006f14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006f22:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006f2a:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	015a      	lsls	r2, r3, #5
 8006f30:	693b      	ldr	r3, [r7, #16]
 8006f32:	4413      	add	r3, r2
 8006f34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f38:	461a      	mov	r2, r3
 8006f3a:	68bb      	ldr	r3, [r7, #8]
 8006f3c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8006f3e:	e050      	b.n	8006fe2 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8006f40:	687a      	ldr	r2, [r7, #4]
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	212c      	movs	r1, #44	; 0x2c
 8006f46:	fb01 f303 	mul.w	r3, r1, r3
 8006f4a:	4413      	add	r3, r2
 8006f4c:	3361      	adds	r3, #97	; 0x61
 8006f4e:	781b      	ldrb	r3, [r3, #0]
 8006f50:	2b03      	cmp	r3, #3
 8006f52:	d122      	bne.n	8006f9a <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8006f54:	687a      	ldr	r2, [r7, #4]
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	212c      	movs	r1, #44	; 0x2c
 8006f5a:	fb01 f303 	mul.w	r3, r1, r3
 8006f5e:	4413      	add	r3, r2
 8006f60:	3360      	adds	r3, #96	; 0x60
 8006f62:	2202      	movs	r2, #2
 8006f64:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	015a      	lsls	r2, r3, #5
 8006f6a:	693b      	ldr	r3, [r7, #16]
 8006f6c:	4413      	add	r3, r2
 8006f6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006f7c:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006f7e:	68bb      	ldr	r3, [r7, #8]
 8006f80:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006f84:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	015a      	lsls	r2, r3, #5
 8006f8a:	693b      	ldr	r3, [r7, #16]
 8006f8c:	4413      	add	r3, r2
 8006f8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f92:	461a      	mov	r2, r3
 8006f94:	68bb      	ldr	r3, [r7, #8]
 8006f96:	6013      	str	r3, [r2, #0]
 8006f98:	e023      	b.n	8006fe2 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8006f9a:	687a      	ldr	r2, [r7, #4]
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	212c      	movs	r1, #44	; 0x2c
 8006fa0:	fb01 f303 	mul.w	r3, r1, r3
 8006fa4:	4413      	add	r3, r2
 8006fa6:	3361      	adds	r3, #97	; 0x61
 8006fa8:	781b      	ldrb	r3, [r3, #0]
 8006faa:	2b07      	cmp	r3, #7
 8006fac:	d119      	bne.n	8006fe2 <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 8006fae:	687a      	ldr	r2, [r7, #4]
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	212c      	movs	r1, #44	; 0x2c
 8006fb4:	fb01 f303 	mul.w	r3, r1, r3
 8006fb8:	4413      	add	r3, r2
 8006fba:	335c      	adds	r3, #92	; 0x5c
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	1c5a      	adds	r2, r3, #1
 8006fc0:	6879      	ldr	r1, [r7, #4]
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	202c      	movs	r0, #44	; 0x2c
 8006fc6:	fb00 f303 	mul.w	r3, r0, r3
 8006fca:	440b      	add	r3, r1
 8006fcc:	335c      	adds	r3, #92	; 0x5c
 8006fce:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006fd0:	687a      	ldr	r2, [r7, #4]
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	212c      	movs	r1, #44	; 0x2c
 8006fd6:	fb01 f303 	mul.w	r3, r1, r3
 8006fda:	4413      	add	r3, r2
 8006fdc:	3360      	adds	r3, #96	; 0x60
 8006fde:	2204      	movs	r2, #4
 8006fe0:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	015a      	lsls	r2, r3, #5
 8006fe6:	693b      	ldr	r3, [r7, #16]
 8006fe8:	4413      	add	r3, r2
 8006fea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006fee:	461a      	mov	r2, r3
 8006ff0:	2302      	movs	r3, #2
 8006ff2:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	b2d9      	uxtb	r1, r3
 8006ff8:	687a      	ldr	r2, [r7, #4]
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	202c      	movs	r0, #44	; 0x2c
 8006ffe:	fb00 f303 	mul.w	r3, r0, r3
 8007002:	4413      	add	r3, r2
 8007004:	3360      	adds	r3, #96	; 0x60
 8007006:	781b      	ldrb	r3, [r3, #0]
 8007008:	461a      	mov	r2, r3
 800700a:	6878      	ldr	r0, [r7, #4]
 800700c:	f011 ffc4 	bl	8018f98 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8007010:	e081      	b.n	8007116 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	015a      	lsls	r2, r3, #5
 8007016:	693b      	ldr	r3, [r7, #16]
 8007018:	4413      	add	r3, r2
 800701a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800701e:	689b      	ldr	r3, [r3, #8]
 8007020:	f003 0310 	and.w	r3, r3, #16
 8007024:	2b10      	cmp	r3, #16
 8007026:	d176      	bne.n	8007116 <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8007028:	687a      	ldr	r2, [r7, #4]
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	212c      	movs	r1, #44	; 0x2c
 800702e:	fb01 f303 	mul.w	r3, r1, r3
 8007032:	4413      	add	r3, r2
 8007034:	333f      	adds	r3, #63	; 0x3f
 8007036:	781b      	ldrb	r3, [r3, #0]
 8007038:	2b03      	cmp	r3, #3
 800703a:	d121      	bne.n	8007080 <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800703c:	687a      	ldr	r2, [r7, #4]
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	212c      	movs	r1, #44	; 0x2c
 8007042:	fb01 f303 	mul.w	r3, r1, r3
 8007046:	4413      	add	r3, r2
 8007048:	335c      	adds	r3, #92	; 0x5c
 800704a:	2200      	movs	r2, #0
 800704c:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	015a      	lsls	r2, r3, #5
 8007052:	693b      	ldr	r3, [r7, #16]
 8007054:	4413      	add	r3, r2
 8007056:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800705a:	68db      	ldr	r3, [r3, #12]
 800705c:	68fa      	ldr	r2, [r7, #12]
 800705e:	0151      	lsls	r1, r2, #5
 8007060:	693a      	ldr	r2, [r7, #16]
 8007062:	440a      	add	r2, r1
 8007064:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007068:	f043 0302 	orr.w	r3, r3, #2
 800706c:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	68fa      	ldr	r2, [r7, #12]
 8007074:	b2d2      	uxtb	r2, r2
 8007076:	4611      	mov	r1, r2
 8007078:	4618      	mov	r0, r3
 800707a:	f003 f8c8 	bl	800a20e <USB_HC_Halt>
 800707e:	e041      	b.n	8007104 <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8007080:	687a      	ldr	r2, [r7, #4]
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	212c      	movs	r1, #44	; 0x2c
 8007086:	fb01 f303 	mul.w	r3, r1, r3
 800708a:	4413      	add	r3, r2
 800708c:	333f      	adds	r3, #63	; 0x3f
 800708e:	781b      	ldrb	r3, [r3, #0]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d009      	beq.n	80070a8 <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8007094:	687a      	ldr	r2, [r7, #4]
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	212c      	movs	r1, #44	; 0x2c
 800709a:	fb01 f303 	mul.w	r3, r1, r3
 800709e:	4413      	add	r3, r2
 80070a0:	333f      	adds	r3, #63	; 0x3f
 80070a2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80070a4:	2b02      	cmp	r3, #2
 80070a6:	d12d      	bne.n	8007104 <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80070a8:	687a      	ldr	r2, [r7, #4]
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	212c      	movs	r1, #44	; 0x2c
 80070ae:	fb01 f303 	mul.w	r3, r1, r3
 80070b2:	4413      	add	r3, r2
 80070b4:	335c      	adds	r3, #92	; 0x5c
 80070b6:	2200      	movs	r2, #0
 80070b8:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	691b      	ldr	r3, [r3, #16]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d120      	bne.n	8007104 <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 80070c2:	687a      	ldr	r2, [r7, #4]
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	212c      	movs	r1, #44	; 0x2c
 80070c8:	fb01 f303 	mul.w	r3, r1, r3
 80070cc:	4413      	add	r3, r2
 80070ce:	3361      	adds	r3, #97	; 0x61
 80070d0:	2203      	movs	r2, #3
 80070d2:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	015a      	lsls	r2, r3, #5
 80070d8:	693b      	ldr	r3, [r7, #16]
 80070da:	4413      	add	r3, r2
 80070dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80070e0:	68db      	ldr	r3, [r3, #12]
 80070e2:	68fa      	ldr	r2, [r7, #12]
 80070e4:	0151      	lsls	r1, r2, #5
 80070e6:	693a      	ldr	r2, [r7, #16]
 80070e8:	440a      	add	r2, r1
 80070ea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80070ee:	f043 0302 	orr.w	r3, r3, #2
 80070f2:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	68fa      	ldr	r2, [r7, #12]
 80070fa:	b2d2      	uxtb	r2, r2
 80070fc:	4611      	mov	r1, r2
 80070fe:	4618      	mov	r0, r3
 8007100:	f003 f885 	bl	800a20e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	015a      	lsls	r2, r3, #5
 8007108:	693b      	ldr	r3, [r7, #16]
 800710a:	4413      	add	r3, r2
 800710c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007110:	461a      	mov	r2, r3
 8007112:	2310      	movs	r3, #16
 8007114:	6093      	str	r3, [r2, #8]
}
 8007116:	bf00      	nop
 8007118:	3718      	adds	r7, #24
 800711a:	46bd      	mov	sp, r7
 800711c:	bd80      	pop	{r7, pc}

0800711e <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800711e:	b580      	push	{r7, lr}
 8007120:	b088      	sub	sp, #32
 8007122:	af00      	add	r7, sp, #0
 8007124:	6078      	str	r0, [r7, #4]
 8007126:	460b      	mov	r3, r1
 8007128:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007130:	69fb      	ldr	r3, [r7, #28]
 8007132:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8007134:	78fb      	ldrb	r3, [r7, #3]
 8007136:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8007138:	697b      	ldr	r3, [r7, #20]
 800713a:	015a      	lsls	r2, r3, #5
 800713c:	69bb      	ldr	r3, [r7, #24]
 800713e:	4413      	add	r3, r2
 8007140:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007144:	689b      	ldr	r3, [r3, #8]
 8007146:	f003 0304 	and.w	r3, r3, #4
 800714a:	2b04      	cmp	r3, #4
 800714c:	d119      	bne.n	8007182 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800714e:	697b      	ldr	r3, [r7, #20]
 8007150:	015a      	lsls	r2, r3, #5
 8007152:	69bb      	ldr	r3, [r7, #24]
 8007154:	4413      	add	r3, r2
 8007156:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800715a:	461a      	mov	r2, r3
 800715c:	2304      	movs	r3, #4
 800715e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007160:	697b      	ldr	r3, [r7, #20]
 8007162:	015a      	lsls	r2, r3, #5
 8007164:	69bb      	ldr	r3, [r7, #24]
 8007166:	4413      	add	r3, r2
 8007168:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800716c:	68db      	ldr	r3, [r3, #12]
 800716e:	697a      	ldr	r2, [r7, #20]
 8007170:	0151      	lsls	r1, r2, #5
 8007172:	69ba      	ldr	r2, [r7, #24]
 8007174:	440a      	add	r2, r1
 8007176:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800717a:	f043 0302 	orr.w	r3, r3, #2
 800717e:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8007180:	e3ca      	b.n	8007918 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8007182:	697b      	ldr	r3, [r7, #20]
 8007184:	015a      	lsls	r2, r3, #5
 8007186:	69bb      	ldr	r3, [r7, #24]
 8007188:	4413      	add	r3, r2
 800718a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800718e:	689b      	ldr	r3, [r3, #8]
 8007190:	f003 0320 	and.w	r3, r3, #32
 8007194:	2b20      	cmp	r3, #32
 8007196:	d13e      	bne.n	8007216 <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8007198:	697b      	ldr	r3, [r7, #20]
 800719a:	015a      	lsls	r2, r3, #5
 800719c:	69bb      	ldr	r3, [r7, #24]
 800719e:	4413      	add	r3, r2
 80071a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80071a4:	461a      	mov	r2, r3
 80071a6:	2320      	movs	r3, #32
 80071a8:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80071aa:	687a      	ldr	r2, [r7, #4]
 80071ac:	697b      	ldr	r3, [r7, #20]
 80071ae:	212c      	movs	r1, #44	; 0x2c
 80071b0:	fb01 f303 	mul.w	r3, r1, r3
 80071b4:	4413      	add	r3, r2
 80071b6:	333d      	adds	r3, #61	; 0x3d
 80071b8:	781b      	ldrb	r3, [r3, #0]
 80071ba:	2b01      	cmp	r3, #1
 80071bc:	f040 83ac 	bne.w	8007918 <HCD_HC_OUT_IRQHandler+0x7fa>
      hhcd->hc[ch_num].do_ping = 0U;
 80071c0:	687a      	ldr	r2, [r7, #4]
 80071c2:	697b      	ldr	r3, [r7, #20]
 80071c4:	212c      	movs	r1, #44	; 0x2c
 80071c6:	fb01 f303 	mul.w	r3, r1, r3
 80071ca:	4413      	add	r3, r2
 80071cc:	333d      	adds	r3, #61	; 0x3d
 80071ce:	2200      	movs	r2, #0
 80071d0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80071d2:	687a      	ldr	r2, [r7, #4]
 80071d4:	697b      	ldr	r3, [r7, #20]
 80071d6:	212c      	movs	r1, #44	; 0x2c
 80071d8:	fb01 f303 	mul.w	r3, r1, r3
 80071dc:	4413      	add	r3, r2
 80071de:	3360      	adds	r3, #96	; 0x60
 80071e0:	2202      	movs	r2, #2
 80071e2:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80071e4:	697b      	ldr	r3, [r7, #20]
 80071e6:	015a      	lsls	r2, r3, #5
 80071e8:	69bb      	ldr	r3, [r7, #24]
 80071ea:	4413      	add	r3, r2
 80071ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80071f0:	68db      	ldr	r3, [r3, #12]
 80071f2:	697a      	ldr	r2, [r7, #20]
 80071f4:	0151      	lsls	r1, r2, #5
 80071f6:	69ba      	ldr	r2, [r7, #24]
 80071f8:	440a      	add	r2, r1
 80071fa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80071fe:	f043 0302 	orr.w	r3, r3, #2
 8007202:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	697a      	ldr	r2, [r7, #20]
 800720a:	b2d2      	uxtb	r2, r2
 800720c:	4611      	mov	r1, r2
 800720e:	4618      	mov	r0, r3
 8007210:	f002 fffd 	bl	800a20e <USB_HC_Halt>
}
 8007214:	e380      	b.n	8007918 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8007216:	697b      	ldr	r3, [r7, #20]
 8007218:	015a      	lsls	r2, r3, #5
 800721a:	69bb      	ldr	r3, [r7, #24]
 800721c:	4413      	add	r3, r2
 800721e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007222:	689b      	ldr	r3, [r3, #8]
 8007224:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007228:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800722c:	d122      	bne.n	8007274 <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800722e:	697b      	ldr	r3, [r7, #20]
 8007230:	015a      	lsls	r2, r3, #5
 8007232:	69bb      	ldr	r3, [r7, #24]
 8007234:	4413      	add	r3, r2
 8007236:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800723a:	68db      	ldr	r3, [r3, #12]
 800723c:	697a      	ldr	r2, [r7, #20]
 800723e:	0151      	lsls	r1, r2, #5
 8007240:	69ba      	ldr	r2, [r7, #24]
 8007242:	440a      	add	r2, r1
 8007244:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007248:	f043 0302 	orr.w	r3, r3, #2
 800724c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	697a      	ldr	r2, [r7, #20]
 8007254:	b2d2      	uxtb	r2, r2
 8007256:	4611      	mov	r1, r2
 8007258:	4618      	mov	r0, r3
 800725a:	f002 ffd8 	bl	800a20e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800725e:	697b      	ldr	r3, [r7, #20]
 8007260:	015a      	lsls	r2, r3, #5
 8007262:	69bb      	ldr	r3, [r7, #24]
 8007264:	4413      	add	r3, r2
 8007266:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800726a:	461a      	mov	r2, r3
 800726c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007270:	6093      	str	r3, [r2, #8]
}
 8007272:	e351      	b.n	8007918 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8007274:	697b      	ldr	r3, [r7, #20]
 8007276:	015a      	lsls	r2, r3, #5
 8007278:	69bb      	ldr	r3, [r7, #24]
 800727a:	4413      	add	r3, r2
 800727c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007280:	689b      	ldr	r3, [r3, #8]
 8007282:	f003 0301 	and.w	r3, r3, #1
 8007286:	2b01      	cmp	r3, #1
 8007288:	d150      	bne.n	800732c <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800728a:	687a      	ldr	r2, [r7, #4]
 800728c:	697b      	ldr	r3, [r7, #20]
 800728e:	212c      	movs	r1, #44	; 0x2c
 8007290:	fb01 f303 	mul.w	r3, r1, r3
 8007294:	4413      	add	r3, r2
 8007296:	335c      	adds	r3, #92	; 0x5c
 8007298:	2200      	movs	r2, #0
 800729a:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 800729c:	697b      	ldr	r3, [r7, #20]
 800729e:	015a      	lsls	r2, r3, #5
 80072a0:	69bb      	ldr	r3, [r7, #24]
 80072a2:	4413      	add	r3, r2
 80072a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80072a8:	689b      	ldr	r3, [r3, #8]
 80072aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072ae:	2b40      	cmp	r3, #64	; 0x40
 80072b0:	d111      	bne.n	80072d6 <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 80072b2:	687a      	ldr	r2, [r7, #4]
 80072b4:	697b      	ldr	r3, [r7, #20]
 80072b6:	212c      	movs	r1, #44	; 0x2c
 80072b8:	fb01 f303 	mul.w	r3, r1, r3
 80072bc:	4413      	add	r3, r2
 80072be:	333d      	adds	r3, #61	; 0x3d
 80072c0:	2201      	movs	r2, #1
 80072c2:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80072c4:	697b      	ldr	r3, [r7, #20]
 80072c6:	015a      	lsls	r2, r3, #5
 80072c8:	69bb      	ldr	r3, [r7, #24]
 80072ca:	4413      	add	r3, r2
 80072cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80072d0:	461a      	mov	r2, r3
 80072d2:	2340      	movs	r3, #64	; 0x40
 80072d4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80072d6:	697b      	ldr	r3, [r7, #20]
 80072d8:	015a      	lsls	r2, r3, #5
 80072da:	69bb      	ldr	r3, [r7, #24]
 80072dc:	4413      	add	r3, r2
 80072de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80072e2:	68db      	ldr	r3, [r3, #12]
 80072e4:	697a      	ldr	r2, [r7, #20]
 80072e6:	0151      	lsls	r1, r2, #5
 80072e8:	69ba      	ldr	r2, [r7, #24]
 80072ea:	440a      	add	r2, r1
 80072ec:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80072f0:	f043 0302 	orr.w	r3, r3, #2
 80072f4:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	697a      	ldr	r2, [r7, #20]
 80072fc:	b2d2      	uxtb	r2, r2
 80072fe:	4611      	mov	r1, r2
 8007300:	4618      	mov	r0, r3
 8007302:	f002 ff84 	bl	800a20e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8007306:	697b      	ldr	r3, [r7, #20]
 8007308:	015a      	lsls	r2, r3, #5
 800730a:	69bb      	ldr	r3, [r7, #24]
 800730c:	4413      	add	r3, r2
 800730e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007312:	461a      	mov	r2, r3
 8007314:	2301      	movs	r3, #1
 8007316:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8007318:	687a      	ldr	r2, [r7, #4]
 800731a:	697b      	ldr	r3, [r7, #20]
 800731c:	212c      	movs	r1, #44	; 0x2c
 800731e:	fb01 f303 	mul.w	r3, r1, r3
 8007322:	4413      	add	r3, r2
 8007324:	3361      	adds	r3, #97	; 0x61
 8007326:	2201      	movs	r2, #1
 8007328:	701a      	strb	r2, [r3, #0]
}
 800732a:	e2f5      	b.n	8007918 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 800732c:	697b      	ldr	r3, [r7, #20]
 800732e:	015a      	lsls	r2, r3, #5
 8007330:	69bb      	ldr	r3, [r7, #24]
 8007332:	4413      	add	r3, r2
 8007334:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007338:	689b      	ldr	r3, [r3, #8]
 800733a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800733e:	2b40      	cmp	r3, #64	; 0x40
 8007340:	d13c      	bne.n	80073bc <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 8007342:	687a      	ldr	r2, [r7, #4]
 8007344:	697b      	ldr	r3, [r7, #20]
 8007346:	212c      	movs	r1, #44	; 0x2c
 8007348:	fb01 f303 	mul.w	r3, r1, r3
 800734c:	4413      	add	r3, r2
 800734e:	3361      	adds	r3, #97	; 0x61
 8007350:	2204      	movs	r2, #4
 8007352:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8007354:	687a      	ldr	r2, [r7, #4]
 8007356:	697b      	ldr	r3, [r7, #20]
 8007358:	212c      	movs	r1, #44	; 0x2c
 800735a:	fb01 f303 	mul.w	r3, r1, r3
 800735e:	4413      	add	r3, r2
 8007360:	333d      	adds	r3, #61	; 0x3d
 8007362:	2201      	movs	r2, #1
 8007364:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8007366:	687a      	ldr	r2, [r7, #4]
 8007368:	697b      	ldr	r3, [r7, #20]
 800736a:	212c      	movs	r1, #44	; 0x2c
 800736c:	fb01 f303 	mul.w	r3, r1, r3
 8007370:	4413      	add	r3, r2
 8007372:	335c      	adds	r3, #92	; 0x5c
 8007374:	2200      	movs	r2, #0
 8007376:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007378:	697b      	ldr	r3, [r7, #20]
 800737a:	015a      	lsls	r2, r3, #5
 800737c:	69bb      	ldr	r3, [r7, #24]
 800737e:	4413      	add	r3, r2
 8007380:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007384:	68db      	ldr	r3, [r3, #12]
 8007386:	697a      	ldr	r2, [r7, #20]
 8007388:	0151      	lsls	r1, r2, #5
 800738a:	69ba      	ldr	r2, [r7, #24]
 800738c:	440a      	add	r2, r1
 800738e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007392:	f043 0302 	orr.w	r3, r3, #2
 8007396:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	697a      	ldr	r2, [r7, #20]
 800739e:	b2d2      	uxtb	r2, r2
 80073a0:	4611      	mov	r1, r2
 80073a2:	4618      	mov	r0, r3
 80073a4:	f002 ff33 	bl	800a20e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80073a8:	697b      	ldr	r3, [r7, #20]
 80073aa:	015a      	lsls	r2, r3, #5
 80073ac:	69bb      	ldr	r3, [r7, #24]
 80073ae:	4413      	add	r3, r2
 80073b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80073b4:	461a      	mov	r2, r3
 80073b6:	2340      	movs	r3, #64	; 0x40
 80073b8:	6093      	str	r3, [r2, #8]
}
 80073ba:	e2ad      	b.n	8007918 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80073bc:	697b      	ldr	r3, [r7, #20]
 80073be:	015a      	lsls	r2, r3, #5
 80073c0:	69bb      	ldr	r3, [r7, #24]
 80073c2:	4413      	add	r3, r2
 80073c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80073c8:	689b      	ldr	r3, [r3, #8]
 80073ca:	f003 0308 	and.w	r3, r3, #8
 80073ce:	2b08      	cmp	r3, #8
 80073d0:	d12a      	bne.n	8007428 <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80073d2:	697b      	ldr	r3, [r7, #20]
 80073d4:	015a      	lsls	r2, r3, #5
 80073d6:	69bb      	ldr	r3, [r7, #24]
 80073d8:	4413      	add	r3, r2
 80073da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80073de:	461a      	mov	r2, r3
 80073e0:	2308      	movs	r3, #8
 80073e2:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80073e4:	697b      	ldr	r3, [r7, #20]
 80073e6:	015a      	lsls	r2, r3, #5
 80073e8:	69bb      	ldr	r3, [r7, #24]
 80073ea:	4413      	add	r3, r2
 80073ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80073f0:	68db      	ldr	r3, [r3, #12]
 80073f2:	697a      	ldr	r2, [r7, #20]
 80073f4:	0151      	lsls	r1, r2, #5
 80073f6:	69ba      	ldr	r2, [r7, #24]
 80073f8:	440a      	add	r2, r1
 80073fa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80073fe:	f043 0302 	orr.w	r3, r3, #2
 8007402:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	697a      	ldr	r2, [r7, #20]
 800740a:	b2d2      	uxtb	r2, r2
 800740c:	4611      	mov	r1, r2
 800740e:	4618      	mov	r0, r3
 8007410:	f002 fefd 	bl	800a20e <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8007414:	687a      	ldr	r2, [r7, #4]
 8007416:	697b      	ldr	r3, [r7, #20]
 8007418:	212c      	movs	r1, #44	; 0x2c
 800741a:	fb01 f303 	mul.w	r3, r1, r3
 800741e:	4413      	add	r3, r2
 8007420:	3361      	adds	r3, #97	; 0x61
 8007422:	2205      	movs	r2, #5
 8007424:	701a      	strb	r2, [r3, #0]
}
 8007426:	e277      	b.n	8007918 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8007428:	697b      	ldr	r3, [r7, #20]
 800742a:	015a      	lsls	r2, r3, #5
 800742c:	69bb      	ldr	r3, [r7, #24]
 800742e:	4413      	add	r3, r2
 8007430:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007434:	689b      	ldr	r3, [r3, #8]
 8007436:	f003 0310 	and.w	r3, r3, #16
 800743a:	2b10      	cmp	r3, #16
 800743c:	d150      	bne.n	80074e0 <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800743e:	687a      	ldr	r2, [r7, #4]
 8007440:	697b      	ldr	r3, [r7, #20]
 8007442:	212c      	movs	r1, #44	; 0x2c
 8007444:	fb01 f303 	mul.w	r3, r1, r3
 8007448:	4413      	add	r3, r2
 800744a:	335c      	adds	r3, #92	; 0x5c
 800744c:	2200      	movs	r2, #0
 800744e:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8007450:	687a      	ldr	r2, [r7, #4]
 8007452:	697b      	ldr	r3, [r7, #20]
 8007454:	212c      	movs	r1, #44	; 0x2c
 8007456:	fb01 f303 	mul.w	r3, r1, r3
 800745a:	4413      	add	r3, r2
 800745c:	3361      	adds	r3, #97	; 0x61
 800745e:	2203      	movs	r2, #3
 8007460:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8007462:	687a      	ldr	r2, [r7, #4]
 8007464:	697b      	ldr	r3, [r7, #20]
 8007466:	212c      	movs	r1, #44	; 0x2c
 8007468:	fb01 f303 	mul.w	r3, r1, r3
 800746c:	4413      	add	r3, r2
 800746e:	333d      	adds	r3, #61	; 0x3d
 8007470:	781b      	ldrb	r3, [r3, #0]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d112      	bne.n	800749c <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8007476:	687a      	ldr	r2, [r7, #4]
 8007478:	697b      	ldr	r3, [r7, #20]
 800747a:	212c      	movs	r1, #44	; 0x2c
 800747c:	fb01 f303 	mul.w	r3, r1, r3
 8007480:	4413      	add	r3, r2
 8007482:	333c      	adds	r3, #60	; 0x3c
 8007484:	781b      	ldrb	r3, [r3, #0]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d108      	bne.n	800749c <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 800748a:	687a      	ldr	r2, [r7, #4]
 800748c:	697b      	ldr	r3, [r7, #20]
 800748e:	212c      	movs	r1, #44	; 0x2c
 8007490:	fb01 f303 	mul.w	r3, r1, r3
 8007494:	4413      	add	r3, r2
 8007496:	333d      	adds	r3, #61	; 0x3d
 8007498:	2201      	movs	r2, #1
 800749a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800749c:	697b      	ldr	r3, [r7, #20]
 800749e:	015a      	lsls	r2, r3, #5
 80074a0:	69bb      	ldr	r3, [r7, #24]
 80074a2:	4413      	add	r3, r2
 80074a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80074a8:	68db      	ldr	r3, [r3, #12]
 80074aa:	697a      	ldr	r2, [r7, #20]
 80074ac:	0151      	lsls	r1, r2, #5
 80074ae:	69ba      	ldr	r2, [r7, #24]
 80074b0:	440a      	add	r2, r1
 80074b2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80074b6:	f043 0302 	orr.w	r3, r3, #2
 80074ba:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	697a      	ldr	r2, [r7, #20]
 80074c2:	b2d2      	uxtb	r2, r2
 80074c4:	4611      	mov	r1, r2
 80074c6:	4618      	mov	r0, r3
 80074c8:	f002 fea1 	bl	800a20e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80074cc:	697b      	ldr	r3, [r7, #20]
 80074ce:	015a      	lsls	r2, r3, #5
 80074d0:	69bb      	ldr	r3, [r7, #24]
 80074d2:	4413      	add	r3, r2
 80074d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80074d8:	461a      	mov	r2, r3
 80074da:	2310      	movs	r3, #16
 80074dc:	6093      	str	r3, [r2, #8]
}
 80074de:	e21b      	b.n	8007918 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80074e0:	697b      	ldr	r3, [r7, #20]
 80074e2:	015a      	lsls	r2, r3, #5
 80074e4:	69bb      	ldr	r3, [r7, #24]
 80074e6:	4413      	add	r3, r2
 80074e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80074ec:	689b      	ldr	r3, [r3, #8]
 80074ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074f2:	2b80      	cmp	r3, #128	; 0x80
 80074f4:	d174      	bne.n	80075e0 <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	691b      	ldr	r3, [r3, #16]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d121      	bne.n	8007542 <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 80074fe:	687a      	ldr	r2, [r7, #4]
 8007500:	697b      	ldr	r3, [r7, #20]
 8007502:	212c      	movs	r1, #44	; 0x2c
 8007504:	fb01 f303 	mul.w	r3, r1, r3
 8007508:	4413      	add	r3, r2
 800750a:	3361      	adds	r3, #97	; 0x61
 800750c:	2206      	movs	r2, #6
 800750e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007510:	697b      	ldr	r3, [r7, #20]
 8007512:	015a      	lsls	r2, r3, #5
 8007514:	69bb      	ldr	r3, [r7, #24]
 8007516:	4413      	add	r3, r2
 8007518:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800751c:	68db      	ldr	r3, [r3, #12]
 800751e:	697a      	ldr	r2, [r7, #20]
 8007520:	0151      	lsls	r1, r2, #5
 8007522:	69ba      	ldr	r2, [r7, #24]
 8007524:	440a      	add	r2, r1
 8007526:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800752a:	f043 0302 	orr.w	r3, r3, #2
 800752e:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	697a      	ldr	r2, [r7, #20]
 8007536:	b2d2      	uxtb	r2, r2
 8007538:	4611      	mov	r1, r2
 800753a:	4618      	mov	r0, r3
 800753c:	f002 fe67 	bl	800a20e <USB_HC_Halt>
 8007540:	e044      	b.n	80075cc <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 8007542:	687a      	ldr	r2, [r7, #4]
 8007544:	697b      	ldr	r3, [r7, #20]
 8007546:	212c      	movs	r1, #44	; 0x2c
 8007548:	fb01 f303 	mul.w	r3, r1, r3
 800754c:	4413      	add	r3, r2
 800754e:	335c      	adds	r3, #92	; 0x5c
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	1c5a      	adds	r2, r3, #1
 8007554:	6879      	ldr	r1, [r7, #4]
 8007556:	697b      	ldr	r3, [r7, #20]
 8007558:	202c      	movs	r0, #44	; 0x2c
 800755a:	fb00 f303 	mul.w	r3, r0, r3
 800755e:	440b      	add	r3, r1
 8007560:	335c      	adds	r3, #92	; 0x5c
 8007562:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8007564:	687a      	ldr	r2, [r7, #4]
 8007566:	697b      	ldr	r3, [r7, #20]
 8007568:	212c      	movs	r1, #44	; 0x2c
 800756a:	fb01 f303 	mul.w	r3, r1, r3
 800756e:	4413      	add	r3, r2
 8007570:	335c      	adds	r3, #92	; 0x5c
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	2b02      	cmp	r3, #2
 8007576:	d920      	bls.n	80075ba <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8007578:	687a      	ldr	r2, [r7, #4]
 800757a:	697b      	ldr	r3, [r7, #20]
 800757c:	212c      	movs	r1, #44	; 0x2c
 800757e:	fb01 f303 	mul.w	r3, r1, r3
 8007582:	4413      	add	r3, r2
 8007584:	335c      	adds	r3, #92	; 0x5c
 8007586:	2200      	movs	r2, #0
 8007588:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800758a:	687a      	ldr	r2, [r7, #4]
 800758c:	697b      	ldr	r3, [r7, #20]
 800758e:	212c      	movs	r1, #44	; 0x2c
 8007590:	fb01 f303 	mul.w	r3, r1, r3
 8007594:	4413      	add	r3, r2
 8007596:	3360      	adds	r3, #96	; 0x60
 8007598:	2204      	movs	r2, #4
 800759a:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num,
 800759c:	697b      	ldr	r3, [r7, #20]
 800759e:	b2d9      	uxtb	r1, r3
 80075a0:	687a      	ldr	r2, [r7, #4]
 80075a2:	697b      	ldr	r3, [r7, #20]
 80075a4:	202c      	movs	r0, #44	; 0x2c
 80075a6:	fb00 f303 	mul.w	r3, r0, r3
 80075aa:	4413      	add	r3, r2
 80075ac:	3360      	adds	r3, #96	; 0x60
 80075ae:	781b      	ldrb	r3, [r3, #0]
 80075b0:	461a      	mov	r2, r3
 80075b2:	6878      	ldr	r0, [r7, #4]
 80075b4:	f011 fcf0 	bl	8018f98 <HAL_HCD_HC_NotifyURBChange_Callback>
 80075b8:	e008      	b.n	80075cc <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80075ba:	687a      	ldr	r2, [r7, #4]
 80075bc:	697b      	ldr	r3, [r7, #20]
 80075be:	212c      	movs	r1, #44	; 0x2c
 80075c0:	fb01 f303 	mul.w	r3, r1, r3
 80075c4:	4413      	add	r3, r2
 80075c6:	3360      	adds	r3, #96	; 0x60
 80075c8:	2202      	movs	r2, #2
 80075ca:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80075cc:	697b      	ldr	r3, [r7, #20]
 80075ce:	015a      	lsls	r2, r3, #5
 80075d0:	69bb      	ldr	r3, [r7, #24]
 80075d2:	4413      	add	r3, r2
 80075d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075d8:	461a      	mov	r2, r3
 80075da:	2380      	movs	r3, #128	; 0x80
 80075dc:	6093      	str	r3, [r2, #8]
}
 80075de:	e19b      	b.n	8007918 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80075e0:	697b      	ldr	r3, [r7, #20]
 80075e2:	015a      	lsls	r2, r3, #5
 80075e4:	69bb      	ldr	r3, [r7, #24]
 80075e6:	4413      	add	r3, r2
 80075e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075ec:	689b      	ldr	r3, [r3, #8]
 80075ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80075f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80075f6:	d134      	bne.n	8007662 <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80075f8:	697b      	ldr	r3, [r7, #20]
 80075fa:	015a      	lsls	r2, r3, #5
 80075fc:	69bb      	ldr	r3, [r7, #24]
 80075fe:	4413      	add	r3, r2
 8007600:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007604:	68db      	ldr	r3, [r3, #12]
 8007606:	697a      	ldr	r2, [r7, #20]
 8007608:	0151      	lsls	r1, r2, #5
 800760a:	69ba      	ldr	r2, [r7, #24]
 800760c:	440a      	add	r2, r1
 800760e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007612:	f043 0302 	orr.w	r3, r3, #2
 8007616:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	697a      	ldr	r2, [r7, #20]
 800761e:	b2d2      	uxtb	r2, r2
 8007620:	4611      	mov	r1, r2
 8007622:	4618      	mov	r0, r3
 8007624:	f002 fdf3 	bl	800a20e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8007628:	697b      	ldr	r3, [r7, #20]
 800762a:	015a      	lsls	r2, r3, #5
 800762c:	69bb      	ldr	r3, [r7, #24]
 800762e:	4413      	add	r3, r2
 8007630:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007634:	461a      	mov	r2, r3
 8007636:	2310      	movs	r3, #16
 8007638:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800763a:	697b      	ldr	r3, [r7, #20]
 800763c:	015a      	lsls	r2, r3, #5
 800763e:	69bb      	ldr	r3, [r7, #24]
 8007640:	4413      	add	r3, r2
 8007642:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007646:	461a      	mov	r2, r3
 8007648:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800764c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800764e:	687a      	ldr	r2, [r7, #4]
 8007650:	697b      	ldr	r3, [r7, #20]
 8007652:	212c      	movs	r1, #44	; 0x2c
 8007654:	fb01 f303 	mul.w	r3, r1, r3
 8007658:	4413      	add	r3, r2
 800765a:	3361      	adds	r3, #97	; 0x61
 800765c:	2208      	movs	r2, #8
 800765e:	701a      	strb	r2, [r3, #0]
}
 8007660:	e15a      	b.n	8007918 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8007662:	697b      	ldr	r3, [r7, #20]
 8007664:	015a      	lsls	r2, r3, #5
 8007666:	69bb      	ldr	r3, [r7, #24]
 8007668:	4413      	add	r3, r2
 800766a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800766e:	689b      	ldr	r3, [r3, #8]
 8007670:	f003 0302 	and.w	r3, r3, #2
 8007674:	2b02      	cmp	r3, #2
 8007676:	f040 814f 	bne.w	8007918 <HCD_HC_OUT_IRQHandler+0x7fa>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 800767a:	697b      	ldr	r3, [r7, #20]
 800767c:	015a      	lsls	r2, r3, #5
 800767e:	69bb      	ldr	r3, [r7, #24]
 8007680:	4413      	add	r3, r2
 8007682:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007686:	68db      	ldr	r3, [r3, #12]
 8007688:	697a      	ldr	r2, [r7, #20]
 800768a:	0151      	lsls	r1, r2, #5
 800768c:	69ba      	ldr	r2, [r7, #24]
 800768e:	440a      	add	r2, r1
 8007690:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007694:	f023 0302 	bic.w	r3, r3, #2
 8007698:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800769a:	687a      	ldr	r2, [r7, #4]
 800769c:	697b      	ldr	r3, [r7, #20]
 800769e:	212c      	movs	r1, #44	; 0x2c
 80076a0:	fb01 f303 	mul.w	r3, r1, r3
 80076a4:	4413      	add	r3, r2
 80076a6:	3361      	adds	r3, #97	; 0x61
 80076a8:	781b      	ldrb	r3, [r3, #0]
 80076aa:	2b01      	cmp	r3, #1
 80076ac:	d17d      	bne.n	80077aa <HCD_HC_OUT_IRQHandler+0x68c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80076ae:	687a      	ldr	r2, [r7, #4]
 80076b0:	697b      	ldr	r3, [r7, #20]
 80076b2:	212c      	movs	r1, #44	; 0x2c
 80076b4:	fb01 f303 	mul.w	r3, r1, r3
 80076b8:	4413      	add	r3, r2
 80076ba:	3360      	adds	r3, #96	; 0x60
 80076bc:	2201      	movs	r2, #1
 80076be:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80076c0:	687a      	ldr	r2, [r7, #4]
 80076c2:	697b      	ldr	r3, [r7, #20]
 80076c4:	212c      	movs	r1, #44	; 0x2c
 80076c6:	fb01 f303 	mul.w	r3, r1, r3
 80076ca:	4413      	add	r3, r2
 80076cc:	333f      	adds	r3, #63	; 0x3f
 80076ce:	781b      	ldrb	r3, [r3, #0]
 80076d0:	2b02      	cmp	r3, #2
 80076d2:	d00a      	beq.n	80076ea <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80076d4:	687a      	ldr	r2, [r7, #4]
 80076d6:	697b      	ldr	r3, [r7, #20]
 80076d8:	212c      	movs	r1, #44	; 0x2c
 80076da:	fb01 f303 	mul.w	r3, r1, r3
 80076de:	4413      	add	r3, r2
 80076e0:	333f      	adds	r3, #63	; 0x3f
 80076e2:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80076e4:	2b03      	cmp	r3, #3
 80076e6:	f040 8100 	bne.w	80078ea <HCD_HC_OUT_IRQHandler+0x7cc>
        if (hhcd->Init.dma_enable == 0U)
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	691b      	ldr	r3, [r3, #16]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d113      	bne.n	800771a <HCD_HC_OUT_IRQHandler+0x5fc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 80076f2:	687a      	ldr	r2, [r7, #4]
 80076f4:	697b      	ldr	r3, [r7, #20]
 80076f6:	212c      	movs	r1, #44	; 0x2c
 80076f8:	fb01 f303 	mul.w	r3, r1, r3
 80076fc:	4413      	add	r3, r2
 80076fe:	3355      	adds	r3, #85	; 0x55
 8007700:	781b      	ldrb	r3, [r3, #0]
 8007702:	f083 0301 	eor.w	r3, r3, #1
 8007706:	b2d8      	uxtb	r0, r3
 8007708:	687a      	ldr	r2, [r7, #4]
 800770a:	697b      	ldr	r3, [r7, #20]
 800770c:	212c      	movs	r1, #44	; 0x2c
 800770e:	fb01 f303 	mul.w	r3, r1, r3
 8007712:	4413      	add	r3, r2
 8007714:	3355      	adds	r3, #85	; 0x55
 8007716:	4602      	mov	r2, r0
 8007718:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	691b      	ldr	r3, [r3, #16]
 800771e:	2b01      	cmp	r3, #1
 8007720:	f040 80e3 	bne.w	80078ea <HCD_HC_OUT_IRQHandler+0x7cc>
 8007724:	687a      	ldr	r2, [r7, #4]
 8007726:	697b      	ldr	r3, [r7, #20]
 8007728:	212c      	movs	r1, #44	; 0x2c
 800772a:	fb01 f303 	mul.w	r3, r1, r3
 800772e:	4413      	add	r3, r2
 8007730:	334c      	adds	r3, #76	; 0x4c
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	2b00      	cmp	r3, #0
 8007736:	f000 80d8 	beq.w	80078ea <HCD_HC_OUT_IRQHandler+0x7cc>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 800773a:	687a      	ldr	r2, [r7, #4]
 800773c:	697b      	ldr	r3, [r7, #20]
 800773e:	212c      	movs	r1, #44	; 0x2c
 8007740:	fb01 f303 	mul.w	r3, r1, r3
 8007744:	4413      	add	r3, r2
 8007746:	334c      	adds	r3, #76	; 0x4c
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	6879      	ldr	r1, [r7, #4]
 800774c:	697a      	ldr	r2, [r7, #20]
 800774e:	202c      	movs	r0, #44	; 0x2c
 8007750:	fb00 f202 	mul.w	r2, r0, r2
 8007754:	440a      	add	r2, r1
 8007756:	3240      	adds	r2, #64	; 0x40
 8007758:	8812      	ldrh	r2, [r2, #0]
 800775a:	4413      	add	r3, r2
 800775c:	3b01      	subs	r3, #1
 800775e:	6879      	ldr	r1, [r7, #4]
 8007760:	697a      	ldr	r2, [r7, #20]
 8007762:	202c      	movs	r0, #44	; 0x2c
 8007764:	fb00 f202 	mul.w	r2, r0, r2
 8007768:	440a      	add	r2, r1
 800776a:	3240      	adds	r2, #64	; 0x40
 800776c:	8812      	ldrh	r2, [r2, #0]
 800776e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007772:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	f003 0301 	and.w	r3, r3, #1
 800777a:	2b00      	cmp	r3, #0
 800777c:	f000 80b5 	beq.w	80078ea <HCD_HC_OUT_IRQHandler+0x7cc>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8007780:	687a      	ldr	r2, [r7, #4]
 8007782:	697b      	ldr	r3, [r7, #20]
 8007784:	212c      	movs	r1, #44	; 0x2c
 8007786:	fb01 f303 	mul.w	r3, r1, r3
 800778a:	4413      	add	r3, r2
 800778c:	3355      	adds	r3, #85	; 0x55
 800778e:	781b      	ldrb	r3, [r3, #0]
 8007790:	f083 0301 	eor.w	r3, r3, #1
 8007794:	b2d8      	uxtb	r0, r3
 8007796:	687a      	ldr	r2, [r7, #4]
 8007798:	697b      	ldr	r3, [r7, #20]
 800779a:	212c      	movs	r1, #44	; 0x2c
 800779c:	fb01 f303 	mul.w	r3, r1, r3
 80077a0:	4413      	add	r3, r2
 80077a2:	3355      	adds	r3, #85	; 0x55
 80077a4:	4602      	mov	r2, r0
 80077a6:	701a      	strb	r2, [r3, #0]
 80077a8:	e09f      	b.n	80078ea <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80077aa:	687a      	ldr	r2, [r7, #4]
 80077ac:	697b      	ldr	r3, [r7, #20]
 80077ae:	212c      	movs	r1, #44	; 0x2c
 80077b0:	fb01 f303 	mul.w	r3, r1, r3
 80077b4:	4413      	add	r3, r2
 80077b6:	3361      	adds	r3, #97	; 0x61
 80077b8:	781b      	ldrb	r3, [r3, #0]
 80077ba:	2b03      	cmp	r3, #3
 80077bc:	d109      	bne.n	80077d2 <HCD_HC_OUT_IRQHandler+0x6b4>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80077be:	687a      	ldr	r2, [r7, #4]
 80077c0:	697b      	ldr	r3, [r7, #20]
 80077c2:	212c      	movs	r1, #44	; 0x2c
 80077c4:	fb01 f303 	mul.w	r3, r1, r3
 80077c8:	4413      	add	r3, r2
 80077ca:	3360      	adds	r3, #96	; 0x60
 80077cc:	2202      	movs	r2, #2
 80077ce:	701a      	strb	r2, [r3, #0]
 80077d0:	e08b      	b.n	80078ea <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80077d2:	687a      	ldr	r2, [r7, #4]
 80077d4:	697b      	ldr	r3, [r7, #20]
 80077d6:	212c      	movs	r1, #44	; 0x2c
 80077d8:	fb01 f303 	mul.w	r3, r1, r3
 80077dc:	4413      	add	r3, r2
 80077de:	3361      	adds	r3, #97	; 0x61
 80077e0:	781b      	ldrb	r3, [r3, #0]
 80077e2:	2b04      	cmp	r3, #4
 80077e4:	d109      	bne.n	80077fa <HCD_HC_OUT_IRQHandler+0x6dc>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80077e6:	687a      	ldr	r2, [r7, #4]
 80077e8:	697b      	ldr	r3, [r7, #20]
 80077ea:	212c      	movs	r1, #44	; 0x2c
 80077ec:	fb01 f303 	mul.w	r3, r1, r3
 80077f0:	4413      	add	r3, r2
 80077f2:	3360      	adds	r3, #96	; 0x60
 80077f4:	2202      	movs	r2, #2
 80077f6:	701a      	strb	r2, [r3, #0]
 80077f8:	e077      	b.n	80078ea <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80077fa:	687a      	ldr	r2, [r7, #4]
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	212c      	movs	r1, #44	; 0x2c
 8007800:	fb01 f303 	mul.w	r3, r1, r3
 8007804:	4413      	add	r3, r2
 8007806:	3361      	adds	r3, #97	; 0x61
 8007808:	781b      	ldrb	r3, [r3, #0]
 800780a:	2b05      	cmp	r3, #5
 800780c:	d109      	bne.n	8007822 <HCD_HC_OUT_IRQHandler+0x704>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 800780e:	687a      	ldr	r2, [r7, #4]
 8007810:	697b      	ldr	r3, [r7, #20]
 8007812:	212c      	movs	r1, #44	; 0x2c
 8007814:	fb01 f303 	mul.w	r3, r1, r3
 8007818:	4413      	add	r3, r2
 800781a:	3360      	adds	r3, #96	; 0x60
 800781c:	2205      	movs	r2, #5
 800781e:	701a      	strb	r2, [r3, #0]
 8007820:	e063      	b.n	80078ea <HCD_HC_OUT_IRQHandler+0x7cc>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8007822:	687a      	ldr	r2, [r7, #4]
 8007824:	697b      	ldr	r3, [r7, #20]
 8007826:	212c      	movs	r1, #44	; 0x2c
 8007828:	fb01 f303 	mul.w	r3, r1, r3
 800782c:	4413      	add	r3, r2
 800782e:	3361      	adds	r3, #97	; 0x61
 8007830:	781b      	ldrb	r3, [r3, #0]
 8007832:	2b06      	cmp	r3, #6
 8007834:	d009      	beq.n	800784a <HCD_HC_OUT_IRQHandler+0x72c>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8007836:	687a      	ldr	r2, [r7, #4]
 8007838:	697b      	ldr	r3, [r7, #20]
 800783a:	212c      	movs	r1, #44	; 0x2c
 800783c:	fb01 f303 	mul.w	r3, r1, r3
 8007840:	4413      	add	r3, r2
 8007842:	3361      	adds	r3, #97	; 0x61
 8007844:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8007846:	2b08      	cmp	r3, #8
 8007848:	d14f      	bne.n	80078ea <HCD_HC_OUT_IRQHandler+0x7cc>
      hhcd->hc[ch_num].ErrCnt++;
 800784a:	687a      	ldr	r2, [r7, #4]
 800784c:	697b      	ldr	r3, [r7, #20]
 800784e:	212c      	movs	r1, #44	; 0x2c
 8007850:	fb01 f303 	mul.w	r3, r1, r3
 8007854:	4413      	add	r3, r2
 8007856:	335c      	adds	r3, #92	; 0x5c
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	1c5a      	adds	r2, r3, #1
 800785c:	6879      	ldr	r1, [r7, #4]
 800785e:	697b      	ldr	r3, [r7, #20]
 8007860:	202c      	movs	r0, #44	; 0x2c
 8007862:	fb00 f303 	mul.w	r3, r0, r3
 8007866:	440b      	add	r3, r1
 8007868:	335c      	adds	r3, #92	; 0x5c
 800786a:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800786c:	687a      	ldr	r2, [r7, #4]
 800786e:	697b      	ldr	r3, [r7, #20]
 8007870:	212c      	movs	r1, #44	; 0x2c
 8007872:	fb01 f303 	mul.w	r3, r1, r3
 8007876:	4413      	add	r3, r2
 8007878:	335c      	adds	r3, #92	; 0x5c
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	2b02      	cmp	r3, #2
 800787e:	d912      	bls.n	80078a6 <HCD_HC_OUT_IRQHandler+0x788>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8007880:	687a      	ldr	r2, [r7, #4]
 8007882:	697b      	ldr	r3, [r7, #20]
 8007884:	212c      	movs	r1, #44	; 0x2c
 8007886:	fb01 f303 	mul.w	r3, r1, r3
 800788a:	4413      	add	r3, r2
 800788c:	335c      	adds	r3, #92	; 0x5c
 800788e:	2200      	movs	r2, #0
 8007890:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8007892:	687a      	ldr	r2, [r7, #4]
 8007894:	697b      	ldr	r3, [r7, #20]
 8007896:	212c      	movs	r1, #44	; 0x2c
 8007898:	fb01 f303 	mul.w	r3, r1, r3
 800789c:	4413      	add	r3, r2
 800789e:	3360      	adds	r3, #96	; 0x60
 80078a0:	2204      	movs	r2, #4
 80078a2:	701a      	strb	r2, [r3, #0]
 80078a4:	e021      	b.n	80078ea <HCD_HC_OUT_IRQHandler+0x7cc>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80078a6:	687a      	ldr	r2, [r7, #4]
 80078a8:	697b      	ldr	r3, [r7, #20]
 80078aa:	212c      	movs	r1, #44	; 0x2c
 80078ac:	fb01 f303 	mul.w	r3, r1, r3
 80078b0:	4413      	add	r3, r2
 80078b2:	3360      	adds	r3, #96	; 0x60
 80078b4:	2202      	movs	r2, #2
 80078b6:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80078b8:	697b      	ldr	r3, [r7, #20]
 80078ba:	015a      	lsls	r2, r3, #5
 80078bc:	69bb      	ldr	r3, [r7, #24]
 80078be:	4413      	add	r3, r2
 80078c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80078c8:	693b      	ldr	r3, [r7, #16]
 80078ca:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80078ce:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80078d0:	693b      	ldr	r3, [r7, #16]
 80078d2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80078d6:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80078d8:	697b      	ldr	r3, [r7, #20]
 80078da:	015a      	lsls	r2, r3, #5
 80078dc:	69bb      	ldr	r3, [r7, #24]
 80078de:	4413      	add	r3, r2
 80078e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80078e4:	461a      	mov	r2, r3
 80078e6:	693b      	ldr	r3, [r7, #16]
 80078e8:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80078ea:	697b      	ldr	r3, [r7, #20]
 80078ec:	015a      	lsls	r2, r3, #5
 80078ee:	69bb      	ldr	r3, [r7, #24]
 80078f0:	4413      	add	r3, r2
 80078f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80078f6:	461a      	mov	r2, r3
 80078f8:	2302      	movs	r3, #2
 80078fa:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80078fc:	697b      	ldr	r3, [r7, #20]
 80078fe:	b2d9      	uxtb	r1, r3
 8007900:	687a      	ldr	r2, [r7, #4]
 8007902:	697b      	ldr	r3, [r7, #20]
 8007904:	202c      	movs	r0, #44	; 0x2c
 8007906:	fb00 f303 	mul.w	r3, r0, r3
 800790a:	4413      	add	r3, r2
 800790c:	3360      	adds	r3, #96	; 0x60
 800790e:	781b      	ldrb	r3, [r3, #0]
 8007910:	461a      	mov	r2, r3
 8007912:	6878      	ldr	r0, [r7, #4]
 8007914:	f011 fb40 	bl	8018f98 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8007918:	bf00      	nop
 800791a:	3720      	adds	r7, #32
 800791c:	46bd      	mov	sp, r7
 800791e:	bd80      	pop	{r7, pc}

08007920 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8007920:	b580      	push	{r7, lr}
 8007922:	b08a      	sub	sp, #40	; 0x28
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800792e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007930:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	6a1b      	ldr	r3, [r3, #32]
 8007938:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800793a:	69fb      	ldr	r3, [r7, #28]
 800793c:	f003 030f 	and.w	r3, r3, #15
 8007940:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8007942:	69fb      	ldr	r3, [r7, #28]
 8007944:	0c5b      	lsrs	r3, r3, #17
 8007946:	f003 030f 	and.w	r3, r3, #15
 800794a:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800794c:	69fb      	ldr	r3, [r7, #28]
 800794e:	091b      	lsrs	r3, r3, #4
 8007950:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007954:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8007956:	697b      	ldr	r3, [r7, #20]
 8007958:	2b02      	cmp	r3, #2
 800795a:	d004      	beq.n	8007966 <HCD_RXQLVL_IRQHandler+0x46>
 800795c:	697b      	ldr	r3, [r7, #20]
 800795e:	2b05      	cmp	r3, #5
 8007960:	f000 80a9 	beq.w	8007ab6 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8007964:	e0aa      	b.n	8007abc <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8007966:	693b      	ldr	r3, [r7, #16]
 8007968:	2b00      	cmp	r3, #0
 800796a:	f000 80a6 	beq.w	8007aba <HCD_RXQLVL_IRQHandler+0x19a>
 800796e:	687a      	ldr	r2, [r7, #4]
 8007970:	69bb      	ldr	r3, [r7, #24]
 8007972:	212c      	movs	r1, #44	; 0x2c
 8007974:	fb01 f303 	mul.w	r3, r1, r3
 8007978:	4413      	add	r3, r2
 800797a:	3344      	adds	r3, #68	; 0x44
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	2b00      	cmp	r3, #0
 8007980:	f000 809b 	beq.w	8007aba <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8007984:	687a      	ldr	r2, [r7, #4]
 8007986:	69bb      	ldr	r3, [r7, #24]
 8007988:	212c      	movs	r1, #44	; 0x2c
 800798a:	fb01 f303 	mul.w	r3, r1, r3
 800798e:	4413      	add	r3, r2
 8007990:	3350      	adds	r3, #80	; 0x50
 8007992:	681a      	ldr	r2, [r3, #0]
 8007994:	693b      	ldr	r3, [r7, #16]
 8007996:	441a      	add	r2, r3
 8007998:	6879      	ldr	r1, [r7, #4]
 800799a:	69bb      	ldr	r3, [r7, #24]
 800799c:	202c      	movs	r0, #44	; 0x2c
 800799e:	fb00 f303 	mul.w	r3, r0, r3
 80079a2:	440b      	add	r3, r1
 80079a4:	334c      	adds	r3, #76	; 0x4c
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	429a      	cmp	r2, r3
 80079aa:	d87a      	bhi.n	8007aa2 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	6818      	ldr	r0, [r3, #0]
 80079b0:	687a      	ldr	r2, [r7, #4]
 80079b2:	69bb      	ldr	r3, [r7, #24]
 80079b4:	212c      	movs	r1, #44	; 0x2c
 80079b6:	fb01 f303 	mul.w	r3, r1, r3
 80079ba:	4413      	add	r3, r2
 80079bc:	3344      	adds	r3, #68	; 0x44
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	693a      	ldr	r2, [r7, #16]
 80079c2:	b292      	uxth	r2, r2
 80079c4:	4619      	mov	r1, r3
 80079c6:	f001 ff9b 	bl	8009900 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 80079ca:	687a      	ldr	r2, [r7, #4]
 80079cc:	69bb      	ldr	r3, [r7, #24]
 80079ce:	212c      	movs	r1, #44	; 0x2c
 80079d0:	fb01 f303 	mul.w	r3, r1, r3
 80079d4:	4413      	add	r3, r2
 80079d6:	3344      	adds	r3, #68	; 0x44
 80079d8:	681a      	ldr	r2, [r3, #0]
 80079da:	693b      	ldr	r3, [r7, #16]
 80079dc:	441a      	add	r2, r3
 80079de:	6879      	ldr	r1, [r7, #4]
 80079e0:	69bb      	ldr	r3, [r7, #24]
 80079e2:	202c      	movs	r0, #44	; 0x2c
 80079e4:	fb00 f303 	mul.w	r3, r0, r3
 80079e8:	440b      	add	r3, r1
 80079ea:	3344      	adds	r3, #68	; 0x44
 80079ec:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 80079ee:	687a      	ldr	r2, [r7, #4]
 80079f0:	69bb      	ldr	r3, [r7, #24]
 80079f2:	212c      	movs	r1, #44	; 0x2c
 80079f4:	fb01 f303 	mul.w	r3, r1, r3
 80079f8:	4413      	add	r3, r2
 80079fa:	3350      	adds	r3, #80	; 0x50
 80079fc:	681a      	ldr	r2, [r3, #0]
 80079fe:	693b      	ldr	r3, [r7, #16]
 8007a00:	441a      	add	r2, r3
 8007a02:	6879      	ldr	r1, [r7, #4]
 8007a04:	69bb      	ldr	r3, [r7, #24]
 8007a06:	202c      	movs	r0, #44	; 0x2c
 8007a08:	fb00 f303 	mul.w	r3, r0, r3
 8007a0c:	440b      	add	r3, r1
 8007a0e:	3350      	adds	r3, #80	; 0x50
 8007a10:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8007a12:	69bb      	ldr	r3, [r7, #24]
 8007a14:	015a      	lsls	r2, r3, #5
 8007a16:	6a3b      	ldr	r3, [r7, #32]
 8007a18:	4413      	add	r3, r2
 8007a1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a1e:	691b      	ldr	r3, [r3, #16]
 8007a20:	0cdb      	lsrs	r3, r3, #19
 8007a22:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007a26:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8007a28:	687a      	ldr	r2, [r7, #4]
 8007a2a:	69bb      	ldr	r3, [r7, #24]
 8007a2c:	212c      	movs	r1, #44	; 0x2c
 8007a2e:	fb01 f303 	mul.w	r3, r1, r3
 8007a32:	4413      	add	r3, r2
 8007a34:	3340      	adds	r3, #64	; 0x40
 8007a36:	881b      	ldrh	r3, [r3, #0]
 8007a38:	461a      	mov	r2, r3
 8007a3a:	693b      	ldr	r3, [r7, #16]
 8007a3c:	4293      	cmp	r3, r2
 8007a3e:	d13c      	bne.n	8007aba <HCD_RXQLVL_IRQHandler+0x19a>
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d039      	beq.n	8007aba <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007a46:	69bb      	ldr	r3, [r7, #24]
 8007a48:	015a      	lsls	r2, r3, #5
 8007a4a:	6a3b      	ldr	r3, [r7, #32]
 8007a4c:	4413      	add	r3, r2
 8007a4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007a56:	68bb      	ldr	r3, [r7, #8]
 8007a58:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007a5c:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007a5e:	68bb      	ldr	r3, [r7, #8]
 8007a60:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007a64:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007a66:	69bb      	ldr	r3, [r7, #24]
 8007a68:	015a      	lsls	r2, r3, #5
 8007a6a:	6a3b      	ldr	r3, [r7, #32]
 8007a6c:	4413      	add	r3, r2
 8007a6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a72:	461a      	mov	r2, r3
 8007a74:	68bb      	ldr	r3, [r7, #8]
 8007a76:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8007a78:	687a      	ldr	r2, [r7, #4]
 8007a7a:	69bb      	ldr	r3, [r7, #24]
 8007a7c:	212c      	movs	r1, #44	; 0x2c
 8007a7e:	fb01 f303 	mul.w	r3, r1, r3
 8007a82:	4413      	add	r3, r2
 8007a84:	3354      	adds	r3, #84	; 0x54
 8007a86:	781b      	ldrb	r3, [r3, #0]
 8007a88:	f083 0301 	eor.w	r3, r3, #1
 8007a8c:	b2d8      	uxtb	r0, r3
 8007a8e:	687a      	ldr	r2, [r7, #4]
 8007a90:	69bb      	ldr	r3, [r7, #24]
 8007a92:	212c      	movs	r1, #44	; 0x2c
 8007a94:	fb01 f303 	mul.w	r3, r1, r3
 8007a98:	4413      	add	r3, r2
 8007a9a:	3354      	adds	r3, #84	; 0x54
 8007a9c:	4602      	mov	r2, r0
 8007a9e:	701a      	strb	r2, [r3, #0]
      break;
 8007aa0:	e00b      	b.n	8007aba <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8007aa2:	687a      	ldr	r2, [r7, #4]
 8007aa4:	69bb      	ldr	r3, [r7, #24]
 8007aa6:	212c      	movs	r1, #44	; 0x2c
 8007aa8:	fb01 f303 	mul.w	r3, r1, r3
 8007aac:	4413      	add	r3, r2
 8007aae:	3360      	adds	r3, #96	; 0x60
 8007ab0:	2204      	movs	r2, #4
 8007ab2:	701a      	strb	r2, [r3, #0]
      break;
 8007ab4:	e001      	b.n	8007aba <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8007ab6:	bf00      	nop
 8007ab8:	e000      	b.n	8007abc <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8007aba:	bf00      	nop
  }
}
 8007abc:	bf00      	nop
 8007abe:	3728      	adds	r7, #40	; 0x28
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	bd80      	pop	{r7, pc}

08007ac4 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b086      	sub	sp, #24
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ad2:	697b      	ldr	r3, [r7, #20]
 8007ad4:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8007ad6:	693b      	ldr	r3, [r7, #16]
 8007ad8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8007ae0:	693b      	ldr	r3, [r7, #16]
 8007ae2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8007aea:	68bb      	ldr	r3, [r7, #8]
 8007aec:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8007af0:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	f003 0302 	and.w	r3, r3, #2
 8007af8:	2b02      	cmp	r3, #2
 8007afa:	d10b      	bne.n	8007b14 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	f003 0301 	and.w	r3, r3, #1
 8007b02:	2b01      	cmp	r3, #1
 8007b04:	d102      	bne.n	8007b0c <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8007b06:	6878      	ldr	r0, [r7, #4]
 8007b08:	f011 fa2a 	bl	8018f60 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8007b0c:	68bb      	ldr	r3, [r7, #8]
 8007b0e:	f043 0302 	orr.w	r3, r3, #2
 8007b12:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	f003 0308 	and.w	r3, r3, #8
 8007b1a:	2b08      	cmp	r3, #8
 8007b1c:	d132      	bne.n	8007b84 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8007b1e:	68bb      	ldr	r3, [r7, #8]
 8007b20:	f043 0308 	orr.w	r3, r3, #8
 8007b24:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	f003 0304 	and.w	r3, r3, #4
 8007b2c:	2b04      	cmp	r3, #4
 8007b2e:	d126      	bne.n	8007b7e <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	699b      	ldr	r3, [r3, #24]
 8007b34:	2b02      	cmp	r3, #2
 8007b36:	d113      	bne.n	8007b60 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8007b3e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007b42:	d106      	bne.n	8007b52 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	2102      	movs	r1, #2
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	f002 f838 	bl	8009bc0 <USB_InitFSLSPClkSel>
 8007b50:	e011      	b.n	8007b76 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	2101      	movs	r1, #1
 8007b58:	4618      	mov	r0, r3
 8007b5a:	f002 f831 	bl	8009bc0 <USB_InitFSLSPClkSel>
 8007b5e:	e00a      	b.n	8007b76 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	68db      	ldr	r3, [r3, #12]
 8007b64:	2b01      	cmp	r3, #1
 8007b66:	d106      	bne.n	8007b76 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8007b68:	693b      	ldr	r3, [r7, #16]
 8007b6a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007b6e:	461a      	mov	r2, r3
 8007b70:	f64e 2360 	movw	r3, #60000	; 0xea60
 8007b74:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8007b76:	6878      	ldr	r0, [r7, #4]
 8007b78:	f011 fa1c 	bl	8018fb4 <HAL_HCD_PortEnabled_Callback>
 8007b7c:	e002      	b.n	8007b84 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8007b7e:	6878      	ldr	r0, [r7, #4]
 8007b80:	f011 fa26 	bl	8018fd0 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	f003 0320 	and.w	r3, r3, #32
 8007b8a:	2b20      	cmp	r3, #32
 8007b8c:	d103      	bne.n	8007b96 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8007b8e:	68bb      	ldr	r3, [r7, #8]
 8007b90:	f043 0320 	orr.w	r3, r3, #32
 8007b94:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8007b96:	693b      	ldr	r3, [r7, #16]
 8007b98:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007b9c:	461a      	mov	r2, r3
 8007b9e:	68bb      	ldr	r3, [r7, #8]
 8007ba0:	6013      	str	r3, [r2, #0]
}
 8007ba2:	bf00      	nop
 8007ba4:	3718      	adds	r7, #24
 8007ba6:	46bd      	mov	sp, r7
 8007ba8:	bd80      	pop	{r7, pc}
	...

08007bac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007bac:	b580      	push	{r7, lr}
 8007bae:	b086      	sub	sp, #24
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d101      	bne.n	8007bbe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007bba:	2301      	movs	r3, #1
 8007bbc:	e264      	b.n	8008088 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f003 0301 	and.w	r3, r3, #1
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d075      	beq.n	8007cb6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007bca:	4ba3      	ldr	r3, [pc, #652]	; (8007e58 <HAL_RCC_OscConfig+0x2ac>)
 8007bcc:	689b      	ldr	r3, [r3, #8]
 8007bce:	f003 030c 	and.w	r3, r3, #12
 8007bd2:	2b04      	cmp	r3, #4
 8007bd4:	d00c      	beq.n	8007bf0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007bd6:	4ba0      	ldr	r3, [pc, #640]	; (8007e58 <HAL_RCC_OscConfig+0x2ac>)
 8007bd8:	689b      	ldr	r3, [r3, #8]
 8007bda:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007bde:	2b08      	cmp	r3, #8
 8007be0:	d112      	bne.n	8007c08 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007be2:	4b9d      	ldr	r3, [pc, #628]	; (8007e58 <HAL_RCC_OscConfig+0x2ac>)
 8007be4:	685b      	ldr	r3, [r3, #4]
 8007be6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007bea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007bee:	d10b      	bne.n	8007c08 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007bf0:	4b99      	ldr	r3, [pc, #612]	; (8007e58 <HAL_RCC_OscConfig+0x2ac>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d05b      	beq.n	8007cb4 <HAL_RCC_OscConfig+0x108>
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	685b      	ldr	r3, [r3, #4]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d157      	bne.n	8007cb4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007c04:	2301      	movs	r3, #1
 8007c06:	e23f      	b.n	8008088 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	685b      	ldr	r3, [r3, #4]
 8007c0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007c10:	d106      	bne.n	8007c20 <HAL_RCC_OscConfig+0x74>
 8007c12:	4b91      	ldr	r3, [pc, #580]	; (8007e58 <HAL_RCC_OscConfig+0x2ac>)
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	4a90      	ldr	r2, [pc, #576]	; (8007e58 <HAL_RCC_OscConfig+0x2ac>)
 8007c18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007c1c:	6013      	str	r3, [r2, #0]
 8007c1e:	e01d      	b.n	8007c5c <HAL_RCC_OscConfig+0xb0>
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	685b      	ldr	r3, [r3, #4]
 8007c24:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007c28:	d10c      	bne.n	8007c44 <HAL_RCC_OscConfig+0x98>
 8007c2a:	4b8b      	ldr	r3, [pc, #556]	; (8007e58 <HAL_RCC_OscConfig+0x2ac>)
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	4a8a      	ldr	r2, [pc, #552]	; (8007e58 <HAL_RCC_OscConfig+0x2ac>)
 8007c30:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007c34:	6013      	str	r3, [r2, #0]
 8007c36:	4b88      	ldr	r3, [pc, #544]	; (8007e58 <HAL_RCC_OscConfig+0x2ac>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	4a87      	ldr	r2, [pc, #540]	; (8007e58 <HAL_RCC_OscConfig+0x2ac>)
 8007c3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007c40:	6013      	str	r3, [r2, #0]
 8007c42:	e00b      	b.n	8007c5c <HAL_RCC_OscConfig+0xb0>
 8007c44:	4b84      	ldr	r3, [pc, #528]	; (8007e58 <HAL_RCC_OscConfig+0x2ac>)
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	4a83      	ldr	r2, [pc, #524]	; (8007e58 <HAL_RCC_OscConfig+0x2ac>)
 8007c4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007c4e:	6013      	str	r3, [r2, #0]
 8007c50:	4b81      	ldr	r3, [pc, #516]	; (8007e58 <HAL_RCC_OscConfig+0x2ac>)
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	4a80      	ldr	r2, [pc, #512]	; (8007e58 <HAL_RCC_OscConfig+0x2ac>)
 8007c56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007c5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	685b      	ldr	r3, [r3, #4]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d013      	beq.n	8007c8c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c64:	f7fa fd10 	bl	8002688 <HAL_GetTick>
 8007c68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007c6a:	e008      	b.n	8007c7e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007c6c:	f7fa fd0c 	bl	8002688 <HAL_GetTick>
 8007c70:	4602      	mov	r2, r0
 8007c72:	693b      	ldr	r3, [r7, #16]
 8007c74:	1ad3      	subs	r3, r2, r3
 8007c76:	2b64      	cmp	r3, #100	; 0x64
 8007c78:	d901      	bls.n	8007c7e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007c7a:	2303      	movs	r3, #3
 8007c7c:	e204      	b.n	8008088 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007c7e:	4b76      	ldr	r3, [pc, #472]	; (8007e58 <HAL_RCC_OscConfig+0x2ac>)
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d0f0      	beq.n	8007c6c <HAL_RCC_OscConfig+0xc0>
 8007c8a:	e014      	b.n	8007cb6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c8c:	f7fa fcfc 	bl	8002688 <HAL_GetTick>
 8007c90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007c92:	e008      	b.n	8007ca6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007c94:	f7fa fcf8 	bl	8002688 <HAL_GetTick>
 8007c98:	4602      	mov	r2, r0
 8007c9a:	693b      	ldr	r3, [r7, #16]
 8007c9c:	1ad3      	subs	r3, r2, r3
 8007c9e:	2b64      	cmp	r3, #100	; 0x64
 8007ca0:	d901      	bls.n	8007ca6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007ca2:	2303      	movs	r3, #3
 8007ca4:	e1f0      	b.n	8008088 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007ca6:	4b6c      	ldr	r3, [pc, #432]	; (8007e58 <HAL_RCC_OscConfig+0x2ac>)
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d1f0      	bne.n	8007c94 <HAL_RCC_OscConfig+0xe8>
 8007cb2:	e000      	b.n	8007cb6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007cb4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f003 0302 	and.w	r3, r3, #2
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d063      	beq.n	8007d8a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007cc2:	4b65      	ldr	r3, [pc, #404]	; (8007e58 <HAL_RCC_OscConfig+0x2ac>)
 8007cc4:	689b      	ldr	r3, [r3, #8]
 8007cc6:	f003 030c 	and.w	r3, r3, #12
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d00b      	beq.n	8007ce6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007cce:	4b62      	ldr	r3, [pc, #392]	; (8007e58 <HAL_RCC_OscConfig+0x2ac>)
 8007cd0:	689b      	ldr	r3, [r3, #8]
 8007cd2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007cd6:	2b08      	cmp	r3, #8
 8007cd8:	d11c      	bne.n	8007d14 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007cda:	4b5f      	ldr	r3, [pc, #380]	; (8007e58 <HAL_RCC_OscConfig+0x2ac>)
 8007cdc:	685b      	ldr	r3, [r3, #4]
 8007cde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d116      	bne.n	8007d14 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007ce6:	4b5c      	ldr	r3, [pc, #368]	; (8007e58 <HAL_RCC_OscConfig+0x2ac>)
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f003 0302 	and.w	r3, r3, #2
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d005      	beq.n	8007cfe <HAL_RCC_OscConfig+0x152>
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	68db      	ldr	r3, [r3, #12]
 8007cf6:	2b01      	cmp	r3, #1
 8007cf8:	d001      	beq.n	8007cfe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007cfa:	2301      	movs	r3, #1
 8007cfc:	e1c4      	b.n	8008088 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007cfe:	4b56      	ldr	r3, [pc, #344]	; (8007e58 <HAL_RCC_OscConfig+0x2ac>)
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	691b      	ldr	r3, [r3, #16]
 8007d0a:	00db      	lsls	r3, r3, #3
 8007d0c:	4952      	ldr	r1, [pc, #328]	; (8007e58 <HAL_RCC_OscConfig+0x2ac>)
 8007d0e:	4313      	orrs	r3, r2
 8007d10:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007d12:	e03a      	b.n	8007d8a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	68db      	ldr	r3, [r3, #12]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d020      	beq.n	8007d5e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007d1c:	4b4f      	ldr	r3, [pc, #316]	; (8007e5c <HAL_RCC_OscConfig+0x2b0>)
 8007d1e:	2201      	movs	r2, #1
 8007d20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d22:	f7fa fcb1 	bl	8002688 <HAL_GetTick>
 8007d26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007d28:	e008      	b.n	8007d3c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007d2a:	f7fa fcad 	bl	8002688 <HAL_GetTick>
 8007d2e:	4602      	mov	r2, r0
 8007d30:	693b      	ldr	r3, [r7, #16]
 8007d32:	1ad3      	subs	r3, r2, r3
 8007d34:	2b02      	cmp	r3, #2
 8007d36:	d901      	bls.n	8007d3c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007d38:	2303      	movs	r3, #3
 8007d3a:	e1a5      	b.n	8008088 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007d3c:	4b46      	ldr	r3, [pc, #280]	; (8007e58 <HAL_RCC_OscConfig+0x2ac>)
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f003 0302 	and.w	r3, r3, #2
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d0f0      	beq.n	8007d2a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007d48:	4b43      	ldr	r3, [pc, #268]	; (8007e58 <HAL_RCC_OscConfig+0x2ac>)
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	691b      	ldr	r3, [r3, #16]
 8007d54:	00db      	lsls	r3, r3, #3
 8007d56:	4940      	ldr	r1, [pc, #256]	; (8007e58 <HAL_RCC_OscConfig+0x2ac>)
 8007d58:	4313      	orrs	r3, r2
 8007d5a:	600b      	str	r3, [r1, #0]
 8007d5c:	e015      	b.n	8007d8a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007d5e:	4b3f      	ldr	r3, [pc, #252]	; (8007e5c <HAL_RCC_OscConfig+0x2b0>)
 8007d60:	2200      	movs	r2, #0
 8007d62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d64:	f7fa fc90 	bl	8002688 <HAL_GetTick>
 8007d68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007d6a:	e008      	b.n	8007d7e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007d6c:	f7fa fc8c 	bl	8002688 <HAL_GetTick>
 8007d70:	4602      	mov	r2, r0
 8007d72:	693b      	ldr	r3, [r7, #16]
 8007d74:	1ad3      	subs	r3, r2, r3
 8007d76:	2b02      	cmp	r3, #2
 8007d78:	d901      	bls.n	8007d7e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007d7a:	2303      	movs	r3, #3
 8007d7c:	e184      	b.n	8008088 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007d7e:	4b36      	ldr	r3, [pc, #216]	; (8007e58 <HAL_RCC_OscConfig+0x2ac>)
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	f003 0302 	and.w	r3, r3, #2
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d1f0      	bne.n	8007d6c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	f003 0308 	and.w	r3, r3, #8
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d030      	beq.n	8007df8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	695b      	ldr	r3, [r3, #20]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d016      	beq.n	8007dcc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007d9e:	4b30      	ldr	r3, [pc, #192]	; (8007e60 <HAL_RCC_OscConfig+0x2b4>)
 8007da0:	2201      	movs	r2, #1
 8007da2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007da4:	f7fa fc70 	bl	8002688 <HAL_GetTick>
 8007da8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007daa:	e008      	b.n	8007dbe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007dac:	f7fa fc6c 	bl	8002688 <HAL_GetTick>
 8007db0:	4602      	mov	r2, r0
 8007db2:	693b      	ldr	r3, [r7, #16]
 8007db4:	1ad3      	subs	r3, r2, r3
 8007db6:	2b02      	cmp	r3, #2
 8007db8:	d901      	bls.n	8007dbe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007dba:	2303      	movs	r3, #3
 8007dbc:	e164      	b.n	8008088 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007dbe:	4b26      	ldr	r3, [pc, #152]	; (8007e58 <HAL_RCC_OscConfig+0x2ac>)
 8007dc0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007dc2:	f003 0302 	and.w	r3, r3, #2
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d0f0      	beq.n	8007dac <HAL_RCC_OscConfig+0x200>
 8007dca:	e015      	b.n	8007df8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007dcc:	4b24      	ldr	r3, [pc, #144]	; (8007e60 <HAL_RCC_OscConfig+0x2b4>)
 8007dce:	2200      	movs	r2, #0
 8007dd0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007dd2:	f7fa fc59 	bl	8002688 <HAL_GetTick>
 8007dd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007dd8:	e008      	b.n	8007dec <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007dda:	f7fa fc55 	bl	8002688 <HAL_GetTick>
 8007dde:	4602      	mov	r2, r0
 8007de0:	693b      	ldr	r3, [r7, #16]
 8007de2:	1ad3      	subs	r3, r2, r3
 8007de4:	2b02      	cmp	r3, #2
 8007de6:	d901      	bls.n	8007dec <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007de8:	2303      	movs	r3, #3
 8007dea:	e14d      	b.n	8008088 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007dec:	4b1a      	ldr	r3, [pc, #104]	; (8007e58 <HAL_RCC_OscConfig+0x2ac>)
 8007dee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007df0:	f003 0302 	and.w	r3, r3, #2
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d1f0      	bne.n	8007dda <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	f003 0304 	and.w	r3, r3, #4
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	f000 80a0 	beq.w	8007f46 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007e06:	2300      	movs	r3, #0
 8007e08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007e0a:	4b13      	ldr	r3, [pc, #76]	; (8007e58 <HAL_RCC_OscConfig+0x2ac>)
 8007e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d10f      	bne.n	8007e36 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007e16:	2300      	movs	r3, #0
 8007e18:	60bb      	str	r3, [r7, #8]
 8007e1a:	4b0f      	ldr	r3, [pc, #60]	; (8007e58 <HAL_RCC_OscConfig+0x2ac>)
 8007e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e1e:	4a0e      	ldr	r2, [pc, #56]	; (8007e58 <HAL_RCC_OscConfig+0x2ac>)
 8007e20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007e24:	6413      	str	r3, [r2, #64]	; 0x40
 8007e26:	4b0c      	ldr	r3, [pc, #48]	; (8007e58 <HAL_RCC_OscConfig+0x2ac>)
 8007e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e2e:	60bb      	str	r3, [r7, #8]
 8007e30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007e32:	2301      	movs	r3, #1
 8007e34:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007e36:	4b0b      	ldr	r3, [pc, #44]	; (8007e64 <HAL_RCC_OscConfig+0x2b8>)
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d121      	bne.n	8007e86 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007e42:	4b08      	ldr	r3, [pc, #32]	; (8007e64 <HAL_RCC_OscConfig+0x2b8>)
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	4a07      	ldr	r2, [pc, #28]	; (8007e64 <HAL_RCC_OscConfig+0x2b8>)
 8007e48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007e4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007e4e:	f7fa fc1b 	bl	8002688 <HAL_GetTick>
 8007e52:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007e54:	e011      	b.n	8007e7a <HAL_RCC_OscConfig+0x2ce>
 8007e56:	bf00      	nop
 8007e58:	40023800 	.word	0x40023800
 8007e5c:	42470000 	.word	0x42470000
 8007e60:	42470e80 	.word	0x42470e80
 8007e64:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007e68:	f7fa fc0e 	bl	8002688 <HAL_GetTick>
 8007e6c:	4602      	mov	r2, r0
 8007e6e:	693b      	ldr	r3, [r7, #16]
 8007e70:	1ad3      	subs	r3, r2, r3
 8007e72:	2b02      	cmp	r3, #2
 8007e74:	d901      	bls.n	8007e7a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8007e76:	2303      	movs	r3, #3
 8007e78:	e106      	b.n	8008088 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007e7a:	4b85      	ldr	r3, [pc, #532]	; (8008090 <HAL_RCC_OscConfig+0x4e4>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d0f0      	beq.n	8007e68 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	689b      	ldr	r3, [r3, #8]
 8007e8a:	2b01      	cmp	r3, #1
 8007e8c:	d106      	bne.n	8007e9c <HAL_RCC_OscConfig+0x2f0>
 8007e8e:	4b81      	ldr	r3, [pc, #516]	; (8008094 <HAL_RCC_OscConfig+0x4e8>)
 8007e90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e92:	4a80      	ldr	r2, [pc, #512]	; (8008094 <HAL_RCC_OscConfig+0x4e8>)
 8007e94:	f043 0301 	orr.w	r3, r3, #1
 8007e98:	6713      	str	r3, [r2, #112]	; 0x70
 8007e9a:	e01c      	b.n	8007ed6 <HAL_RCC_OscConfig+0x32a>
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	689b      	ldr	r3, [r3, #8]
 8007ea0:	2b05      	cmp	r3, #5
 8007ea2:	d10c      	bne.n	8007ebe <HAL_RCC_OscConfig+0x312>
 8007ea4:	4b7b      	ldr	r3, [pc, #492]	; (8008094 <HAL_RCC_OscConfig+0x4e8>)
 8007ea6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ea8:	4a7a      	ldr	r2, [pc, #488]	; (8008094 <HAL_RCC_OscConfig+0x4e8>)
 8007eaa:	f043 0304 	orr.w	r3, r3, #4
 8007eae:	6713      	str	r3, [r2, #112]	; 0x70
 8007eb0:	4b78      	ldr	r3, [pc, #480]	; (8008094 <HAL_RCC_OscConfig+0x4e8>)
 8007eb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007eb4:	4a77      	ldr	r2, [pc, #476]	; (8008094 <HAL_RCC_OscConfig+0x4e8>)
 8007eb6:	f043 0301 	orr.w	r3, r3, #1
 8007eba:	6713      	str	r3, [r2, #112]	; 0x70
 8007ebc:	e00b      	b.n	8007ed6 <HAL_RCC_OscConfig+0x32a>
 8007ebe:	4b75      	ldr	r3, [pc, #468]	; (8008094 <HAL_RCC_OscConfig+0x4e8>)
 8007ec0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ec2:	4a74      	ldr	r2, [pc, #464]	; (8008094 <HAL_RCC_OscConfig+0x4e8>)
 8007ec4:	f023 0301 	bic.w	r3, r3, #1
 8007ec8:	6713      	str	r3, [r2, #112]	; 0x70
 8007eca:	4b72      	ldr	r3, [pc, #456]	; (8008094 <HAL_RCC_OscConfig+0x4e8>)
 8007ecc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ece:	4a71      	ldr	r2, [pc, #452]	; (8008094 <HAL_RCC_OscConfig+0x4e8>)
 8007ed0:	f023 0304 	bic.w	r3, r3, #4
 8007ed4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	689b      	ldr	r3, [r3, #8]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d015      	beq.n	8007f0a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ede:	f7fa fbd3 	bl	8002688 <HAL_GetTick>
 8007ee2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007ee4:	e00a      	b.n	8007efc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007ee6:	f7fa fbcf 	bl	8002688 <HAL_GetTick>
 8007eea:	4602      	mov	r2, r0
 8007eec:	693b      	ldr	r3, [r7, #16]
 8007eee:	1ad3      	subs	r3, r2, r3
 8007ef0:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ef4:	4293      	cmp	r3, r2
 8007ef6:	d901      	bls.n	8007efc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8007ef8:	2303      	movs	r3, #3
 8007efa:	e0c5      	b.n	8008088 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007efc:	4b65      	ldr	r3, [pc, #404]	; (8008094 <HAL_RCC_OscConfig+0x4e8>)
 8007efe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f00:	f003 0302 	and.w	r3, r3, #2
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d0ee      	beq.n	8007ee6 <HAL_RCC_OscConfig+0x33a>
 8007f08:	e014      	b.n	8007f34 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007f0a:	f7fa fbbd 	bl	8002688 <HAL_GetTick>
 8007f0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007f10:	e00a      	b.n	8007f28 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007f12:	f7fa fbb9 	bl	8002688 <HAL_GetTick>
 8007f16:	4602      	mov	r2, r0
 8007f18:	693b      	ldr	r3, [r7, #16]
 8007f1a:	1ad3      	subs	r3, r2, r3
 8007f1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007f20:	4293      	cmp	r3, r2
 8007f22:	d901      	bls.n	8007f28 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8007f24:	2303      	movs	r3, #3
 8007f26:	e0af      	b.n	8008088 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007f28:	4b5a      	ldr	r3, [pc, #360]	; (8008094 <HAL_RCC_OscConfig+0x4e8>)
 8007f2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f2c:	f003 0302 	and.w	r3, r3, #2
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d1ee      	bne.n	8007f12 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007f34:	7dfb      	ldrb	r3, [r7, #23]
 8007f36:	2b01      	cmp	r3, #1
 8007f38:	d105      	bne.n	8007f46 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007f3a:	4b56      	ldr	r3, [pc, #344]	; (8008094 <HAL_RCC_OscConfig+0x4e8>)
 8007f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f3e:	4a55      	ldr	r2, [pc, #340]	; (8008094 <HAL_RCC_OscConfig+0x4e8>)
 8007f40:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007f44:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	699b      	ldr	r3, [r3, #24]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	f000 809b 	beq.w	8008086 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007f50:	4b50      	ldr	r3, [pc, #320]	; (8008094 <HAL_RCC_OscConfig+0x4e8>)
 8007f52:	689b      	ldr	r3, [r3, #8]
 8007f54:	f003 030c 	and.w	r3, r3, #12
 8007f58:	2b08      	cmp	r3, #8
 8007f5a:	d05c      	beq.n	8008016 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	699b      	ldr	r3, [r3, #24]
 8007f60:	2b02      	cmp	r3, #2
 8007f62:	d141      	bne.n	8007fe8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007f64:	4b4c      	ldr	r3, [pc, #304]	; (8008098 <HAL_RCC_OscConfig+0x4ec>)
 8007f66:	2200      	movs	r2, #0
 8007f68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f6a:	f7fa fb8d 	bl	8002688 <HAL_GetTick>
 8007f6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007f70:	e008      	b.n	8007f84 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007f72:	f7fa fb89 	bl	8002688 <HAL_GetTick>
 8007f76:	4602      	mov	r2, r0
 8007f78:	693b      	ldr	r3, [r7, #16]
 8007f7a:	1ad3      	subs	r3, r2, r3
 8007f7c:	2b02      	cmp	r3, #2
 8007f7e:	d901      	bls.n	8007f84 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8007f80:	2303      	movs	r3, #3
 8007f82:	e081      	b.n	8008088 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007f84:	4b43      	ldr	r3, [pc, #268]	; (8008094 <HAL_RCC_OscConfig+0x4e8>)
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d1f0      	bne.n	8007f72 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	69da      	ldr	r2, [r3, #28]
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	6a1b      	ldr	r3, [r3, #32]
 8007f98:	431a      	orrs	r2, r3
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f9e:	019b      	lsls	r3, r3, #6
 8007fa0:	431a      	orrs	r2, r3
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fa6:	085b      	lsrs	r3, r3, #1
 8007fa8:	3b01      	subs	r3, #1
 8007faa:	041b      	lsls	r3, r3, #16
 8007fac:	431a      	orrs	r2, r3
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fb2:	061b      	lsls	r3, r3, #24
 8007fb4:	4937      	ldr	r1, [pc, #220]	; (8008094 <HAL_RCC_OscConfig+0x4e8>)
 8007fb6:	4313      	orrs	r3, r2
 8007fb8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007fba:	4b37      	ldr	r3, [pc, #220]	; (8008098 <HAL_RCC_OscConfig+0x4ec>)
 8007fbc:	2201      	movs	r2, #1
 8007fbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007fc0:	f7fa fb62 	bl	8002688 <HAL_GetTick>
 8007fc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007fc6:	e008      	b.n	8007fda <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007fc8:	f7fa fb5e 	bl	8002688 <HAL_GetTick>
 8007fcc:	4602      	mov	r2, r0
 8007fce:	693b      	ldr	r3, [r7, #16]
 8007fd0:	1ad3      	subs	r3, r2, r3
 8007fd2:	2b02      	cmp	r3, #2
 8007fd4:	d901      	bls.n	8007fda <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8007fd6:	2303      	movs	r3, #3
 8007fd8:	e056      	b.n	8008088 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007fda:	4b2e      	ldr	r3, [pc, #184]	; (8008094 <HAL_RCC_OscConfig+0x4e8>)
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d0f0      	beq.n	8007fc8 <HAL_RCC_OscConfig+0x41c>
 8007fe6:	e04e      	b.n	8008086 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007fe8:	4b2b      	ldr	r3, [pc, #172]	; (8008098 <HAL_RCC_OscConfig+0x4ec>)
 8007fea:	2200      	movs	r2, #0
 8007fec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007fee:	f7fa fb4b 	bl	8002688 <HAL_GetTick>
 8007ff2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007ff4:	e008      	b.n	8008008 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007ff6:	f7fa fb47 	bl	8002688 <HAL_GetTick>
 8007ffa:	4602      	mov	r2, r0
 8007ffc:	693b      	ldr	r3, [r7, #16]
 8007ffe:	1ad3      	subs	r3, r2, r3
 8008000:	2b02      	cmp	r3, #2
 8008002:	d901      	bls.n	8008008 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8008004:	2303      	movs	r3, #3
 8008006:	e03f      	b.n	8008088 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008008:	4b22      	ldr	r3, [pc, #136]	; (8008094 <HAL_RCC_OscConfig+0x4e8>)
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008010:	2b00      	cmp	r3, #0
 8008012:	d1f0      	bne.n	8007ff6 <HAL_RCC_OscConfig+0x44a>
 8008014:	e037      	b.n	8008086 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	699b      	ldr	r3, [r3, #24]
 800801a:	2b01      	cmp	r3, #1
 800801c:	d101      	bne.n	8008022 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800801e:	2301      	movs	r3, #1
 8008020:	e032      	b.n	8008088 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008022:	4b1c      	ldr	r3, [pc, #112]	; (8008094 <HAL_RCC_OscConfig+0x4e8>)
 8008024:	685b      	ldr	r3, [r3, #4]
 8008026:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	699b      	ldr	r3, [r3, #24]
 800802c:	2b01      	cmp	r3, #1
 800802e:	d028      	beq.n	8008082 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800803a:	429a      	cmp	r2, r3
 800803c:	d121      	bne.n	8008082 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008048:	429a      	cmp	r2, r3
 800804a:	d11a      	bne.n	8008082 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800804c:	68fa      	ldr	r2, [r7, #12]
 800804e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008052:	4013      	ands	r3, r2
 8008054:	687a      	ldr	r2, [r7, #4]
 8008056:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008058:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800805a:	4293      	cmp	r3, r2
 800805c:	d111      	bne.n	8008082 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008068:	085b      	lsrs	r3, r3, #1
 800806a:	3b01      	subs	r3, #1
 800806c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800806e:	429a      	cmp	r2, r3
 8008070:	d107      	bne.n	8008082 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800807c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800807e:	429a      	cmp	r2, r3
 8008080:	d001      	beq.n	8008086 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8008082:	2301      	movs	r3, #1
 8008084:	e000      	b.n	8008088 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8008086:	2300      	movs	r3, #0
}
 8008088:	4618      	mov	r0, r3
 800808a:	3718      	adds	r7, #24
 800808c:	46bd      	mov	sp, r7
 800808e:	bd80      	pop	{r7, pc}
 8008090:	40007000 	.word	0x40007000
 8008094:	40023800 	.word	0x40023800
 8008098:	42470060 	.word	0x42470060

0800809c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800809c:	b580      	push	{r7, lr}
 800809e:	b084      	sub	sp, #16
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	6078      	str	r0, [r7, #4]
 80080a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d101      	bne.n	80080b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80080ac:	2301      	movs	r3, #1
 80080ae:	e0cc      	b.n	800824a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80080b0:	4b68      	ldr	r3, [pc, #416]	; (8008254 <HAL_RCC_ClockConfig+0x1b8>)
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f003 0307 	and.w	r3, r3, #7
 80080b8:	683a      	ldr	r2, [r7, #0]
 80080ba:	429a      	cmp	r2, r3
 80080bc:	d90c      	bls.n	80080d8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80080be:	4b65      	ldr	r3, [pc, #404]	; (8008254 <HAL_RCC_ClockConfig+0x1b8>)
 80080c0:	683a      	ldr	r2, [r7, #0]
 80080c2:	b2d2      	uxtb	r2, r2
 80080c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80080c6:	4b63      	ldr	r3, [pc, #396]	; (8008254 <HAL_RCC_ClockConfig+0x1b8>)
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	f003 0307 	and.w	r3, r3, #7
 80080ce:	683a      	ldr	r2, [r7, #0]
 80080d0:	429a      	cmp	r2, r3
 80080d2:	d001      	beq.n	80080d8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80080d4:	2301      	movs	r3, #1
 80080d6:	e0b8      	b.n	800824a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	f003 0302 	and.w	r3, r3, #2
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d020      	beq.n	8008126 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	f003 0304 	and.w	r3, r3, #4
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d005      	beq.n	80080fc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80080f0:	4b59      	ldr	r3, [pc, #356]	; (8008258 <HAL_RCC_ClockConfig+0x1bc>)
 80080f2:	689b      	ldr	r3, [r3, #8]
 80080f4:	4a58      	ldr	r2, [pc, #352]	; (8008258 <HAL_RCC_ClockConfig+0x1bc>)
 80080f6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80080fa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	f003 0308 	and.w	r3, r3, #8
 8008104:	2b00      	cmp	r3, #0
 8008106:	d005      	beq.n	8008114 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008108:	4b53      	ldr	r3, [pc, #332]	; (8008258 <HAL_RCC_ClockConfig+0x1bc>)
 800810a:	689b      	ldr	r3, [r3, #8]
 800810c:	4a52      	ldr	r2, [pc, #328]	; (8008258 <HAL_RCC_ClockConfig+0x1bc>)
 800810e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008112:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008114:	4b50      	ldr	r3, [pc, #320]	; (8008258 <HAL_RCC_ClockConfig+0x1bc>)
 8008116:	689b      	ldr	r3, [r3, #8]
 8008118:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	689b      	ldr	r3, [r3, #8]
 8008120:	494d      	ldr	r1, [pc, #308]	; (8008258 <HAL_RCC_ClockConfig+0x1bc>)
 8008122:	4313      	orrs	r3, r2
 8008124:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	f003 0301 	and.w	r3, r3, #1
 800812e:	2b00      	cmp	r3, #0
 8008130:	d044      	beq.n	80081bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	685b      	ldr	r3, [r3, #4]
 8008136:	2b01      	cmp	r3, #1
 8008138:	d107      	bne.n	800814a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800813a:	4b47      	ldr	r3, [pc, #284]	; (8008258 <HAL_RCC_ClockConfig+0x1bc>)
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008142:	2b00      	cmp	r3, #0
 8008144:	d119      	bne.n	800817a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008146:	2301      	movs	r3, #1
 8008148:	e07f      	b.n	800824a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	685b      	ldr	r3, [r3, #4]
 800814e:	2b02      	cmp	r3, #2
 8008150:	d003      	beq.n	800815a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008156:	2b03      	cmp	r3, #3
 8008158:	d107      	bne.n	800816a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800815a:	4b3f      	ldr	r3, [pc, #252]	; (8008258 <HAL_RCC_ClockConfig+0x1bc>)
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008162:	2b00      	cmp	r3, #0
 8008164:	d109      	bne.n	800817a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008166:	2301      	movs	r3, #1
 8008168:	e06f      	b.n	800824a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800816a:	4b3b      	ldr	r3, [pc, #236]	; (8008258 <HAL_RCC_ClockConfig+0x1bc>)
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	f003 0302 	and.w	r3, r3, #2
 8008172:	2b00      	cmp	r3, #0
 8008174:	d101      	bne.n	800817a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008176:	2301      	movs	r3, #1
 8008178:	e067      	b.n	800824a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800817a:	4b37      	ldr	r3, [pc, #220]	; (8008258 <HAL_RCC_ClockConfig+0x1bc>)
 800817c:	689b      	ldr	r3, [r3, #8]
 800817e:	f023 0203 	bic.w	r2, r3, #3
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	685b      	ldr	r3, [r3, #4]
 8008186:	4934      	ldr	r1, [pc, #208]	; (8008258 <HAL_RCC_ClockConfig+0x1bc>)
 8008188:	4313      	orrs	r3, r2
 800818a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800818c:	f7fa fa7c 	bl	8002688 <HAL_GetTick>
 8008190:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008192:	e00a      	b.n	80081aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008194:	f7fa fa78 	bl	8002688 <HAL_GetTick>
 8008198:	4602      	mov	r2, r0
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	1ad3      	subs	r3, r2, r3
 800819e:	f241 3288 	movw	r2, #5000	; 0x1388
 80081a2:	4293      	cmp	r3, r2
 80081a4:	d901      	bls.n	80081aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80081a6:	2303      	movs	r3, #3
 80081a8:	e04f      	b.n	800824a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80081aa:	4b2b      	ldr	r3, [pc, #172]	; (8008258 <HAL_RCC_ClockConfig+0x1bc>)
 80081ac:	689b      	ldr	r3, [r3, #8]
 80081ae:	f003 020c 	and.w	r2, r3, #12
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	685b      	ldr	r3, [r3, #4]
 80081b6:	009b      	lsls	r3, r3, #2
 80081b8:	429a      	cmp	r2, r3
 80081ba:	d1eb      	bne.n	8008194 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80081bc:	4b25      	ldr	r3, [pc, #148]	; (8008254 <HAL_RCC_ClockConfig+0x1b8>)
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	f003 0307 	and.w	r3, r3, #7
 80081c4:	683a      	ldr	r2, [r7, #0]
 80081c6:	429a      	cmp	r2, r3
 80081c8:	d20c      	bcs.n	80081e4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80081ca:	4b22      	ldr	r3, [pc, #136]	; (8008254 <HAL_RCC_ClockConfig+0x1b8>)
 80081cc:	683a      	ldr	r2, [r7, #0]
 80081ce:	b2d2      	uxtb	r2, r2
 80081d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80081d2:	4b20      	ldr	r3, [pc, #128]	; (8008254 <HAL_RCC_ClockConfig+0x1b8>)
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	f003 0307 	and.w	r3, r3, #7
 80081da:	683a      	ldr	r2, [r7, #0]
 80081dc:	429a      	cmp	r2, r3
 80081de:	d001      	beq.n	80081e4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80081e0:	2301      	movs	r3, #1
 80081e2:	e032      	b.n	800824a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	f003 0304 	and.w	r3, r3, #4
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d008      	beq.n	8008202 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80081f0:	4b19      	ldr	r3, [pc, #100]	; (8008258 <HAL_RCC_ClockConfig+0x1bc>)
 80081f2:	689b      	ldr	r3, [r3, #8]
 80081f4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	68db      	ldr	r3, [r3, #12]
 80081fc:	4916      	ldr	r1, [pc, #88]	; (8008258 <HAL_RCC_ClockConfig+0x1bc>)
 80081fe:	4313      	orrs	r3, r2
 8008200:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	f003 0308 	and.w	r3, r3, #8
 800820a:	2b00      	cmp	r3, #0
 800820c:	d009      	beq.n	8008222 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800820e:	4b12      	ldr	r3, [pc, #72]	; (8008258 <HAL_RCC_ClockConfig+0x1bc>)
 8008210:	689b      	ldr	r3, [r3, #8]
 8008212:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	691b      	ldr	r3, [r3, #16]
 800821a:	00db      	lsls	r3, r3, #3
 800821c:	490e      	ldr	r1, [pc, #56]	; (8008258 <HAL_RCC_ClockConfig+0x1bc>)
 800821e:	4313      	orrs	r3, r2
 8008220:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008222:	f000 f889 	bl	8008338 <HAL_RCC_GetSysClockFreq>
 8008226:	4602      	mov	r2, r0
 8008228:	4b0b      	ldr	r3, [pc, #44]	; (8008258 <HAL_RCC_ClockConfig+0x1bc>)
 800822a:	689b      	ldr	r3, [r3, #8]
 800822c:	091b      	lsrs	r3, r3, #4
 800822e:	f003 030f 	and.w	r3, r3, #15
 8008232:	490a      	ldr	r1, [pc, #40]	; (800825c <HAL_RCC_ClockConfig+0x1c0>)
 8008234:	5ccb      	ldrb	r3, [r1, r3]
 8008236:	fa22 f303 	lsr.w	r3, r2, r3
 800823a:	4a09      	ldr	r2, [pc, #36]	; (8008260 <HAL_RCC_ClockConfig+0x1c4>)
 800823c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800823e:	4b09      	ldr	r3, [pc, #36]	; (8008264 <HAL_RCC_ClockConfig+0x1c8>)
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	4618      	mov	r0, r3
 8008244:	f7fa f9dc 	bl	8002600 <HAL_InitTick>

  return HAL_OK;
 8008248:	2300      	movs	r3, #0
}
 800824a:	4618      	mov	r0, r3
 800824c:	3710      	adds	r7, #16
 800824e:	46bd      	mov	sp, r7
 8008250:	bd80      	pop	{r7, pc}
 8008252:	bf00      	nop
 8008254:	40023c00 	.word	0x40023c00
 8008258:	40023800 	.word	0x40023800
 800825c:	0801f20c 	.word	0x0801f20c
 8008260:	20000004 	.word	0x20000004
 8008264:	20000008 	.word	0x20000008

08008268 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8008268:	b580      	push	{r7, lr}
 800826a:	b08c      	sub	sp, #48	; 0x30
 800826c:	af00      	add	r7, sp, #0
 800826e:	60f8      	str	r0, [r7, #12]
 8008270:	60b9      	str	r1, [r7, #8]
 8008272:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d129      	bne.n	80082ce <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 800827a:	2300      	movs	r3, #0
 800827c:	61bb      	str	r3, [r7, #24]
 800827e:	4b2b      	ldr	r3, [pc, #172]	; (800832c <HAL_RCC_MCOConfig+0xc4>)
 8008280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008282:	4a2a      	ldr	r2, [pc, #168]	; (800832c <HAL_RCC_MCOConfig+0xc4>)
 8008284:	f043 0301 	orr.w	r3, r3, #1
 8008288:	6313      	str	r3, [r2, #48]	; 0x30
 800828a:	4b28      	ldr	r3, [pc, #160]	; (800832c <HAL_RCC_MCOConfig+0xc4>)
 800828c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800828e:	f003 0301 	and.w	r3, r3, #1
 8008292:	61bb      	str	r3, [r7, #24]
 8008294:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8008296:	f44f 7380 	mov.w	r3, #256	; 0x100
 800829a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800829c:	2302      	movs	r3, #2
 800829e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80082a0:	2303      	movs	r3, #3
 80082a2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80082a4:	2300      	movs	r3, #0
 80082a6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80082a8:	2300      	movs	r3, #0
 80082aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 80082ac:	f107 031c 	add.w	r3, r7, #28
 80082b0:	4619      	mov	r1, r3
 80082b2:	481f      	ldr	r0, [pc, #124]	; (8008330 <HAL_RCC_MCOConfig+0xc8>)
 80082b4:	f7fd fd3c 	bl	8005d30 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 80082b8:	4b1c      	ldr	r3, [pc, #112]	; (800832c <HAL_RCC_MCOConfig+0xc4>)
 80082ba:	689b      	ldr	r3, [r3, #8]
 80082bc:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 80082c0:	68b9      	ldr	r1, [r7, #8]
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	430b      	orrs	r3, r1
 80082c6:	4919      	ldr	r1, [pc, #100]	; (800832c <HAL_RCC_MCOConfig+0xc4>)
 80082c8:	4313      	orrs	r3, r2
 80082ca:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 80082cc:	e029      	b.n	8008322 <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 80082ce:	2300      	movs	r3, #0
 80082d0:	617b      	str	r3, [r7, #20]
 80082d2:	4b16      	ldr	r3, [pc, #88]	; (800832c <HAL_RCC_MCOConfig+0xc4>)
 80082d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082d6:	4a15      	ldr	r2, [pc, #84]	; (800832c <HAL_RCC_MCOConfig+0xc4>)
 80082d8:	f043 0304 	orr.w	r3, r3, #4
 80082dc:	6313      	str	r3, [r2, #48]	; 0x30
 80082de:	4b13      	ldr	r3, [pc, #76]	; (800832c <HAL_RCC_MCOConfig+0xc4>)
 80082e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082e2:	f003 0304 	and.w	r3, r3, #4
 80082e6:	617b      	str	r3, [r7, #20]
 80082e8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 80082ea:	f44f 7300 	mov.w	r3, #512	; 0x200
 80082ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80082f0:	2302      	movs	r3, #2
 80082f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80082f4:	2303      	movs	r3, #3
 80082f6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80082f8:	2300      	movs	r3, #0
 80082fa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80082fc:	2300      	movs	r3, #0
 80082fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8008300:	f107 031c 	add.w	r3, r7, #28
 8008304:	4619      	mov	r1, r3
 8008306:	480b      	ldr	r0, [pc, #44]	; (8008334 <HAL_RCC_MCOConfig+0xcc>)
 8008308:	f7fd fd12 	bl	8005d30 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 800830c:	4b07      	ldr	r3, [pc, #28]	; (800832c <HAL_RCC_MCOConfig+0xc4>)
 800830e:	689b      	ldr	r3, [r3, #8]
 8008310:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	00d9      	lsls	r1, r3, #3
 8008318:	68bb      	ldr	r3, [r7, #8]
 800831a:	430b      	orrs	r3, r1
 800831c:	4903      	ldr	r1, [pc, #12]	; (800832c <HAL_RCC_MCOConfig+0xc4>)
 800831e:	4313      	orrs	r3, r2
 8008320:	608b      	str	r3, [r1, #8]
}
 8008322:	bf00      	nop
 8008324:	3730      	adds	r7, #48	; 0x30
 8008326:	46bd      	mov	sp, r7
 8008328:	bd80      	pop	{r7, pc}
 800832a:	bf00      	nop
 800832c:	40023800 	.word	0x40023800
 8008330:	40020000 	.word	0x40020000
 8008334:	40020800 	.word	0x40020800

08008338 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008338:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800833c:	b084      	sub	sp, #16
 800833e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008340:	2300      	movs	r3, #0
 8008342:	607b      	str	r3, [r7, #4]
 8008344:	2300      	movs	r3, #0
 8008346:	60fb      	str	r3, [r7, #12]
 8008348:	2300      	movs	r3, #0
 800834a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800834c:	2300      	movs	r3, #0
 800834e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008350:	4b67      	ldr	r3, [pc, #412]	; (80084f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8008352:	689b      	ldr	r3, [r3, #8]
 8008354:	f003 030c 	and.w	r3, r3, #12
 8008358:	2b08      	cmp	r3, #8
 800835a:	d00d      	beq.n	8008378 <HAL_RCC_GetSysClockFreq+0x40>
 800835c:	2b08      	cmp	r3, #8
 800835e:	f200 80bd 	bhi.w	80084dc <HAL_RCC_GetSysClockFreq+0x1a4>
 8008362:	2b00      	cmp	r3, #0
 8008364:	d002      	beq.n	800836c <HAL_RCC_GetSysClockFreq+0x34>
 8008366:	2b04      	cmp	r3, #4
 8008368:	d003      	beq.n	8008372 <HAL_RCC_GetSysClockFreq+0x3a>
 800836a:	e0b7      	b.n	80084dc <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800836c:	4b61      	ldr	r3, [pc, #388]	; (80084f4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800836e:	60bb      	str	r3, [r7, #8]
       break;
 8008370:	e0b7      	b.n	80084e2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008372:	4b61      	ldr	r3, [pc, #388]	; (80084f8 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8008374:	60bb      	str	r3, [r7, #8]
      break;
 8008376:	e0b4      	b.n	80084e2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008378:	4b5d      	ldr	r3, [pc, #372]	; (80084f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800837a:	685b      	ldr	r3, [r3, #4]
 800837c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008380:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008382:	4b5b      	ldr	r3, [pc, #364]	; (80084f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8008384:	685b      	ldr	r3, [r3, #4]
 8008386:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800838a:	2b00      	cmp	r3, #0
 800838c:	d04d      	beq.n	800842a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800838e:	4b58      	ldr	r3, [pc, #352]	; (80084f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8008390:	685b      	ldr	r3, [r3, #4]
 8008392:	099b      	lsrs	r3, r3, #6
 8008394:	461a      	mov	r2, r3
 8008396:	f04f 0300 	mov.w	r3, #0
 800839a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800839e:	f04f 0100 	mov.w	r1, #0
 80083a2:	ea02 0800 	and.w	r8, r2, r0
 80083a6:	ea03 0901 	and.w	r9, r3, r1
 80083aa:	4640      	mov	r0, r8
 80083ac:	4649      	mov	r1, r9
 80083ae:	f04f 0200 	mov.w	r2, #0
 80083b2:	f04f 0300 	mov.w	r3, #0
 80083b6:	014b      	lsls	r3, r1, #5
 80083b8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80083bc:	0142      	lsls	r2, r0, #5
 80083be:	4610      	mov	r0, r2
 80083c0:	4619      	mov	r1, r3
 80083c2:	ebb0 0008 	subs.w	r0, r0, r8
 80083c6:	eb61 0109 	sbc.w	r1, r1, r9
 80083ca:	f04f 0200 	mov.w	r2, #0
 80083ce:	f04f 0300 	mov.w	r3, #0
 80083d2:	018b      	lsls	r3, r1, #6
 80083d4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80083d8:	0182      	lsls	r2, r0, #6
 80083da:	1a12      	subs	r2, r2, r0
 80083dc:	eb63 0301 	sbc.w	r3, r3, r1
 80083e0:	f04f 0000 	mov.w	r0, #0
 80083e4:	f04f 0100 	mov.w	r1, #0
 80083e8:	00d9      	lsls	r1, r3, #3
 80083ea:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80083ee:	00d0      	lsls	r0, r2, #3
 80083f0:	4602      	mov	r2, r0
 80083f2:	460b      	mov	r3, r1
 80083f4:	eb12 0208 	adds.w	r2, r2, r8
 80083f8:	eb43 0309 	adc.w	r3, r3, r9
 80083fc:	f04f 0000 	mov.w	r0, #0
 8008400:	f04f 0100 	mov.w	r1, #0
 8008404:	0259      	lsls	r1, r3, #9
 8008406:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800840a:	0250      	lsls	r0, r2, #9
 800840c:	4602      	mov	r2, r0
 800840e:	460b      	mov	r3, r1
 8008410:	4610      	mov	r0, r2
 8008412:	4619      	mov	r1, r3
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	461a      	mov	r2, r3
 8008418:	f04f 0300 	mov.w	r3, #0
 800841c:	f7f8 fbc4 	bl	8000ba8 <__aeabi_uldivmod>
 8008420:	4602      	mov	r2, r0
 8008422:	460b      	mov	r3, r1
 8008424:	4613      	mov	r3, r2
 8008426:	60fb      	str	r3, [r7, #12]
 8008428:	e04a      	b.n	80084c0 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800842a:	4b31      	ldr	r3, [pc, #196]	; (80084f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800842c:	685b      	ldr	r3, [r3, #4]
 800842e:	099b      	lsrs	r3, r3, #6
 8008430:	461a      	mov	r2, r3
 8008432:	f04f 0300 	mov.w	r3, #0
 8008436:	f240 10ff 	movw	r0, #511	; 0x1ff
 800843a:	f04f 0100 	mov.w	r1, #0
 800843e:	ea02 0400 	and.w	r4, r2, r0
 8008442:	ea03 0501 	and.w	r5, r3, r1
 8008446:	4620      	mov	r0, r4
 8008448:	4629      	mov	r1, r5
 800844a:	f04f 0200 	mov.w	r2, #0
 800844e:	f04f 0300 	mov.w	r3, #0
 8008452:	014b      	lsls	r3, r1, #5
 8008454:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8008458:	0142      	lsls	r2, r0, #5
 800845a:	4610      	mov	r0, r2
 800845c:	4619      	mov	r1, r3
 800845e:	1b00      	subs	r0, r0, r4
 8008460:	eb61 0105 	sbc.w	r1, r1, r5
 8008464:	f04f 0200 	mov.w	r2, #0
 8008468:	f04f 0300 	mov.w	r3, #0
 800846c:	018b      	lsls	r3, r1, #6
 800846e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8008472:	0182      	lsls	r2, r0, #6
 8008474:	1a12      	subs	r2, r2, r0
 8008476:	eb63 0301 	sbc.w	r3, r3, r1
 800847a:	f04f 0000 	mov.w	r0, #0
 800847e:	f04f 0100 	mov.w	r1, #0
 8008482:	00d9      	lsls	r1, r3, #3
 8008484:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008488:	00d0      	lsls	r0, r2, #3
 800848a:	4602      	mov	r2, r0
 800848c:	460b      	mov	r3, r1
 800848e:	1912      	adds	r2, r2, r4
 8008490:	eb45 0303 	adc.w	r3, r5, r3
 8008494:	f04f 0000 	mov.w	r0, #0
 8008498:	f04f 0100 	mov.w	r1, #0
 800849c:	0299      	lsls	r1, r3, #10
 800849e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80084a2:	0290      	lsls	r0, r2, #10
 80084a4:	4602      	mov	r2, r0
 80084a6:	460b      	mov	r3, r1
 80084a8:	4610      	mov	r0, r2
 80084aa:	4619      	mov	r1, r3
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	461a      	mov	r2, r3
 80084b0:	f04f 0300 	mov.w	r3, #0
 80084b4:	f7f8 fb78 	bl	8000ba8 <__aeabi_uldivmod>
 80084b8:	4602      	mov	r2, r0
 80084ba:	460b      	mov	r3, r1
 80084bc:	4613      	mov	r3, r2
 80084be:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80084c0:	4b0b      	ldr	r3, [pc, #44]	; (80084f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80084c2:	685b      	ldr	r3, [r3, #4]
 80084c4:	0c1b      	lsrs	r3, r3, #16
 80084c6:	f003 0303 	and.w	r3, r3, #3
 80084ca:	3301      	adds	r3, #1
 80084cc:	005b      	lsls	r3, r3, #1
 80084ce:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80084d0:	68fa      	ldr	r2, [r7, #12]
 80084d2:	683b      	ldr	r3, [r7, #0]
 80084d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80084d8:	60bb      	str	r3, [r7, #8]
      break;
 80084da:	e002      	b.n	80084e2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80084dc:	4b05      	ldr	r3, [pc, #20]	; (80084f4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80084de:	60bb      	str	r3, [r7, #8]
      break;
 80084e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80084e2:	68bb      	ldr	r3, [r7, #8]
}
 80084e4:	4618      	mov	r0, r3
 80084e6:	3710      	adds	r7, #16
 80084e8:	46bd      	mov	sp, r7
 80084ea:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80084ee:	bf00      	nop
 80084f0:	40023800 	.word	0x40023800
 80084f4:	00f42400 	.word	0x00f42400
 80084f8:	007a1200 	.word	0x007a1200

080084fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80084fc:	b480      	push	{r7}
 80084fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008500:	4b03      	ldr	r3, [pc, #12]	; (8008510 <HAL_RCC_GetHCLKFreq+0x14>)
 8008502:	681b      	ldr	r3, [r3, #0]
}
 8008504:	4618      	mov	r0, r3
 8008506:	46bd      	mov	sp, r7
 8008508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850c:	4770      	bx	lr
 800850e:	bf00      	nop
 8008510:	20000004 	.word	0x20000004

08008514 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008514:	b580      	push	{r7, lr}
 8008516:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008518:	f7ff fff0 	bl	80084fc <HAL_RCC_GetHCLKFreq>
 800851c:	4602      	mov	r2, r0
 800851e:	4b05      	ldr	r3, [pc, #20]	; (8008534 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008520:	689b      	ldr	r3, [r3, #8]
 8008522:	0a9b      	lsrs	r3, r3, #10
 8008524:	f003 0307 	and.w	r3, r3, #7
 8008528:	4903      	ldr	r1, [pc, #12]	; (8008538 <HAL_RCC_GetPCLK1Freq+0x24>)
 800852a:	5ccb      	ldrb	r3, [r1, r3]
 800852c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008530:	4618      	mov	r0, r3
 8008532:	bd80      	pop	{r7, pc}
 8008534:	40023800 	.word	0x40023800
 8008538:	0801f21c 	.word	0x0801f21c

0800853c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008540:	f7ff ffdc 	bl	80084fc <HAL_RCC_GetHCLKFreq>
 8008544:	4602      	mov	r2, r0
 8008546:	4b05      	ldr	r3, [pc, #20]	; (800855c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008548:	689b      	ldr	r3, [r3, #8]
 800854a:	0b5b      	lsrs	r3, r3, #13
 800854c:	f003 0307 	and.w	r3, r3, #7
 8008550:	4903      	ldr	r1, [pc, #12]	; (8008560 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008552:	5ccb      	ldrb	r3, [r1, r3]
 8008554:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008558:	4618      	mov	r0, r3
 800855a:	bd80      	pop	{r7, pc}
 800855c:	40023800 	.word	0x40023800
 8008560:	0801f21c 	.word	0x0801f21c

08008564 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8008564:	b580      	push	{r7, lr}
 8008566:	b084      	sub	sp, #16
 8008568:	af00      	add	r7, sp, #0
 800856a:	60f8      	str	r0, [r7, #12]
 800856c:	60b9      	str	r1, [r7, #8]
 800856e:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d101      	bne.n	800857a <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8008576:	2301      	movs	r3, #1
 8008578:	e034      	b.n	80085e4 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8008580:	b2db      	uxtb	r3, r3
 8008582:	2b00      	cmp	r3, #0
 8008584:	d106      	bne.n	8008594 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	2200      	movs	r2, #0
 800858a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800858e:	68f8      	ldr	r0, [r7, #12]
 8008590:	f7f9 fca0 	bl	8001ed4 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	681a      	ldr	r2, [r3, #0]
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	3308      	adds	r3, #8
 800859c:	4619      	mov	r1, r3
 800859e:	4610      	mov	r0, r2
 80085a0:	f000 ff8c 	bl	80094bc <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	6818      	ldr	r0, [r3, #0]
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	689b      	ldr	r3, [r3, #8]
 80085ac:	461a      	mov	r2, r3
 80085ae:	68b9      	ldr	r1, [r7, #8]
 80085b0:	f000 ffd6 	bl	8009560 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	6858      	ldr	r0, [r3, #4]
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	689a      	ldr	r2, [r3, #8]
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085c0:	6879      	ldr	r1, [r7, #4]
 80085c2:	f001 f80b 	bl	80095dc <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	68fa      	ldr	r2, [r7, #12]
 80085cc:	6892      	ldr	r2, [r2, #8]
 80085ce:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	68fa      	ldr	r2, [r7, #12]
 80085d8:	6892      	ldr	r2, [r2, #8]
 80085da:	f041 0101 	orr.w	r1, r1, #1
 80085de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 80085e2:	2300      	movs	r3, #0
}
 80085e4:	4618      	mov	r0, r3
 80085e6:	3710      	adds	r7, #16
 80085e8:	46bd      	mov	sp, r7
 80085ea:	bd80      	pop	{r7, pc}

080085ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80085ec:	b580      	push	{r7, lr}
 80085ee:	b082      	sub	sp, #8
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d101      	bne.n	80085fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80085fa:	2301      	movs	r3, #1
 80085fc:	e03f      	b.n	800867e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008604:	b2db      	uxtb	r3, r3
 8008606:	2b00      	cmp	r3, #0
 8008608:	d106      	bne.n	8008618 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	2200      	movs	r2, #0
 800860e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008612:	6878      	ldr	r0, [r7, #4]
 8008614:	f7f9 fb7e 	bl	8001d14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2224      	movs	r2, #36	; 0x24
 800861c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	68da      	ldr	r2, [r3, #12]
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800862e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008630:	6878      	ldr	r0, [r7, #4]
 8008632:	f000 fd7b 	bl	800912c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	691a      	ldr	r2, [r3, #16]
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008644:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	695a      	ldr	r2, [r3, #20]
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008654:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	68da      	ldr	r2, [r3, #12]
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008664:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2200      	movs	r2, #0
 800866a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2220      	movs	r2, #32
 8008670:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2220      	movs	r2, #32
 8008678:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800867c:	2300      	movs	r3, #0
}
 800867e:	4618      	mov	r0, r3
 8008680:	3708      	adds	r7, #8
 8008682:	46bd      	mov	sp, r7
 8008684:	bd80      	pop	{r7, pc}

08008686 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008686:	b580      	push	{r7, lr}
 8008688:	b08a      	sub	sp, #40	; 0x28
 800868a:	af02      	add	r7, sp, #8
 800868c:	60f8      	str	r0, [r7, #12]
 800868e:	60b9      	str	r1, [r7, #8]
 8008690:	603b      	str	r3, [r7, #0]
 8008692:	4613      	mov	r3, r2
 8008694:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008696:	2300      	movs	r3, #0
 8008698:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086a0:	b2db      	uxtb	r3, r3
 80086a2:	2b20      	cmp	r3, #32
 80086a4:	d17c      	bne.n	80087a0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80086a6:	68bb      	ldr	r3, [r7, #8]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d002      	beq.n	80086b2 <HAL_UART_Transmit+0x2c>
 80086ac:	88fb      	ldrh	r3, [r7, #6]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d101      	bne.n	80086b6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80086b2:	2301      	movs	r3, #1
 80086b4:	e075      	b.n	80087a2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80086bc:	2b01      	cmp	r3, #1
 80086be:	d101      	bne.n	80086c4 <HAL_UART_Transmit+0x3e>
 80086c0:	2302      	movs	r3, #2
 80086c2:	e06e      	b.n	80087a2 <HAL_UART_Transmit+0x11c>
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	2201      	movs	r2, #1
 80086c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	2200      	movs	r2, #0
 80086d0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	2221      	movs	r2, #33	; 0x21
 80086d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80086da:	f7f9 ffd5 	bl	8002688 <HAL_GetTick>
 80086de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	88fa      	ldrh	r2, [r7, #6]
 80086e4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	88fa      	ldrh	r2, [r7, #6]
 80086ea:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	689b      	ldr	r3, [r3, #8]
 80086f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80086f4:	d108      	bne.n	8008708 <HAL_UART_Transmit+0x82>
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	691b      	ldr	r3, [r3, #16]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d104      	bne.n	8008708 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80086fe:	2300      	movs	r3, #0
 8008700:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008702:	68bb      	ldr	r3, [r7, #8]
 8008704:	61bb      	str	r3, [r7, #24]
 8008706:	e003      	b.n	8008710 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008708:	68bb      	ldr	r3, [r7, #8]
 800870a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800870c:	2300      	movs	r3, #0
 800870e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	2200      	movs	r2, #0
 8008714:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8008718:	e02a      	b.n	8008770 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800871a:	683b      	ldr	r3, [r7, #0]
 800871c:	9300      	str	r3, [sp, #0]
 800871e:	697b      	ldr	r3, [r7, #20]
 8008720:	2200      	movs	r2, #0
 8008722:	2180      	movs	r1, #128	; 0x80
 8008724:	68f8      	ldr	r0, [r7, #12]
 8008726:	f000 faf9 	bl	8008d1c <UART_WaitOnFlagUntilTimeout>
 800872a:	4603      	mov	r3, r0
 800872c:	2b00      	cmp	r3, #0
 800872e:	d001      	beq.n	8008734 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8008730:	2303      	movs	r3, #3
 8008732:	e036      	b.n	80087a2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008734:	69fb      	ldr	r3, [r7, #28]
 8008736:	2b00      	cmp	r3, #0
 8008738:	d10b      	bne.n	8008752 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800873a:	69bb      	ldr	r3, [r7, #24]
 800873c:	881b      	ldrh	r3, [r3, #0]
 800873e:	461a      	mov	r2, r3
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008748:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800874a:	69bb      	ldr	r3, [r7, #24]
 800874c:	3302      	adds	r3, #2
 800874e:	61bb      	str	r3, [r7, #24]
 8008750:	e007      	b.n	8008762 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008752:	69fb      	ldr	r3, [r7, #28]
 8008754:	781a      	ldrb	r2, [r3, #0]
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800875c:	69fb      	ldr	r3, [r7, #28]
 800875e:	3301      	adds	r3, #1
 8008760:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008766:	b29b      	uxth	r3, r3
 8008768:	3b01      	subs	r3, #1
 800876a:	b29a      	uxth	r2, r3
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008774:	b29b      	uxth	r3, r3
 8008776:	2b00      	cmp	r3, #0
 8008778:	d1cf      	bne.n	800871a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800877a:	683b      	ldr	r3, [r7, #0]
 800877c:	9300      	str	r3, [sp, #0]
 800877e:	697b      	ldr	r3, [r7, #20]
 8008780:	2200      	movs	r2, #0
 8008782:	2140      	movs	r1, #64	; 0x40
 8008784:	68f8      	ldr	r0, [r7, #12]
 8008786:	f000 fac9 	bl	8008d1c <UART_WaitOnFlagUntilTimeout>
 800878a:	4603      	mov	r3, r0
 800878c:	2b00      	cmp	r3, #0
 800878e:	d001      	beq.n	8008794 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008790:	2303      	movs	r3, #3
 8008792:	e006      	b.n	80087a2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	2220      	movs	r2, #32
 8008798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800879c:	2300      	movs	r3, #0
 800879e:	e000      	b.n	80087a2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80087a0:	2302      	movs	r3, #2
  }
}
 80087a2:	4618      	mov	r0, r3
 80087a4:	3720      	adds	r7, #32
 80087a6:	46bd      	mov	sp, r7
 80087a8:	bd80      	pop	{r7, pc}
	...

080087ac <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80087ac:	b580      	push	{r7, lr}
 80087ae:	b0ba      	sub	sp, #232	; 0xe8
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	68db      	ldr	r3, [r3, #12]
 80087c4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	695b      	ldr	r3, [r3, #20]
 80087ce:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80087d2:	2300      	movs	r3, #0
 80087d4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80087d8:	2300      	movs	r3, #0
 80087da:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80087de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80087e2:	f003 030f 	and.w	r3, r3, #15
 80087e6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80087ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d10f      	bne.n	8008812 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80087f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80087f6:	f003 0320 	and.w	r3, r3, #32
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d009      	beq.n	8008812 <HAL_UART_IRQHandler+0x66>
 80087fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008802:	f003 0320 	and.w	r3, r3, #32
 8008806:	2b00      	cmp	r3, #0
 8008808:	d003      	beq.n	8008812 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800880a:	6878      	ldr	r0, [r7, #4]
 800880c:	f000 fbd3 	bl	8008fb6 <UART_Receive_IT>
      return;
 8008810:	e256      	b.n	8008cc0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008812:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008816:	2b00      	cmp	r3, #0
 8008818:	f000 80de 	beq.w	80089d8 <HAL_UART_IRQHandler+0x22c>
 800881c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008820:	f003 0301 	and.w	r3, r3, #1
 8008824:	2b00      	cmp	r3, #0
 8008826:	d106      	bne.n	8008836 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008828:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800882c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008830:	2b00      	cmp	r3, #0
 8008832:	f000 80d1 	beq.w	80089d8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008836:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800883a:	f003 0301 	and.w	r3, r3, #1
 800883e:	2b00      	cmp	r3, #0
 8008840:	d00b      	beq.n	800885a <HAL_UART_IRQHandler+0xae>
 8008842:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008846:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800884a:	2b00      	cmp	r3, #0
 800884c:	d005      	beq.n	800885a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008852:	f043 0201 	orr.w	r2, r3, #1
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800885a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800885e:	f003 0304 	and.w	r3, r3, #4
 8008862:	2b00      	cmp	r3, #0
 8008864:	d00b      	beq.n	800887e <HAL_UART_IRQHandler+0xd2>
 8008866:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800886a:	f003 0301 	and.w	r3, r3, #1
 800886e:	2b00      	cmp	r3, #0
 8008870:	d005      	beq.n	800887e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008876:	f043 0202 	orr.w	r2, r3, #2
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800887e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008882:	f003 0302 	and.w	r3, r3, #2
 8008886:	2b00      	cmp	r3, #0
 8008888:	d00b      	beq.n	80088a2 <HAL_UART_IRQHandler+0xf6>
 800888a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800888e:	f003 0301 	and.w	r3, r3, #1
 8008892:	2b00      	cmp	r3, #0
 8008894:	d005      	beq.n	80088a2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800889a:	f043 0204 	orr.w	r2, r3, #4
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80088a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80088a6:	f003 0308 	and.w	r3, r3, #8
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d011      	beq.n	80088d2 <HAL_UART_IRQHandler+0x126>
 80088ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80088b2:	f003 0320 	and.w	r3, r3, #32
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d105      	bne.n	80088c6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80088ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80088be:	f003 0301 	and.w	r3, r3, #1
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d005      	beq.n	80088d2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088ca:	f043 0208 	orr.w	r2, r3, #8
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	f000 81ed 	beq.w	8008cb6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80088dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80088e0:	f003 0320 	and.w	r3, r3, #32
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d008      	beq.n	80088fa <HAL_UART_IRQHandler+0x14e>
 80088e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80088ec:	f003 0320 	and.w	r3, r3, #32
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d002      	beq.n	80088fa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80088f4:	6878      	ldr	r0, [r7, #4]
 80088f6:	f000 fb5e 	bl	8008fb6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	695b      	ldr	r3, [r3, #20]
 8008900:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008904:	2b40      	cmp	r3, #64	; 0x40
 8008906:	bf0c      	ite	eq
 8008908:	2301      	moveq	r3, #1
 800890a:	2300      	movne	r3, #0
 800890c:	b2db      	uxtb	r3, r3
 800890e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008916:	f003 0308 	and.w	r3, r3, #8
 800891a:	2b00      	cmp	r3, #0
 800891c:	d103      	bne.n	8008926 <HAL_UART_IRQHandler+0x17a>
 800891e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008922:	2b00      	cmp	r3, #0
 8008924:	d04f      	beq.n	80089c6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	f000 fa66 	bl	8008df8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	695b      	ldr	r3, [r3, #20]
 8008932:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008936:	2b40      	cmp	r3, #64	; 0x40
 8008938:	d141      	bne.n	80089be <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	3314      	adds	r3, #20
 8008940:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008944:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008948:	e853 3f00 	ldrex	r3, [r3]
 800894c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008950:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008954:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008958:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	3314      	adds	r3, #20
 8008962:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008966:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800896a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800896e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008972:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008976:	e841 2300 	strex	r3, r2, [r1]
 800897a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800897e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008982:	2b00      	cmp	r3, #0
 8008984:	d1d9      	bne.n	800893a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800898a:	2b00      	cmp	r3, #0
 800898c:	d013      	beq.n	80089b6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008992:	4a7d      	ldr	r2, [pc, #500]	; (8008b88 <HAL_UART_IRQHandler+0x3dc>)
 8008994:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800899a:	4618      	mov	r0, r3
 800899c:	f7fa fc08 	bl	80031b0 <HAL_DMA_Abort_IT>
 80089a0:	4603      	mov	r3, r0
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d016      	beq.n	80089d4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80089ac:	687a      	ldr	r2, [r7, #4]
 80089ae:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80089b0:	4610      	mov	r0, r2
 80089b2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089b4:	e00e      	b.n	80089d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80089b6:	6878      	ldr	r0, [r7, #4]
 80089b8:	f000 f99a 	bl	8008cf0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089bc:	e00a      	b.n	80089d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80089be:	6878      	ldr	r0, [r7, #4]
 80089c0:	f000 f996 	bl	8008cf0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089c4:	e006      	b.n	80089d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80089c6:	6878      	ldr	r0, [r7, #4]
 80089c8:	f000 f992 	bl	8008cf0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	2200      	movs	r2, #0
 80089d0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80089d2:	e170      	b.n	8008cb6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089d4:	bf00      	nop
    return;
 80089d6:	e16e      	b.n	8008cb6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089dc:	2b01      	cmp	r3, #1
 80089de:	f040 814a 	bne.w	8008c76 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80089e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80089e6:	f003 0310 	and.w	r3, r3, #16
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	f000 8143 	beq.w	8008c76 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80089f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80089f4:	f003 0310 	and.w	r3, r3, #16
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	f000 813c 	beq.w	8008c76 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80089fe:	2300      	movs	r3, #0
 8008a00:	60bb      	str	r3, [r7, #8]
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	60bb      	str	r3, [r7, #8]
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	685b      	ldr	r3, [r3, #4]
 8008a10:	60bb      	str	r3, [r7, #8]
 8008a12:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	695b      	ldr	r3, [r3, #20]
 8008a1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a1e:	2b40      	cmp	r3, #64	; 0x40
 8008a20:	f040 80b4 	bne.w	8008b8c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	685b      	ldr	r3, [r3, #4]
 8008a2c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008a30:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	f000 8140 	beq.w	8008cba <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008a3e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008a42:	429a      	cmp	r2, r3
 8008a44:	f080 8139 	bcs.w	8008cba <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008a4e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a54:	69db      	ldr	r3, [r3, #28]
 8008a56:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008a5a:	f000 8088 	beq.w	8008b6e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	330c      	adds	r3, #12
 8008a64:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a68:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008a6c:	e853 3f00 	ldrex	r3, [r3]
 8008a70:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008a74:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008a78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008a7c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	330c      	adds	r3, #12
 8008a86:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008a8a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008a8e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a92:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008a96:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008a9a:	e841 2300 	strex	r3, r2, [r1]
 8008a9e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008aa2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d1d9      	bne.n	8008a5e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	3314      	adds	r3, #20
 8008ab0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ab2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008ab4:	e853 3f00 	ldrex	r3, [r3]
 8008ab8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008aba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008abc:	f023 0301 	bic.w	r3, r3, #1
 8008ac0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	3314      	adds	r3, #20
 8008aca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008ace:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008ad2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ad4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008ad6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008ada:	e841 2300 	strex	r3, r2, [r1]
 8008ade:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008ae0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d1e1      	bne.n	8008aaa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	3314      	adds	r3, #20
 8008aec:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008af0:	e853 3f00 	ldrex	r3, [r3]
 8008af4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008af6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008af8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008afc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	3314      	adds	r3, #20
 8008b06:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008b0a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008b0c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b0e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008b10:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008b12:	e841 2300 	strex	r3, r2, [r1]
 8008b16:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008b18:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d1e3      	bne.n	8008ae6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2220      	movs	r2, #32
 8008b22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	2200      	movs	r2, #0
 8008b2a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	330c      	adds	r3, #12
 8008b32:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b36:	e853 3f00 	ldrex	r3, [r3]
 8008b3a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008b3c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008b3e:	f023 0310 	bic.w	r3, r3, #16
 8008b42:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	330c      	adds	r3, #12
 8008b4c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008b50:	65ba      	str	r2, [r7, #88]	; 0x58
 8008b52:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b54:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008b56:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008b58:	e841 2300 	strex	r3, r2, [r1]
 8008b5c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008b5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d1e3      	bne.n	8008b2c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b68:	4618      	mov	r0, r3
 8008b6a:	f7fa fab1 	bl	80030d0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008b76:	b29b      	uxth	r3, r3
 8008b78:	1ad3      	subs	r3, r2, r3
 8008b7a:	b29b      	uxth	r3, r3
 8008b7c:	4619      	mov	r1, r3
 8008b7e:	6878      	ldr	r0, [r7, #4]
 8008b80:	f000 f8c0 	bl	8008d04 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008b84:	e099      	b.n	8008cba <HAL_UART_IRQHandler+0x50e>
 8008b86:	bf00      	nop
 8008b88:	08008ebf 	.word	0x08008ebf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008b94:	b29b      	uxth	r3, r3
 8008b96:	1ad3      	subs	r3, r2, r3
 8008b98:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008ba0:	b29b      	uxth	r3, r3
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	f000 808b 	beq.w	8008cbe <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008ba8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	f000 8086 	beq.w	8008cbe <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	330c      	adds	r3, #12
 8008bb8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bbc:	e853 3f00 	ldrex	r3, [r3]
 8008bc0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008bc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008bc4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008bc8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	330c      	adds	r3, #12
 8008bd2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008bd6:	647a      	str	r2, [r7, #68]	; 0x44
 8008bd8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bda:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008bdc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008bde:	e841 2300 	strex	r3, r2, [r1]
 8008be2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008be4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d1e3      	bne.n	8008bb2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	3314      	adds	r3, #20
 8008bf0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bf4:	e853 3f00 	ldrex	r3, [r3]
 8008bf8:	623b      	str	r3, [r7, #32]
   return(result);
 8008bfa:	6a3b      	ldr	r3, [r7, #32]
 8008bfc:	f023 0301 	bic.w	r3, r3, #1
 8008c00:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	3314      	adds	r3, #20
 8008c0a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008c0e:	633a      	str	r2, [r7, #48]	; 0x30
 8008c10:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c12:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008c14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c16:	e841 2300 	strex	r3, r2, [r1]
 8008c1a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008c1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d1e3      	bne.n	8008bea <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2220      	movs	r2, #32
 8008c26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	330c      	adds	r3, #12
 8008c36:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c38:	693b      	ldr	r3, [r7, #16]
 8008c3a:	e853 3f00 	ldrex	r3, [r3]
 8008c3e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	f023 0310 	bic.w	r3, r3, #16
 8008c46:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	330c      	adds	r3, #12
 8008c50:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008c54:	61fa      	str	r2, [r7, #28]
 8008c56:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c58:	69b9      	ldr	r1, [r7, #24]
 8008c5a:	69fa      	ldr	r2, [r7, #28]
 8008c5c:	e841 2300 	strex	r3, r2, [r1]
 8008c60:	617b      	str	r3, [r7, #20]
   return(result);
 8008c62:	697b      	ldr	r3, [r7, #20]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d1e3      	bne.n	8008c30 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008c68:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008c6c:	4619      	mov	r1, r3
 8008c6e:	6878      	ldr	r0, [r7, #4]
 8008c70:	f000 f848 	bl	8008d04 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008c74:	e023      	b.n	8008cbe <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008c76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d009      	beq.n	8008c96 <HAL_UART_IRQHandler+0x4ea>
 8008c82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008c86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d003      	beq.n	8008c96 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008c8e:	6878      	ldr	r0, [r7, #4]
 8008c90:	f000 f929 	bl	8008ee6 <UART_Transmit_IT>
    return;
 8008c94:	e014      	b.n	8008cc0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008c96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d00e      	beq.n	8008cc0 <HAL_UART_IRQHandler+0x514>
 8008ca2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008ca6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d008      	beq.n	8008cc0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008cae:	6878      	ldr	r0, [r7, #4]
 8008cb0:	f000 f969 	bl	8008f86 <UART_EndTransmit_IT>
    return;
 8008cb4:	e004      	b.n	8008cc0 <HAL_UART_IRQHandler+0x514>
    return;
 8008cb6:	bf00      	nop
 8008cb8:	e002      	b.n	8008cc0 <HAL_UART_IRQHandler+0x514>
      return;
 8008cba:	bf00      	nop
 8008cbc:	e000      	b.n	8008cc0 <HAL_UART_IRQHandler+0x514>
      return;
 8008cbe:	bf00      	nop
  }
}
 8008cc0:	37e8      	adds	r7, #232	; 0xe8
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	bd80      	pop	{r7, pc}
 8008cc6:	bf00      	nop

08008cc8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008cc8:	b480      	push	{r7}
 8008cca:	b083      	sub	sp, #12
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008cd0:	bf00      	nop
 8008cd2:	370c      	adds	r7, #12
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cda:	4770      	bx	lr

08008cdc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008cdc:	b480      	push	{r7}
 8008cde:	b083      	sub	sp, #12
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008ce4:	bf00      	nop
 8008ce6:	370c      	adds	r7, #12
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cee:	4770      	bx	lr

08008cf0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008cf0:	b480      	push	{r7}
 8008cf2:	b083      	sub	sp, #12
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008cf8:	bf00      	nop
 8008cfa:	370c      	adds	r7, #12
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d02:	4770      	bx	lr

08008d04 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008d04:	b480      	push	{r7}
 8008d06:	b083      	sub	sp, #12
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	6078      	str	r0, [r7, #4]
 8008d0c:	460b      	mov	r3, r1
 8008d0e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008d10:	bf00      	nop
 8008d12:	370c      	adds	r7, #12
 8008d14:	46bd      	mov	sp, r7
 8008d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1a:	4770      	bx	lr

08008d1c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	b090      	sub	sp, #64	; 0x40
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	60f8      	str	r0, [r7, #12]
 8008d24:	60b9      	str	r1, [r7, #8]
 8008d26:	603b      	str	r3, [r7, #0]
 8008d28:	4613      	mov	r3, r2
 8008d2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d2c:	e050      	b.n	8008dd0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008d30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d34:	d04c      	beq.n	8008dd0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008d36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d007      	beq.n	8008d4c <UART_WaitOnFlagUntilTimeout+0x30>
 8008d3c:	f7f9 fca4 	bl	8002688 <HAL_GetTick>
 8008d40:	4602      	mov	r2, r0
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	1ad3      	subs	r3, r2, r3
 8008d46:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008d48:	429a      	cmp	r2, r3
 8008d4a:	d241      	bcs.n	8008dd0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	330c      	adds	r3, #12
 8008d52:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d56:	e853 3f00 	ldrex	r3, [r3]
 8008d5a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d5e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008d62:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	330c      	adds	r3, #12
 8008d6a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008d6c:	637a      	str	r2, [r7, #52]	; 0x34
 8008d6e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d70:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008d72:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008d74:	e841 2300 	strex	r3, r2, [r1]
 8008d78:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008d7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d1e5      	bne.n	8008d4c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	3314      	adds	r3, #20
 8008d86:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d88:	697b      	ldr	r3, [r7, #20]
 8008d8a:	e853 3f00 	ldrex	r3, [r3]
 8008d8e:	613b      	str	r3, [r7, #16]
   return(result);
 8008d90:	693b      	ldr	r3, [r7, #16]
 8008d92:	f023 0301 	bic.w	r3, r3, #1
 8008d96:	63bb      	str	r3, [r7, #56]	; 0x38
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	3314      	adds	r3, #20
 8008d9e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008da0:	623a      	str	r2, [r7, #32]
 8008da2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008da4:	69f9      	ldr	r1, [r7, #28]
 8008da6:	6a3a      	ldr	r2, [r7, #32]
 8008da8:	e841 2300 	strex	r3, r2, [r1]
 8008dac:	61bb      	str	r3, [r7, #24]
   return(result);
 8008dae:	69bb      	ldr	r3, [r7, #24]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d1e5      	bne.n	8008d80 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	2220      	movs	r2, #32
 8008db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	2220      	movs	r2, #32
 8008dc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	2200      	movs	r2, #0
 8008dc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008dcc:	2303      	movs	r3, #3
 8008dce:	e00f      	b.n	8008df0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	681a      	ldr	r2, [r3, #0]
 8008dd6:	68bb      	ldr	r3, [r7, #8]
 8008dd8:	4013      	ands	r3, r2
 8008dda:	68ba      	ldr	r2, [r7, #8]
 8008ddc:	429a      	cmp	r2, r3
 8008dde:	bf0c      	ite	eq
 8008de0:	2301      	moveq	r3, #1
 8008de2:	2300      	movne	r3, #0
 8008de4:	b2db      	uxtb	r3, r3
 8008de6:	461a      	mov	r2, r3
 8008de8:	79fb      	ldrb	r3, [r7, #7]
 8008dea:	429a      	cmp	r2, r3
 8008dec:	d09f      	beq.n	8008d2e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008dee:	2300      	movs	r3, #0
}
 8008df0:	4618      	mov	r0, r3
 8008df2:	3740      	adds	r7, #64	; 0x40
 8008df4:	46bd      	mov	sp, r7
 8008df6:	bd80      	pop	{r7, pc}

08008df8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008df8:	b480      	push	{r7}
 8008dfa:	b095      	sub	sp, #84	; 0x54
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	330c      	adds	r3, #12
 8008e06:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e0a:	e853 3f00 	ldrex	r3, [r3]
 8008e0e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008e10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e12:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008e16:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	330c      	adds	r3, #12
 8008e1e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008e20:	643a      	str	r2, [r7, #64]	; 0x40
 8008e22:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e24:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008e26:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008e28:	e841 2300 	strex	r3, r2, [r1]
 8008e2c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008e2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d1e5      	bne.n	8008e00 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	3314      	adds	r3, #20
 8008e3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e3c:	6a3b      	ldr	r3, [r7, #32]
 8008e3e:	e853 3f00 	ldrex	r3, [r3]
 8008e42:	61fb      	str	r3, [r7, #28]
   return(result);
 8008e44:	69fb      	ldr	r3, [r7, #28]
 8008e46:	f023 0301 	bic.w	r3, r3, #1
 8008e4a:	64bb      	str	r3, [r7, #72]	; 0x48
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	3314      	adds	r3, #20
 8008e52:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008e54:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008e56:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e58:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008e5a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008e5c:	e841 2300 	strex	r3, r2, [r1]
 8008e60:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d1e5      	bne.n	8008e34 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e6c:	2b01      	cmp	r3, #1
 8008e6e:	d119      	bne.n	8008ea4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	330c      	adds	r3, #12
 8008e76:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	e853 3f00 	ldrex	r3, [r3]
 8008e7e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008e80:	68bb      	ldr	r3, [r7, #8]
 8008e82:	f023 0310 	bic.w	r3, r3, #16
 8008e86:	647b      	str	r3, [r7, #68]	; 0x44
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	330c      	adds	r3, #12
 8008e8e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008e90:	61ba      	str	r2, [r7, #24]
 8008e92:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e94:	6979      	ldr	r1, [r7, #20]
 8008e96:	69ba      	ldr	r2, [r7, #24]
 8008e98:	e841 2300 	strex	r3, r2, [r1]
 8008e9c:	613b      	str	r3, [r7, #16]
   return(result);
 8008e9e:	693b      	ldr	r3, [r7, #16]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d1e5      	bne.n	8008e70 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	2220      	movs	r2, #32
 8008ea8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	2200      	movs	r2, #0
 8008eb0:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008eb2:	bf00      	nop
 8008eb4:	3754      	adds	r7, #84	; 0x54
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ebc:	4770      	bx	lr

08008ebe <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008ebe:	b580      	push	{r7, lr}
 8008ec0:	b084      	sub	sp, #16
 8008ec2:	af00      	add	r7, sp, #0
 8008ec4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008eca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	2200      	movs	r2, #0
 8008ed0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008ed8:	68f8      	ldr	r0, [r7, #12]
 8008eda:	f7ff ff09 	bl	8008cf0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008ede:	bf00      	nop
 8008ee0:	3710      	adds	r7, #16
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	bd80      	pop	{r7, pc}

08008ee6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008ee6:	b480      	push	{r7}
 8008ee8:	b085      	sub	sp, #20
 8008eea:	af00      	add	r7, sp, #0
 8008eec:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ef4:	b2db      	uxtb	r3, r3
 8008ef6:	2b21      	cmp	r3, #33	; 0x21
 8008ef8:	d13e      	bne.n	8008f78 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	689b      	ldr	r3, [r3, #8]
 8008efe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f02:	d114      	bne.n	8008f2e <UART_Transmit_IT+0x48>
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	691b      	ldr	r3, [r3, #16]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d110      	bne.n	8008f2e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	6a1b      	ldr	r3, [r3, #32]
 8008f10:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	881b      	ldrh	r3, [r3, #0]
 8008f16:	461a      	mov	r2, r3
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008f20:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	6a1b      	ldr	r3, [r3, #32]
 8008f26:	1c9a      	adds	r2, r3, #2
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	621a      	str	r2, [r3, #32]
 8008f2c:	e008      	b.n	8008f40 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	6a1b      	ldr	r3, [r3, #32]
 8008f32:	1c59      	adds	r1, r3, #1
 8008f34:	687a      	ldr	r2, [r7, #4]
 8008f36:	6211      	str	r1, [r2, #32]
 8008f38:	781a      	ldrb	r2, [r3, #0]
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008f44:	b29b      	uxth	r3, r3
 8008f46:	3b01      	subs	r3, #1
 8008f48:	b29b      	uxth	r3, r3
 8008f4a:	687a      	ldr	r2, [r7, #4]
 8008f4c:	4619      	mov	r1, r3
 8008f4e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d10f      	bne.n	8008f74 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	68da      	ldr	r2, [r3, #12]
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008f62:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	68da      	ldr	r2, [r3, #12]
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008f72:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008f74:	2300      	movs	r3, #0
 8008f76:	e000      	b.n	8008f7a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008f78:	2302      	movs	r3, #2
  }
}
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	3714      	adds	r7, #20
 8008f7e:	46bd      	mov	sp, r7
 8008f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f84:	4770      	bx	lr

08008f86 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008f86:	b580      	push	{r7, lr}
 8008f88:	b082      	sub	sp, #8
 8008f8a:	af00      	add	r7, sp, #0
 8008f8c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	68da      	ldr	r2, [r3, #12]
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008f9c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	2220      	movs	r2, #32
 8008fa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008fa6:	6878      	ldr	r0, [r7, #4]
 8008fa8:	f7ff fe8e 	bl	8008cc8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008fac:	2300      	movs	r3, #0
}
 8008fae:	4618      	mov	r0, r3
 8008fb0:	3708      	adds	r7, #8
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	bd80      	pop	{r7, pc}

08008fb6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008fb6:	b580      	push	{r7, lr}
 8008fb8:	b08c      	sub	sp, #48	; 0x30
 8008fba:	af00      	add	r7, sp, #0
 8008fbc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008fc4:	b2db      	uxtb	r3, r3
 8008fc6:	2b22      	cmp	r3, #34	; 0x22
 8008fc8:	f040 80ab 	bne.w	8009122 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	689b      	ldr	r3, [r3, #8]
 8008fd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008fd4:	d117      	bne.n	8009006 <UART_Receive_IT+0x50>
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	691b      	ldr	r3, [r3, #16]
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d113      	bne.n	8009006 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008fde:	2300      	movs	r3, #0
 8008fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fe6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	685b      	ldr	r3, [r3, #4]
 8008fee:	b29b      	uxth	r3, r3
 8008ff0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ff4:	b29a      	uxth	r2, r3
 8008ff6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ff8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ffe:	1c9a      	adds	r2, r3, #2
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	629a      	str	r2, [r3, #40]	; 0x28
 8009004:	e026      	b.n	8009054 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800900a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800900c:	2300      	movs	r3, #0
 800900e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	689b      	ldr	r3, [r3, #8]
 8009014:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009018:	d007      	beq.n	800902a <UART_Receive_IT+0x74>
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	689b      	ldr	r3, [r3, #8]
 800901e:	2b00      	cmp	r3, #0
 8009020:	d10a      	bne.n	8009038 <UART_Receive_IT+0x82>
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	691b      	ldr	r3, [r3, #16]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d106      	bne.n	8009038 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	685b      	ldr	r3, [r3, #4]
 8009030:	b2da      	uxtb	r2, r3
 8009032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009034:	701a      	strb	r2, [r3, #0]
 8009036:	e008      	b.n	800904a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	685b      	ldr	r3, [r3, #4]
 800903e:	b2db      	uxtb	r3, r3
 8009040:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009044:	b2da      	uxtb	r2, r3
 8009046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009048:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800904e:	1c5a      	adds	r2, r3, #1
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009058:	b29b      	uxth	r3, r3
 800905a:	3b01      	subs	r3, #1
 800905c:	b29b      	uxth	r3, r3
 800905e:	687a      	ldr	r2, [r7, #4]
 8009060:	4619      	mov	r1, r3
 8009062:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009064:	2b00      	cmp	r3, #0
 8009066:	d15a      	bne.n	800911e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	68da      	ldr	r2, [r3, #12]
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	f022 0220 	bic.w	r2, r2, #32
 8009076:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	68da      	ldr	r2, [r3, #12]
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009086:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	695a      	ldr	r2, [r3, #20]
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	f022 0201 	bic.w	r2, r2, #1
 8009096:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2220      	movs	r2, #32
 800909c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090a4:	2b01      	cmp	r3, #1
 80090a6:	d135      	bne.n	8009114 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	2200      	movs	r2, #0
 80090ac:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	330c      	adds	r3, #12
 80090b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090b6:	697b      	ldr	r3, [r7, #20]
 80090b8:	e853 3f00 	ldrex	r3, [r3]
 80090bc:	613b      	str	r3, [r7, #16]
   return(result);
 80090be:	693b      	ldr	r3, [r7, #16]
 80090c0:	f023 0310 	bic.w	r3, r3, #16
 80090c4:	627b      	str	r3, [r7, #36]	; 0x24
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	330c      	adds	r3, #12
 80090cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80090ce:	623a      	str	r2, [r7, #32]
 80090d0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090d2:	69f9      	ldr	r1, [r7, #28]
 80090d4:	6a3a      	ldr	r2, [r7, #32]
 80090d6:	e841 2300 	strex	r3, r2, [r1]
 80090da:	61bb      	str	r3, [r7, #24]
   return(result);
 80090dc:	69bb      	ldr	r3, [r7, #24]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d1e5      	bne.n	80090ae <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	f003 0310 	and.w	r3, r3, #16
 80090ec:	2b10      	cmp	r3, #16
 80090ee:	d10a      	bne.n	8009106 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80090f0:	2300      	movs	r3, #0
 80090f2:	60fb      	str	r3, [r7, #12]
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	60fb      	str	r3, [r7, #12]
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	685b      	ldr	r3, [r3, #4]
 8009102:	60fb      	str	r3, [r7, #12]
 8009104:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800910a:	4619      	mov	r1, r3
 800910c:	6878      	ldr	r0, [r7, #4]
 800910e:	f7ff fdf9 	bl	8008d04 <HAL_UARTEx_RxEventCallback>
 8009112:	e002      	b.n	800911a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009114:	6878      	ldr	r0, [r7, #4]
 8009116:	f7ff fde1 	bl	8008cdc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800911a:	2300      	movs	r3, #0
 800911c:	e002      	b.n	8009124 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800911e:	2300      	movs	r3, #0
 8009120:	e000      	b.n	8009124 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8009122:	2302      	movs	r3, #2
  }
}
 8009124:	4618      	mov	r0, r3
 8009126:	3730      	adds	r7, #48	; 0x30
 8009128:	46bd      	mov	sp, r7
 800912a:	bd80      	pop	{r7, pc}

0800912c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800912c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009130:	b09f      	sub	sp, #124	; 0x7c
 8009132:	af00      	add	r7, sp, #0
 8009134:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009136:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	691b      	ldr	r3, [r3, #16]
 800913c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009140:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009142:	68d9      	ldr	r1, [r3, #12]
 8009144:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009146:	681a      	ldr	r2, [r3, #0]
 8009148:	ea40 0301 	orr.w	r3, r0, r1
 800914c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800914e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009150:	689a      	ldr	r2, [r3, #8]
 8009152:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009154:	691b      	ldr	r3, [r3, #16]
 8009156:	431a      	orrs	r2, r3
 8009158:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800915a:	695b      	ldr	r3, [r3, #20]
 800915c:	431a      	orrs	r2, r3
 800915e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009160:	69db      	ldr	r3, [r3, #28]
 8009162:	4313      	orrs	r3, r2
 8009164:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8009166:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	68db      	ldr	r3, [r3, #12]
 800916c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009170:	f021 010c 	bic.w	r1, r1, #12
 8009174:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009176:	681a      	ldr	r2, [r3, #0]
 8009178:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800917a:	430b      	orrs	r3, r1
 800917c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800917e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	695b      	ldr	r3, [r3, #20]
 8009184:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009188:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800918a:	6999      	ldr	r1, [r3, #24]
 800918c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800918e:	681a      	ldr	r2, [r3, #0]
 8009190:	ea40 0301 	orr.w	r3, r0, r1
 8009194:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009196:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009198:	681a      	ldr	r2, [r3, #0]
 800919a:	4bc5      	ldr	r3, [pc, #788]	; (80094b0 <UART_SetConfig+0x384>)
 800919c:	429a      	cmp	r2, r3
 800919e:	d004      	beq.n	80091aa <UART_SetConfig+0x7e>
 80091a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091a2:	681a      	ldr	r2, [r3, #0]
 80091a4:	4bc3      	ldr	r3, [pc, #780]	; (80094b4 <UART_SetConfig+0x388>)
 80091a6:	429a      	cmp	r2, r3
 80091a8:	d103      	bne.n	80091b2 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80091aa:	f7ff f9c7 	bl	800853c <HAL_RCC_GetPCLK2Freq>
 80091ae:	6778      	str	r0, [r7, #116]	; 0x74
 80091b0:	e002      	b.n	80091b8 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80091b2:	f7ff f9af 	bl	8008514 <HAL_RCC_GetPCLK1Freq>
 80091b6:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80091b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091ba:	69db      	ldr	r3, [r3, #28]
 80091bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80091c0:	f040 80b6 	bne.w	8009330 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80091c4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80091c6:	461c      	mov	r4, r3
 80091c8:	f04f 0500 	mov.w	r5, #0
 80091cc:	4622      	mov	r2, r4
 80091ce:	462b      	mov	r3, r5
 80091d0:	1891      	adds	r1, r2, r2
 80091d2:	6439      	str	r1, [r7, #64]	; 0x40
 80091d4:	415b      	adcs	r3, r3
 80091d6:	647b      	str	r3, [r7, #68]	; 0x44
 80091d8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80091dc:	1912      	adds	r2, r2, r4
 80091de:	eb45 0303 	adc.w	r3, r5, r3
 80091e2:	f04f 0000 	mov.w	r0, #0
 80091e6:	f04f 0100 	mov.w	r1, #0
 80091ea:	00d9      	lsls	r1, r3, #3
 80091ec:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80091f0:	00d0      	lsls	r0, r2, #3
 80091f2:	4602      	mov	r2, r0
 80091f4:	460b      	mov	r3, r1
 80091f6:	1911      	adds	r1, r2, r4
 80091f8:	6639      	str	r1, [r7, #96]	; 0x60
 80091fa:	416b      	adcs	r3, r5
 80091fc:	667b      	str	r3, [r7, #100]	; 0x64
 80091fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009200:	685b      	ldr	r3, [r3, #4]
 8009202:	461a      	mov	r2, r3
 8009204:	f04f 0300 	mov.w	r3, #0
 8009208:	1891      	adds	r1, r2, r2
 800920a:	63b9      	str	r1, [r7, #56]	; 0x38
 800920c:	415b      	adcs	r3, r3
 800920e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009210:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009214:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8009218:	f7f7 fcc6 	bl	8000ba8 <__aeabi_uldivmod>
 800921c:	4602      	mov	r2, r0
 800921e:	460b      	mov	r3, r1
 8009220:	4ba5      	ldr	r3, [pc, #660]	; (80094b8 <UART_SetConfig+0x38c>)
 8009222:	fba3 2302 	umull	r2, r3, r3, r2
 8009226:	095b      	lsrs	r3, r3, #5
 8009228:	011e      	lsls	r6, r3, #4
 800922a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800922c:	461c      	mov	r4, r3
 800922e:	f04f 0500 	mov.w	r5, #0
 8009232:	4622      	mov	r2, r4
 8009234:	462b      	mov	r3, r5
 8009236:	1891      	adds	r1, r2, r2
 8009238:	6339      	str	r1, [r7, #48]	; 0x30
 800923a:	415b      	adcs	r3, r3
 800923c:	637b      	str	r3, [r7, #52]	; 0x34
 800923e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8009242:	1912      	adds	r2, r2, r4
 8009244:	eb45 0303 	adc.w	r3, r5, r3
 8009248:	f04f 0000 	mov.w	r0, #0
 800924c:	f04f 0100 	mov.w	r1, #0
 8009250:	00d9      	lsls	r1, r3, #3
 8009252:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009256:	00d0      	lsls	r0, r2, #3
 8009258:	4602      	mov	r2, r0
 800925a:	460b      	mov	r3, r1
 800925c:	1911      	adds	r1, r2, r4
 800925e:	65b9      	str	r1, [r7, #88]	; 0x58
 8009260:	416b      	adcs	r3, r5
 8009262:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009264:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009266:	685b      	ldr	r3, [r3, #4]
 8009268:	461a      	mov	r2, r3
 800926a:	f04f 0300 	mov.w	r3, #0
 800926e:	1891      	adds	r1, r2, r2
 8009270:	62b9      	str	r1, [r7, #40]	; 0x28
 8009272:	415b      	adcs	r3, r3
 8009274:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009276:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800927a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800927e:	f7f7 fc93 	bl	8000ba8 <__aeabi_uldivmod>
 8009282:	4602      	mov	r2, r0
 8009284:	460b      	mov	r3, r1
 8009286:	4b8c      	ldr	r3, [pc, #560]	; (80094b8 <UART_SetConfig+0x38c>)
 8009288:	fba3 1302 	umull	r1, r3, r3, r2
 800928c:	095b      	lsrs	r3, r3, #5
 800928e:	2164      	movs	r1, #100	; 0x64
 8009290:	fb01 f303 	mul.w	r3, r1, r3
 8009294:	1ad3      	subs	r3, r2, r3
 8009296:	00db      	lsls	r3, r3, #3
 8009298:	3332      	adds	r3, #50	; 0x32
 800929a:	4a87      	ldr	r2, [pc, #540]	; (80094b8 <UART_SetConfig+0x38c>)
 800929c:	fba2 2303 	umull	r2, r3, r2, r3
 80092a0:	095b      	lsrs	r3, r3, #5
 80092a2:	005b      	lsls	r3, r3, #1
 80092a4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80092a8:	441e      	add	r6, r3
 80092aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80092ac:	4618      	mov	r0, r3
 80092ae:	f04f 0100 	mov.w	r1, #0
 80092b2:	4602      	mov	r2, r0
 80092b4:	460b      	mov	r3, r1
 80092b6:	1894      	adds	r4, r2, r2
 80092b8:	623c      	str	r4, [r7, #32]
 80092ba:	415b      	adcs	r3, r3
 80092bc:	627b      	str	r3, [r7, #36]	; 0x24
 80092be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80092c2:	1812      	adds	r2, r2, r0
 80092c4:	eb41 0303 	adc.w	r3, r1, r3
 80092c8:	f04f 0400 	mov.w	r4, #0
 80092cc:	f04f 0500 	mov.w	r5, #0
 80092d0:	00dd      	lsls	r5, r3, #3
 80092d2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80092d6:	00d4      	lsls	r4, r2, #3
 80092d8:	4622      	mov	r2, r4
 80092da:	462b      	mov	r3, r5
 80092dc:	1814      	adds	r4, r2, r0
 80092de:	653c      	str	r4, [r7, #80]	; 0x50
 80092e0:	414b      	adcs	r3, r1
 80092e2:	657b      	str	r3, [r7, #84]	; 0x54
 80092e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80092e6:	685b      	ldr	r3, [r3, #4]
 80092e8:	461a      	mov	r2, r3
 80092ea:	f04f 0300 	mov.w	r3, #0
 80092ee:	1891      	adds	r1, r2, r2
 80092f0:	61b9      	str	r1, [r7, #24]
 80092f2:	415b      	adcs	r3, r3
 80092f4:	61fb      	str	r3, [r7, #28]
 80092f6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80092fa:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80092fe:	f7f7 fc53 	bl	8000ba8 <__aeabi_uldivmod>
 8009302:	4602      	mov	r2, r0
 8009304:	460b      	mov	r3, r1
 8009306:	4b6c      	ldr	r3, [pc, #432]	; (80094b8 <UART_SetConfig+0x38c>)
 8009308:	fba3 1302 	umull	r1, r3, r3, r2
 800930c:	095b      	lsrs	r3, r3, #5
 800930e:	2164      	movs	r1, #100	; 0x64
 8009310:	fb01 f303 	mul.w	r3, r1, r3
 8009314:	1ad3      	subs	r3, r2, r3
 8009316:	00db      	lsls	r3, r3, #3
 8009318:	3332      	adds	r3, #50	; 0x32
 800931a:	4a67      	ldr	r2, [pc, #412]	; (80094b8 <UART_SetConfig+0x38c>)
 800931c:	fba2 2303 	umull	r2, r3, r2, r3
 8009320:	095b      	lsrs	r3, r3, #5
 8009322:	f003 0207 	and.w	r2, r3, #7
 8009326:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	4432      	add	r2, r6
 800932c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800932e:	e0b9      	b.n	80094a4 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009330:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009332:	461c      	mov	r4, r3
 8009334:	f04f 0500 	mov.w	r5, #0
 8009338:	4622      	mov	r2, r4
 800933a:	462b      	mov	r3, r5
 800933c:	1891      	adds	r1, r2, r2
 800933e:	6139      	str	r1, [r7, #16]
 8009340:	415b      	adcs	r3, r3
 8009342:	617b      	str	r3, [r7, #20]
 8009344:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009348:	1912      	adds	r2, r2, r4
 800934a:	eb45 0303 	adc.w	r3, r5, r3
 800934e:	f04f 0000 	mov.w	r0, #0
 8009352:	f04f 0100 	mov.w	r1, #0
 8009356:	00d9      	lsls	r1, r3, #3
 8009358:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800935c:	00d0      	lsls	r0, r2, #3
 800935e:	4602      	mov	r2, r0
 8009360:	460b      	mov	r3, r1
 8009362:	eb12 0804 	adds.w	r8, r2, r4
 8009366:	eb43 0905 	adc.w	r9, r3, r5
 800936a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800936c:	685b      	ldr	r3, [r3, #4]
 800936e:	4618      	mov	r0, r3
 8009370:	f04f 0100 	mov.w	r1, #0
 8009374:	f04f 0200 	mov.w	r2, #0
 8009378:	f04f 0300 	mov.w	r3, #0
 800937c:	008b      	lsls	r3, r1, #2
 800937e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009382:	0082      	lsls	r2, r0, #2
 8009384:	4640      	mov	r0, r8
 8009386:	4649      	mov	r1, r9
 8009388:	f7f7 fc0e 	bl	8000ba8 <__aeabi_uldivmod>
 800938c:	4602      	mov	r2, r0
 800938e:	460b      	mov	r3, r1
 8009390:	4b49      	ldr	r3, [pc, #292]	; (80094b8 <UART_SetConfig+0x38c>)
 8009392:	fba3 2302 	umull	r2, r3, r3, r2
 8009396:	095b      	lsrs	r3, r3, #5
 8009398:	011e      	lsls	r6, r3, #4
 800939a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800939c:	4618      	mov	r0, r3
 800939e:	f04f 0100 	mov.w	r1, #0
 80093a2:	4602      	mov	r2, r0
 80093a4:	460b      	mov	r3, r1
 80093a6:	1894      	adds	r4, r2, r2
 80093a8:	60bc      	str	r4, [r7, #8]
 80093aa:	415b      	adcs	r3, r3
 80093ac:	60fb      	str	r3, [r7, #12]
 80093ae:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80093b2:	1812      	adds	r2, r2, r0
 80093b4:	eb41 0303 	adc.w	r3, r1, r3
 80093b8:	f04f 0400 	mov.w	r4, #0
 80093bc:	f04f 0500 	mov.w	r5, #0
 80093c0:	00dd      	lsls	r5, r3, #3
 80093c2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80093c6:	00d4      	lsls	r4, r2, #3
 80093c8:	4622      	mov	r2, r4
 80093ca:	462b      	mov	r3, r5
 80093cc:	1814      	adds	r4, r2, r0
 80093ce:	64bc      	str	r4, [r7, #72]	; 0x48
 80093d0:	414b      	adcs	r3, r1
 80093d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80093d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80093d6:	685b      	ldr	r3, [r3, #4]
 80093d8:	4618      	mov	r0, r3
 80093da:	f04f 0100 	mov.w	r1, #0
 80093de:	f04f 0200 	mov.w	r2, #0
 80093e2:	f04f 0300 	mov.w	r3, #0
 80093e6:	008b      	lsls	r3, r1, #2
 80093e8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80093ec:	0082      	lsls	r2, r0, #2
 80093ee:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80093f2:	f7f7 fbd9 	bl	8000ba8 <__aeabi_uldivmod>
 80093f6:	4602      	mov	r2, r0
 80093f8:	460b      	mov	r3, r1
 80093fa:	4b2f      	ldr	r3, [pc, #188]	; (80094b8 <UART_SetConfig+0x38c>)
 80093fc:	fba3 1302 	umull	r1, r3, r3, r2
 8009400:	095b      	lsrs	r3, r3, #5
 8009402:	2164      	movs	r1, #100	; 0x64
 8009404:	fb01 f303 	mul.w	r3, r1, r3
 8009408:	1ad3      	subs	r3, r2, r3
 800940a:	011b      	lsls	r3, r3, #4
 800940c:	3332      	adds	r3, #50	; 0x32
 800940e:	4a2a      	ldr	r2, [pc, #168]	; (80094b8 <UART_SetConfig+0x38c>)
 8009410:	fba2 2303 	umull	r2, r3, r2, r3
 8009414:	095b      	lsrs	r3, r3, #5
 8009416:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800941a:	441e      	add	r6, r3
 800941c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800941e:	4618      	mov	r0, r3
 8009420:	f04f 0100 	mov.w	r1, #0
 8009424:	4602      	mov	r2, r0
 8009426:	460b      	mov	r3, r1
 8009428:	1894      	adds	r4, r2, r2
 800942a:	603c      	str	r4, [r7, #0]
 800942c:	415b      	adcs	r3, r3
 800942e:	607b      	str	r3, [r7, #4]
 8009430:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009434:	1812      	adds	r2, r2, r0
 8009436:	eb41 0303 	adc.w	r3, r1, r3
 800943a:	f04f 0400 	mov.w	r4, #0
 800943e:	f04f 0500 	mov.w	r5, #0
 8009442:	00dd      	lsls	r5, r3, #3
 8009444:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009448:	00d4      	lsls	r4, r2, #3
 800944a:	4622      	mov	r2, r4
 800944c:	462b      	mov	r3, r5
 800944e:	eb12 0a00 	adds.w	sl, r2, r0
 8009452:	eb43 0b01 	adc.w	fp, r3, r1
 8009456:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009458:	685b      	ldr	r3, [r3, #4]
 800945a:	4618      	mov	r0, r3
 800945c:	f04f 0100 	mov.w	r1, #0
 8009460:	f04f 0200 	mov.w	r2, #0
 8009464:	f04f 0300 	mov.w	r3, #0
 8009468:	008b      	lsls	r3, r1, #2
 800946a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800946e:	0082      	lsls	r2, r0, #2
 8009470:	4650      	mov	r0, sl
 8009472:	4659      	mov	r1, fp
 8009474:	f7f7 fb98 	bl	8000ba8 <__aeabi_uldivmod>
 8009478:	4602      	mov	r2, r0
 800947a:	460b      	mov	r3, r1
 800947c:	4b0e      	ldr	r3, [pc, #56]	; (80094b8 <UART_SetConfig+0x38c>)
 800947e:	fba3 1302 	umull	r1, r3, r3, r2
 8009482:	095b      	lsrs	r3, r3, #5
 8009484:	2164      	movs	r1, #100	; 0x64
 8009486:	fb01 f303 	mul.w	r3, r1, r3
 800948a:	1ad3      	subs	r3, r2, r3
 800948c:	011b      	lsls	r3, r3, #4
 800948e:	3332      	adds	r3, #50	; 0x32
 8009490:	4a09      	ldr	r2, [pc, #36]	; (80094b8 <UART_SetConfig+0x38c>)
 8009492:	fba2 2303 	umull	r2, r3, r2, r3
 8009496:	095b      	lsrs	r3, r3, #5
 8009498:	f003 020f 	and.w	r2, r3, #15
 800949c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	4432      	add	r2, r6
 80094a2:	609a      	str	r2, [r3, #8]
}
 80094a4:	bf00      	nop
 80094a6:	377c      	adds	r7, #124	; 0x7c
 80094a8:	46bd      	mov	sp, r7
 80094aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094ae:	bf00      	nop
 80094b0:	40011000 	.word	0x40011000
 80094b4:	40011400 	.word	0x40011400
 80094b8:	51eb851f 	.word	0x51eb851f

080094bc <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 80094bc:	b480      	push	{r7}
 80094be:	b085      	sub	sp, #20
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	6078      	str	r0, [r7, #4]
 80094c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 80094c6:	2300      	movs	r3, #0
 80094c8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 80094ca:	683b      	ldr	r3, [r7, #0]
 80094cc:	681a      	ldr	r2, [r3, #0]
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094d4:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 80094d6:	68fa      	ldr	r2, [r7, #12]
 80094d8:	4b20      	ldr	r3, [pc, #128]	; (800955c <FSMC_NORSRAM_Init+0xa0>)
 80094da:	4013      	ands	r3, r2
 80094dc:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80094de:	683b      	ldr	r3, [r7, #0]
 80094e0:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 80094e2:	683b      	ldr	r3, [r7, #0]
 80094e4:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80094e6:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 80094e8:	683b      	ldr	r3, [r7, #0]
 80094ea:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 80094ec:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 80094ee:	683b      	ldr	r3, [r7, #0]
 80094f0:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 80094f2:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 80094f4:	683b      	ldr	r3, [r7, #0]
 80094f6:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 80094f8:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 80094fa:	683b      	ldr	r3, [r7, #0]
 80094fc:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 80094fe:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8009500:	683b      	ldr	r3, [r7, #0]
 8009502:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8009504:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8009506:	683b      	ldr	r3, [r7, #0]
 8009508:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 800950a:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 800950c:	683b      	ldr	r3, [r7, #0]
 800950e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8009510:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8009512:	683b      	ldr	r3, [r7, #0]
 8009514:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8009516:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8009518:	683b      	ldr	r3, [r7, #0]
 800951a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 800951c:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 800951e:	683b      	ldr	r3, [r7, #0]
 8009520:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 8009522:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8009524:	683b      	ldr	r3, [r7, #0]
 8009526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8009528:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800952a:	68fa      	ldr	r2, [r7, #12]
 800952c:	4313      	orrs	r3, r2
 800952e:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	689b      	ldr	r3, [r3, #8]
 8009534:	2b08      	cmp	r3, #8
 8009536:	d103      	bne.n	8009540 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800953e:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8009540:	683b      	ldr	r3, [r7, #0]
 8009542:	681a      	ldr	r2, [r3, #0]
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	68f9      	ldr	r1, [r7, #12]
 8009548:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800954c:	2300      	movs	r3, #0
}
 800954e:	4618      	mov	r0, r3
 8009550:	3714      	adds	r7, #20
 8009552:	46bd      	mov	sp, r7
 8009554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009558:	4770      	bx	lr
 800955a:	bf00      	nop
 800955c:	fff00080 	.word	0xfff00080

08009560 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8009560:	b480      	push	{r7}
 8009562:	b087      	sub	sp, #28
 8009564:	af00      	add	r7, sp, #0
 8009566:	60f8      	str	r0, [r7, #12]
 8009568:	60b9      	str	r1, [r7, #8]
 800956a:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 800956c:	2300      	movs	r3, #0
 800956e:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	1c5a      	adds	r2, r3, #1
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800957a:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 800957c:	697b      	ldr	r3, [r7, #20]
 800957e:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8009582:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8009584:	68bb      	ldr	r3, [r7, #8]
 8009586:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8009588:	68bb      	ldr	r3, [r7, #8]
 800958a:	685b      	ldr	r3, [r3, #4]
 800958c:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800958e:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8009590:	68bb      	ldr	r3, [r7, #8]
 8009592:	689b      	ldr	r3, [r3, #8]
 8009594:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8009596:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8009598:	68bb      	ldr	r3, [r7, #8]
 800959a:	68db      	ldr	r3, [r3, #12]
 800959c:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 800959e:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80095a0:	68bb      	ldr	r3, [r7, #8]
 80095a2:	691b      	ldr	r3, [r3, #16]
 80095a4:	3b01      	subs	r3, #1
 80095a6:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80095a8:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 80095aa:	68bb      	ldr	r3, [r7, #8]
 80095ac:	695b      	ldr	r3, [r3, #20]
 80095ae:	3b02      	subs	r3, #2
 80095b0:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80095b2:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 80095b4:	68bb      	ldr	r3, [r7, #8]
 80095b6:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80095b8:	4313      	orrs	r3, r2
 80095ba:	697a      	ldr	r2, [r7, #20]
 80095bc:	4313      	orrs	r3, r2
 80095be:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	1c5a      	adds	r2, r3, #1
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	6979      	ldr	r1, [r7, #20]
 80095c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80095cc:	2300      	movs	r3, #0
}
 80095ce:	4618      	mov	r0, r3
 80095d0:	371c      	adds	r7, #28
 80095d2:	46bd      	mov	sp, r7
 80095d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d8:	4770      	bx	lr
	...

080095dc <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 80095dc:	b480      	push	{r7}
 80095de:	b087      	sub	sp, #28
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	60f8      	str	r0, [r7, #12]
 80095e4:	60b9      	str	r1, [r7, #8]
 80095e6:	607a      	str	r2, [r7, #4]
 80095e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 80095ea:	2300      	movs	r3, #0
 80095ec:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 80095ee:	683b      	ldr	r3, [r7, #0]
 80095f0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80095f4:	d122      	bne.n	800963c <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	687a      	ldr	r2, [r7, #4]
 80095fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095fe:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8009600:	697a      	ldr	r2, [r7, #20]
 8009602:	4b15      	ldr	r3, [pc, #84]	; (8009658 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8009604:	4013      	ands	r3, r2
 8009606:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8009608:	68bb      	ldr	r3, [r7, #8]
 800960a:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 800960c:	68bb      	ldr	r3, [r7, #8]
 800960e:	685b      	ldr	r3, [r3, #4]
 8009610:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8009612:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8009614:	68bb      	ldr	r3, [r7, #8]
 8009616:	689b      	ldr	r3, [r3, #8]
 8009618:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 800961a:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800961c:	68bb      	ldr	r3, [r7, #8]
 800961e:	68db      	ldr	r3, [r3, #12]
 8009620:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 8009622:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8009624:	68bb      	ldr	r3, [r7, #8]
 8009626:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8009628:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800962a:	697a      	ldr	r2, [r7, #20]
 800962c:	4313      	orrs	r3, r2
 800962e:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	687a      	ldr	r2, [r7, #4]
 8009634:	6979      	ldr	r1, [r7, #20]
 8009636:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800963a:	e005      	b.n	8009648 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	687a      	ldr	r2, [r7, #4]
 8009640:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8009644:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8009648:	2300      	movs	r3, #0
}
 800964a:	4618      	mov	r0, r3
 800964c:	371c      	adds	r7, #28
 800964e:	46bd      	mov	sp, r7
 8009650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009654:	4770      	bx	lr
 8009656:	bf00      	nop
 8009658:	cff00000 	.word	0xcff00000

0800965c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800965c:	b084      	sub	sp, #16
 800965e:	b580      	push	{r7, lr}
 8009660:	b084      	sub	sp, #16
 8009662:	af00      	add	r7, sp, #0
 8009664:	6078      	str	r0, [r7, #4]
 8009666:	f107 001c 	add.w	r0, r7, #28
 800966a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800966e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009670:	2b01      	cmp	r3, #1
 8009672:	d122      	bne.n	80096ba <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009678:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	68db      	ldr	r3, [r3, #12]
 8009684:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8009688:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800968c:	687a      	ldr	r2, [r7, #4]
 800968e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	68db      	ldr	r3, [r3, #12]
 8009694:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800969c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800969e:	2b01      	cmp	r3, #1
 80096a0:	d105      	bne.n	80096ae <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	68db      	ldr	r3, [r3, #12]
 80096a6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80096ae:	6878      	ldr	r0, [r7, #4]
 80096b0:	f000 f9a0 	bl	80099f4 <USB_CoreReset>
 80096b4:	4603      	mov	r3, r0
 80096b6:	73fb      	strb	r3, [r7, #15]
 80096b8:	e01a      	b.n	80096f0 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	68db      	ldr	r3, [r3, #12]
 80096be:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80096c6:	6878      	ldr	r0, [r7, #4]
 80096c8:	f000 f994 	bl	80099f4 <USB_CoreReset>
 80096cc:	4603      	mov	r3, r0
 80096ce:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80096d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d106      	bne.n	80096e4 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096da:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	639a      	str	r2, [r3, #56]	; 0x38
 80096e2:	e005      	b.n	80096f0 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096e8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80096f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096f2:	2b01      	cmp	r3, #1
 80096f4:	d10b      	bne.n	800970e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	689b      	ldr	r3, [r3, #8]
 80096fa:	f043 0206 	orr.w	r2, r3, #6
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	689b      	ldr	r3, [r3, #8]
 8009706:	f043 0220 	orr.w	r2, r3, #32
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800970e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009710:	4618      	mov	r0, r3
 8009712:	3710      	adds	r7, #16
 8009714:	46bd      	mov	sp, r7
 8009716:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800971a:	b004      	add	sp, #16
 800971c:	4770      	bx	lr

0800971e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800971e:	b480      	push	{r7}
 8009720:	b083      	sub	sp, #12
 8009722:	af00      	add	r7, sp, #0
 8009724:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	689b      	ldr	r3, [r3, #8]
 800972a:	f043 0201 	orr.w	r2, r3, #1
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009732:	2300      	movs	r3, #0
}
 8009734:	4618      	mov	r0, r3
 8009736:	370c      	adds	r7, #12
 8009738:	46bd      	mov	sp, r7
 800973a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973e:	4770      	bx	lr

08009740 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009740:	b480      	push	{r7}
 8009742:	b083      	sub	sp, #12
 8009744:	af00      	add	r7, sp, #0
 8009746:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	689b      	ldr	r3, [r3, #8]
 800974c:	f023 0201 	bic.w	r2, r3, #1
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009754:	2300      	movs	r3, #0
}
 8009756:	4618      	mov	r0, r3
 8009758:	370c      	adds	r7, #12
 800975a:	46bd      	mov	sp, r7
 800975c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009760:	4770      	bx	lr

08009762 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009762:	b580      	push	{r7, lr}
 8009764:	b084      	sub	sp, #16
 8009766:	af00      	add	r7, sp, #0
 8009768:	6078      	str	r0, [r7, #4]
 800976a:	460b      	mov	r3, r1
 800976c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800976e:	2300      	movs	r3, #0
 8009770:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	68db      	ldr	r3, [r3, #12]
 8009776:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800977e:	78fb      	ldrb	r3, [r7, #3]
 8009780:	2b01      	cmp	r3, #1
 8009782:	d115      	bne.n	80097b0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	68db      	ldr	r3, [r3, #12]
 8009788:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009790:	2001      	movs	r0, #1
 8009792:	f7f8 ff85 	bl	80026a0 <HAL_Delay>
      ms++;
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	3301      	adds	r3, #1
 800979a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800979c:	6878      	ldr	r0, [r7, #4]
 800979e:	f000 f91a 	bl	80099d6 <USB_GetMode>
 80097a2:	4603      	mov	r3, r0
 80097a4:	2b01      	cmp	r3, #1
 80097a6:	d01e      	beq.n	80097e6 <USB_SetCurrentMode+0x84>
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	2b31      	cmp	r3, #49	; 0x31
 80097ac:	d9f0      	bls.n	8009790 <USB_SetCurrentMode+0x2e>
 80097ae:	e01a      	b.n	80097e6 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80097b0:	78fb      	ldrb	r3, [r7, #3]
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d115      	bne.n	80097e2 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	68db      	ldr	r3, [r3, #12]
 80097ba:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80097c2:	2001      	movs	r0, #1
 80097c4:	f7f8 ff6c 	bl	80026a0 <HAL_Delay>
      ms++;
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	3301      	adds	r3, #1
 80097cc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80097ce:	6878      	ldr	r0, [r7, #4]
 80097d0:	f000 f901 	bl	80099d6 <USB_GetMode>
 80097d4:	4603      	mov	r3, r0
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d005      	beq.n	80097e6 <USB_SetCurrentMode+0x84>
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	2b31      	cmp	r3, #49	; 0x31
 80097de:	d9f0      	bls.n	80097c2 <USB_SetCurrentMode+0x60>
 80097e0:	e001      	b.n	80097e6 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80097e2:	2301      	movs	r3, #1
 80097e4:	e005      	b.n	80097f2 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	2b32      	cmp	r3, #50	; 0x32
 80097ea:	d101      	bne.n	80097f0 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80097ec:	2301      	movs	r3, #1
 80097ee:	e000      	b.n	80097f2 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80097f0:	2300      	movs	r3, #0
}
 80097f2:	4618      	mov	r0, r3
 80097f4:	3710      	adds	r7, #16
 80097f6:	46bd      	mov	sp, r7
 80097f8:	bd80      	pop	{r7, pc}
	...

080097fc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80097fc:	b480      	push	{r7}
 80097fe:	b085      	sub	sp, #20
 8009800:	af00      	add	r7, sp, #0
 8009802:	6078      	str	r0, [r7, #4]
 8009804:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009806:	2300      	movs	r3, #0
 8009808:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800980a:	683b      	ldr	r3, [r7, #0]
 800980c:	019b      	lsls	r3, r3, #6
 800980e:	f043 0220 	orr.w	r2, r3, #32
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	3301      	adds	r3, #1
 800981a:	60fb      	str	r3, [r7, #12]
 800981c:	4a08      	ldr	r2, [pc, #32]	; (8009840 <USB_FlushTxFifo+0x44>)
 800981e:	4293      	cmp	r3, r2
 8009820:	d901      	bls.n	8009826 <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 8009822:	2303      	movs	r3, #3
 8009824:	e006      	b.n	8009834 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	691b      	ldr	r3, [r3, #16]
 800982a:	f003 0320 	and.w	r3, r3, #32
 800982e:	2b20      	cmp	r3, #32
 8009830:	d0f1      	beq.n	8009816 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8009832:	2300      	movs	r3, #0
}
 8009834:	4618      	mov	r0, r3
 8009836:	3714      	adds	r7, #20
 8009838:	46bd      	mov	sp, r7
 800983a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800983e:	4770      	bx	lr
 8009840:	00030d40 	.word	0x00030d40

08009844 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009844:	b480      	push	{r7}
 8009846:	b085      	sub	sp, #20
 8009848:	af00      	add	r7, sp, #0
 800984a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800984c:	2300      	movs	r3, #0
 800984e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	2210      	movs	r2, #16
 8009854:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	3301      	adds	r3, #1
 800985a:	60fb      	str	r3, [r7, #12]
 800985c:	4a08      	ldr	r2, [pc, #32]	; (8009880 <USB_FlushRxFifo+0x3c>)
 800985e:	4293      	cmp	r3, r2
 8009860:	d901      	bls.n	8009866 <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 8009862:	2303      	movs	r3, #3
 8009864:	e006      	b.n	8009874 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	691b      	ldr	r3, [r3, #16]
 800986a:	f003 0310 	and.w	r3, r3, #16
 800986e:	2b10      	cmp	r3, #16
 8009870:	d0f1      	beq.n	8009856 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8009872:	2300      	movs	r3, #0
}
 8009874:	4618      	mov	r0, r3
 8009876:	3714      	adds	r7, #20
 8009878:	46bd      	mov	sp, r7
 800987a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800987e:	4770      	bx	lr
 8009880:	00030d40 	.word	0x00030d40

08009884 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009884:	b480      	push	{r7}
 8009886:	b089      	sub	sp, #36	; 0x24
 8009888:	af00      	add	r7, sp, #0
 800988a:	60f8      	str	r0, [r7, #12]
 800988c:	60b9      	str	r1, [r7, #8]
 800988e:	4611      	mov	r1, r2
 8009890:	461a      	mov	r2, r3
 8009892:	460b      	mov	r3, r1
 8009894:	71fb      	strb	r3, [r7, #7]
 8009896:	4613      	mov	r3, r2
 8009898:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800989e:	68bb      	ldr	r3, [r7, #8]
 80098a0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80098a2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d123      	bne.n	80098f2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80098aa:	88bb      	ldrh	r3, [r7, #4]
 80098ac:	3303      	adds	r3, #3
 80098ae:	089b      	lsrs	r3, r3, #2
 80098b0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80098b2:	2300      	movs	r3, #0
 80098b4:	61bb      	str	r3, [r7, #24]
 80098b6:	e018      	b.n	80098ea <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80098b8:	79fb      	ldrb	r3, [r7, #7]
 80098ba:	031a      	lsls	r2, r3, #12
 80098bc:	697b      	ldr	r3, [r7, #20]
 80098be:	4413      	add	r3, r2
 80098c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80098c4:	461a      	mov	r2, r3
 80098c6:	69fb      	ldr	r3, [r7, #28]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	6013      	str	r3, [r2, #0]
      pSrc++;
 80098cc:	69fb      	ldr	r3, [r7, #28]
 80098ce:	3301      	adds	r3, #1
 80098d0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80098d2:	69fb      	ldr	r3, [r7, #28]
 80098d4:	3301      	adds	r3, #1
 80098d6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80098d8:	69fb      	ldr	r3, [r7, #28]
 80098da:	3301      	adds	r3, #1
 80098dc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80098de:	69fb      	ldr	r3, [r7, #28]
 80098e0:	3301      	adds	r3, #1
 80098e2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80098e4:	69bb      	ldr	r3, [r7, #24]
 80098e6:	3301      	adds	r3, #1
 80098e8:	61bb      	str	r3, [r7, #24]
 80098ea:	69ba      	ldr	r2, [r7, #24]
 80098ec:	693b      	ldr	r3, [r7, #16]
 80098ee:	429a      	cmp	r2, r3
 80098f0:	d3e2      	bcc.n	80098b8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80098f2:	2300      	movs	r3, #0
}
 80098f4:	4618      	mov	r0, r3
 80098f6:	3724      	adds	r7, #36	; 0x24
 80098f8:	46bd      	mov	sp, r7
 80098fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098fe:	4770      	bx	lr

08009900 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009900:	b480      	push	{r7}
 8009902:	b08b      	sub	sp, #44	; 0x2c
 8009904:	af00      	add	r7, sp, #0
 8009906:	60f8      	str	r0, [r7, #12]
 8009908:	60b9      	str	r1, [r7, #8]
 800990a:	4613      	mov	r3, r2
 800990c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8009912:	68bb      	ldr	r3, [r7, #8]
 8009914:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009916:	88fb      	ldrh	r3, [r7, #6]
 8009918:	089b      	lsrs	r3, r3, #2
 800991a:	b29b      	uxth	r3, r3
 800991c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800991e:	88fb      	ldrh	r3, [r7, #6]
 8009920:	f003 0303 	and.w	r3, r3, #3
 8009924:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009926:	2300      	movs	r3, #0
 8009928:	623b      	str	r3, [r7, #32]
 800992a:	e014      	b.n	8009956 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800992c:	69bb      	ldr	r3, [r7, #24]
 800992e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009932:	681a      	ldr	r2, [r3, #0]
 8009934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009936:	601a      	str	r2, [r3, #0]
    pDest++;
 8009938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800993a:	3301      	adds	r3, #1
 800993c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800993e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009940:	3301      	adds	r3, #1
 8009942:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009946:	3301      	adds	r3, #1
 8009948:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800994a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800994c:	3301      	adds	r3, #1
 800994e:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8009950:	6a3b      	ldr	r3, [r7, #32]
 8009952:	3301      	adds	r3, #1
 8009954:	623b      	str	r3, [r7, #32]
 8009956:	6a3a      	ldr	r2, [r7, #32]
 8009958:	697b      	ldr	r3, [r7, #20]
 800995a:	429a      	cmp	r2, r3
 800995c:	d3e6      	bcc.n	800992c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800995e:	8bfb      	ldrh	r3, [r7, #30]
 8009960:	2b00      	cmp	r3, #0
 8009962:	d01e      	beq.n	80099a2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009964:	2300      	movs	r3, #0
 8009966:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009968:	69bb      	ldr	r3, [r7, #24]
 800996a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800996e:	461a      	mov	r2, r3
 8009970:	f107 0310 	add.w	r3, r7, #16
 8009974:	6812      	ldr	r2, [r2, #0]
 8009976:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009978:	693a      	ldr	r2, [r7, #16]
 800997a:	6a3b      	ldr	r3, [r7, #32]
 800997c:	b2db      	uxtb	r3, r3
 800997e:	00db      	lsls	r3, r3, #3
 8009980:	fa22 f303 	lsr.w	r3, r2, r3
 8009984:	b2da      	uxtb	r2, r3
 8009986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009988:	701a      	strb	r2, [r3, #0]
      i++;
 800998a:	6a3b      	ldr	r3, [r7, #32]
 800998c:	3301      	adds	r3, #1
 800998e:	623b      	str	r3, [r7, #32]
      pDest++;
 8009990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009992:	3301      	adds	r3, #1
 8009994:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8009996:	8bfb      	ldrh	r3, [r7, #30]
 8009998:	3b01      	subs	r3, #1
 800999a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800999c:	8bfb      	ldrh	r3, [r7, #30]
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d1ea      	bne.n	8009978 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80099a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80099a4:	4618      	mov	r0, r3
 80099a6:	372c      	adds	r7, #44	; 0x2c
 80099a8:	46bd      	mov	sp, r7
 80099aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ae:	4770      	bx	lr

080099b0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80099b0:	b480      	push	{r7}
 80099b2:	b085      	sub	sp, #20
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	695b      	ldr	r3, [r3, #20]
 80099bc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	699b      	ldr	r3, [r3, #24]
 80099c2:	68fa      	ldr	r2, [r7, #12]
 80099c4:	4013      	ands	r3, r2
 80099c6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80099c8:	68fb      	ldr	r3, [r7, #12]
}
 80099ca:	4618      	mov	r0, r3
 80099cc:	3714      	adds	r7, #20
 80099ce:	46bd      	mov	sp, r7
 80099d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d4:	4770      	bx	lr

080099d6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80099d6:	b480      	push	{r7}
 80099d8:	b083      	sub	sp, #12
 80099da:	af00      	add	r7, sp, #0
 80099dc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	695b      	ldr	r3, [r3, #20]
 80099e2:	f003 0301 	and.w	r3, r3, #1
}
 80099e6:	4618      	mov	r0, r3
 80099e8:	370c      	adds	r7, #12
 80099ea:	46bd      	mov	sp, r7
 80099ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f0:	4770      	bx	lr
	...

080099f4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80099f4:	b480      	push	{r7}
 80099f6:	b085      	sub	sp, #20
 80099f8:	af00      	add	r7, sp, #0
 80099fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80099fc:	2300      	movs	r3, #0
 80099fe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	3301      	adds	r3, #1
 8009a04:	60fb      	str	r3, [r7, #12]
 8009a06:	4a13      	ldr	r2, [pc, #76]	; (8009a54 <USB_CoreReset+0x60>)
 8009a08:	4293      	cmp	r3, r2
 8009a0a:	d901      	bls.n	8009a10 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8009a0c:	2303      	movs	r3, #3
 8009a0e:	e01a      	b.n	8009a46 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	691b      	ldr	r3, [r3, #16]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	daf3      	bge.n	8009a00 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009a18:	2300      	movs	r3, #0
 8009a1a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	691b      	ldr	r3, [r3, #16]
 8009a20:	f043 0201 	orr.w	r2, r3, #1
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	3301      	adds	r3, #1
 8009a2c:	60fb      	str	r3, [r7, #12]
 8009a2e:	4a09      	ldr	r2, [pc, #36]	; (8009a54 <USB_CoreReset+0x60>)
 8009a30:	4293      	cmp	r3, r2
 8009a32:	d901      	bls.n	8009a38 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8009a34:	2303      	movs	r3, #3
 8009a36:	e006      	b.n	8009a46 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	691b      	ldr	r3, [r3, #16]
 8009a3c:	f003 0301 	and.w	r3, r3, #1
 8009a40:	2b01      	cmp	r3, #1
 8009a42:	d0f1      	beq.n	8009a28 <USB_CoreReset+0x34>

  return HAL_OK;
 8009a44:	2300      	movs	r3, #0
}
 8009a46:	4618      	mov	r0, r3
 8009a48:	3714      	adds	r7, #20
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a50:	4770      	bx	lr
 8009a52:	bf00      	nop
 8009a54:	00030d40 	.word	0x00030d40

08009a58 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009a58:	b084      	sub	sp, #16
 8009a5a:	b580      	push	{r7, lr}
 8009a5c:	b084      	sub	sp, #16
 8009a5e:	af00      	add	r7, sp, #0
 8009a60:	6078      	str	r0, [r7, #4]
 8009a62:	f107 001c 	add.w	r0, r7, #28
 8009a66:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009a6e:	68bb      	ldr	r3, [r7, #8]
 8009a70:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009a74:	461a      	mov	r2, r3
 8009a76:	2300      	movs	r3, #0
 8009a78:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a7e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a8a:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a96:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009aa2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d018      	beq.n	8009adc <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8009aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009aac:	2b01      	cmp	r3, #1
 8009aae:	d10a      	bne.n	8009ac6 <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8009ab0:	68bb      	ldr	r3, [r7, #8]
 8009ab2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	68ba      	ldr	r2, [r7, #8]
 8009aba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009abe:	f043 0304 	orr.w	r3, r3, #4
 8009ac2:	6013      	str	r3, [r2, #0]
 8009ac4:	e014      	b.n	8009af0 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8009ac6:	68bb      	ldr	r3, [r7, #8]
 8009ac8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	68ba      	ldr	r2, [r7, #8]
 8009ad0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009ad4:	f023 0304 	bic.w	r3, r3, #4
 8009ad8:	6013      	str	r3, [r2, #0]
 8009ada:	e009      	b.n	8009af0 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8009adc:	68bb      	ldr	r3, [r7, #8]
 8009ade:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	68ba      	ldr	r2, [r7, #8]
 8009ae6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009aea:	f023 0304 	bic.w	r3, r3, #4
 8009aee:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8009af0:	2110      	movs	r1, #16
 8009af2:	6878      	ldr	r0, [r7, #4]
 8009af4:	f7ff fe82 	bl	80097fc <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8009af8:	6878      	ldr	r0, [r7, #4]
 8009afa:	f7ff fea3 	bl	8009844 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8009afe:	2300      	movs	r3, #0
 8009b00:	60fb      	str	r3, [r7, #12]
 8009b02:	e015      	b.n	8009b30 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	015a      	lsls	r2, r3, #5
 8009b08:	68bb      	ldr	r3, [r7, #8]
 8009b0a:	4413      	add	r3, r2
 8009b0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009b10:	461a      	mov	r2, r3
 8009b12:	f04f 33ff 	mov.w	r3, #4294967295
 8009b16:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	015a      	lsls	r2, r3, #5
 8009b1c:	68bb      	ldr	r3, [r7, #8]
 8009b1e:	4413      	add	r3, r2
 8009b20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009b24:	461a      	mov	r2, r3
 8009b26:	2300      	movs	r3, #0
 8009b28:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	3301      	adds	r3, #1
 8009b2e:	60fb      	str	r3, [r7, #12]
 8009b30:	6a3b      	ldr	r3, [r7, #32]
 8009b32:	68fa      	ldr	r2, [r7, #12]
 8009b34:	429a      	cmp	r2, r3
 8009b36:	d3e5      	bcc.n	8009b04 <USB_HostInit+0xac>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	2200      	movs	r2, #0
 8009b3c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	f04f 32ff 	mov.w	r2, #4294967295
 8009b44:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d00b      	beq.n	8009b6a <USB_HostInit+0x112>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009b58:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	4a13      	ldr	r2, [pc, #76]	; (8009bac <USB_HostInit+0x154>)
 8009b5e:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	4a13      	ldr	r2, [pc, #76]	; (8009bb0 <USB_HostInit+0x158>)
 8009b64:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8009b68:	e009      	b.n	8009b7e <USB_HostInit+0x126>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	2280      	movs	r2, #128	; 0x80
 8009b6e:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	4a10      	ldr	r2, [pc, #64]	; (8009bb4 <USB_HostInit+0x15c>)
 8009b74:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	4a0f      	ldr	r2, [pc, #60]	; (8009bb8 <USB_HostInit+0x160>)
 8009b7a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009b7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d105      	bne.n	8009b90 <USB_HostInit+0x138>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	699b      	ldr	r3, [r3, #24]
 8009b88:	f043 0210 	orr.w	r2, r3, #16
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	699a      	ldr	r2, [r3, #24]
 8009b94:	4b09      	ldr	r3, [pc, #36]	; (8009bbc <USB_HostInit+0x164>)
 8009b96:	4313      	orrs	r3, r2
 8009b98:	687a      	ldr	r2, [r7, #4]
 8009b9a:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 8009b9c:	2300      	movs	r3, #0
}
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	3710      	adds	r7, #16
 8009ba2:	46bd      	mov	sp, r7
 8009ba4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009ba8:	b004      	add	sp, #16
 8009baa:	4770      	bx	lr
 8009bac:	01000200 	.word	0x01000200
 8009bb0:	00e00300 	.word	0x00e00300
 8009bb4:	00600080 	.word	0x00600080
 8009bb8:	004000e0 	.word	0x004000e0
 8009bbc:	a3200008 	.word	0xa3200008

08009bc0 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8009bc0:	b480      	push	{r7}
 8009bc2:	b085      	sub	sp, #20
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	6078      	str	r0, [r7, #4]
 8009bc8:	460b      	mov	r3, r1
 8009bca:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	68fa      	ldr	r2, [r7, #12]
 8009bda:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009bde:	f023 0303 	bic.w	r3, r3, #3
 8009be2:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009bea:	681a      	ldr	r2, [r3, #0]
 8009bec:	78fb      	ldrb	r3, [r7, #3]
 8009bee:	f003 0303 	and.w	r3, r3, #3
 8009bf2:	68f9      	ldr	r1, [r7, #12]
 8009bf4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8009bf8:	4313      	orrs	r3, r2
 8009bfa:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8009bfc:	78fb      	ldrb	r3, [r7, #3]
 8009bfe:	2b01      	cmp	r3, #1
 8009c00:	d107      	bne.n	8009c12 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009c08:	461a      	mov	r2, r3
 8009c0a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8009c0e:	6053      	str	r3, [r2, #4]
 8009c10:	e009      	b.n	8009c26 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8009c12:	78fb      	ldrb	r3, [r7, #3]
 8009c14:	2b02      	cmp	r3, #2
 8009c16:	d106      	bne.n	8009c26 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009c1e:	461a      	mov	r2, r3
 8009c20:	f241 7370 	movw	r3, #6000	; 0x1770
 8009c24:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8009c26:	2300      	movs	r3, #0
}
 8009c28:	4618      	mov	r0, r3
 8009c2a:	3714      	adds	r7, #20
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c32:	4770      	bx	lr

08009c34 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8009c34:	b580      	push	{r7, lr}
 8009c36:	b084      	sub	sp, #16
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8009c40:	2300      	movs	r3, #0
 8009c42:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8009c4e:	68bb      	ldr	r3, [r7, #8]
 8009c50:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8009c54:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8009c56:	68bb      	ldr	r3, [r7, #8]
 8009c58:	68fa      	ldr	r2, [r7, #12]
 8009c5a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8009c5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009c62:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8009c64:	2064      	movs	r0, #100	; 0x64
 8009c66:	f7f8 fd1b 	bl	80026a0 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8009c6a:	68bb      	ldr	r3, [r7, #8]
 8009c6c:	68fa      	ldr	r2, [r7, #12]
 8009c6e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8009c72:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009c76:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8009c78:	200a      	movs	r0, #10
 8009c7a:	f7f8 fd11 	bl	80026a0 <HAL_Delay>

  return HAL_OK;
 8009c7e:	2300      	movs	r3, #0
}
 8009c80:	4618      	mov	r0, r3
 8009c82:	3710      	adds	r7, #16
 8009c84:	46bd      	mov	sp, r7
 8009c86:	bd80      	pop	{r7, pc}

08009c88 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8009c88:	b480      	push	{r7}
 8009c8a:	b085      	sub	sp, #20
 8009c8c:	af00      	add	r7, sp, #0
 8009c8e:	6078      	str	r0, [r7, #4]
 8009c90:	460b      	mov	r3, r1
 8009c92:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8009c98:	2300      	movs	r3, #0
 8009c9a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8009ca6:	68bb      	ldr	r3, [r7, #8]
 8009ca8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8009cac:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8009cae:	68bb      	ldr	r3, [r7, #8]
 8009cb0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d109      	bne.n	8009ccc <USB_DriveVbus+0x44>
 8009cb8:	78fb      	ldrb	r3, [r7, #3]
 8009cba:	2b01      	cmp	r3, #1
 8009cbc:	d106      	bne.n	8009ccc <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8009cbe:	68bb      	ldr	r3, [r7, #8]
 8009cc0:	68fa      	ldr	r2, [r7, #12]
 8009cc2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8009cc6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009cca:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8009ccc:	68bb      	ldr	r3, [r7, #8]
 8009cce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009cd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009cd6:	d109      	bne.n	8009cec <USB_DriveVbus+0x64>
 8009cd8:	78fb      	ldrb	r3, [r7, #3]
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d106      	bne.n	8009cec <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8009cde:	68bb      	ldr	r3, [r7, #8]
 8009ce0:	68fa      	ldr	r2, [r7, #12]
 8009ce2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8009ce6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009cea:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8009cec:	2300      	movs	r3, #0
}
 8009cee:	4618      	mov	r0, r3
 8009cf0:	3714      	adds	r7, #20
 8009cf2:	46bd      	mov	sp, r7
 8009cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf8:	4770      	bx	lr

08009cfa <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8009cfa:	b480      	push	{r7}
 8009cfc:	b085      	sub	sp, #20
 8009cfe:	af00      	add	r7, sp, #0
 8009d00:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8009d06:	2300      	movs	r3, #0
 8009d08:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8009d14:	68bb      	ldr	r3, [r7, #8]
 8009d16:	0c5b      	lsrs	r3, r3, #17
 8009d18:	f003 0303 	and.w	r3, r3, #3
}
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	3714      	adds	r7, #20
 8009d20:	46bd      	mov	sp, r7
 8009d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d26:	4770      	bx	lr

08009d28 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8009d28:	b480      	push	{r7}
 8009d2a:	b085      	sub	sp, #20
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009d3a:	689b      	ldr	r3, [r3, #8]
 8009d3c:	b29b      	uxth	r3, r3
}
 8009d3e:	4618      	mov	r0, r3
 8009d40:	3714      	adds	r7, #20
 8009d42:	46bd      	mov	sp, r7
 8009d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d48:	4770      	bx	lr
	...

08009d4c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8009d4c:	b580      	push	{r7, lr}
 8009d4e:	b088      	sub	sp, #32
 8009d50:	af00      	add	r7, sp, #0
 8009d52:	6078      	str	r0, [r7, #4]
 8009d54:	4608      	mov	r0, r1
 8009d56:	4611      	mov	r1, r2
 8009d58:	461a      	mov	r2, r3
 8009d5a:	4603      	mov	r3, r0
 8009d5c:	70fb      	strb	r3, [r7, #3]
 8009d5e:	460b      	mov	r3, r1
 8009d60:	70bb      	strb	r3, [r7, #2]
 8009d62:	4613      	mov	r3, r2
 8009d64:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8009d66:	2300      	movs	r3, #0
 8009d68:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8009d6e:	78fb      	ldrb	r3, [r7, #3]
 8009d70:	015a      	lsls	r2, r3, #5
 8009d72:	693b      	ldr	r3, [r7, #16]
 8009d74:	4413      	add	r3, r2
 8009d76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009d7a:	461a      	mov	r2, r3
 8009d7c:	f04f 33ff 	mov.w	r3, #4294967295
 8009d80:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8009d82:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8009d86:	2b03      	cmp	r3, #3
 8009d88:	d87e      	bhi.n	8009e88 <USB_HC_Init+0x13c>
 8009d8a:	a201      	add	r2, pc, #4	; (adr r2, 8009d90 <USB_HC_Init+0x44>)
 8009d8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d90:	08009da1 	.word	0x08009da1
 8009d94:	08009e4b 	.word	0x08009e4b
 8009d98:	08009da1 	.word	0x08009da1
 8009d9c:	08009e0d 	.word	0x08009e0d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009da0:	78fb      	ldrb	r3, [r7, #3]
 8009da2:	015a      	lsls	r2, r3, #5
 8009da4:	693b      	ldr	r3, [r7, #16]
 8009da6:	4413      	add	r3, r2
 8009da8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009dac:	461a      	mov	r2, r3
 8009dae:	f240 439d 	movw	r3, #1181	; 0x49d
 8009db2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8009db4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	da10      	bge.n	8009dde <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8009dbc:	78fb      	ldrb	r3, [r7, #3]
 8009dbe:	015a      	lsls	r2, r3, #5
 8009dc0:	693b      	ldr	r3, [r7, #16]
 8009dc2:	4413      	add	r3, r2
 8009dc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009dc8:	68db      	ldr	r3, [r3, #12]
 8009dca:	78fa      	ldrb	r2, [r7, #3]
 8009dcc:	0151      	lsls	r1, r2, #5
 8009dce:	693a      	ldr	r2, [r7, #16]
 8009dd0:	440a      	add	r2, r1
 8009dd2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009dd6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009dda:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8009ddc:	e057      	b.n	8009e8e <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009de2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d051      	beq.n	8009e8e <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8009dea:	78fb      	ldrb	r3, [r7, #3]
 8009dec:	015a      	lsls	r2, r3, #5
 8009dee:	693b      	ldr	r3, [r7, #16]
 8009df0:	4413      	add	r3, r2
 8009df2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009df6:	68db      	ldr	r3, [r3, #12]
 8009df8:	78fa      	ldrb	r2, [r7, #3]
 8009dfa:	0151      	lsls	r1, r2, #5
 8009dfc:	693a      	ldr	r2, [r7, #16]
 8009dfe:	440a      	add	r2, r1
 8009e00:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009e04:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8009e08:	60d3      	str	r3, [r2, #12]
      break;
 8009e0a:	e040      	b.n	8009e8e <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009e0c:	78fb      	ldrb	r3, [r7, #3]
 8009e0e:	015a      	lsls	r2, r3, #5
 8009e10:	693b      	ldr	r3, [r7, #16]
 8009e12:	4413      	add	r3, r2
 8009e14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009e18:	461a      	mov	r2, r3
 8009e1a:	f240 639d 	movw	r3, #1693	; 0x69d
 8009e1e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8009e20:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	da34      	bge.n	8009e92 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8009e28:	78fb      	ldrb	r3, [r7, #3]
 8009e2a:	015a      	lsls	r2, r3, #5
 8009e2c:	693b      	ldr	r3, [r7, #16]
 8009e2e:	4413      	add	r3, r2
 8009e30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009e34:	68db      	ldr	r3, [r3, #12]
 8009e36:	78fa      	ldrb	r2, [r7, #3]
 8009e38:	0151      	lsls	r1, r2, #5
 8009e3a:	693a      	ldr	r2, [r7, #16]
 8009e3c:	440a      	add	r2, r1
 8009e3e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009e42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009e46:	60d3      	str	r3, [r2, #12]
      }

      break;
 8009e48:	e023      	b.n	8009e92 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009e4a:	78fb      	ldrb	r3, [r7, #3]
 8009e4c:	015a      	lsls	r2, r3, #5
 8009e4e:	693b      	ldr	r3, [r7, #16]
 8009e50:	4413      	add	r3, r2
 8009e52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009e56:	461a      	mov	r2, r3
 8009e58:	f240 2325 	movw	r3, #549	; 0x225
 8009e5c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8009e5e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	da17      	bge.n	8009e96 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8009e66:	78fb      	ldrb	r3, [r7, #3]
 8009e68:	015a      	lsls	r2, r3, #5
 8009e6a:	693b      	ldr	r3, [r7, #16]
 8009e6c:	4413      	add	r3, r2
 8009e6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009e72:	68db      	ldr	r3, [r3, #12]
 8009e74:	78fa      	ldrb	r2, [r7, #3]
 8009e76:	0151      	lsls	r1, r2, #5
 8009e78:	693a      	ldr	r2, [r7, #16]
 8009e7a:	440a      	add	r2, r1
 8009e7c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009e80:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8009e84:	60d3      	str	r3, [r2, #12]
      }
      break;
 8009e86:	e006      	b.n	8009e96 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8009e88:	2301      	movs	r3, #1
 8009e8a:	77fb      	strb	r3, [r7, #31]
      break;
 8009e8c:	e004      	b.n	8009e98 <USB_HC_Init+0x14c>
      break;
 8009e8e:	bf00      	nop
 8009e90:	e002      	b.n	8009e98 <USB_HC_Init+0x14c>
      break;
 8009e92:	bf00      	nop
 8009e94:	e000      	b.n	8009e98 <USB_HC_Init+0x14c>
      break;
 8009e96:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8009e98:	693b      	ldr	r3, [r7, #16]
 8009e9a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009e9e:	699a      	ldr	r2, [r3, #24]
 8009ea0:	78fb      	ldrb	r3, [r7, #3]
 8009ea2:	f003 030f 	and.w	r3, r3, #15
 8009ea6:	2101      	movs	r1, #1
 8009ea8:	fa01 f303 	lsl.w	r3, r1, r3
 8009eac:	6939      	ldr	r1, [r7, #16]
 8009eae:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8009eb2:	4313      	orrs	r3, r2
 8009eb4:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	699b      	ldr	r3, [r3, #24]
 8009eba:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8009ec2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	da03      	bge.n	8009ed2 <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8009eca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009ece:	61bb      	str	r3, [r7, #24]
 8009ed0:	e001      	b.n	8009ed6 <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 8009ed2:	2300      	movs	r3, #0
 8009ed4:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8009ed6:	6878      	ldr	r0, [r7, #4]
 8009ed8:	f7ff ff0f 	bl	8009cfa <USB_GetHostSpeed>
 8009edc:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8009ede:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009ee2:	2b02      	cmp	r3, #2
 8009ee4:	d106      	bne.n	8009ef4 <USB_HC_Init+0x1a8>
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	2b02      	cmp	r3, #2
 8009eea:	d003      	beq.n	8009ef4 <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8009eec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009ef0:	617b      	str	r3, [r7, #20]
 8009ef2:	e001      	b.n	8009ef8 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009ef8:	787b      	ldrb	r3, [r7, #1]
 8009efa:	059b      	lsls	r3, r3, #22
 8009efc:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8009f00:	78bb      	ldrb	r3, [r7, #2]
 8009f02:	02db      	lsls	r3, r3, #11
 8009f04:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009f08:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8009f0a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8009f0e:	049b      	lsls	r3, r3, #18
 8009f10:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8009f14:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8009f16:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8009f18:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8009f1c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8009f1e:	69bb      	ldr	r3, [r7, #24]
 8009f20:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009f22:	78fb      	ldrb	r3, [r7, #3]
 8009f24:	0159      	lsls	r1, r3, #5
 8009f26:	693b      	ldr	r3, [r7, #16]
 8009f28:	440b      	add	r3, r1
 8009f2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009f2e:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8009f30:	697b      	ldr	r3, [r7, #20]
 8009f32:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009f34:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8009f36:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8009f3a:	2b03      	cmp	r3, #3
 8009f3c:	d10f      	bne.n	8009f5e <USB_HC_Init+0x212>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8009f3e:	78fb      	ldrb	r3, [r7, #3]
 8009f40:	015a      	lsls	r2, r3, #5
 8009f42:	693b      	ldr	r3, [r7, #16]
 8009f44:	4413      	add	r3, r2
 8009f46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	78fa      	ldrb	r2, [r7, #3]
 8009f4e:	0151      	lsls	r1, r2, #5
 8009f50:	693a      	ldr	r2, [r7, #16]
 8009f52:	440a      	add	r2, r1
 8009f54:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009f58:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009f5c:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8009f5e:	7ffb      	ldrb	r3, [r7, #31]
}
 8009f60:	4618      	mov	r0, r3
 8009f62:	3720      	adds	r7, #32
 8009f64:	46bd      	mov	sp, r7
 8009f66:	bd80      	pop	{r7, pc}

08009f68 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8009f68:	b580      	push	{r7, lr}
 8009f6a:	b08c      	sub	sp, #48	; 0x30
 8009f6c:	af02      	add	r7, sp, #8
 8009f6e:	60f8      	str	r0, [r7, #12]
 8009f70:	60b9      	str	r1, [r7, #8]
 8009f72:	4613      	mov	r3, r2
 8009f74:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8009f7a:	68bb      	ldr	r3, [r7, #8]
 8009f7c:	785b      	ldrb	r3, [r3, #1]
 8009f7e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8009f80:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009f84:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d02d      	beq.n	8009fee <USB_HC_StartXfer+0x86>
 8009f92:	68bb      	ldr	r3, [r7, #8]
 8009f94:	791b      	ldrb	r3, [r3, #4]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d129      	bne.n	8009fee <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8009f9a:	79fb      	ldrb	r3, [r7, #7]
 8009f9c:	2b01      	cmp	r3, #1
 8009f9e:	d117      	bne.n	8009fd0 <USB_HC_StartXfer+0x68>
 8009fa0:	68bb      	ldr	r3, [r7, #8]
 8009fa2:	79db      	ldrb	r3, [r3, #7]
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d003      	beq.n	8009fb0 <USB_HC_StartXfer+0x48>
 8009fa8:	68bb      	ldr	r3, [r7, #8]
 8009faa:	79db      	ldrb	r3, [r3, #7]
 8009fac:	2b02      	cmp	r3, #2
 8009fae:	d10f      	bne.n	8009fd0 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8009fb0:	69fb      	ldr	r3, [r7, #28]
 8009fb2:	015a      	lsls	r2, r3, #5
 8009fb4:	6a3b      	ldr	r3, [r7, #32]
 8009fb6:	4413      	add	r3, r2
 8009fb8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009fbc:	68db      	ldr	r3, [r3, #12]
 8009fbe:	69fa      	ldr	r2, [r7, #28]
 8009fc0:	0151      	lsls	r1, r2, #5
 8009fc2:	6a3a      	ldr	r2, [r7, #32]
 8009fc4:	440a      	add	r2, r1
 8009fc6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009fca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009fce:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8009fd0:	79fb      	ldrb	r3, [r7, #7]
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d10b      	bne.n	8009fee <USB_HC_StartXfer+0x86>
 8009fd6:	68bb      	ldr	r3, [r7, #8]
 8009fd8:	795b      	ldrb	r3, [r3, #5]
 8009fda:	2b01      	cmp	r3, #1
 8009fdc:	d107      	bne.n	8009fee <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8009fde:	68bb      	ldr	r3, [r7, #8]
 8009fe0:	785b      	ldrb	r3, [r3, #1]
 8009fe2:	4619      	mov	r1, r3
 8009fe4:	68f8      	ldr	r0, [r7, #12]
 8009fe6:	f000 fa2f 	bl	800a448 <USB_DoPing>
      return HAL_OK;
 8009fea:	2300      	movs	r3, #0
 8009fec:	e0f8      	b.n	800a1e0 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8009fee:	68bb      	ldr	r3, [r7, #8]
 8009ff0:	695b      	ldr	r3, [r3, #20]
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d018      	beq.n	800a028 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8009ff6:	68bb      	ldr	r3, [r7, #8]
 8009ff8:	695b      	ldr	r3, [r3, #20]
 8009ffa:	68ba      	ldr	r2, [r7, #8]
 8009ffc:	8912      	ldrh	r2, [r2, #8]
 8009ffe:	4413      	add	r3, r2
 800a000:	3b01      	subs	r3, #1
 800a002:	68ba      	ldr	r2, [r7, #8]
 800a004:	8912      	ldrh	r2, [r2, #8]
 800a006:	fbb3 f3f2 	udiv	r3, r3, r2
 800a00a:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800a00c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800a00e:	8b7b      	ldrh	r3, [r7, #26]
 800a010:	429a      	cmp	r2, r3
 800a012:	d90b      	bls.n	800a02c <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 800a014:	8b7b      	ldrh	r3, [r7, #26]
 800a016:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a018:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a01a:	68ba      	ldr	r2, [r7, #8]
 800a01c:	8912      	ldrh	r2, [r2, #8]
 800a01e:	fb02 f203 	mul.w	r2, r2, r3
 800a022:	68bb      	ldr	r3, [r7, #8]
 800a024:	611a      	str	r2, [r3, #16]
 800a026:	e001      	b.n	800a02c <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 800a028:	2301      	movs	r3, #1
 800a02a:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 800a02c:	68bb      	ldr	r3, [r7, #8]
 800a02e:	78db      	ldrb	r3, [r3, #3]
 800a030:	2b00      	cmp	r3, #0
 800a032:	d007      	beq.n	800a044 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a034:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a036:	68ba      	ldr	r2, [r7, #8]
 800a038:	8912      	ldrh	r2, [r2, #8]
 800a03a:	fb02 f203 	mul.w	r2, r2, r3
 800a03e:	68bb      	ldr	r3, [r7, #8]
 800a040:	611a      	str	r2, [r3, #16]
 800a042:	e003      	b.n	800a04c <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 800a044:	68bb      	ldr	r3, [r7, #8]
 800a046:	695a      	ldr	r2, [r3, #20]
 800a048:	68bb      	ldr	r3, [r7, #8]
 800a04a:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a04c:	68bb      	ldr	r3, [r7, #8]
 800a04e:	691b      	ldr	r3, [r3, #16]
 800a050:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a054:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a056:	04d9      	lsls	r1, r3, #19
 800a058:	4b63      	ldr	r3, [pc, #396]	; (800a1e8 <USB_HC_StartXfer+0x280>)
 800a05a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a05c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800a05e:	68bb      	ldr	r3, [r7, #8]
 800a060:	7a9b      	ldrb	r3, [r3, #10]
 800a062:	075b      	lsls	r3, r3, #29
 800a064:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a068:	69f9      	ldr	r1, [r7, #28]
 800a06a:	0148      	lsls	r0, r1, #5
 800a06c:	6a39      	ldr	r1, [r7, #32]
 800a06e:	4401      	add	r1, r0
 800a070:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a074:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a076:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800a078:	79fb      	ldrb	r3, [r7, #7]
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d009      	beq.n	800a092 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800a07e:	68bb      	ldr	r3, [r7, #8]
 800a080:	68d9      	ldr	r1, [r3, #12]
 800a082:	69fb      	ldr	r3, [r7, #28]
 800a084:	015a      	lsls	r2, r3, #5
 800a086:	6a3b      	ldr	r3, [r7, #32]
 800a088:	4413      	add	r3, r2
 800a08a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a08e:	460a      	mov	r2, r1
 800a090:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800a092:	6a3b      	ldr	r3, [r7, #32]
 800a094:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a098:	689b      	ldr	r3, [r3, #8]
 800a09a:	f003 0301 	and.w	r3, r3, #1
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	bf0c      	ite	eq
 800a0a2:	2301      	moveq	r3, #1
 800a0a4:	2300      	movne	r3, #0
 800a0a6:	b2db      	uxtb	r3, r3
 800a0a8:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800a0aa:	69fb      	ldr	r3, [r7, #28]
 800a0ac:	015a      	lsls	r2, r3, #5
 800a0ae:	6a3b      	ldr	r3, [r7, #32]
 800a0b0:	4413      	add	r3, r2
 800a0b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	69fa      	ldr	r2, [r7, #28]
 800a0ba:	0151      	lsls	r1, r2, #5
 800a0bc:	6a3a      	ldr	r2, [r7, #32]
 800a0be:	440a      	add	r2, r1
 800a0c0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a0c4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a0c8:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800a0ca:	69fb      	ldr	r3, [r7, #28]
 800a0cc:	015a      	lsls	r2, r3, #5
 800a0ce:	6a3b      	ldr	r3, [r7, #32]
 800a0d0:	4413      	add	r3, r2
 800a0d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a0d6:	681a      	ldr	r2, [r3, #0]
 800a0d8:	7e7b      	ldrb	r3, [r7, #25]
 800a0da:	075b      	lsls	r3, r3, #29
 800a0dc:	69f9      	ldr	r1, [r7, #28]
 800a0de:	0148      	lsls	r0, r1, #5
 800a0e0:	6a39      	ldr	r1, [r7, #32]
 800a0e2:	4401      	add	r1, r0
 800a0e4:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800a0e8:	4313      	orrs	r3, r2
 800a0ea:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800a0ec:	69fb      	ldr	r3, [r7, #28]
 800a0ee:	015a      	lsls	r2, r3, #5
 800a0f0:	6a3b      	ldr	r3, [r7, #32]
 800a0f2:	4413      	add	r3, r2
 800a0f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a0fc:	693b      	ldr	r3, [r7, #16]
 800a0fe:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a102:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800a104:	68bb      	ldr	r3, [r7, #8]
 800a106:	78db      	ldrb	r3, [r3, #3]
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d004      	beq.n	800a116 <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800a10c:	693b      	ldr	r3, [r7, #16]
 800a10e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a112:	613b      	str	r3, [r7, #16]
 800a114:	e003      	b.n	800a11e <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800a116:	693b      	ldr	r3, [r7, #16]
 800a118:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a11c:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a11e:	693b      	ldr	r3, [r7, #16]
 800a120:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a124:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800a126:	69fb      	ldr	r3, [r7, #28]
 800a128:	015a      	lsls	r2, r3, #5
 800a12a:	6a3b      	ldr	r3, [r7, #32]
 800a12c:	4413      	add	r3, r2
 800a12e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a132:	461a      	mov	r2, r3
 800a134:	693b      	ldr	r3, [r7, #16]
 800a136:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800a138:	79fb      	ldrb	r3, [r7, #7]
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d001      	beq.n	800a142 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800a13e:	2300      	movs	r3, #0
 800a140:	e04e      	b.n	800a1e0 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800a142:	68bb      	ldr	r3, [r7, #8]
 800a144:	78db      	ldrb	r3, [r3, #3]
 800a146:	2b00      	cmp	r3, #0
 800a148:	d149      	bne.n	800a1de <USB_HC_StartXfer+0x276>
 800a14a:	68bb      	ldr	r3, [r7, #8]
 800a14c:	695b      	ldr	r3, [r3, #20]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d045      	beq.n	800a1de <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 800a152:	68bb      	ldr	r3, [r7, #8]
 800a154:	79db      	ldrb	r3, [r3, #7]
 800a156:	2b03      	cmp	r3, #3
 800a158:	d830      	bhi.n	800a1bc <USB_HC_StartXfer+0x254>
 800a15a:	a201      	add	r2, pc, #4	; (adr r2, 800a160 <USB_HC_StartXfer+0x1f8>)
 800a15c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a160:	0800a171 	.word	0x0800a171
 800a164:	0800a195 	.word	0x0800a195
 800a168:	0800a171 	.word	0x0800a171
 800a16c:	0800a195 	.word	0x0800a195
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a170:	68bb      	ldr	r3, [r7, #8]
 800a172:	695b      	ldr	r3, [r3, #20]
 800a174:	3303      	adds	r3, #3
 800a176:	089b      	lsrs	r3, r3, #2
 800a178:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800a17a:	8afa      	ldrh	r2, [r7, #22]
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a180:	b29b      	uxth	r3, r3
 800a182:	429a      	cmp	r2, r3
 800a184:	d91c      	bls.n	800a1c0 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	699b      	ldr	r3, [r3, #24]
 800a18a:	f043 0220 	orr.w	r2, r3, #32
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	619a      	str	r2, [r3, #24]
        }
        break;
 800a192:	e015      	b.n	800a1c0 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a194:	68bb      	ldr	r3, [r7, #8]
 800a196:	695b      	ldr	r3, [r3, #20]
 800a198:	3303      	adds	r3, #3
 800a19a:	089b      	lsrs	r3, r3, #2
 800a19c:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800a19e:	8afa      	ldrh	r2, [r7, #22]
 800a1a0:	6a3b      	ldr	r3, [r7, #32]
 800a1a2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a1a6:	691b      	ldr	r3, [r3, #16]
 800a1a8:	b29b      	uxth	r3, r3
 800a1aa:	429a      	cmp	r2, r3
 800a1ac:	d90a      	bls.n	800a1c4 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	699b      	ldr	r3, [r3, #24]
 800a1b2:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	619a      	str	r2, [r3, #24]
        }
        break;
 800a1ba:	e003      	b.n	800a1c4 <USB_HC_StartXfer+0x25c>

      default:
        break;
 800a1bc:	bf00      	nop
 800a1be:	e002      	b.n	800a1c6 <USB_HC_StartXfer+0x25e>
        break;
 800a1c0:	bf00      	nop
 800a1c2:	e000      	b.n	800a1c6 <USB_HC_StartXfer+0x25e>
        break;
 800a1c4:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800a1c6:	68bb      	ldr	r3, [r7, #8]
 800a1c8:	68d9      	ldr	r1, [r3, #12]
 800a1ca:	68bb      	ldr	r3, [r7, #8]
 800a1cc:	785a      	ldrb	r2, [r3, #1]
 800a1ce:	68bb      	ldr	r3, [r7, #8]
 800a1d0:	695b      	ldr	r3, [r3, #20]
 800a1d2:	b29b      	uxth	r3, r3
 800a1d4:	2000      	movs	r0, #0
 800a1d6:	9000      	str	r0, [sp, #0]
 800a1d8:	68f8      	ldr	r0, [r7, #12]
 800a1da:	f7ff fb53 	bl	8009884 <USB_WritePacket>
  }

  return HAL_OK;
 800a1de:	2300      	movs	r3, #0
}
 800a1e0:	4618      	mov	r0, r3
 800a1e2:	3728      	adds	r7, #40	; 0x28
 800a1e4:	46bd      	mov	sp, r7
 800a1e6:	bd80      	pop	{r7, pc}
 800a1e8:	1ff80000 	.word	0x1ff80000

0800a1ec <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a1ec:	b480      	push	{r7}
 800a1ee:	b085      	sub	sp, #20
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a1fe:	695b      	ldr	r3, [r3, #20]
 800a200:	b29b      	uxth	r3, r3
}
 800a202:	4618      	mov	r0, r3
 800a204:	3714      	adds	r7, #20
 800a206:	46bd      	mov	sp, r7
 800a208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a20c:	4770      	bx	lr

0800a20e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800a20e:	b480      	push	{r7}
 800a210:	b089      	sub	sp, #36	; 0x24
 800a212:	af00      	add	r7, sp, #0
 800a214:	6078      	str	r0, [r7, #4]
 800a216:	460b      	mov	r3, r1
 800a218:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 800a21e:	78fb      	ldrb	r3, [r7, #3]
 800a220:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 800a222:	2300      	movs	r3, #0
 800a224:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800a226:	697b      	ldr	r3, [r7, #20]
 800a228:	015a      	lsls	r2, r3, #5
 800a22a:	69bb      	ldr	r3, [r7, #24]
 800a22c:	4413      	add	r3, r2
 800a22e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	0c9b      	lsrs	r3, r3, #18
 800a236:	f003 0303 	and.w	r3, r3, #3
 800a23a:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800a23c:	697b      	ldr	r3, [r7, #20]
 800a23e:	015a      	lsls	r2, r3, #5
 800a240:	69bb      	ldr	r3, [r7, #24]
 800a242:	4413      	add	r3, r2
 800a244:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	0fdb      	lsrs	r3, r3, #31
 800a24c:	f003 0301 	and.w	r3, r3, #1
 800a250:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	689b      	ldr	r3, [r3, #8]
 800a256:	f003 0320 	and.w	r3, r3, #32
 800a25a:	2b20      	cmp	r3, #32
 800a25c:	d104      	bne.n	800a268 <USB_HC_Halt+0x5a>
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	2b00      	cmp	r3, #0
 800a262:	d101      	bne.n	800a268 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800a264:	2300      	movs	r3, #0
 800a266:	e0e8      	b.n	800a43a <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800a268:	693b      	ldr	r3, [r7, #16]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d002      	beq.n	800a274 <USB_HC_Halt+0x66>
 800a26e:	693b      	ldr	r3, [r7, #16]
 800a270:	2b02      	cmp	r3, #2
 800a272:	d173      	bne.n	800a35c <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a274:	697b      	ldr	r3, [r7, #20]
 800a276:	015a      	lsls	r2, r3, #5
 800a278:	69bb      	ldr	r3, [r7, #24]
 800a27a:	4413      	add	r3, r2
 800a27c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	697a      	ldr	r2, [r7, #20]
 800a284:	0151      	lsls	r1, r2, #5
 800a286:	69ba      	ldr	r2, [r7, #24]
 800a288:	440a      	add	r2, r1
 800a28a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a28e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a292:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	689b      	ldr	r3, [r3, #8]
 800a298:	f003 0320 	and.w	r3, r3, #32
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	f040 80cb 	bne.w	800a438 <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2a6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d143      	bne.n	800a336 <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a2ae:	697b      	ldr	r3, [r7, #20]
 800a2b0:	015a      	lsls	r2, r3, #5
 800a2b2:	69bb      	ldr	r3, [r7, #24]
 800a2b4:	4413      	add	r3, r2
 800a2b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	697a      	ldr	r2, [r7, #20]
 800a2be:	0151      	lsls	r1, r2, #5
 800a2c0:	69ba      	ldr	r2, [r7, #24]
 800a2c2:	440a      	add	r2, r1
 800a2c4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a2c8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a2cc:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a2ce:	697b      	ldr	r3, [r7, #20]
 800a2d0:	015a      	lsls	r2, r3, #5
 800a2d2:	69bb      	ldr	r3, [r7, #24]
 800a2d4:	4413      	add	r3, r2
 800a2d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	697a      	ldr	r2, [r7, #20]
 800a2de:	0151      	lsls	r1, r2, #5
 800a2e0:	69ba      	ldr	r2, [r7, #24]
 800a2e2:	440a      	add	r2, r1
 800a2e4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a2e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a2ec:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800a2ee:	697b      	ldr	r3, [r7, #20]
 800a2f0:	015a      	lsls	r2, r3, #5
 800a2f2:	69bb      	ldr	r3, [r7, #24]
 800a2f4:	4413      	add	r3, r2
 800a2f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	697a      	ldr	r2, [r7, #20]
 800a2fe:	0151      	lsls	r1, r2, #5
 800a300:	69ba      	ldr	r2, [r7, #24]
 800a302:	440a      	add	r2, r1
 800a304:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a308:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a30c:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 800a30e:	69fb      	ldr	r3, [r7, #28]
 800a310:	3301      	adds	r3, #1
 800a312:	61fb      	str	r3, [r7, #28]
 800a314:	69fb      	ldr	r3, [r7, #28]
 800a316:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a31a:	d81d      	bhi.n	800a358 <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a31c:	697b      	ldr	r3, [r7, #20]
 800a31e:	015a      	lsls	r2, r3, #5
 800a320:	69bb      	ldr	r3, [r7, #24]
 800a322:	4413      	add	r3, r2
 800a324:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a32e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a332:	d0ec      	beq.n	800a30e <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a334:	e080      	b.n	800a438 <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a336:	697b      	ldr	r3, [r7, #20]
 800a338:	015a      	lsls	r2, r3, #5
 800a33a:	69bb      	ldr	r3, [r7, #24]
 800a33c:	4413      	add	r3, r2
 800a33e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	697a      	ldr	r2, [r7, #20]
 800a346:	0151      	lsls	r1, r2, #5
 800a348:	69ba      	ldr	r2, [r7, #24]
 800a34a:	440a      	add	r2, r1
 800a34c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a350:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a354:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a356:	e06f      	b.n	800a438 <USB_HC_Halt+0x22a>
            break;
 800a358:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a35a:	e06d      	b.n	800a438 <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a35c:	697b      	ldr	r3, [r7, #20]
 800a35e:	015a      	lsls	r2, r3, #5
 800a360:	69bb      	ldr	r3, [r7, #24]
 800a362:	4413      	add	r3, r2
 800a364:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	697a      	ldr	r2, [r7, #20]
 800a36c:	0151      	lsls	r1, r2, #5
 800a36e:	69ba      	ldr	r2, [r7, #24]
 800a370:	440a      	add	r2, r1
 800a372:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a376:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a37a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800a37c:	69bb      	ldr	r3, [r7, #24]
 800a37e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a382:	691b      	ldr	r3, [r3, #16]
 800a384:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d143      	bne.n	800a414 <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a38c:	697b      	ldr	r3, [r7, #20]
 800a38e:	015a      	lsls	r2, r3, #5
 800a390:	69bb      	ldr	r3, [r7, #24]
 800a392:	4413      	add	r3, r2
 800a394:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	697a      	ldr	r2, [r7, #20]
 800a39c:	0151      	lsls	r1, r2, #5
 800a39e:	69ba      	ldr	r2, [r7, #24]
 800a3a0:	440a      	add	r2, r1
 800a3a2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a3a6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a3aa:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a3ac:	697b      	ldr	r3, [r7, #20]
 800a3ae:	015a      	lsls	r2, r3, #5
 800a3b0:	69bb      	ldr	r3, [r7, #24]
 800a3b2:	4413      	add	r3, r2
 800a3b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	697a      	ldr	r2, [r7, #20]
 800a3bc:	0151      	lsls	r1, r2, #5
 800a3be:	69ba      	ldr	r2, [r7, #24]
 800a3c0:	440a      	add	r2, r1
 800a3c2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a3c6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a3ca:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800a3cc:	697b      	ldr	r3, [r7, #20]
 800a3ce:	015a      	lsls	r2, r3, #5
 800a3d0:	69bb      	ldr	r3, [r7, #24]
 800a3d2:	4413      	add	r3, r2
 800a3d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	697a      	ldr	r2, [r7, #20]
 800a3dc:	0151      	lsls	r1, r2, #5
 800a3de:	69ba      	ldr	r2, [r7, #24]
 800a3e0:	440a      	add	r2, r1
 800a3e2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a3e6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a3ea:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800a3ec:	69fb      	ldr	r3, [r7, #28]
 800a3ee:	3301      	adds	r3, #1
 800a3f0:	61fb      	str	r3, [r7, #28]
 800a3f2:	69fb      	ldr	r3, [r7, #28]
 800a3f4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a3f8:	d81d      	bhi.n	800a436 <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a3fa:	697b      	ldr	r3, [r7, #20]
 800a3fc:	015a      	lsls	r2, r3, #5
 800a3fe:	69bb      	ldr	r3, [r7, #24]
 800a400:	4413      	add	r3, r2
 800a402:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a40c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a410:	d0ec      	beq.n	800a3ec <USB_HC_Halt+0x1de>
 800a412:	e011      	b.n	800a438 <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a414:	697b      	ldr	r3, [r7, #20]
 800a416:	015a      	lsls	r2, r3, #5
 800a418:	69bb      	ldr	r3, [r7, #24]
 800a41a:	4413      	add	r3, r2
 800a41c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	697a      	ldr	r2, [r7, #20]
 800a424:	0151      	lsls	r1, r2, #5
 800a426:	69ba      	ldr	r2, [r7, #24]
 800a428:	440a      	add	r2, r1
 800a42a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a42e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a432:	6013      	str	r3, [r2, #0]
 800a434:	e000      	b.n	800a438 <USB_HC_Halt+0x22a>
          break;
 800a436:	bf00      	nop
    }
  }

  return HAL_OK;
 800a438:	2300      	movs	r3, #0
}
 800a43a:	4618      	mov	r0, r3
 800a43c:	3724      	adds	r7, #36	; 0x24
 800a43e:	46bd      	mov	sp, r7
 800a440:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a444:	4770      	bx	lr
	...

0800a448 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800a448:	b480      	push	{r7}
 800a44a:	b087      	sub	sp, #28
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	6078      	str	r0, [r7, #4]
 800a450:	460b      	mov	r3, r1
 800a452:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800a458:	78fb      	ldrb	r3, [r7, #3]
 800a45a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800a45c:	2301      	movs	r3, #1
 800a45e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	04da      	lsls	r2, r3, #19
 800a464:	4b15      	ldr	r3, [pc, #84]	; (800a4bc <USB_DoPing+0x74>)
 800a466:	4013      	ands	r3, r2
 800a468:	693a      	ldr	r2, [r7, #16]
 800a46a:	0151      	lsls	r1, r2, #5
 800a46c:	697a      	ldr	r2, [r7, #20]
 800a46e:	440a      	add	r2, r1
 800a470:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a474:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a478:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800a47a:	693b      	ldr	r3, [r7, #16]
 800a47c:	015a      	lsls	r2, r3, #5
 800a47e:	697b      	ldr	r3, [r7, #20]
 800a480:	4413      	add	r3, r2
 800a482:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a48a:	68bb      	ldr	r3, [r7, #8]
 800a48c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a490:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a492:	68bb      	ldr	r3, [r7, #8]
 800a494:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a498:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800a49a:	693b      	ldr	r3, [r7, #16]
 800a49c:	015a      	lsls	r2, r3, #5
 800a49e:	697b      	ldr	r3, [r7, #20]
 800a4a0:	4413      	add	r3, r2
 800a4a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a4a6:	461a      	mov	r2, r3
 800a4a8:	68bb      	ldr	r3, [r7, #8]
 800a4aa:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800a4ac:	2300      	movs	r3, #0
}
 800a4ae:	4618      	mov	r0, r3
 800a4b0:	371c      	adds	r7, #28
 800a4b2:	46bd      	mov	sp, r7
 800a4b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b8:	4770      	bx	lr
 800a4ba:	bf00      	nop
 800a4bc:	1ff80000 	.word	0x1ff80000

0800a4c0 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800a4c0:	b580      	push	{r7, lr}
 800a4c2:	b086      	sub	sp, #24
 800a4c4:	af00      	add	r7, sp, #0
 800a4c6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800a4d0:	6878      	ldr	r0, [r7, #4]
 800a4d2:	f7ff f935 	bl	8009740 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800a4d6:	2110      	movs	r1, #16
 800a4d8:	6878      	ldr	r0, [r7, #4]
 800a4da:	f7ff f98f 	bl	80097fc <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800a4de:	6878      	ldr	r0, [r7, #4]
 800a4e0:	f7ff f9b0 	bl	8009844 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800a4e4:	2300      	movs	r3, #0
 800a4e6:	613b      	str	r3, [r7, #16]
 800a4e8:	e01f      	b.n	800a52a <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800a4ea:	693b      	ldr	r3, [r7, #16]
 800a4ec:	015a      	lsls	r2, r3, #5
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	4413      	add	r3, r2
 800a4f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800a4fa:	68bb      	ldr	r3, [r7, #8]
 800a4fc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a500:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800a502:	68bb      	ldr	r3, [r7, #8]
 800a504:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a508:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a50a:	68bb      	ldr	r3, [r7, #8]
 800a50c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a510:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800a512:	693b      	ldr	r3, [r7, #16]
 800a514:	015a      	lsls	r2, r3, #5
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	4413      	add	r3, r2
 800a51a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a51e:	461a      	mov	r2, r3
 800a520:	68bb      	ldr	r3, [r7, #8]
 800a522:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800a524:	693b      	ldr	r3, [r7, #16]
 800a526:	3301      	adds	r3, #1
 800a528:	613b      	str	r3, [r7, #16]
 800a52a:	693b      	ldr	r3, [r7, #16]
 800a52c:	2b0f      	cmp	r3, #15
 800a52e:	d9dc      	bls.n	800a4ea <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800a530:	2300      	movs	r3, #0
 800a532:	613b      	str	r3, [r7, #16]
 800a534:	e034      	b.n	800a5a0 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800a536:	693b      	ldr	r3, [r7, #16]
 800a538:	015a      	lsls	r2, r3, #5
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	4413      	add	r3, r2
 800a53e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800a546:	68bb      	ldr	r3, [r7, #8]
 800a548:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a54c:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800a54e:	68bb      	ldr	r3, [r7, #8]
 800a550:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a554:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a556:	68bb      	ldr	r3, [r7, #8]
 800a558:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a55c:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800a55e:	693b      	ldr	r3, [r7, #16]
 800a560:	015a      	lsls	r2, r3, #5
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	4413      	add	r3, r2
 800a566:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a56a:	461a      	mov	r2, r3
 800a56c:	68bb      	ldr	r3, [r7, #8]
 800a56e:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800a570:	697b      	ldr	r3, [r7, #20]
 800a572:	3301      	adds	r3, #1
 800a574:	617b      	str	r3, [r7, #20]
 800a576:	697b      	ldr	r3, [r7, #20]
 800a578:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a57c:	d80c      	bhi.n	800a598 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a57e:	693b      	ldr	r3, [r7, #16]
 800a580:	015a      	lsls	r2, r3, #5
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	4413      	add	r3, r2
 800a586:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a590:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a594:	d0ec      	beq.n	800a570 <USB_StopHost+0xb0>
 800a596:	e000      	b.n	800a59a <USB_StopHost+0xda>
        break;
 800a598:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800a59a:	693b      	ldr	r3, [r7, #16]
 800a59c:	3301      	adds	r3, #1
 800a59e:	613b      	str	r3, [r7, #16]
 800a5a0:	693b      	ldr	r3, [r7, #16]
 800a5a2:	2b0f      	cmp	r3, #15
 800a5a4:	d9c7      	bls.n	800a536 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a5ac:	461a      	mov	r2, r3
 800a5ae:	f04f 33ff 	mov.w	r3, #4294967295
 800a5b2:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	f04f 32ff 	mov.w	r2, #4294967295
 800a5ba:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800a5bc:	6878      	ldr	r0, [r7, #4]
 800a5be:	f7ff f8ae 	bl	800971e <USB_EnableGlobalInt>

  return HAL_OK;
 800a5c2:	2300      	movs	r3, #0
}
 800a5c4:	4618      	mov	r0, r3
 800a5c6:	3718      	adds	r7, #24
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	bd80      	pop	{r7, pc}

0800a5cc <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a5cc:	b580      	push	{r7, lr}
 800a5ce:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USBH driver ###########################*/
  retUSBH = FATFS_LinkDriver(&USBH_Driver, USBHPath);
 800a5d0:	4904      	ldr	r1, [pc, #16]	; (800a5e4 <MX_FATFS_Init+0x18>)
 800a5d2:	4805      	ldr	r0, [pc, #20]	; (800a5e8 <MX_FATFS_Init+0x1c>)
 800a5d4:	f004 f866 	bl	800e6a4 <FATFS_LinkDriver>
 800a5d8:	4603      	mov	r3, r0
 800a5da:	461a      	mov	r2, r3
 800a5dc:	4b03      	ldr	r3, [pc, #12]	; (800a5ec <MX_FATFS_Init+0x20>)
 800a5de:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a5e0:	bf00      	nop
 800a5e2:	bd80      	pop	{r7, pc}
 800a5e4:	20002584 	.word	0x20002584
 800a5e8:	0801f22c 	.word	0x0801f22c
 800a5ec:	200045ec 	.word	0x200045ec

0800a5f0 <USBH_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_initialize(BYTE lun)
{
 800a5f0:	b480      	push	{r7}
 800a5f2:	b083      	sub	sp, #12
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	4603      	mov	r3, r0
 800a5f8:	71fb      	strb	r3, [r7, #7]
  /* CAUTION : USB Host library has to be initialized in the application */

  return RES_OK;
 800a5fa:	2300      	movs	r3, #0
}
 800a5fc:	4618      	mov	r0, r3
 800a5fe:	370c      	adds	r7, #12
 800a600:	46bd      	mov	sp, r7
 800a602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a606:	4770      	bx	lr

0800a608 <USBH_status>:
  * @brief  Gets Disk Status
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_status(BYTE lun)
{
 800a608:	b580      	push	{r7, lr}
 800a60a:	b084      	sub	sp, #16
 800a60c:	af00      	add	r7, sp, #0
 800a60e:	4603      	mov	r3, r0
 800a610:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 800a612:	2301      	movs	r3, #1
 800a614:	73fb      	strb	r3, [r7, #15]

  if(USBH_MSC_UnitIsReady(&hUSB_Host, lun))
 800a616:	79fb      	ldrb	r3, [r7, #7]
 800a618:	4619      	mov	r1, r3
 800a61a:	4808      	ldr	r0, [pc, #32]	; (800a63c <USBH_status+0x34>)
 800a61c:	f001 fc6a 	bl	800bef4 <USBH_MSC_UnitIsReady>
 800a620:	4603      	mov	r3, r0
 800a622:	2b00      	cmp	r3, #0
 800a624:	d002      	beq.n	800a62c <USBH_status+0x24>
  {
    res = RES_OK;
 800a626:	2300      	movs	r3, #0
 800a628:	73fb      	strb	r3, [r7, #15]
 800a62a:	e001      	b.n	800a630 <USBH_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 800a62c:	2301      	movs	r3, #1
 800a62e:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800a630:	7bfb      	ldrb	r3, [r7, #15]
}
 800a632:	4618      	mov	r0, r3
 800a634:	3710      	adds	r7, #16
 800a636:	46bd      	mov	sp, r7
 800a638:	bd80      	pop	{r7, pc}
 800a63a:	bf00      	nop
 800a63c:	200183a4 	.word	0x200183a4

0800a640 <USBH_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT USBH_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800a640:	b580      	push	{r7, lr}
 800a642:	b094      	sub	sp, #80	; 0x50
 800a644:	af02      	add	r7, sp, #8
 800a646:	60b9      	str	r1, [r7, #8]
 800a648:	607a      	str	r2, [r7, #4]
 800a64a:	603b      	str	r3, [r7, #0]
 800a64c:	4603      	mov	r3, r0
 800a64e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800a650:	2301      	movs	r3, #1
 800a652:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Read(&hUSB_Host, lun, sector, buff, count) == USBH_OK)
 800a656:	7bf9      	ldrb	r1, [r7, #15]
 800a658:	683b      	ldr	r3, [r7, #0]
 800a65a:	9300      	str	r3, [sp, #0]
 800a65c:	68bb      	ldr	r3, [r7, #8]
 800a65e:	687a      	ldr	r2, [r7, #4]
 800a660:	4818      	ldr	r0, [pc, #96]	; (800a6c4 <USBH_read+0x84>)
 800a662:	f001 fc91 	bl	800bf88 <USBH_MSC_Read>
 800a666:	4603      	mov	r3, r0
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d103      	bne.n	800a674 <USBH_read+0x34>
  {
    res = RES_OK;
 800a66c:	2300      	movs	r3, #0
 800a66e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800a672:	e020      	b.n	800a6b6 <USBH_read+0x76>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 800a674:	f107 0210 	add.w	r2, r7, #16
 800a678:	7bfb      	ldrb	r3, [r7, #15]
 800a67a:	4619      	mov	r1, r3
 800a67c:	4811      	ldr	r0, [pc, #68]	; (800a6c4 <USBH_read+0x84>)
 800a67e:	f001 fc5f 	bl	800bf40 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 800a682:	7f7b      	ldrb	r3, [r7, #29]
 800a684:	2b3a      	cmp	r3, #58	; 0x3a
 800a686:	d005      	beq.n	800a694 <USBH_read+0x54>
 800a688:	2b3a      	cmp	r3, #58	; 0x3a
 800a68a:	dc10      	bgt.n	800a6ae <USBH_read+0x6e>
 800a68c:	2b04      	cmp	r3, #4
 800a68e:	d001      	beq.n	800a694 <USBH_read+0x54>
 800a690:	2b28      	cmp	r3, #40	; 0x28
 800a692:	d10c      	bne.n	800a6ae <USBH_read+0x6e>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog ("USB Disk is not ready!");
 800a694:	480c      	ldr	r0, [pc, #48]	; (800a6c8 <USBH_read+0x88>)
 800a696:	f00f fc39 	bl	8019f0c <iprintf>
 800a69a:	480c      	ldr	r0, [pc, #48]	; (800a6cc <USBH_read+0x8c>)
 800a69c:	f00f fc36 	bl	8019f0c <iprintf>
 800a6a0:	200a      	movs	r0, #10
 800a6a2:	f00f fc4b 	bl	8019f3c <putchar>
      res = RES_NOTRDY;
 800a6a6:	2303      	movs	r3, #3
 800a6a8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800a6ac:	e003      	b.n	800a6b6 <USBH_read+0x76>

    default:
      res = RES_ERROR;
 800a6ae:	2301      	movs	r3, #1
 800a6b0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800a6b4:	bf00      	nop
    }
  }

  return res;
 800a6b6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800a6ba:	4618      	mov	r0, r3
 800a6bc:	3748      	adds	r7, #72	; 0x48
 800a6be:	46bd      	mov	sp, r7
 800a6c0:	bd80      	pop	{r7, pc}
 800a6c2:	bf00      	nop
 800a6c4:	200183a4 	.word	0x200183a4
 800a6c8:	0801c080 	.word	0x0801c080
 800a6cc:	0801c088 	.word	0x0801c088

0800a6d0 <USBH_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT USBH_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800a6d0:	b580      	push	{r7, lr}
 800a6d2:	b094      	sub	sp, #80	; 0x50
 800a6d4:	af02      	add	r7, sp, #8
 800a6d6:	60b9      	str	r1, [r7, #8]
 800a6d8:	607a      	str	r2, [r7, #4]
 800a6da:	603b      	str	r3, [r7, #0]
 800a6dc:	4603      	mov	r3, r0
 800a6de:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800a6e0:	2301      	movs	r3, #1
 800a6e2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Write(&hUSB_Host, lun, sector, (BYTE *)buff, count) == USBH_OK)
 800a6e6:	7bf9      	ldrb	r1, [r7, #15]
 800a6e8:	683b      	ldr	r3, [r7, #0]
 800a6ea:	9300      	str	r3, [sp, #0]
 800a6ec:	68bb      	ldr	r3, [r7, #8]
 800a6ee:	687a      	ldr	r2, [r7, #4]
 800a6f0:	4820      	ldr	r0, [pc, #128]	; (800a774 <USBH_write+0xa4>)
 800a6f2:	f001 fcb2 	bl	800c05a <USBH_MSC_Write>
 800a6f6:	4603      	mov	r3, r0
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d103      	bne.n	800a704 <USBH_write+0x34>
  {
    res = RES_OK;
 800a6fc:	2300      	movs	r3, #0
 800a6fe:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800a702:	e031      	b.n	800a768 <USBH_write+0x98>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 800a704:	f107 0210 	add.w	r2, r7, #16
 800a708:	7bfb      	ldrb	r3, [r7, #15]
 800a70a:	4619      	mov	r1, r3
 800a70c:	4819      	ldr	r0, [pc, #100]	; (800a774 <USBH_write+0xa4>)
 800a70e:	f001 fc17 	bl	800bf40 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 800a712:	7f7b      	ldrb	r3, [r7, #29]
 800a714:	2b3a      	cmp	r3, #58	; 0x3a
 800a716:	d016      	beq.n	800a746 <USBH_write+0x76>
 800a718:	2b3a      	cmp	r3, #58	; 0x3a
 800a71a:	dc21      	bgt.n	800a760 <USBH_write+0x90>
 800a71c:	2b28      	cmp	r3, #40	; 0x28
 800a71e:	d012      	beq.n	800a746 <USBH_write+0x76>
 800a720:	2b28      	cmp	r3, #40	; 0x28
 800a722:	dc1d      	bgt.n	800a760 <USBH_write+0x90>
 800a724:	2b04      	cmp	r3, #4
 800a726:	d00e      	beq.n	800a746 <USBH_write+0x76>
 800a728:	2b27      	cmp	r3, #39	; 0x27
 800a72a:	d119      	bne.n	800a760 <USBH_write+0x90>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
 800a72c:	4812      	ldr	r0, [pc, #72]	; (800a778 <USBH_write+0xa8>)
 800a72e:	f00f fbed 	bl	8019f0c <iprintf>
 800a732:	4812      	ldr	r0, [pc, #72]	; (800a77c <USBH_write+0xac>)
 800a734:	f00f fbea 	bl	8019f0c <iprintf>
 800a738:	200a      	movs	r0, #10
 800a73a:	f00f fbff 	bl	8019f3c <putchar>
      res = RES_WRPRT;
 800a73e:	2302      	movs	r3, #2
 800a740:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800a744:	e010      	b.n	800a768 <USBH_write+0x98>

    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");
 800a746:	480c      	ldr	r0, [pc, #48]	; (800a778 <USBH_write+0xa8>)
 800a748:	f00f fbe0 	bl	8019f0c <iprintf>
 800a74c:	480c      	ldr	r0, [pc, #48]	; (800a780 <USBH_write+0xb0>)
 800a74e:	f00f fbdd 	bl	8019f0c <iprintf>
 800a752:	200a      	movs	r0, #10
 800a754:	f00f fbf2 	bl	8019f3c <putchar>
      res = RES_NOTRDY;
 800a758:	2303      	movs	r3, #3
 800a75a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800a75e:	e003      	b.n	800a768 <USBH_write+0x98>

    default:
      res = RES_ERROR;
 800a760:	2301      	movs	r3, #1
 800a762:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800a766:	bf00      	nop
    }
  }

  return res;
 800a768:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800a76c:	4618      	mov	r0, r3
 800a76e:	3748      	adds	r7, #72	; 0x48
 800a770:	46bd      	mov	sp, r7
 800a772:	bd80      	pop	{r7, pc}
 800a774:	200183a4 	.word	0x200183a4
 800a778:	0801c080 	.word	0x0801c080
 800a77c:	0801c0a0 	.word	0x0801c0a0
 800a780:	0801c088 	.word	0x0801c088

0800a784 <USBH_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USBH_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800a784:	b580      	push	{r7, lr}
 800a786:	b090      	sub	sp, #64	; 0x40
 800a788:	af00      	add	r7, sp, #0
 800a78a:	4603      	mov	r3, r0
 800a78c:	603a      	str	r2, [r7, #0]
 800a78e:	71fb      	strb	r3, [r7, #7]
 800a790:	460b      	mov	r3, r1
 800a792:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800a794:	2301      	movs	r3, #1
 800a796:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  MSC_LUNTypeDef info;

  switch (cmd)
 800a79a:	79bb      	ldrb	r3, [r7, #6]
 800a79c:	2b03      	cmp	r3, #3
 800a79e:	d852      	bhi.n	800a846 <USBH_ioctl+0xc2>
 800a7a0:	a201      	add	r2, pc, #4	; (adr r2, 800a7a8 <USBH_ioctl+0x24>)
 800a7a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7a6:	bf00      	nop
 800a7a8:	0800a7b9 	.word	0x0800a7b9
 800a7ac:	0800a7c1 	.word	0x0800a7c1
 800a7b0:	0800a7eb 	.word	0x0800a7eb
 800a7b4:	0800a817 	.word	0x0800a817
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC:
    res = RES_OK;
 800a7b8:	2300      	movs	r3, #0
 800a7ba:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800a7be:	e045      	b.n	800a84c <USBH_ioctl+0xc8>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800a7c0:	f107 0208 	add.w	r2, r7, #8
 800a7c4:	79fb      	ldrb	r3, [r7, #7]
 800a7c6:	4619      	mov	r1, r3
 800a7c8:	4823      	ldr	r0, [pc, #140]	; (800a858 <USBH_ioctl+0xd4>)
 800a7ca:	f001 fbb9 	bl	800bf40 <USBH_MSC_GetLUNInfo>
 800a7ce:	4603      	mov	r3, r0
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d106      	bne.n	800a7e2 <USBH_ioctl+0x5e>
    {
      *(DWORD*)buff = info.capacity.block_nbr;
 800a7d4:	68fa      	ldr	r2, [r7, #12]
 800a7d6:	683b      	ldr	r3, [r7, #0]
 800a7d8:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800a7da:	2300      	movs	r3, #0
 800a7dc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800a7e0:	e034      	b.n	800a84c <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800a7e2:	2301      	movs	r3, #1
 800a7e4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800a7e8:	e030      	b.n	800a84c <USBH_ioctl+0xc8>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800a7ea:	f107 0208 	add.w	r2, r7, #8
 800a7ee:	79fb      	ldrb	r3, [r7, #7]
 800a7f0:	4619      	mov	r1, r3
 800a7f2:	4819      	ldr	r0, [pc, #100]	; (800a858 <USBH_ioctl+0xd4>)
 800a7f4:	f001 fba4 	bl	800bf40 <USBH_MSC_GetLUNInfo>
 800a7f8:	4603      	mov	r3, r0
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d107      	bne.n	800a80e <USBH_ioctl+0x8a>
    {
      *(DWORD*)buff = info.capacity.block_size;
 800a7fe:	8a3b      	ldrh	r3, [r7, #16]
 800a800:	461a      	mov	r2, r3
 800a802:	683b      	ldr	r3, [r7, #0]
 800a804:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800a806:	2300      	movs	r3, #0
 800a808:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800a80c:	e01e      	b.n	800a84c <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800a80e:	2301      	movs	r3, #1
 800a810:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800a814:	e01a      	b.n	800a84c <USBH_ioctl+0xc8>

    /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :

    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800a816:	f107 0208 	add.w	r2, r7, #8
 800a81a:	79fb      	ldrb	r3, [r7, #7]
 800a81c:	4619      	mov	r1, r3
 800a81e:	480e      	ldr	r0, [pc, #56]	; (800a858 <USBH_ioctl+0xd4>)
 800a820:	f001 fb8e 	bl	800bf40 <USBH_MSC_GetLUNInfo>
 800a824:	4603      	mov	r3, r0
 800a826:	2b00      	cmp	r3, #0
 800a828:	d109      	bne.n	800a83e <USBH_ioctl+0xba>
    {
      *(DWORD*)buff = info.capacity.block_size / USB_DEFAULT_BLOCK_SIZE;
 800a82a:	8a3b      	ldrh	r3, [r7, #16]
 800a82c:	0a5b      	lsrs	r3, r3, #9
 800a82e:	b29b      	uxth	r3, r3
 800a830:	461a      	mov	r2, r3
 800a832:	683b      	ldr	r3, [r7, #0]
 800a834:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800a836:	2300      	movs	r3, #0
 800a838:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800a83c:	e006      	b.n	800a84c <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800a83e:	2301      	movs	r3, #1
 800a840:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800a844:	e002      	b.n	800a84c <USBH_ioctl+0xc8>

  default:
    res = RES_PARERR;
 800a846:	2304      	movs	r3, #4
 800a848:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }

  return res;
 800a84c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800a850:	4618      	mov	r0, r3
 800a852:	3740      	adds	r7, #64	; 0x40
 800a854:	46bd      	mov	sp, r7
 800a856:	bd80      	pop	{r7, pc}
 800a858:	200183a4 	.word	0x200183a4

0800a85c <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800a85c:	b580      	push	{r7, lr}
 800a85e:	b084      	sub	sp, #16
 800a860:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800a862:	4b8d      	ldr	r3, [pc, #564]	; (800aa98 <MX_LWIP_Init+0x23c>)
 800a864:	22c0      	movs	r2, #192	; 0xc0
 800a866:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800a868:	4b8b      	ldr	r3, [pc, #556]	; (800aa98 <MX_LWIP_Init+0x23c>)
 800a86a:	22a8      	movs	r2, #168	; 0xa8
 800a86c:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800a86e:	4b8a      	ldr	r3, [pc, #552]	; (800aa98 <MX_LWIP_Init+0x23c>)
 800a870:	2201      	movs	r2, #1
 800a872:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 200;
 800a874:	4b88      	ldr	r3, [pc, #544]	; (800aa98 <MX_LWIP_Init+0x23c>)
 800a876:	22c8      	movs	r2, #200	; 0xc8
 800a878:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800a87a:	4b88      	ldr	r3, [pc, #544]	; (800aa9c <MX_LWIP_Init+0x240>)
 800a87c:	22ff      	movs	r2, #255	; 0xff
 800a87e:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800a880:	4b86      	ldr	r3, [pc, #536]	; (800aa9c <MX_LWIP_Init+0x240>)
 800a882:	22ff      	movs	r2, #255	; 0xff
 800a884:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800a886:	4b85      	ldr	r3, [pc, #532]	; (800aa9c <MX_LWIP_Init+0x240>)
 800a888:	22ff      	movs	r2, #255	; 0xff
 800a88a:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800a88c:	4b83      	ldr	r3, [pc, #524]	; (800aa9c <MX_LWIP_Init+0x240>)
 800a88e:	2200      	movs	r2, #0
 800a890:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800a892:	4b83      	ldr	r3, [pc, #524]	; (800aaa0 <MX_LWIP_Init+0x244>)
 800a894:	22c0      	movs	r2, #192	; 0xc0
 800a896:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800a898:	4b81      	ldr	r3, [pc, #516]	; (800aaa0 <MX_LWIP_Init+0x244>)
 800a89a:	22a8      	movs	r2, #168	; 0xa8
 800a89c:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800a89e:	4b80      	ldr	r3, [pc, #512]	; (800aaa0 <MX_LWIP_Init+0x244>)
 800a8a0:	2201      	movs	r2, #1
 800a8a2:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 800a8a4:	4b7e      	ldr	r3, [pc, #504]	; (800aaa0 <MX_LWIP_Init+0x244>)
 800a8a6:	2201      	movs	r2, #1
 800a8a8:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 800a8aa:	f003 ff38 	bl	800e71e <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800a8ae:	4b7a      	ldr	r3, [pc, #488]	; (800aa98 <MX_LWIP_Init+0x23c>)
 800a8b0:	781b      	ldrb	r3, [r3, #0]
 800a8b2:	061a      	lsls	r2, r3, #24
 800a8b4:	4b78      	ldr	r3, [pc, #480]	; (800aa98 <MX_LWIP_Init+0x23c>)
 800a8b6:	785b      	ldrb	r3, [r3, #1]
 800a8b8:	041b      	lsls	r3, r3, #16
 800a8ba:	431a      	orrs	r2, r3
 800a8bc:	4b76      	ldr	r3, [pc, #472]	; (800aa98 <MX_LWIP_Init+0x23c>)
 800a8be:	789b      	ldrb	r3, [r3, #2]
 800a8c0:	021b      	lsls	r3, r3, #8
 800a8c2:	4313      	orrs	r3, r2
 800a8c4:	4a74      	ldr	r2, [pc, #464]	; (800aa98 <MX_LWIP_Init+0x23c>)
 800a8c6:	78d2      	ldrb	r2, [r2, #3]
 800a8c8:	4313      	orrs	r3, r2
 800a8ca:	061a      	lsls	r2, r3, #24
 800a8cc:	4b72      	ldr	r3, [pc, #456]	; (800aa98 <MX_LWIP_Init+0x23c>)
 800a8ce:	781b      	ldrb	r3, [r3, #0]
 800a8d0:	0619      	lsls	r1, r3, #24
 800a8d2:	4b71      	ldr	r3, [pc, #452]	; (800aa98 <MX_LWIP_Init+0x23c>)
 800a8d4:	785b      	ldrb	r3, [r3, #1]
 800a8d6:	041b      	lsls	r3, r3, #16
 800a8d8:	4319      	orrs	r1, r3
 800a8da:	4b6f      	ldr	r3, [pc, #444]	; (800aa98 <MX_LWIP_Init+0x23c>)
 800a8dc:	789b      	ldrb	r3, [r3, #2]
 800a8de:	021b      	lsls	r3, r3, #8
 800a8e0:	430b      	orrs	r3, r1
 800a8e2:	496d      	ldr	r1, [pc, #436]	; (800aa98 <MX_LWIP_Init+0x23c>)
 800a8e4:	78c9      	ldrb	r1, [r1, #3]
 800a8e6:	430b      	orrs	r3, r1
 800a8e8:	021b      	lsls	r3, r3, #8
 800a8ea:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a8ee:	431a      	orrs	r2, r3
 800a8f0:	4b69      	ldr	r3, [pc, #420]	; (800aa98 <MX_LWIP_Init+0x23c>)
 800a8f2:	781b      	ldrb	r3, [r3, #0]
 800a8f4:	0619      	lsls	r1, r3, #24
 800a8f6:	4b68      	ldr	r3, [pc, #416]	; (800aa98 <MX_LWIP_Init+0x23c>)
 800a8f8:	785b      	ldrb	r3, [r3, #1]
 800a8fa:	041b      	lsls	r3, r3, #16
 800a8fc:	4319      	orrs	r1, r3
 800a8fe:	4b66      	ldr	r3, [pc, #408]	; (800aa98 <MX_LWIP_Init+0x23c>)
 800a900:	789b      	ldrb	r3, [r3, #2]
 800a902:	021b      	lsls	r3, r3, #8
 800a904:	430b      	orrs	r3, r1
 800a906:	4964      	ldr	r1, [pc, #400]	; (800aa98 <MX_LWIP_Init+0x23c>)
 800a908:	78c9      	ldrb	r1, [r1, #3]
 800a90a:	430b      	orrs	r3, r1
 800a90c:	0a1b      	lsrs	r3, r3, #8
 800a90e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a912:	431a      	orrs	r2, r3
 800a914:	4b60      	ldr	r3, [pc, #384]	; (800aa98 <MX_LWIP_Init+0x23c>)
 800a916:	781b      	ldrb	r3, [r3, #0]
 800a918:	0619      	lsls	r1, r3, #24
 800a91a:	4b5f      	ldr	r3, [pc, #380]	; (800aa98 <MX_LWIP_Init+0x23c>)
 800a91c:	785b      	ldrb	r3, [r3, #1]
 800a91e:	041b      	lsls	r3, r3, #16
 800a920:	4319      	orrs	r1, r3
 800a922:	4b5d      	ldr	r3, [pc, #372]	; (800aa98 <MX_LWIP_Init+0x23c>)
 800a924:	789b      	ldrb	r3, [r3, #2]
 800a926:	021b      	lsls	r3, r3, #8
 800a928:	430b      	orrs	r3, r1
 800a92a:	495b      	ldr	r1, [pc, #364]	; (800aa98 <MX_LWIP_Init+0x23c>)
 800a92c:	78c9      	ldrb	r1, [r1, #3]
 800a92e:	430b      	orrs	r3, r1
 800a930:	0e1b      	lsrs	r3, r3, #24
 800a932:	4313      	orrs	r3, r2
 800a934:	4a5b      	ldr	r2, [pc, #364]	; (800aaa4 <MX_LWIP_Init+0x248>)
 800a936:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800a938:	4b58      	ldr	r3, [pc, #352]	; (800aa9c <MX_LWIP_Init+0x240>)
 800a93a:	781b      	ldrb	r3, [r3, #0]
 800a93c:	061a      	lsls	r2, r3, #24
 800a93e:	4b57      	ldr	r3, [pc, #348]	; (800aa9c <MX_LWIP_Init+0x240>)
 800a940:	785b      	ldrb	r3, [r3, #1]
 800a942:	041b      	lsls	r3, r3, #16
 800a944:	431a      	orrs	r2, r3
 800a946:	4b55      	ldr	r3, [pc, #340]	; (800aa9c <MX_LWIP_Init+0x240>)
 800a948:	789b      	ldrb	r3, [r3, #2]
 800a94a:	021b      	lsls	r3, r3, #8
 800a94c:	4313      	orrs	r3, r2
 800a94e:	4a53      	ldr	r2, [pc, #332]	; (800aa9c <MX_LWIP_Init+0x240>)
 800a950:	78d2      	ldrb	r2, [r2, #3]
 800a952:	4313      	orrs	r3, r2
 800a954:	061a      	lsls	r2, r3, #24
 800a956:	4b51      	ldr	r3, [pc, #324]	; (800aa9c <MX_LWIP_Init+0x240>)
 800a958:	781b      	ldrb	r3, [r3, #0]
 800a95a:	0619      	lsls	r1, r3, #24
 800a95c:	4b4f      	ldr	r3, [pc, #316]	; (800aa9c <MX_LWIP_Init+0x240>)
 800a95e:	785b      	ldrb	r3, [r3, #1]
 800a960:	041b      	lsls	r3, r3, #16
 800a962:	4319      	orrs	r1, r3
 800a964:	4b4d      	ldr	r3, [pc, #308]	; (800aa9c <MX_LWIP_Init+0x240>)
 800a966:	789b      	ldrb	r3, [r3, #2]
 800a968:	021b      	lsls	r3, r3, #8
 800a96a:	430b      	orrs	r3, r1
 800a96c:	494b      	ldr	r1, [pc, #300]	; (800aa9c <MX_LWIP_Init+0x240>)
 800a96e:	78c9      	ldrb	r1, [r1, #3]
 800a970:	430b      	orrs	r3, r1
 800a972:	021b      	lsls	r3, r3, #8
 800a974:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a978:	431a      	orrs	r2, r3
 800a97a:	4b48      	ldr	r3, [pc, #288]	; (800aa9c <MX_LWIP_Init+0x240>)
 800a97c:	781b      	ldrb	r3, [r3, #0]
 800a97e:	0619      	lsls	r1, r3, #24
 800a980:	4b46      	ldr	r3, [pc, #280]	; (800aa9c <MX_LWIP_Init+0x240>)
 800a982:	785b      	ldrb	r3, [r3, #1]
 800a984:	041b      	lsls	r3, r3, #16
 800a986:	4319      	orrs	r1, r3
 800a988:	4b44      	ldr	r3, [pc, #272]	; (800aa9c <MX_LWIP_Init+0x240>)
 800a98a:	789b      	ldrb	r3, [r3, #2]
 800a98c:	021b      	lsls	r3, r3, #8
 800a98e:	430b      	orrs	r3, r1
 800a990:	4942      	ldr	r1, [pc, #264]	; (800aa9c <MX_LWIP_Init+0x240>)
 800a992:	78c9      	ldrb	r1, [r1, #3]
 800a994:	430b      	orrs	r3, r1
 800a996:	0a1b      	lsrs	r3, r3, #8
 800a998:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a99c:	431a      	orrs	r2, r3
 800a99e:	4b3f      	ldr	r3, [pc, #252]	; (800aa9c <MX_LWIP_Init+0x240>)
 800a9a0:	781b      	ldrb	r3, [r3, #0]
 800a9a2:	0619      	lsls	r1, r3, #24
 800a9a4:	4b3d      	ldr	r3, [pc, #244]	; (800aa9c <MX_LWIP_Init+0x240>)
 800a9a6:	785b      	ldrb	r3, [r3, #1]
 800a9a8:	041b      	lsls	r3, r3, #16
 800a9aa:	4319      	orrs	r1, r3
 800a9ac:	4b3b      	ldr	r3, [pc, #236]	; (800aa9c <MX_LWIP_Init+0x240>)
 800a9ae:	789b      	ldrb	r3, [r3, #2]
 800a9b0:	021b      	lsls	r3, r3, #8
 800a9b2:	430b      	orrs	r3, r1
 800a9b4:	4939      	ldr	r1, [pc, #228]	; (800aa9c <MX_LWIP_Init+0x240>)
 800a9b6:	78c9      	ldrb	r1, [r1, #3]
 800a9b8:	430b      	orrs	r3, r1
 800a9ba:	0e1b      	lsrs	r3, r3, #24
 800a9bc:	4313      	orrs	r3, r2
 800a9be:	4a3a      	ldr	r2, [pc, #232]	; (800aaa8 <MX_LWIP_Init+0x24c>)
 800a9c0:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800a9c2:	4b37      	ldr	r3, [pc, #220]	; (800aaa0 <MX_LWIP_Init+0x244>)
 800a9c4:	781b      	ldrb	r3, [r3, #0]
 800a9c6:	061a      	lsls	r2, r3, #24
 800a9c8:	4b35      	ldr	r3, [pc, #212]	; (800aaa0 <MX_LWIP_Init+0x244>)
 800a9ca:	785b      	ldrb	r3, [r3, #1]
 800a9cc:	041b      	lsls	r3, r3, #16
 800a9ce:	431a      	orrs	r2, r3
 800a9d0:	4b33      	ldr	r3, [pc, #204]	; (800aaa0 <MX_LWIP_Init+0x244>)
 800a9d2:	789b      	ldrb	r3, [r3, #2]
 800a9d4:	021b      	lsls	r3, r3, #8
 800a9d6:	4313      	orrs	r3, r2
 800a9d8:	4a31      	ldr	r2, [pc, #196]	; (800aaa0 <MX_LWIP_Init+0x244>)
 800a9da:	78d2      	ldrb	r2, [r2, #3]
 800a9dc:	4313      	orrs	r3, r2
 800a9de:	061a      	lsls	r2, r3, #24
 800a9e0:	4b2f      	ldr	r3, [pc, #188]	; (800aaa0 <MX_LWIP_Init+0x244>)
 800a9e2:	781b      	ldrb	r3, [r3, #0]
 800a9e4:	0619      	lsls	r1, r3, #24
 800a9e6:	4b2e      	ldr	r3, [pc, #184]	; (800aaa0 <MX_LWIP_Init+0x244>)
 800a9e8:	785b      	ldrb	r3, [r3, #1]
 800a9ea:	041b      	lsls	r3, r3, #16
 800a9ec:	4319      	orrs	r1, r3
 800a9ee:	4b2c      	ldr	r3, [pc, #176]	; (800aaa0 <MX_LWIP_Init+0x244>)
 800a9f0:	789b      	ldrb	r3, [r3, #2]
 800a9f2:	021b      	lsls	r3, r3, #8
 800a9f4:	430b      	orrs	r3, r1
 800a9f6:	492a      	ldr	r1, [pc, #168]	; (800aaa0 <MX_LWIP_Init+0x244>)
 800a9f8:	78c9      	ldrb	r1, [r1, #3]
 800a9fa:	430b      	orrs	r3, r1
 800a9fc:	021b      	lsls	r3, r3, #8
 800a9fe:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800aa02:	431a      	orrs	r2, r3
 800aa04:	4b26      	ldr	r3, [pc, #152]	; (800aaa0 <MX_LWIP_Init+0x244>)
 800aa06:	781b      	ldrb	r3, [r3, #0]
 800aa08:	0619      	lsls	r1, r3, #24
 800aa0a:	4b25      	ldr	r3, [pc, #148]	; (800aaa0 <MX_LWIP_Init+0x244>)
 800aa0c:	785b      	ldrb	r3, [r3, #1]
 800aa0e:	041b      	lsls	r3, r3, #16
 800aa10:	4319      	orrs	r1, r3
 800aa12:	4b23      	ldr	r3, [pc, #140]	; (800aaa0 <MX_LWIP_Init+0x244>)
 800aa14:	789b      	ldrb	r3, [r3, #2]
 800aa16:	021b      	lsls	r3, r3, #8
 800aa18:	430b      	orrs	r3, r1
 800aa1a:	4921      	ldr	r1, [pc, #132]	; (800aaa0 <MX_LWIP_Init+0x244>)
 800aa1c:	78c9      	ldrb	r1, [r1, #3]
 800aa1e:	430b      	orrs	r3, r1
 800aa20:	0a1b      	lsrs	r3, r3, #8
 800aa22:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800aa26:	431a      	orrs	r2, r3
 800aa28:	4b1d      	ldr	r3, [pc, #116]	; (800aaa0 <MX_LWIP_Init+0x244>)
 800aa2a:	781b      	ldrb	r3, [r3, #0]
 800aa2c:	0619      	lsls	r1, r3, #24
 800aa2e:	4b1c      	ldr	r3, [pc, #112]	; (800aaa0 <MX_LWIP_Init+0x244>)
 800aa30:	785b      	ldrb	r3, [r3, #1]
 800aa32:	041b      	lsls	r3, r3, #16
 800aa34:	4319      	orrs	r1, r3
 800aa36:	4b1a      	ldr	r3, [pc, #104]	; (800aaa0 <MX_LWIP_Init+0x244>)
 800aa38:	789b      	ldrb	r3, [r3, #2]
 800aa3a:	021b      	lsls	r3, r3, #8
 800aa3c:	430b      	orrs	r3, r1
 800aa3e:	4918      	ldr	r1, [pc, #96]	; (800aaa0 <MX_LWIP_Init+0x244>)
 800aa40:	78c9      	ldrb	r1, [r1, #3]
 800aa42:	430b      	orrs	r3, r1
 800aa44:	0e1b      	lsrs	r3, r3, #24
 800aa46:	4313      	orrs	r3, r2
 800aa48:	4a18      	ldr	r2, [pc, #96]	; (800aaac <MX_LWIP_Init+0x250>)
 800aa4a:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800aa4c:	4b18      	ldr	r3, [pc, #96]	; (800aab0 <MX_LWIP_Init+0x254>)
 800aa4e:	9302      	str	r3, [sp, #8]
 800aa50:	4b18      	ldr	r3, [pc, #96]	; (800aab4 <MX_LWIP_Init+0x258>)
 800aa52:	9301      	str	r3, [sp, #4]
 800aa54:	2300      	movs	r3, #0
 800aa56:	9300      	str	r3, [sp, #0]
 800aa58:	4b14      	ldr	r3, [pc, #80]	; (800aaac <MX_LWIP_Init+0x250>)
 800aa5a:	4a13      	ldr	r2, [pc, #76]	; (800aaa8 <MX_LWIP_Init+0x24c>)
 800aa5c:	4911      	ldr	r1, [pc, #68]	; (800aaa4 <MX_LWIP_Init+0x248>)
 800aa5e:	4816      	ldr	r0, [pc, #88]	; (800aab8 <MX_LWIP_Init+0x25c>)
 800aa60:	f004 fb12 	bl	800f088 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800aa64:	4814      	ldr	r0, [pc, #80]	; (800aab8 <MX_LWIP_Init+0x25c>)
 800aa66:	f004 fcc1 	bl	800f3ec <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800aa6a:	4b13      	ldr	r3, [pc, #76]	; (800aab8 <MX_LWIP_Init+0x25c>)
 800aa6c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800aa70:	089b      	lsrs	r3, r3, #2
 800aa72:	f003 0301 	and.w	r3, r3, #1
 800aa76:	b2db      	uxtb	r3, r3
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d003      	beq.n	800aa84 <MX_LWIP_Init+0x228>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800aa7c:	480e      	ldr	r0, [pc, #56]	; (800aab8 <MX_LWIP_Init+0x25c>)
 800aa7e:	f004 fcc5 	bl	800f40c <netif_set_up>
 800aa82:	e002      	b.n	800aa8a <MX_LWIP_Init+0x22e>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800aa84:	480c      	ldr	r0, [pc, #48]	; (800aab8 <MX_LWIP_Init+0x25c>)
 800aa86:	f004 fd2d 	bl	800f4e4 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800aa8a:	490c      	ldr	r1, [pc, #48]	; (800aabc <MX_LWIP_Init+0x260>)
 800aa8c:	480a      	ldr	r0, [pc, #40]	; (800aab8 <MX_LWIP_Init+0x25c>)
 800aa8e:	f004 fd5b 	bl	800f548 <netif_set_link_callback>
  /* Create the Ethernet link handler thread */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800aa92:	bf00      	nop
 800aa94:	46bd      	mov	sp, r7
 800aa96:	bd80      	pop	{r7, pc}
 800aa98:	20004630 	.word	0x20004630
 800aa9c:	2000462c 	.word	0x2000462c
 800aaa0:	200045f0 	.word	0x200045f0
 800aaa4:	20004628 	.word	0x20004628
 800aaa8:	20004634 	.word	0x20004634
 800aaac:	20004638 	.word	0x20004638
 800aab0:	08018bf5 	.word	0x08018bf5
 800aab4:	0800b089 	.word	0x0800b089
 800aab8:	200045f4 	.word	0x200045f4
 800aabc:	0800b0f5 	.word	0x0800b0f5

0800aac0 <MX_LWIP_Process>:
 * Send it to the lwIP stack for handling
 * Handle timeouts if LWIP_TIMERS is set and without RTOS
 * Handle the llink status if LWIP_NETIF_LINK_CALLBACK is set and without RTOS
 */
void MX_LWIP_Process(void)
{
 800aac0:	b580      	push	{r7, lr}
 800aac2:	af00      	add	r7, sp, #0
/* USER CODE BEGIN 4_1 */
/* USER CODE END 4_1 */
  ethernetif_input(&gnetif);
 800aac4:	4803      	ldr	r0, [pc, #12]	; (800aad4 <MX_LWIP_Process+0x14>)
 800aac6:	f000 fabf 	bl	800b048 <ethernetif_input>

/* USER CODE BEGIN 4_2 */
/* USER CODE END 4_2 */
  /* Handle timeouts */
  sys_check_timeouts();
 800aaca:	f00b fcad 	bl	8016428 <sys_check_timeouts>

/* USER CODE BEGIN 4_3 */
/* USER CODE END 4_3 */
}
 800aace:	bf00      	nop
 800aad0:	bd80      	pop	{r7, pc}
 800aad2:	bf00      	nop
 800aad4:	200045f4 	.word	0x200045f4

0800aad8 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800aad8:	b580      	push	{r7, lr}
 800aada:	b08e      	sub	sp, #56	; 0x38
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800aae0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800aae4:	2200      	movs	r2, #0
 800aae6:	601a      	str	r2, [r3, #0]
 800aae8:	605a      	str	r2, [r3, #4]
 800aaea:	609a      	str	r2, [r3, #8]
 800aaec:	60da      	str	r2, [r3, #12]
 800aaee:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	4a4a      	ldr	r2, [pc, #296]	; (800ac20 <HAL_ETH_MspInit+0x148>)
 800aaf6:	4293      	cmp	r3, r2
 800aaf8:	f040 808d 	bne.w	800ac16 <HAL_ETH_MspInit+0x13e>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800aafc:	2300      	movs	r3, #0
 800aafe:	623b      	str	r3, [r7, #32]
 800ab00:	4b48      	ldr	r3, [pc, #288]	; (800ac24 <HAL_ETH_MspInit+0x14c>)
 800ab02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab04:	4a47      	ldr	r2, [pc, #284]	; (800ac24 <HAL_ETH_MspInit+0x14c>)
 800ab06:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800ab0a:	6313      	str	r3, [r2, #48]	; 0x30
 800ab0c:	4b45      	ldr	r3, [pc, #276]	; (800ac24 <HAL_ETH_MspInit+0x14c>)
 800ab0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ab14:	623b      	str	r3, [r7, #32]
 800ab16:	6a3b      	ldr	r3, [r7, #32]
 800ab18:	2300      	movs	r3, #0
 800ab1a:	61fb      	str	r3, [r7, #28]
 800ab1c:	4b41      	ldr	r3, [pc, #260]	; (800ac24 <HAL_ETH_MspInit+0x14c>)
 800ab1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab20:	4a40      	ldr	r2, [pc, #256]	; (800ac24 <HAL_ETH_MspInit+0x14c>)
 800ab22:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800ab26:	6313      	str	r3, [r2, #48]	; 0x30
 800ab28:	4b3e      	ldr	r3, [pc, #248]	; (800ac24 <HAL_ETH_MspInit+0x14c>)
 800ab2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab2c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800ab30:	61fb      	str	r3, [r7, #28]
 800ab32:	69fb      	ldr	r3, [r7, #28]
 800ab34:	2300      	movs	r3, #0
 800ab36:	61bb      	str	r3, [r7, #24]
 800ab38:	4b3a      	ldr	r3, [pc, #232]	; (800ac24 <HAL_ETH_MspInit+0x14c>)
 800ab3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab3c:	4a39      	ldr	r2, [pc, #228]	; (800ac24 <HAL_ETH_MspInit+0x14c>)
 800ab3e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800ab42:	6313      	str	r3, [r2, #48]	; 0x30
 800ab44:	4b37      	ldr	r3, [pc, #220]	; (800ac24 <HAL_ETH_MspInit+0x14c>)
 800ab46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab48:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ab4c:	61bb      	str	r3, [r7, #24]
 800ab4e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ab50:	2300      	movs	r3, #0
 800ab52:	617b      	str	r3, [r7, #20]
 800ab54:	4b33      	ldr	r3, [pc, #204]	; (800ac24 <HAL_ETH_MspInit+0x14c>)
 800ab56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab58:	4a32      	ldr	r2, [pc, #200]	; (800ac24 <HAL_ETH_MspInit+0x14c>)
 800ab5a:	f043 0304 	orr.w	r3, r3, #4
 800ab5e:	6313      	str	r3, [r2, #48]	; 0x30
 800ab60:	4b30      	ldr	r3, [pc, #192]	; (800ac24 <HAL_ETH_MspInit+0x14c>)
 800ab62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab64:	f003 0304 	and.w	r3, r3, #4
 800ab68:	617b      	str	r3, [r7, #20]
 800ab6a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	613b      	str	r3, [r7, #16]
 800ab70:	4b2c      	ldr	r3, [pc, #176]	; (800ac24 <HAL_ETH_MspInit+0x14c>)
 800ab72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab74:	4a2b      	ldr	r2, [pc, #172]	; (800ac24 <HAL_ETH_MspInit+0x14c>)
 800ab76:	f043 0301 	orr.w	r3, r3, #1
 800ab7a:	6313      	str	r3, [r2, #48]	; 0x30
 800ab7c:	4b29      	ldr	r3, [pc, #164]	; (800ac24 <HAL_ETH_MspInit+0x14c>)
 800ab7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab80:	f003 0301 	and.w	r3, r3, #1
 800ab84:	613b      	str	r3, [r7, #16]
 800ab86:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800ab88:	2300      	movs	r3, #0
 800ab8a:	60fb      	str	r3, [r7, #12]
 800ab8c:	4b25      	ldr	r3, [pc, #148]	; (800ac24 <HAL_ETH_MspInit+0x14c>)
 800ab8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab90:	4a24      	ldr	r2, [pc, #144]	; (800ac24 <HAL_ETH_MspInit+0x14c>)
 800ab92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ab96:	6313      	str	r3, [r2, #48]	; 0x30
 800ab98:	4b22      	ldr	r3, [pc, #136]	; (800ac24 <HAL_ETH_MspInit+0x14c>)
 800ab9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aba0:	60fb      	str	r3, [r7, #12]
 800aba2:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    PG14     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800aba4:	2332      	movs	r3, #50	; 0x32
 800aba6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aba8:	2302      	movs	r3, #2
 800abaa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800abac:	2300      	movs	r3, #0
 800abae:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800abb0:	2303      	movs	r3, #3
 800abb2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800abb4:	230b      	movs	r3, #11
 800abb6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800abb8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800abbc:	4619      	mov	r1, r3
 800abbe:	481a      	ldr	r0, [pc, #104]	; (800ac28 <HAL_ETH_MspInit+0x150>)
 800abc0:	f7fb f8b6 	bl	8005d30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800abc4:	2386      	movs	r3, #134	; 0x86
 800abc6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800abc8:	2302      	movs	r3, #2
 800abca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800abcc:	2300      	movs	r3, #0
 800abce:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800abd0:	2303      	movs	r3, #3
 800abd2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800abd4:	230b      	movs	r3, #11
 800abd6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800abd8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800abdc:	4619      	mov	r1, r3
 800abde:	4813      	ldr	r0, [pc, #76]	; (800ac2c <HAL_ETH_MspInit+0x154>)
 800abe0:	f7fb f8a6 	bl	8005d30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 800abe4:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 800abe8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800abea:	2302      	movs	r3, #2
 800abec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800abee:	2300      	movs	r3, #0
 800abf0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800abf2:	2303      	movs	r3, #3
 800abf4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800abf6:	230b      	movs	r3, #11
 800abf8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800abfa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800abfe:	4619      	mov	r1, r3
 800ac00:	480b      	ldr	r0, [pc, #44]	; (800ac30 <HAL_ETH_MspInit+0x158>)
 800ac02:	f7fb f895 	bl	8005d30 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 800ac06:	2200      	movs	r2, #0
 800ac08:	2105      	movs	r1, #5
 800ac0a:	203d      	movs	r0, #61	; 0x3d
 800ac0c:	f7f7 fe47 	bl	800289e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800ac10:	203d      	movs	r0, #61	; 0x3d
 800ac12:	f7f7 fe60 	bl	80028d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800ac16:	bf00      	nop
 800ac18:	3738      	adds	r7, #56	; 0x38
 800ac1a:	46bd      	mov	sp, r7
 800ac1c:	bd80      	pop	{r7, pc}
 800ac1e:	bf00      	nop
 800ac20:	40028000 	.word	0x40028000
 800ac24:	40023800 	.word	0x40023800
 800ac28:	40020800 	.word	0x40020800
 800ac2c:	40020000 	.word	0x40020000
 800ac30:	40021800 	.word	0x40021800

0800ac34 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800ac34:	b580      	push	{r7, lr}
 800ac36:	b086      	sub	sp, #24
 800ac38:	af00      	add	r7, sp, #0
 800ac3a:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800ac3c:	2300      	movs	r3, #0
 800ac3e:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800ac40:	4b52      	ldr	r3, [pc, #328]	; (800ad8c <low_level_init+0x158>)
 800ac42:	4a53      	ldr	r2, [pc, #332]	; (800ad90 <low_level_init+0x15c>)
 800ac44:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800ac46:	4b51      	ldr	r3, [pc, #324]	; (800ad8c <low_level_init+0x158>)
 800ac48:	2201      	movs	r2, #1
 800ac4a:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 800ac4c:	4b4f      	ldr	r3, [pc, #316]	; (800ad8c <low_level_init+0x158>)
 800ac4e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800ac52:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800ac54:	4b4d      	ldr	r3, [pc, #308]	; (800ad8c <low_level_init+0x158>)
 800ac56:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ac5a:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = DP83848_PHY_ADDRESS;
 800ac5c:	4b4b      	ldr	r3, [pc, #300]	; (800ad8c <low_level_init+0x158>)
 800ac5e:	2201      	movs	r2, #1
 800ac60:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 800ac62:	2300      	movs	r3, #0
 800ac64:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800ac66:	2380      	movs	r3, #128	; 0x80
 800ac68:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800ac6a:	23e1      	movs	r3, #225	; 0xe1
 800ac6c:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800ac6e:	2300      	movs	r3, #0
 800ac70:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800ac72:	2300      	movs	r3, #0
 800ac74:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800ac76:	2300      	movs	r3, #0
 800ac78:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800ac7a:	4a44      	ldr	r2, [pc, #272]	; (800ad8c <low_level_init+0x158>)
 800ac7c:	f107 0308 	add.w	r3, r7, #8
 800ac80:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 800ac82:	4b42      	ldr	r3, [pc, #264]	; (800ad8c <low_level_init+0x158>)
 800ac84:	2200      	movs	r2, #0
 800ac86:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800ac88:	4b40      	ldr	r3, [pc, #256]	; (800ad8c <low_level_init+0x158>)
 800ac8a:	2200      	movs	r2, #0
 800ac8c:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800ac8e:	4b3f      	ldr	r3, [pc, #252]	; (800ad8c <low_level_init+0x158>)
 800ac90:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800ac94:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800ac96:	483d      	ldr	r0, [pc, #244]	; (800ad8c <low_level_init+0x158>)
 800ac98:	f7f9 fe9e 	bl	80049d8 <HAL_ETH_Init>
 800ac9c:	4603      	mov	r3, r0
 800ac9e:	75fb      	strb	r3, [r7, #23]

  if (hal_eth_init_status == HAL_OK)
 800aca0:	7dfb      	ldrb	r3, [r7, #23]
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d108      	bne.n	800acb8 <low_level_init+0x84>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800acac:	f043 0304 	orr.w	r3, r3, #4
 800acb0:	b2da      	uxtb	r2, r3
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800acb8:	2304      	movs	r3, #4
 800acba:	4a36      	ldr	r2, [pc, #216]	; (800ad94 <low_level_init+0x160>)
 800acbc:	4936      	ldr	r1, [pc, #216]	; (800ad98 <low_level_init+0x164>)
 800acbe:	4833      	ldr	r0, [pc, #204]	; (800ad8c <low_level_init+0x158>)
 800acc0:	f7fa f826 	bl	8004d10 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800acc4:	2304      	movs	r3, #4
 800acc6:	4a35      	ldr	r2, [pc, #212]	; (800ad9c <low_level_init+0x168>)
 800acc8:	4935      	ldr	r1, [pc, #212]	; (800ada0 <low_level_init+0x16c>)
 800acca:	4830      	ldr	r0, [pc, #192]	; (800ad8c <low_level_init+0x158>)
 800accc:	f7fa f889 	bl	8004de2 <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	2206      	movs	r2, #6
 800acd4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800acd8:	4b2c      	ldr	r3, [pc, #176]	; (800ad8c <low_level_init+0x158>)
 800acda:	695b      	ldr	r3, [r3, #20]
 800acdc:	781a      	ldrb	r2, [r3, #0]
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800ace4:	4b29      	ldr	r3, [pc, #164]	; (800ad8c <low_level_init+0x158>)
 800ace6:	695b      	ldr	r3, [r3, #20]
 800ace8:	785a      	ldrb	r2, [r3, #1]
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800acf0:	4b26      	ldr	r3, [pc, #152]	; (800ad8c <low_level_init+0x158>)
 800acf2:	695b      	ldr	r3, [r3, #20]
 800acf4:	789a      	ldrb	r2, [r3, #2]
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800acfc:	4b23      	ldr	r3, [pc, #140]	; (800ad8c <low_level_init+0x158>)
 800acfe:	695b      	ldr	r3, [r3, #20]
 800ad00:	78da      	ldrb	r2, [r3, #3]
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800ad08:	4b20      	ldr	r3, [pc, #128]	; (800ad8c <low_level_init+0x158>)
 800ad0a:	695b      	ldr	r3, [r3, #20]
 800ad0c:	791a      	ldrb	r2, [r3, #4]
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800ad14:	4b1d      	ldr	r3, [pc, #116]	; (800ad8c <low_level_init+0x158>)
 800ad16:	695b      	ldr	r3, [r3, #20]
 800ad18:	795a      	ldrb	r2, [r3, #5]
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* maximum transfer unit */
  netif->mtu = 1500;
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800ad26:	849a      	strh	r2, [r3, #36]	; 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ad2e:	f043 030a 	orr.w	r3, r3, #10
 800ad32:	b2da      	uxtb	r2, r3
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 800ad3a:	4814      	ldr	r0, [pc, #80]	; (800ad8c <low_level_init+0x158>)
 800ad3c:	f7fa fb7f 	bl	800543e <HAL_ETH_Start>

/* USER CODE END PHY_PRE_CONFIG */

  /**** Configure PHY to generate an interrupt when Eth Link state changes ****/
  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_MICR, &regvalue);
 800ad40:	f107 0310 	add.w	r3, r7, #16
 800ad44:	461a      	mov	r2, r3
 800ad46:	2111      	movs	r1, #17
 800ad48:	4810      	ldr	r0, [pc, #64]	; (800ad8c <low_level_init+0x158>)
 800ad4a:	f7fa faaa 	bl	80052a2 <HAL_ETH_ReadPHYRegister>

  regvalue |= (PHY_MICR_INT_EN | PHY_MICR_INT_OE);
 800ad4e:	693b      	ldr	r3, [r7, #16]
 800ad50:	f043 0303 	orr.w	r3, r3, #3
 800ad54:	613b      	str	r3, [r7, #16]

  /* Enable Interrupts */
  HAL_ETH_WritePHYRegister(&heth, PHY_MICR, regvalue );
 800ad56:	693b      	ldr	r3, [r7, #16]
 800ad58:	461a      	mov	r2, r3
 800ad5a:	2111      	movs	r1, #17
 800ad5c:	480b      	ldr	r0, [pc, #44]	; (800ad8c <low_level_init+0x158>)
 800ad5e:	f7fa fb08 	bl	8005372 <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_MISR, &regvalue);
 800ad62:	f107 0310 	add.w	r3, r7, #16
 800ad66:	461a      	mov	r2, r3
 800ad68:	2112      	movs	r1, #18
 800ad6a:	4808      	ldr	r0, [pc, #32]	; (800ad8c <low_level_init+0x158>)
 800ad6c:	f7fa fa99 	bl	80052a2 <HAL_ETH_ReadPHYRegister>

  regvalue |= PHY_MISR_LINK_INT_EN;
 800ad70:	693b      	ldr	r3, [r7, #16]
 800ad72:	f043 0320 	orr.w	r3, r3, #32
 800ad76:	613b      	str	r3, [r7, #16]

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_MISR, regvalue);
 800ad78:	693b      	ldr	r3, [r7, #16]
 800ad7a:	461a      	mov	r2, r3
 800ad7c:	2112      	movs	r1, #18
 800ad7e:	4803      	ldr	r0, [pc, #12]	; (800ad8c <low_level_init+0x158>)
 800ad80:	f7fa faf7 	bl	8005372 <HAL_ETH_WritePHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800ad84:	bf00      	nop
 800ad86:	3718      	adds	r7, #24
 800ad88:	46bd      	mov	sp, r7
 800ad8a:	bd80      	pop	{r7, pc}
 800ad8c:	20005f0c 	.word	0x20005f0c
 800ad90:	40028000 	.word	0x40028000
 800ad94:	20005f54 	.word	0x20005f54
 800ad98:	2000463c 	.word	0x2000463c
 800ad9c:	200046bc 	.word	0x200046bc
 800ada0:	20005e8c 	.word	0x20005e8c

0800ada4 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800ada4:	b580      	push	{r7, lr}
 800ada6:	b08a      	sub	sp, #40	; 0x28
 800ada8:	af00      	add	r7, sp, #0
 800adaa:	6078      	str	r0, [r7, #4]
 800adac:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800adae:	4b4b      	ldr	r3, [pc, #300]	; (800aedc <low_level_output+0x138>)
 800adb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800adb2:	689b      	ldr	r3, [r3, #8]
 800adb4:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800adb6:	2300      	movs	r3, #0
 800adb8:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 800adba:	2300      	movs	r3, #0
 800adbc:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 800adbe:	2300      	movs	r3, #0
 800adc0:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 800adc2:	2300      	movs	r3, #0
 800adc4:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800adc6:	4b45      	ldr	r3, [pc, #276]	; (800aedc <low_level_output+0x138>)
 800adc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800adca:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 800adcc:	2300      	movs	r3, #0
 800adce:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800add0:	683b      	ldr	r3, [r7, #0]
 800add2:	623b      	str	r3, [r7, #32]
 800add4:	e05a      	b.n	800ae8c <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800add6:	69bb      	ldr	r3, [r7, #24]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	2b00      	cmp	r3, #0
 800addc:	da03      	bge.n	800ade6 <low_level_output+0x42>
      {
        errval = ERR_USE;
 800adde:	23f8      	movs	r3, #248	; 0xf8
 800ade0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 800ade4:	e05c      	b.n	800aea0 <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 800ade6:	6a3b      	ldr	r3, [r7, #32]
 800ade8:	895b      	ldrh	r3, [r3, #10]
 800adea:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 800adec:	2300      	movs	r3, #0
 800adee:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800adf0:	e02f      	b.n	800ae52 <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800adf2:	69fa      	ldr	r2, [r7, #28]
 800adf4:	693b      	ldr	r3, [r7, #16]
 800adf6:	18d0      	adds	r0, r2, r3
 800adf8:	6a3b      	ldr	r3, [r7, #32]
 800adfa:	685a      	ldr	r2, [r3, #4]
 800adfc:	68bb      	ldr	r3, [r7, #8]
 800adfe:	18d1      	adds	r1, r2, r3
 800ae00:	693b      	ldr	r3, [r7, #16]
 800ae02:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800ae06:	3304      	adds	r3, #4
 800ae08:	461a      	mov	r2, r3
 800ae0a:	f00e fb55 	bl	80194b8 <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800ae0e:	69bb      	ldr	r3, [r7, #24]
 800ae10:	68db      	ldr	r3, [r3, #12]
 800ae12:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800ae14:	69bb      	ldr	r3, [r7, #24]
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	da03      	bge.n	800ae24 <low_level_output+0x80>
        {
          errval = ERR_USE;
 800ae1c:	23f8      	movs	r3, #248	; 0xf8
 800ae1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 800ae22:	e03d      	b.n	800aea0 <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800ae24:	69bb      	ldr	r3, [r7, #24]
 800ae26:	689b      	ldr	r3, [r3, #8]
 800ae28:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800ae2a:	693a      	ldr	r2, [r7, #16]
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	4413      	add	r3, r2
 800ae30:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800ae34:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800ae36:	68ba      	ldr	r2, [r7, #8]
 800ae38:	693b      	ldr	r3, [r7, #16]
 800ae3a:	1ad3      	subs	r3, r2, r3
 800ae3c:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800ae40:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800ae42:	697a      	ldr	r2, [r7, #20]
 800ae44:	693b      	ldr	r3, [r7, #16]
 800ae46:	1ad3      	subs	r3, r2, r3
 800ae48:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800ae4c:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 800ae4e:	2300      	movs	r3, #0
 800ae50:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800ae52:	68fa      	ldr	r2, [r7, #12]
 800ae54:	693b      	ldr	r3, [r7, #16]
 800ae56:	4413      	add	r3, r2
 800ae58:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800ae5c:	4293      	cmp	r3, r2
 800ae5e:	d8c8      	bhi.n	800adf2 <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800ae60:	69fa      	ldr	r2, [r7, #28]
 800ae62:	693b      	ldr	r3, [r7, #16]
 800ae64:	18d0      	adds	r0, r2, r3
 800ae66:	6a3b      	ldr	r3, [r7, #32]
 800ae68:	685a      	ldr	r2, [r3, #4]
 800ae6a:	68bb      	ldr	r3, [r7, #8]
 800ae6c:	4413      	add	r3, r2
 800ae6e:	68fa      	ldr	r2, [r7, #12]
 800ae70:	4619      	mov	r1, r3
 800ae72:	f00e fb21 	bl	80194b8 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800ae76:	693a      	ldr	r2, [r7, #16]
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	4413      	add	r3, r2
 800ae7c:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800ae7e:	697a      	ldr	r2, [r7, #20]
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	4413      	add	r3, r2
 800ae84:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800ae86:	6a3b      	ldr	r3, [r7, #32]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	623b      	str	r3, [r7, #32]
 800ae8c:	6a3b      	ldr	r3, [r7, #32]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d1a1      	bne.n	800add6 <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 800ae92:	6979      	ldr	r1, [r7, #20]
 800ae94:	4811      	ldr	r0, [pc, #68]	; (800aedc <low_level_output+0x138>)
 800ae96:	f7fa f811 	bl	8004ebc <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 800ae9a:	2300      	movs	r3, #0
 800ae9c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800aea0:	4b0e      	ldr	r3, [pc, #56]	; (800aedc <low_level_output+0x138>)
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aea8:	3314      	adds	r3, #20
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	f003 0320 	and.w	r3, r3, #32
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d00d      	beq.n	800aed0 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800aeb4:	4b09      	ldr	r3, [pc, #36]	; (800aedc <low_level_output+0x138>)
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aebc:	3314      	adds	r3, #20
 800aebe:	2220      	movs	r2, #32
 800aec0:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800aec2:	4b06      	ldr	r3, [pc, #24]	; (800aedc <low_level_output+0x138>)
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aeca:	3304      	adds	r3, #4
 800aecc:	2200      	movs	r2, #0
 800aece:	601a      	str	r2, [r3, #0]
  }
  return errval;
 800aed0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800aed4:	4618      	mov	r0, r3
 800aed6:	3728      	adds	r7, #40	; 0x28
 800aed8:	46bd      	mov	sp, r7
 800aeda:	bd80      	pop	{r7, pc}
 800aedc:	20005f0c 	.word	0x20005f0c

0800aee0 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800aee0:	b580      	push	{r7, lr}
 800aee2:	b08c      	sub	sp, #48	; 0x30
 800aee4:	af00      	add	r7, sp, #0
 800aee6:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800aee8:	2300      	movs	r3, #0
 800aeea:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 800aeec:	2300      	movs	r3, #0
 800aeee:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 800aef0:	2300      	movs	r3, #0
 800aef2:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 800aef4:	2300      	movs	r3, #0
 800aef6:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 800aef8:	2300      	movs	r3, #0
 800aefa:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 800aefc:	2300      	movs	r3, #0
 800aefe:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 800af00:	2300      	movs	r3, #0
 800af02:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame(&heth) != HAL_OK)
 800af04:	484f      	ldr	r0, [pc, #316]	; (800b044 <low_level_input+0x164>)
 800af06:	f7fa f8c3 	bl	8005090 <HAL_ETH_GetReceivedFrame>
 800af0a:	4603      	mov	r3, r0
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d001      	beq.n	800af14 <low_level_input+0x34>

    return NULL;
 800af10:	2300      	movs	r3, #0
 800af12:	e092      	b.n	800b03a <low_level_input+0x15a>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 800af14:	4b4b      	ldr	r3, [pc, #300]	; (800b044 <low_level_input+0x164>)
 800af16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800af18:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 800af1a:	4b4a      	ldr	r3, [pc, #296]	; (800b044 <low_level_input+0x164>)
 800af1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af1e:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 800af20:	89fb      	ldrh	r3, [r7, #14]
 800af22:	2b00      	cmp	r3, #0
 800af24:	d007      	beq.n	800af36 <low_level_input+0x56>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 800af26:	89fb      	ldrh	r3, [r7, #14]
 800af28:	f44f 72c1 	mov.w	r2, #386	; 0x182
 800af2c:	4619      	mov	r1, r3
 800af2e:	2000      	movs	r0, #0
 800af30:	f004 fba6 	bl	800f680 <pbuf_alloc>
 800af34:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 800af36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d04b      	beq.n	800afd4 <low_level_input+0xf4>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800af3c:	4b41      	ldr	r3, [pc, #260]	; (800b044 <low_level_input+0x164>)
 800af3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af40:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 800af42:	2300      	movs	r3, #0
 800af44:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800af46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af48:	62bb      	str	r3, [r7, #40]	; 0x28
 800af4a:	e040      	b.n	800afce <low_level_input+0xee>
    {
      byteslefttocopy = q->len;
 800af4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af4e:	895b      	ldrh	r3, [r3, #10]
 800af50:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 800af52:	2300      	movs	r3, #0
 800af54:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800af56:	e021      	b.n	800af9c <low_level_input+0xbc>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 800af58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af5a:	685a      	ldr	r2, [r3, #4]
 800af5c:	69bb      	ldr	r3, [r7, #24]
 800af5e:	18d0      	adds	r0, r2, r3
 800af60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800af62:	69fb      	ldr	r3, [r7, #28]
 800af64:	18d1      	adds	r1, r2, r3
 800af66:	69fb      	ldr	r3, [r7, #28]
 800af68:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800af6c:	3304      	adds	r3, #4
 800af6e:	461a      	mov	r2, r3
 800af70:	f00e faa2 	bl	80194b8 <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800af74:	6a3b      	ldr	r3, [r7, #32]
 800af76:	68db      	ldr	r3, [r3, #12]
 800af78:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 800af7a:	6a3b      	ldr	r3, [r7, #32]
 800af7c:	689b      	ldr	r3, [r3, #8]
 800af7e:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 800af80:	69fa      	ldr	r2, [r7, #28]
 800af82:	697b      	ldr	r3, [r7, #20]
 800af84:	4413      	add	r3, r2
 800af86:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800af8a:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 800af8c:	69ba      	ldr	r2, [r7, #24]
 800af8e:	69fb      	ldr	r3, [r7, #28]
 800af90:	1ad3      	subs	r3, r2, r3
 800af92:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800af96:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 800af98:	2300      	movs	r3, #0
 800af9a:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800af9c:	697a      	ldr	r2, [r7, #20]
 800af9e:	69fb      	ldr	r3, [r7, #28]
 800afa0:	4413      	add	r3, r2
 800afa2:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800afa6:	4293      	cmp	r3, r2
 800afa8:	d8d6      	bhi.n	800af58 <low_level_input+0x78>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 800afaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afac:	685a      	ldr	r2, [r3, #4]
 800afae:	69bb      	ldr	r3, [r7, #24]
 800afb0:	18d0      	adds	r0, r2, r3
 800afb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800afb4:	69fb      	ldr	r3, [r7, #28]
 800afb6:	4413      	add	r3, r2
 800afb8:	697a      	ldr	r2, [r7, #20]
 800afba:	4619      	mov	r1, r3
 800afbc:	f00e fa7c 	bl	80194b8 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800afc0:	69fa      	ldr	r2, [r7, #28]
 800afc2:	697b      	ldr	r3, [r7, #20]
 800afc4:	4413      	add	r3, r2
 800afc6:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800afc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	62bb      	str	r3, [r7, #40]	; 0x28
 800afce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d1bb      	bne.n	800af4c <low_level_input+0x6c>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800afd4:	4b1b      	ldr	r3, [pc, #108]	; (800b044 <low_level_input+0x164>)
 800afd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800afd8:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800afda:	2300      	movs	r3, #0
 800afdc:	613b      	str	r3, [r7, #16]
 800afde:	e00b      	b.n	800aff8 <low_level_input+0x118>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 800afe0:	6a3b      	ldr	r3, [r7, #32]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800afe8:	6a3b      	ldr	r3, [r7, #32]
 800afea:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800afec:	6a3b      	ldr	r3, [r7, #32]
 800afee:	68db      	ldr	r3, [r3, #12]
 800aff0:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800aff2:	693b      	ldr	r3, [r7, #16]
 800aff4:	3301      	adds	r3, #1
 800aff6:	613b      	str	r3, [r7, #16]
 800aff8:	4b12      	ldr	r3, [pc, #72]	; (800b044 <low_level_input+0x164>)
 800affa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800affc:	693a      	ldr	r2, [r7, #16]
 800affe:	429a      	cmp	r2, r3
 800b000:	d3ee      	bcc.n	800afe0 <low_level_input+0x100>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 800b002:	4b10      	ldr	r3, [pc, #64]	; (800b044 <low_level_input+0x164>)
 800b004:	2200      	movs	r2, #0
 800b006:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 800b008:	4b0e      	ldr	r3, [pc, #56]	; (800b044 <low_level_input+0x164>)
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b010:	3314      	adds	r3, #20
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d00d      	beq.n	800b038 <low_level_input+0x158>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 800b01c:	4b09      	ldr	r3, [pc, #36]	; (800b044 <low_level_input+0x164>)
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b024:	3314      	adds	r3, #20
 800b026:	2280      	movs	r2, #128	; 0x80
 800b028:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 800b02a:	4b06      	ldr	r3, [pc, #24]	; (800b044 <low_level_input+0x164>)
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b032:	3308      	adds	r3, #8
 800b034:	2200      	movs	r2, #0
 800b036:	601a      	str	r2, [r3, #0]
  }
  return p;
 800b038:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800b03a:	4618      	mov	r0, r3
 800b03c:	3730      	adds	r7, #48	; 0x30
 800b03e:	46bd      	mov	sp, r7
 800b040:	bd80      	pop	{r7, pc}
 800b042:	bf00      	nop
 800b044:	20005f0c 	.word	0x20005f0c

0800b048 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(struct netif *netif)
{
 800b048:	b580      	push	{r7, lr}
 800b04a:	b084      	sub	sp, #16
 800b04c:	af00      	add	r7, sp, #0
 800b04e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;

  /* move received packet into a new pbuf */
  p = low_level_input(netif);
 800b050:	6878      	ldr	r0, [r7, #4]
 800b052:	f7ff ff45 	bl	800aee0 <low_level_input>
 800b056:	60f8      	str	r0, [r7, #12]

  /* no packet could be read, silently ignore this */
  if (p == NULL) return;
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d010      	beq.n	800b080 <ethernetif_input+0x38>

  /* entry point to the LwIP stack */
  err = netif->input(p, netif);
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	691b      	ldr	r3, [r3, #16]
 800b062:	6879      	ldr	r1, [r7, #4]
 800b064:	68f8      	ldr	r0, [r7, #12]
 800b066:	4798      	blx	r3
 800b068:	4603      	mov	r3, r0
 800b06a:	72fb      	strb	r3, [r7, #11]

  if (err != ERR_OK)
 800b06c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800b070:	2b00      	cmp	r3, #0
 800b072:	d006      	beq.n	800b082 <ethernetif_input+0x3a>
  {
    LWIP_DEBUGF(NETIF_DEBUG, ("ethernetif_input: IP input error\n"));
    pbuf_free(p);
 800b074:	68f8      	ldr	r0, [r7, #12]
 800b076:	f004 fde7 	bl	800fc48 <pbuf_free>
    p = NULL;
 800b07a:	2300      	movs	r3, #0
 800b07c:	60fb      	str	r3, [r7, #12]
 800b07e:	e000      	b.n	800b082 <ethernetif_input+0x3a>
  if (p == NULL) return;
 800b080:	bf00      	nop
  }
}
 800b082:	3710      	adds	r7, #16
 800b084:	46bd      	mov	sp, r7
 800b086:	bd80      	pop	{r7, pc}

0800b088 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800b088:	b580      	push	{r7, lr}
 800b08a:	b082      	sub	sp, #8
 800b08c:	af00      	add	r7, sp, #0
 800b08e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	2b00      	cmp	r3, #0
 800b094:	d106      	bne.n	800b0a4 <ethernetif_init+0x1c>
 800b096:	4b0e      	ldr	r3, [pc, #56]	; (800b0d0 <ethernetif_init+0x48>)
 800b098:	f240 2215 	movw	r2, #533	; 0x215
 800b09c:	490d      	ldr	r1, [pc, #52]	; (800b0d4 <ethernetif_init+0x4c>)
 800b09e:	480e      	ldr	r0, [pc, #56]	; (800b0d8 <ethernetif_init+0x50>)
 800b0a0:	f00e ff34 	bl	8019f0c <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	2273      	movs	r2, #115	; 0x73
 800b0a8:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->name[1] = IFNAME1;
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	2274      	movs	r2, #116	; 0x74
 800b0b0:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	4a09      	ldr	r2, [pc, #36]	; (800b0dc <ethernetif_init+0x54>)
 800b0b8:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	4a08      	ldr	r2, [pc, #32]	; (800b0e0 <ethernetif_init+0x58>)
 800b0be:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800b0c0:	6878      	ldr	r0, [r7, #4]
 800b0c2:	f7ff fdb7 	bl	800ac34 <low_level_init>

  return ERR_OK;
 800b0c6:	2300      	movs	r3, #0
}
 800b0c8:	4618      	mov	r0, r3
 800b0ca:	3708      	adds	r7, #8
 800b0cc:	46bd      	mov	sp, r7
 800b0ce:	bd80      	pop	{r7, pc}
 800b0d0:	0801c0c0 	.word	0x0801c0c0
 800b0d4:	0801c0dc 	.word	0x0801c0dc
 800b0d8:	0801c0ec 	.word	0x0801c0ec
 800b0dc:	080170b9 	.word	0x080170b9
 800b0e0:	0800ada5 	.word	0x0800ada5

0800b0e4 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 800b0e4:	b580      	push	{r7, lr}
 800b0e6:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800b0e8:	f7f7 face 	bl	8002688 <HAL_GetTick>
 800b0ec:	4603      	mov	r3, r0
}
 800b0ee:	4618      	mov	r0, r3
 800b0f0:	bd80      	pop	{r7, pc}
	...

0800b0f4 <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 800b0f4:	b580      	push	{r7, lr}
 800b0f6:	b084      	sub	sp, #16
 800b0f8:	af00      	add	r7, sp, #0
 800b0fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 800b0fc:	2300      	movs	r3, #0
 800b0fe:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 800b100:	2300      	movs	r3, #0
 800b102:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b10a:	089b      	lsrs	r3, r3, #2
 800b10c:	f003 0301 	and.w	r3, r3, #1
 800b110:	b2db      	uxtb	r3, r3
 800b112:	2b00      	cmp	r3, #0
 800b114:	d05d      	beq.n	800b1d2 <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800b116:	4b34      	ldr	r3, [pc, #208]	; (800b1e8 <ethernetif_update_config+0xf4>)
 800b118:	685b      	ldr	r3, [r3, #4]
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d03f      	beq.n	800b19e <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 800b11e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800b122:	2100      	movs	r1, #0
 800b124:	4830      	ldr	r0, [pc, #192]	; (800b1e8 <ethernetif_update_config+0xf4>)
 800b126:	f7fa f924 	bl	8005372 <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 800b12a:	f7f7 faad 	bl	8002688 <HAL_GetTick>
 800b12e:	4603      	mov	r3, r0
 800b130:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800b132:	f107 0308 	add.w	r3, r7, #8
 800b136:	461a      	mov	r2, r3
 800b138:	2101      	movs	r1, #1
 800b13a:	482b      	ldr	r0, [pc, #172]	; (800b1e8 <ethernetif_update_config+0xf4>)
 800b13c:	f7fa f8b1 	bl	80052a2 <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 800b140:	f7f7 faa2 	bl	8002688 <HAL_GetTick>
 800b144:	4602      	mov	r2, r0
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	1ad3      	subs	r3, r2, r3
 800b14a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b14e:	d828      	bhi.n	800b1a2 <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800b150:	68bb      	ldr	r3, [r7, #8]
 800b152:	f003 0320 	and.w	r3, r3, #32
 800b156:	2b00      	cmp	r3, #0
 800b158:	d0eb      	beq.n	800b132 <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800b15a:	f107 0308 	add.w	r3, r7, #8
 800b15e:	461a      	mov	r2, r3
 800b160:	2131      	movs	r1, #49	; 0x31
 800b162:	4821      	ldr	r0, [pc, #132]	; (800b1e8 <ethernetif_update_config+0xf4>)
 800b164:	f7fa f89d 	bl	80052a2 <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800b168:	68bb      	ldr	r3, [r7, #8]
 800b16a:	f003 0310 	and.w	r3, r3, #16
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d004      	beq.n	800b17c <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800b172:	4b1d      	ldr	r3, [pc, #116]	; (800b1e8 <ethernetif_update_config+0xf4>)
 800b174:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b178:	60da      	str	r2, [r3, #12]
 800b17a:	e002      	b.n	800b182 <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 800b17c:	4b1a      	ldr	r3, [pc, #104]	; (800b1e8 <ethernetif_update_config+0xf4>)
 800b17e:	2200      	movs	r2, #0
 800b180:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 800b182:	68bb      	ldr	r3, [r7, #8]
 800b184:	f003 0304 	and.w	r3, r3, #4
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d003      	beq.n	800b194 <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 800b18c:	4b16      	ldr	r3, [pc, #88]	; (800b1e8 <ethernetif_update_config+0xf4>)
 800b18e:	2200      	movs	r2, #0
 800b190:	609a      	str	r2, [r3, #8]
 800b192:	e016      	b.n	800b1c2 <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 800b194:	4b14      	ldr	r3, [pc, #80]	; (800b1e8 <ethernetif_update_config+0xf4>)
 800b196:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800b19a:	609a      	str	r2, [r3, #8]
 800b19c:	e011      	b.n	800b1c2 <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 800b19e:	bf00      	nop
 800b1a0:	e000      	b.n	800b1a4 <ethernetif_update_config+0xb0>
          goto error;
 800b1a2:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800b1a4:	4b10      	ldr	r3, [pc, #64]	; (800b1e8 <ethernetif_update_config+0xf4>)
 800b1a6:	68db      	ldr	r3, [r3, #12]
 800b1a8:	08db      	lsrs	r3, r3, #3
 800b1aa:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 800b1ac:	4b0e      	ldr	r3, [pc, #56]	; (800b1e8 <ethernetif_update_config+0xf4>)
 800b1ae:	689b      	ldr	r3, [r3, #8]
 800b1b0:	085b      	lsrs	r3, r3, #1
 800b1b2:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800b1b4:	4313      	orrs	r3, r2
 800b1b6:	b29b      	uxth	r3, r3
 800b1b8:	461a      	mov	r2, r3
 800b1ba:	2100      	movs	r1, #0
 800b1bc:	480a      	ldr	r0, [pc, #40]	; (800b1e8 <ethernetif_update_config+0xf4>)
 800b1be:	f7fa f8d8 	bl	8005372 <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 800b1c2:	2100      	movs	r1, #0
 800b1c4:	4808      	ldr	r0, [pc, #32]	; (800b1e8 <ethernetif_update_config+0xf4>)
 800b1c6:	f7fa f999 	bl	80054fc <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 800b1ca:	4807      	ldr	r0, [pc, #28]	; (800b1e8 <ethernetif_update_config+0xf4>)
 800b1cc:	f7fa f937 	bl	800543e <HAL_ETH_Start>
 800b1d0:	e002      	b.n	800b1d8 <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 800b1d2:	4805      	ldr	r0, [pc, #20]	; (800b1e8 <ethernetif_update_config+0xf4>)
 800b1d4:	f7fa f962 	bl	800549c <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 800b1d8:	6878      	ldr	r0, [r7, #4]
 800b1da:	f000 f807 	bl	800b1ec <ethernetif_notify_conn_changed>
}
 800b1de:	bf00      	nop
 800b1e0:	3710      	adds	r7, #16
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	bd80      	pop	{r7, pc}
 800b1e6:	bf00      	nop
 800b1e8:	20005f0c 	.word	0x20005f0c

0800b1ec <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 800b1ec:	b480      	push	{r7}
 800b1ee:	b083      	sub	sp, #12
 800b1f0:	af00      	add	r7, sp, #0
 800b1f2:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 800b1f4:	bf00      	nop
 800b1f6:	370c      	adds	r7, #12
 800b1f8:	46bd      	mov	sp, r7
 800b1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1fe:	4770      	bx	lr

0800b200 <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800b200:	b590      	push	{r4, r7, lr}
 800b202:	b089      	sub	sp, #36	; 0x24
 800b204:	af04      	add	r7, sp, #16
 800b206:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  uint8_t interface;
  MSC_HandleTypeDef *MSC_Handle;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b20e:	7919      	ldrb	r1, [r3, #4]
 800b210:	2350      	movs	r3, #80	; 0x50
 800b212:	2206      	movs	r2, #6
 800b214:	6878      	ldr	r0, [r7, #4]
 800b216:	f001 fe1b 	bl	800ce50 <USBH_FindInterface>
 800b21a:	4603      	mov	r3, r0
 800b21c:	73fb      	strb	r3, [r7, #15]

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* Not Valid Interface */
 800b21e:	7bfb      	ldrb	r3, [r7, #15]
 800b220:	2bff      	cmp	r3, #255	; 0xff
 800b222:	d002      	beq.n	800b22a <USBH_MSC_InterfaceInit+0x2a>
 800b224:	7bfb      	ldrb	r3, [r7, #15]
 800b226:	2b01      	cmp	r3, #1
 800b228:	d90f      	bls.n	800b24a <USBH_MSC_InterfaceInit+0x4a>
  {
    USBH_DbgLog("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
 800b22a:	4886      	ldr	r0, [pc, #536]	; (800b444 <USBH_MSC_InterfaceInit+0x244>)
 800b22c:	f00e fe6e 	bl	8019f0c <iprintf>
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	4619      	mov	r1, r3
 800b23a:	4883      	ldr	r0, [pc, #524]	; (800b448 <USBH_MSC_InterfaceInit+0x248>)
 800b23c:	f00e fe66 	bl	8019f0c <iprintf>
 800b240:	200a      	movs	r0, #10
 800b242:	f00e fe7b 	bl	8019f3c <putchar>
    return USBH_FAIL;
 800b246:	2302      	movs	r3, #2
 800b248:	e0f8      	b.n	800b43c <USBH_MSC_InterfaceInit+0x23c>
  }

  status = USBH_SelectInterface(phost, interface);
 800b24a:	7bfb      	ldrb	r3, [r7, #15]
 800b24c:	4619      	mov	r1, r3
 800b24e:	6878      	ldr	r0, [r7, #4]
 800b250:	f001 fd96 	bl	800cd80 <USBH_SelectInterface>
 800b254:	4603      	mov	r3, r0
 800b256:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800b258:	7bbb      	ldrb	r3, [r7, #14]
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d001      	beq.n	800b262 <USBH_MSC_InterfaceInit+0x62>
  {
    return USBH_FAIL;
 800b25e:	2302      	movs	r3, #2
 800b260:	e0ec      	b.n	800b43c <USBH_MSC_InterfaceInit+0x23c>
  }

  phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc(sizeof(MSC_HandleTypeDef));
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 800b268:	f44f 7080 	mov.w	r0, #256	; 0x100
 800b26c:	f00e f906 	bl	801947c <malloc>
 800b270:	4603      	mov	r3, r0
 800b272:	61e3      	str	r3, [r4, #28]
  MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b27a:	69db      	ldr	r3, [r3, #28]
 800b27c:	60bb      	str	r3, [r7, #8]

  if (MSC_Handle == NULL)
 800b27e:	68bb      	ldr	r3, [r7, #8]
 800b280:	2b00      	cmp	r3, #0
 800b282:	d10a      	bne.n	800b29a <USBH_MSC_InterfaceInit+0x9a>
  {
    USBH_DbgLog("Cannot allocate memory for MSC Handle");
 800b284:	486f      	ldr	r0, [pc, #444]	; (800b444 <USBH_MSC_InterfaceInit+0x244>)
 800b286:	f00e fe41 	bl	8019f0c <iprintf>
 800b28a:	4870      	ldr	r0, [pc, #448]	; (800b44c <USBH_MSC_InterfaceInit+0x24c>)
 800b28c:	f00e fe3e 	bl	8019f0c <iprintf>
 800b290:	200a      	movs	r0, #10
 800b292:	f00e fe53 	bl	8019f3c <putchar>
    return USBH_FAIL;
 800b296:	2302      	movs	r3, #2
 800b298:	e0d0      	b.n	800b43c <USBH_MSC_InterfaceInit+0x23c>
  }

  /* Initialize msc handler */
  USBH_memset(MSC_Handle, 0, sizeof(MSC_HandleTypeDef));
 800b29a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b29e:	2100      	movs	r1, #0
 800b2a0:	68b8      	ldr	r0, [r7, #8]
 800b2a2:	f00e f917 	bl	80194d4 <memset>

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800b2a6:	7bfb      	ldrb	r3, [r7, #15]
 800b2a8:	687a      	ldr	r2, [r7, #4]
 800b2aa:	211a      	movs	r1, #26
 800b2ac:	fb01 f303 	mul.w	r3, r1, r3
 800b2b0:	4413      	add	r3, r2
 800b2b2:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800b2b6:	781b      	ldrb	r3, [r3, #0]
 800b2b8:	b25b      	sxtb	r3, r3
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	da16      	bge.n	800b2ec <USBH_MSC_InterfaceInit+0xec>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 800b2be:	7bfb      	ldrb	r3, [r7, #15]
 800b2c0:	687a      	ldr	r2, [r7, #4]
 800b2c2:	211a      	movs	r1, #26
 800b2c4:	fb01 f303 	mul.w	r3, r1, r3
 800b2c8:	4413      	add	r3, r2
 800b2ca:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800b2ce:	781a      	ldrb	r2, [r3, #0]
 800b2d0:	68bb      	ldr	r3, [r7, #8]
 800b2d2:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800b2d4:	7bfb      	ldrb	r3, [r7, #15]
 800b2d6:	687a      	ldr	r2, [r7, #4]
 800b2d8:	211a      	movs	r1, #26
 800b2da:	fb01 f303 	mul.w	r3, r1, r3
 800b2de:	4413      	add	r3, r2
 800b2e0:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800b2e4:	881a      	ldrh	r2, [r3, #0]
 800b2e6:	68bb      	ldr	r3, [r7, #8]
 800b2e8:	815a      	strh	r2, [r3, #10]
 800b2ea:	e015      	b.n	800b318 <USBH_MSC_InterfaceInit+0x118>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 800b2ec:	7bfb      	ldrb	r3, [r7, #15]
 800b2ee:	687a      	ldr	r2, [r7, #4]
 800b2f0:	211a      	movs	r1, #26
 800b2f2:	fb01 f303 	mul.w	r3, r1, r3
 800b2f6:	4413      	add	r3, r2
 800b2f8:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800b2fc:	781a      	ldrb	r2, [r3, #0]
 800b2fe:	68bb      	ldr	r3, [r7, #8]
 800b300:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800b302:	7bfb      	ldrb	r3, [r7, #15]
 800b304:	687a      	ldr	r2, [r7, #4]
 800b306:	211a      	movs	r1, #26
 800b308:	fb01 f303 	mul.w	r3, r1, r3
 800b30c:	4413      	add	r3, r2
 800b30e:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800b312:	881a      	ldrh	r2, [r3, #0]
 800b314:	68bb      	ldr	r3, [r7, #8]
 800b316:	811a      	strh	r2, [r3, #8]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 800b318:	7bfb      	ldrb	r3, [r7, #15]
 800b31a:	687a      	ldr	r2, [r7, #4]
 800b31c:	211a      	movs	r1, #26
 800b31e:	fb01 f303 	mul.w	r3, r1, r3
 800b322:	4413      	add	r3, r2
 800b324:	f203 3356 	addw	r3, r3, #854	; 0x356
 800b328:	781b      	ldrb	r3, [r3, #0]
 800b32a:	b25b      	sxtb	r3, r3
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	da16      	bge.n	800b35e <USBH_MSC_InterfaceInit+0x15e>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 800b330:	7bfb      	ldrb	r3, [r7, #15]
 800b332:	687a      	ldr	r2, [r7, #4]
 800b334:	211a      	movs	r1, #26
 800b336:	fb01 f303 	mul.w	r3, r1, r3
 800b33a:	4413      	add	r3, r2
 800b33c:	f203 3356 	addw	r3, r3, #854	; 0x356
 800b340:	781a      	ldrb	r2, [r3, #0]
 800b342:	68bb      	ldr	r3, [r7, #8]
 800b344:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800b346:	7bfb      	ldrb	r3, [r7, #15]
 800b348:	687a      	ldr	r2, [r7, #4]
 800b34a:	211a      	movs	r1, #26
 800b34c:	fb01 f303 	mul.w	r3, r1, r3
 800b350:	4413      	add	r3, r2
 800b352:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800b356:	881a      	ldrh	r2, [r3, #0]
 800b358:	68bb      	ldr	r3, [r7, #8]
 800b35a:	815a      	strh	r2, [r3, #10]
 800b35c:	e015      	b.n	800b38a <USBH_MSC_InterfaceInit+0x18a>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 800b35e:	7bfb      	ldrb	r3, [r7, #15]
 800b360:	687a      	ldr	r2, [r7, #4]
 800b362:	211a      	movs	r1, #26
 800b364:	fb01 f303 	mul.w	r3, r1, r3
 800b368:	4413      	add	r3, r2
 800b36a:	f203 3356 	addw	r3, r3, #854	; 0x356
 800b36e:	781a      	ldrb	r2, [r3, #0]
 800b370:	68bb      	ldr	r3, [r7, #8]
 800b372:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800b374:	7bfb      	ldrb	r3, [r7, #15]
 800b376:	687a      	ldr	r2, [r7, #4]
 800b378:	211a      	movs	r1, #26
 800b37a:	fb01 f303 	mul.w	r3, r1, r3
 800b37e:	4413      	add	r3, r2
 800b380:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800b384:	881a      	ldrh	r2, [r3, #0]
 800b386:	68bb      	ldr	r3, [r7, #8]
 800b388:	811a      	strh	r2, [r3, #8]
  }

  MSC_Handle->state = MSC_INIT;
 800b38a:	68bb      	ldr	r3, [r7, #8]
 800b38c:	2200      	movs	r2, #0
 800b38e:	731a      	strb	r2, [r3, #12]
  MSC_Handle->error = MSC_OK;
 800b390:	68bb      	ldr	r3, [r7, #8]
 800b392:	2200      	movs	r2, #0
 800b394:	735a      	strb	r2, [r3, #13]
  MSC_Handle->req_state = MSC_REQ_IDLE;
 800b396:	68bb      	ldr	r3, [r7, #8]
 800b398:	2200      	movs	r2, #0
 800b39a:	739a      	strb	r2, [r3, #14]
  MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 800b39c:	68bb      	ldr	r3, [r7, #8]
 800b39e:	799b      	ldrb	r3, [r3, #6]
 800b3a0:	4619      	mov	r1, r3
 800b3a2:	6878      	ldr	r0, [r7, #4]
 800b3a4:	f003 f8cf 	bl	800e546 <USBH_AllocPipe>
 800b3a8:	4603      	mov	r3, r0
 800b3aa:	461a      	mov	r2, r3
 800b3ac:	68bb      	ldr	r3, [r7, #8]
 800b3ae:	715a      	strb	r2, [r3, #5]
  MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 800b3b0:	68bb      	ldr	r3, [r7, #8]
 800b3b2:	79db      	ldrb	r3, [r3, #7]
 800b3b4:	4619      	mov	r1, r3
 800b3b6:	6878      	ldr	r0, [r7, #4]
 800b3b8:	f003 f8c5 	bl	800e546 <USBH_AllocPipe>
 800b3bc:	4603      	mov	r3, r0
 800b3be:	461a      	mov	r2, r3
 800b3c0:	68bb      	ldr	r3, [r7, #8]
 800b3c2:	711a      	strb	r2, [r3, #4]

  USBH_MSC_BOT_Init(phost);
 800b3c4:	6878      	ldr	r0, [r7, #4]
 800b3c6:	f000 feed 	bl	800c1a4 <USBH_MSC_BOT_Init>

  /* Open the new channels */
  USBH_OpenPipe(phost, MSC_Handle->OutPipe, MSC_Handle->OutEp,
 800b3ca:	68bb      	ldr	r3, [r7, #8]
 800b3cc:	7959      	ldrb	r1, [r3, #5]
 800b3ce:	68bb      	ldr	r3, [r7, #8]
 800b3d0:	7998      	ldrb	r0, [r3, #6]
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b3de:	68ba      	ldr	r2, [r7, #8]
 800b3e0:	8912      	ldrh	r2, [r2, #8]
 800b3e2:	9202      	str	r2, [sp, #8]
 800b3e4:	2202      	movs	r2, #2
 800b3e6:	9201      	str	r2, [sp, #4]
 800b3e8:	9300      	str	r3, [sp, #0]
 800b3ea:	4623      	mov	r3, r4
 800b3ec:	4602      	mov	r2, r0
 800b3ee:	6878      	ldr	r0, [r7, #4]
 800b3f0:	f003 f87a 	bl	800e4e8 <USBH_OpenPipe>
                phost->device.address, phost->device.speed,
                USB_EP_TYPE_BULK, MSC_Handle->OutEpSize);

  USBH_OpenPipe(phost, MSC_Handle->InPipe, MSC_Handle->InEp,
 800b3f4:	68bb      	ldr	r3, [r7, #8]
 800b3f6:	7919      	ldrb	r1, [r3, #4]
 800b3f8:	68bb      	ldr	r3, [r7, #8]
 800b3fa:	79d8      	ldrb	r0, [r3, #7]
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b408:	68ba      	ldr	r2, [r7, #8]
 800b40a:	8952      	ldrh	r2, [r2, #10]
 800b40c:	9202      	str	r2, [sp, #8]
 800b40e:	2202      	movs	r2, #2
 800b410:	9201      	str	r2, [sp, #4]
 800b412:	9300      	str	r3, [sp, #0]
 800b414:	4623      	mov	r3, r4
 800b416:	4602      	mov	r2, r0
 800b418:	6878      	ldr	r0, [r7, #4]
 800b41a:	f003 f865 	bl	800e4e8 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                MSC_Handle->InEpSize);

  USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 800b41e:	68bb      	ldr	r3, [r7, #8]
 800b420:	791b      	ldrb	r3, [r3, #4]
 800b422:	2200      	movs	r2, #0
 800b424:	4619      	mov	r1, r3
 800b426:	6878      	ldr	r0, [r7, #4]
 800b428:	f00d ff50 	bl	80192cc <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 0U);
 800b42c:	68bb      	ldr	r3, [r7, #8]
 800b42e:	795b      	ldrb	r3, [r3, #5]
 800b430:	2200      	movs	r2, #0
 800b432:	4619      	mov	r1, r3
 800b434:	6878      	ldr	r0, [r7, #4]
 800b436:	f00d ff49 	bl	80192cc <USBH_LL_SetToggle>

  return USBH_OK;
 800b43a:	2300      	movs	r3, #0
}
 800b43c:	4618      	mov	r0, r3
 800b43e:	3714      	adds	r7, #20
 800b440:	46bd      	mov	sp, r7
 800b442:	bd90      	pop	{r4, r7, pc}
 800b444:	0801c118 	.word	0x0801c118
 800b448:	0801c124 	.word	0x0801c124
 800b44c:	0801c14c 	.word	0x0801c14c

0800b450 <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800b450:	b580      	push	{r7, lr}
 800b452:	b084      	sub	sp, #16
 800b454:	af00      	add	r7, sp, #0
 800b456:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b45e:	69db      	ldr	r3, [r3, #28]
 800b460:	60fb      	str	r3, [r7, #12]

  if (MSC_Handle->OutPipe)
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	795b      	ldrb	r3, [r3, #5]
 800b466:	2b00      	cmp	r3, #0
 800b468:	d00e      	beq.n	800b488 <USBH_MSC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	795b      	ldrb	r3, [r3, #5]
 800b46e:	4619      	mov	r1, r3
 800b470:	6878      	ldr	r0, [r7, #4]
 800b472:	f003 f858 	bl	800e526 <USBH_ClosePipe>
    USBH_FreePipe(phost, MSC_Handle->OutPipe);
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	795b      	ldrb	r3, [r3, #5]
 800b47a:	4619      	mov	r1, r3
 800b47c:	6878      	ldr	r0, [r7, #4]
 800b47e:	f003 f883 	bl	800e588 <USBH_FreePipe>
    MSC_Handle->OutPipe = 0U;     /* Reset the Channel as Free */
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	2200      	movs	r2, #0
 800b486:	715a      	strb	r2, [r3, #5]
  }

  if (MSC_Handle->InPipe)
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	791b      	ldrb	r3, [r3, #4]
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	d00e      	beq.n	800b4ae <USBH_MSC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, MSC_Handle->InPipe);
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	791b      	ldrb	r3, [r3, #4]
 800b494:	4619      	mov	r1, r3
 800b496:	6878      	ldr	r0, [r7, #4]
 800b498:	f003 f845 	bl	800e526 <USBH_ClosePipe>
    USBH_FreePipe(phost, MSC_Handle->InPipe);
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	791b      	ldrb	r3, [r3, #4]
 800b4a0:	4619      	mov	r1, r3
 800b4a2:	6878      	ldr	r0, [r7, #4]
 800b4a4:	f003 f870 	bl	800e588 <USBH_FreePipe>
    MSC_Handle->InPipe = 0U;     /* Reset the Channel as Free */
 800b4a8:	68fb      	ldr	r3, [r7, #12]
 800b4aa:	2200      	movs	r2, #0
 800b4ac:	711a      	strb	r2, [r3, #4]
  }

  if (phost->pActiveClass->pData)
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b4b4:	69db      	ldr	r3, [r3, #28]
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d00b      	beq.n	800b4d2 <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free(phost->pActiveClass->pData);
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b4c0:	69db      	ldr	r3, [r3, #28]
 800b4c2:	4618      	mov	r0, r3
 800b4c4:	f00d ffe2 	bl	801948c <free>
    phost->pActiveClass->pData = 0U;
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b4ce:	2200      	movs	r2, #0
 800b4d0:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800b4d2:	2300      	movs	r3, #0
}
 800b4d4:	4618      	mov	r0, r3
 800b4d6:	3710      	adds	r7, #16
 800b4d8:	46bd      	mov	sp, r7
 800b4da:	bd80      	pop	{r7, pc}

0800b4dc <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800b4dc:	b580      	push	{r7, lr}
 800b4de:	b084      	sub	sp, #16
 800b4e0:	af00      	add	r7, sp, #0
 800b4e2:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b4ea:	69db      	ldr	r3, [r3, #28]
 800b4ec:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 800b4ee:	2301      	movs	r3, #1
 800b4f0:	73fb      	strb	r3, [r7, #15]
  uint8_t i;

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 800b4f2:	68bb      	ldr	r3, [r7, #8]
 800b4f4:	7b9b      	ldrb	r3, [r3, #14]
 800b4f6:	2b03      	cmp	r3, #3
 800b4f8:	d04a      	beq.n	800b590 <USBH_MSC_ClassRequest+0xb4>
 800b4fa:	2b03      	cmp	r3, #3
 800b4fc:	dc54      	bgt.n	800b5a8 <USBH_MSC_ClassRequest+0xcc>
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d001      	beq.n	800b506 <USBH_MSC_ClassRequest+0x2a>
 800b502:	2b02      	cmp	r3, #2
 800b504:	d150      	bne.n	800b5a8 <USBH_MSC_ClassRequest+0xcc>
  {
    case MSC_REQ_IDLE:
    case MSC_REQ_GET_MAX_LUN:
      /* Issue GetMaxLUN request */
      status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, &MSC_Handle->max_lun);
 800b506:	68bb      	ldr	r3, [r7, #8]
 800b508:	4619      	mov	r1, r3
 800b50a:	6878      	ldr	r0, [r7, #4]
 800b50c:	f000 fe2b 	bl	800c166 <USBH_MSC_BOT_REQ_GetMaxLUN>
 800b510:	4603      	mov	r3, r0
 800b512:	73fb      	strb	r3, [r7, #15]

      /* When devices do not support the GetMaxLun request, this should
         be considred as only one logical unit is supported */
      if (status == USBH_NOT_SUPPORTED)
 800b514:	7bfb      	ldrb	r3, [r7, #15]
 800b516:	2b03      	cmp	r3, #3
 800b518:	d104      	bne.n	800b524 <USBH_MSC_ClassRequest+0x48>
      {
        MSC_Handle->max_lun = 0U;
 800b51a:	68bb      	ldr	r3, [r7, #8]
 800b51c:	2200      	movs	r2, #0
 800b51e:	701a      	strb	r2, [r3, #0]
        status = USBH_OK;
 800b520:	2300      	movs	r3, #0
 800b522:	73fb      	strb	r3, [r7, #15]
      }

      if (status == USBH_OK)
 800b524:	7bfb      	ldrb	r3, [r7, #15]
 800b526:	2b00      	cmp	r3, #0
 800b528:	d140      	bne.n	800b5ac <USBH_MSC_ClassRequest+0xd0>
      {
        MSC_Handle->max_lun = (MSC_Handle->max_lun > MAX_SUPPORTED_LUN) ? MAX_SUPPORTED_LUN : (MSC_Handle->max_lun + 1U);
 800b52a:	68bb      	ldr	r3, [r7, #8]
 800b52c:	781b      	ldrb	r3, [r3, #0]
 800b52e:	2b02      	cmp	r3, #2
 800b530:	d804      	bhi.n	800b53c <USBH_MSC_ClassRequest+0x60>
 800b532:	68bb      	ldr	r3, [r7, #8]
 800b534:	781b      	ldrb	r3, [r3, #0]
 800b536:	3301      	adds	r3, #1
 800b538:	b2da      	uxtb	r2, r3
 800b53a:	e000      	b.n	800b53e <USBH_MSC_ClassRequest+0x62>
 800b53c:	2202      	movs	r2, #2
 800b53e:	68bb      	ldr	r3, [r7, #8]
 800b540:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Number of supported LUN: %d", MSC_Handle->max_lun);
 800b542:	68bb      	ldr	r3, [r7, #8]
 800b544:	781b      	ldrb	r3, [r3, #0]
 800b546:	4619      	mov	r1, r3
 800b548:	481c      	ldr	r0, [pc, #112]	; (800b5bc <USBH_MSC_ClassRequest+0xe0>)
 800b54a:	f00e fcdf 	bl	8019f0c <iprintf>
 800b54e:	200a      	movs	r0, #10
 800b550:	f00e fcf4 	bl	8019f3c <putchar>

        for (i = 0U; i < MSC_Handle->max_lun; i++)
 800b554:	2300      	movs	r3, #0
 800b556:	73bb      	strb	r3, [r7, #14]
 800b558:	e014      	b.n	800b584 <USBH_MSC_ClassRequest+0xa8>
        {
          MSC_Handle->unit[i].prev_ready_state = USBH_FAIL;
 800b55a:	7bbb      	ldrb	r3, [r7, #14]
 800b55c:	68ba      	ldr	r2, [r7, #8]
 800b55e:	2134      	movs	r1, #52	; 0x34
 800b560:	fb01 f303 	mul.w	r3, r1, r3
 800b564:	4413      	add	r3, r2
 800b566:	3392      	adds	r3, #146	; 0x92
 800b568:	2202      	movs	r2, #2
 800b56a:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[i].state_changed = 0U;
 800b56c:	7bbb      	ldrb	r3, [r7, #14]
 800b56e:	68ba      	ldr	r2, [r7, #8]
 800b570:	2134      	movs	r1, #52	; 0x34
 800b572:	fb01 f303 	mul.w	r3, r1, r3
 800b576:	4413      	add	r3, r2
 800b578:	33c1      	adds	r3, #193	; 0xc1
 800b57a:	2200      	movs	r2, #0
 800b57c:	701a      	strb	r2, [r3, #0]
        for (i = 0U; i < MSC_Handle->max_lun; i++)
 800b57e:	7bbb      	ldrb	r3, [r7, #14]
 800b580:	3301      	adds	r3, #1
 800b582:	73bb      	strb	r3, [r7, #14]
 800b584:	68bb      	ldr	r3, [r7, #8]
 800b586:	781b      	ldrb	r3, [r3, #0]
 800b588:	7bba      	ldrb	r2, [r7, #14]
 800b58a:	429a      	cmp	r2, r3
 800b58c:	d3e5      	bcc.n	800b55a <USBH_MSC_ClassRequest+0x7e>
        }
      }
      break;
 800b58e:	e00d      	b.n	800b5ac <USBH_MSC_ClassRequest+0xd0>

    case MSC_REQ_ERROR:
      /* a Clear Feature should be issued here */
      if (USBH_ClrFeature(phost, 0x00U) == USBH_OK)
 800b590:	2100      	movs	r1, #0
 800b592:	6878      	ldr	r0, [r7, #4]
 800b594:	f002 fb69 	bl	800dc6a <USBH_ClrFeature>
 800b598:	4603      	mov	r3, r0
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d108      	bne.n	800b5b0 <USBH_MSC_ClassRequest+0xd4>
      {
        MSC_Handle->req_state = MSC_Handle->prev_req_state;
 800b59e:	68bb      	ldr	r3, [r7, #8]
 800b5a0:	7bda      	ldrb	r2, [r3, #15]
 800b5a2:	68bb      	ldr	r3, [r7, #8]
 800b5a4:	739a      	strb	r2, [r3, #14]
      }
      break;
 800b5a6:	e003      	b.n	800b5b0 <USBH_MSC_ClassRequest+0xd4>

    default:
      break;
 800b5a8:	bf00      	nop
 800b5aa:	e002      	b.n	800b5b2 <USBH_MSC_ClassRequest+0xd6>
      break;
 800b5ac:	bf00      	nop
 800b5ae:	e000      	b.n	800b5b2 <USBH_MSC_ClassRequest+0xd6>
      break;
 800b5b0:	bf00      	nop
  }

  return status;
 800b5b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5b4:	4618      	mov	r0, r3
 800b5b6:	3710      	adds	r7, #16
 800b5b8:	46bd      	mov	sp, r7
 800b5ba:	bd80      	pop	{r7, pc}
 800b5bc:	0801c174 	.word	0x0801c174

0800b5c0 <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 800b5c0:	b580      	push	{r7, lr}
 800b5c2:	b086      	sub	sp, #24
 800b5c4:	af00      	add	r7, sp, #0
 800b5c6:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b5ce:	69db      	ldr	r3, [r3, #28]
 800b5d0:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY;
 800b5d2:	2301      	movs	r3, #1
 800b5d4:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY;
 800b5d6:	2301      	movs	r3, #1
 800b5d8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY;
 800b5da:	2301      	movs	r3, #1
 800b5dc:	73bb      	strb	r3, [r7, #14]

  switch (MSC_Handle->state)
 800b5de:	693b      	ldr	r3, [r7, #16]
 800b5e0:	7b1b      	ldrb	r3, [r3, #12]
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d003      	beq.n	800b5ee <USBH_MSC_Process+0x2e>
 800b5e6:	2b01      	cmp	r3, #1
 800b5e8:	f000 8355 	beq.w	800bc96 <USBH_MSC_Process+0x6d6>
    case MSC_IDLE:
      error = USBH_OK;
      break;

    default:
      break;
 800b5ec:	e356      	b.n	800bc9c <USBH_MSC_Process+0x6dc>
      if (MSC_Handle->current_lun < MSC_Handle->max_lun)
 800b5ee:	693b      	ldr	r3, [r7, #16]
 800b5f0:	f8b3 20f8 	ldrh.w	r2, [r3, #248]	; 0xf8
 800b5f4:	693b      	ldr	r3, [r7, #16]
 800b5f6:	781b      	ldrb	r3, [r3, #0]
 800b5f8:	b29b      	uxth	r3, r3
 800b5fa:	429a      	cmp	r2, r3
 800b5fc:	f080 8333 	bcs.w	800bc66 <USBH_MSC_Process+0x6a6>
        MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800b600:	693b      	ldr	r3, [r7, #16]
 800b602:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b606:	4619      	mov	r1, r3
 800b608:	693a      	ldr	r2, [r7, #16]
 800b60a:	2334      	movs	r3, #52	; 0x34
 800b60c:	fb03 f301 	mul.w	r3, r3, r1
 800b610:	4413      	add	r3, r2
 800b612:	3391      	adds	r3, #145	; 0x91
 800b614:	2201      	movs	r2, #1
 800b616:	701a      	strb	r2, [r3, #0]
        switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 800b618:	693b      	ldr	r3, [r7, #16]
 800b61a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b61e:	4619      	mov	r1, r3
 800b620:	693a      	ldr	r2, [r7, #16]
 800b622:	2334      	movs	r3, #52	; 0x34
 800b624:	fb03 f301 	mul.w	r3, r3, r1
 800b628:	4413      	add	r3, r2
 800b62a:	3390      	adds	r3, #144	; 0x90
 800b62c:	781b      	ldrb	r3, [r3, #0]
 800b62e:	2b08      	cmp	r3, #8
 800b630:	f200 8327 	bhi.w	800bc82 <USBH_MSC_Process+0x6c2>
 800b634:	a201      	add	r2, pc, #4	; (adr r2, 800b63c <USBH_MSC_Process+0x7c>)
 800b636:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b63a:	bf00      	nop
 800b63c:	0800b661 	.word	0x0800b661
 800b640:	0800bc83 	.word	0x0800bc83
 800b644:	0800b7a9 	.word	0x0800b7a9
 800b648:	0800b95d 	.word	0x0800b95d
 800b64c:	0800b69b 	.word	0x0800b69b
 800b650:	0800bac9 	.word	0x0800bac9
 800b654:	0800bc83 	.word	0x0800bc83
 800b658:	0800bc83 	.word	0x0800bc83
 800b65c:	0800bc55 	.word	0x0800bc55
            USBH_UsrLog("LUN #%d: ", MSC_Handle->current_lun);
 800b660:	693b      	ldr	r3, [r7, #16]
 800b662:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b666:	4619      	mov	r1, r3
 800b668:	48b6      	ldr	r0, [pc, #728]	; (800b944 <USBH_MSC_Process+0x384>)
 800b66a:	f00e fc4f 	bl	8019f0c <iprintf>
 800b66e:	200a      	movs	r0, #10
 800b670:	f00e fc64 	bl	8019f3c <putchar>
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 800b674:	693b      	ldr	r3, [r7, #16]
 800b676:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b67a:	4619      	mov	r1, r3
 800b67c:	693a      	ldr	r2, [r7, #16]
 800b67e:	2334      	movs	r3, #52	; 0x34
 800b680:	fb03 f301 	mul.w	r3, r3, r1
 800b684:	4413      	add	r3, r2
 800b686:	3390      	adds	r3, #144	; 0x90
 800b688:	2204      	movs	r2, #4
 800b68a:	701a      	strb	r2, [r3, #0]
            MSC_Handle->timer = phost->Timer;
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800b692:	693b      	ldr	r3, [r7, #16]
 800b694:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
            break;
 800b698:	e2fc      	b.n	800bc94 <USBH_MSC_Process+0x6d4>
            scsi_status = USBH_MSC_SCSI_Inquiry(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 800b69a:	693b      	ldr	r3, [r7, #16]
 800b69c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b6a0:	b2d9      	uxtb	r1, r3
 800b6a2:	693b      	ldr	r3, [r7, #16]
 800b6a4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b6a8:	461a      	mov	r2, r3
 800b6aa:	2334      	movs	r3, #52	; 0x34
 800b6ac:	fb03 f302 	mul.w	r3, r3, r2
 800b6b0:	3398      	adds	r3, #152	; 0x98
 800b6b2:	693a      	ldr	r2, [r7, #16]
 800b6b4:	4413      	add	r3, r2
 800b6b6:	3307      	adds	r3, #7
 800b6b8:	461a      	mov	r2, r3
 800b6ba:	6878      	ldr	r0, [r7, #4]
 800b6bc:	f001 f890 	bl	800c7e0 <USBH_MSC_SCSI_Inquiry>
 800b6c0:	4603      	mov	r3, r0
 800b6c2:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800b6c4:	7bfb      	ldrb	r3, [r7, #15]
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d141      	bne.n	800b74e <USBH_MSC_Process+0x18e>
              USBH_UsrLog("Inquiry Vendor  : %s", MSC_Handle->unit[MSC_Handle->current_lun].inquiry.vendor_id);
 800b6ca:	693b      	ldr	r3, [r7, #16]
 800b6cc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b6d0:	461a      	mov	r2, r3
 800b6d2:	2334      	movs	r3, #52	; 0x34
 800b6d4:	fb03 f302 	mul.w	r3, r3, r2
 800b6d8:	3398      	adds	r3, #152	; 0x98
 800b6da:	693a      	ldr	r2, [r7, #16]
 800b6dc:	4413      	add	r3, r2
 800b6de:	330a      	adds	r3, #10
 800b6e0:	4619      	mov	r1, r3
 800b6e2:	4899      	ldr	r0, [pc, #612]	; (800b948 <USBH_MSC_Process+0x388>)
 800b6e4:	f00e fc12 	bl	8019f0c <iprintf>
 800b6e8:	200a      	movs	r0, #10
 800b6ea:	f00e fc27 	bl	8019f3c <putchar>
              USBH_UsrLog("Inquiry Product : %s", MSC_Handle->unit[MSC_Handle->current_lun].inquiry.product_id);
 800b6ee:	693b      	ldr	r3, [r7, #16]
 800b6f0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b6f4:	461a      	mov	r2, r3
 800b6f6:	2334      	movs	r3, #52	; 0x34
 800b6f8:	fb03 f302 	mul.w	r3, r3, r2
 800b6fc:	33a0      	adds	r3, #160	; 0xa0
 800b6fe:	693a      	ldr	r2, [r7, #16]
 800b700:	4413      	add	r3, r2
 800b702:	330b      	adds	r3, #11
 800b704:	4619      	mov	r1, r3
 800b706:	4891      	ldr	r0, [pc, #580]	; (800b94c <USBH_MSC_Process+0x38c>)
 800b708:	f00e fc00 	bl	8019f0c <iprintf>
 800b70c:	200a      	movs	r0, #10
 800b70e:	f00e fc15 	bl	8019f3c <putchar>
              USBH_UsrLog("Inquiry Version : %s", MSC_Handle->unit[MSC_Handle->current_lun].inquiry.revision_id);
 800b712:	693b      	ldr	r3, [r7, #16]
 800b714:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b718:	461a      	mov	r2, r3
 800b71a:	2334      	movs	r3, #52	; 0x34
 800b71c:	fb03 f302 	mul.w	r3, r3, r2
 800b720:	33b0      	adds	r3, #176	; 0xb0
 800b722:	693a      	ldr	r2, [r7, #16]
 800b724:	4413      	add	r3, r2
 800b726:	330c      	adds	r3, #12
 800b728:	4619      	mov	r1, r3
 800b72a:	4889      	ldr	r0, [pc, #548]	; (800b950 <USBH_MSC_Process+0x390>)
 800b72c:	f00e fbee 	bl	8019f0c <iprintf>
 800b730:	200a      	movs	r0, #10
 800b732:	f00e fc03 	bl	8019f3c <putchar>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800b736:	693b      	ldr	r3, [r7, #16]
 800b738:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b73c:	4619      	mov	r1, r3
 800b73e:	693a      	ldr	r2, [r7, #16]
 800b740:	2334      	movs	r3, #52	; 0x34
 800b742:	fb03 f301 	mul.w	r3, r3, r1
 800b746:	4413      	add	r3, r2
 800b748:	3390      	adds	r3, #144	; 0x90
 800b74a:	2202      	movs	r2, #2
 800b74c:	701a      	strb	r2, [r3, #0]
            if (scsi_status == USBH_FAIL)
 800b74e:	7bfb      	ldrb	r3, [r7, #15]
 800b750:	2b02      	cmp	r3, #2
 800b752:	d10c      	bne.n	800b76e <USBH_MSC_Process+0x1ae>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800b754:	693b      	ldr	r3, [r7, #16]
 800b756:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b75a:	4619      	mov	r1, r3
 800b75c:	693a      	ldr	r2, [r7, #16]
 800b75e:	2334      	movs	r3, #52	; 0x34
 800b760:	fb03 f301 	mul.w	r3, r3, r1
 800b764:	4413      	add	r3, r2
 800b766:	3390      	adds	r3, #144	; 0x90
 800b768:	2205      	movs	r2, #5
 800b76a:	701a      	strb	r2, [r3, #0]
            break;
 800b76c:	e28b      	b.n	800bc86 <USBH_MSC_Process+0x6c6>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800b76e:	7bfb      	ldrb	r3, [r7, #15]
 800b770:	2b04      	cmp	r3, #4
 800b772:	f040 8288 	bne.w	800bc86 <USBH_MSC_Process+0x6c6>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800b776:	693b      	ldr	r3, [r7, #16]
 800b778:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b77c:	4619      	mov	r1, r3
 800b77e:	693a      	ldr	r2, [r7, #16]
 800b780:	2334      	movs	r3, #52	; 0x34
 800b782:	fb03 f301 	mul.w	r3, r3, r1
 800b786:	4413      	add	r3, r2
 800b788:	3390      	adds	r3, #144	; 0x90
 800b78a:	2201      	movs	r2, #1
 800b78c:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800b78e:	693b      	ldr	r3, [r7, #16]
 800b790:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b794:	4619      	mov	r1, r3
 800b796:	693a      	ldr	r2, [r7, #16]
 800b798:	2334      	movs	r3, #52	; 0x34
 800b79a:	fb03 f301 	mul.w	r3, r3, r1
 800b79e:	4413      	add	r3, r2
 800b7a0:	3391      	adds	r3, #145	; 0x91
 800b7a2:	2202      	movs	r2, #2
 800b7a4:	701a      	strb	r2, [r3, #0]
            break;
 800b7a6:	e26e      	b.n	800bc86 <USBH_MSC_Process+0x6c6>
            ready_status = USBH_MSC_SCSI_TestUnitReady(phost, (uint8_t)MSC_Handle->current_lun);
 800b7a8:	693b      	ldr	r3, [r7, #16]
 800b7aa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b7ae:	b2db      	uxtb	r3, r3
 800b7b0:	4619      	mov	r1, r3
 800b7b2:	6878      	ldr	r0, [r7, #4]
 800b7b4:	f000 ff56 	bl	800c664 <USBH_MSC_SCSI_TestUnitReady>
 800b7b8:	4603      	mov	r3, r0
 800b7ba:	73bb      	strb	r3, [r7, #14]
            if (ready_status == USBH_OK)
 800b7bc:	7bbb      	ldrb	r3, [r7, #14]
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d14f      	bne.n	800b862 <USBH_MSC_Process+0x2a2>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 800b7c2:	693b      	ldr	r3, [r7, #16]
 800b7c4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b7c8:	4619      	mov	r1, r3
 800b7ca:	693a      	ldr	r2, [r7, #16]
 800b7cc:	2334      	movs	r3, #52	; 0x34
 800b7ce:	fb03 f301 	mul.w	r3, r3, r1
 800b7d2:	4413      	add	r3, r2
 800b7d4:	3392      	adds	r3, #146	; 0x92
 800b7d6:	781b      	ldrb	r3, [r3, #0]
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d012      	beq.n	800b802 <USBH_MSC_Process+0x242>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800b7dc:	693b      	ldr	r3, [r7, #16]
 800b7de:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b7e2:	4619      	mov	r1, r3
 800b7e4:	693a      	ldr	r2, [r7, #16]
 800b7e6:	2334      	movs	r3, #52	; 0x34
 800b7e8:	fb03 f301 	mul.w	r3, r3, r1
 800b7ec:	4413      	add	r3, r2
 800b7ee:	33c1      	adds	r3, #193	; 0xc1
 800b7f0:	2201      	movs	r2, #1
 800b7f2:	701a      	strb	r2, [r3, #0]
                USBH_UsrLog("MSC Device ready");
 800b7f4:	4857      	ldr	r0, [pc, #348]	; (800b954 <USBH_MSC_Process+0x394>)
 800b7f6:	f00e fb89 	bl	8019f0c <iprintf>
 800b7fa:	200a      	movs	r0, #10
 800b7fc:	f00e fb9e 	bl	8019f3c <putchar>
 800b800:	e00b      	b.n	800b81a <USBH_MSC_Process+0x25a>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800b802:	693b      	ldr	r3, [r7, #16]
 800b804:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b808:	4619      	mov	r1, r3
 800b80a:	693a      	ldr	r2, [r7, #16]
 800b80c:	2334      	movs	r3, #52	; 0x34
 800b80e:	fb03 f301 	mul.w	r3, r3, r1
 800b812:	4413      	add	r3, r2
 800b814:	33c1      	adds	r3, #193	; 0xc1
 800b816:	2200      	movs	r2, #0
 800b818:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 800b81a:	693b      	ldr	r3, [r7, #16]
 800b81c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b820:	4619      	mov	r1, r3
 800b822:	693a      	ldr	r2, [r7, #16]
 800b824:	2334      	movs	r3, #52	; 0x34
 800b826:	fb03 f301 	mul.w	r3, r3, r1
 800b82a:	4413      	add	r3, r2
 800b82c:	3390      	adds	r3, #144	; 0x90
 800b82e:	2203      	movs	r2, #3
 800b830:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800b832:	693b      	ldr	r3, [r7, #16]
 800b834:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b838:	4619      	mov	r1, r3
 800b83a:	693a      	ldr	r2, [r7, #16]
 800b83c:	2334      	movs	r3, #52	; 0x34
 800b83e:	fb03 f301 	mul.w	r3, r3, r1
 800b842:	4413      	add	r3, r2
 800b844:	3391      	adds	r3, #145	; 0x91
 800b846:	2200      	movs	r2, #0
 800b848:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 800b84a:	693b      	ldr	r3, [r7, #16]
 800b84c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b850:	4619      	mov	r1, r3
 800b852:	693a      	ldr	r2, [r7, #16]
 800b854:	2334      	movs	r3, #52	; 0x34
 800b856:	fb03 f301 	mul.w	r3, r3, r1
 800b85a:	4413      	add	r3, r2
 800b85c:	3392      	adds	r3, #146	; 0x92
 800b85e:	2200      	movs	r2, #0
 800b860:	701a      	strb	r2, [r3, #0]
            if (ready_status == USBH_FAIL)
 800b862:	7bbb      	ldrb	r3, [r7, #14]
 800b864:	2b02      	cmp	r3, #2
 800b866:	d150      	bne.n	800b90a <USBH_MSC_Process+0x34a>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 800b868:	693b      	ldr	r3, [r7, #16]
 800b86a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b86e:	4619      	mov	r1, r3
 800b870:	693a      	ldr	r2, [r7, #16]
 800b872:	2334      	movs	r3, #52	; 0x34
 800b874:	fb03 f301 	mul.w	r3, r3, r1
 800b878:	4413      	add	r3, r2
 800b87a:	3392      	adds	r3, #146	; 0x92
 800b87c:	781b      	ldrb	r3, [r3, #0]
 800b87e:	2b02      	cmp	r3, #2
 800b880:	d012      	beq.n	800b8a8 <USBH_MSC_Process+0x2e8>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800b882:	693b      	ldr	r3, [r7, #16]
 800b884:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b888:	4619      	mov	r1, r3
 800b88a:	693a      	ldr	r2, [r7, #16]
 800b88c:	2334      	movs	r3, #52	; 0x34
 800b88e:	fb03 f301 	mul.w	r3, r3, r1
 800b892:	4413      	add	r3, r2
 800b894:	33c1      	adds	r3, #193	; 0xc1
 800b896:	2201      	movs	r2, #1
 800b898:	701a      	strb	r2, [r3, #0]
                USBH_UsrLog("MSC Device NOT ready");
 800b89a:	482f      	ldr	r0, [pc, #188]	; (800b958 <USBH_MSC_Process+0x398>)
 800b89c:	f00e fb36 	bl	8019f0c <iprintf>
 800b8a0:	200a      	movs	r0, #10
 800b8a2:	f00e fb4b 	bl	8019f3c <putchar>
 800b8a6:	e00b      	b.n	800b8c0 <USBH_MSC_Process+0x300>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800b8a8:	693b      	ldr	r3, [r7, #16]
 800b8aa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b8ae:	4619      	mov	r1, r3
 800b8b0:	693a      	ldr	r2, [r7, #16]
 800b8b2:	2334      	movs	r3, #52	; 0x34
 800b8b4:	fb03 f301 	mul.w	r3, r3, r1
 800b8b8:	4413      	add	r3, r2
 800b8ba:	33c1      	adds	r3, #193	; 0xc1
 800b8bc:	2200      	movs	r2, #0
 800b8be:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800b8c0:	693b      	ldr	r3, [r7, #16]
 800b8c2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b8c6:	4619      	mov	r1, r3
 800b8c8:	693a      	ldr	r2, [r7, #16]
 800b8ca:	2334      	movs	r3, #52	; 0x34
 800b8cc:	fb03 f301 	mul.w	r3, r3, r1
 800b8d0:	4413      	add	r3, r2
 800b8d2:	3390      	adds	r3, #144	; 0x90
 800b8d4:	2205      	movs	r2, #5
 800b8d6:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800b8d8:	693b      	ldr	r3, [r7, #16]
 800b8da:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b8de:	4619      	mov	r1, r3
 800b8e0:	693a      	ldr	r2, [r7, #16]
 800b8e2:	2334      	movs	r3, #52	; 0x34
 800b8e4:	fb03 f301 	mul.w	r3, r3, r1
 800b8e8:	4413      	add	r3, r2
 800b8ea:	3391      	adds	r3, #145	; 0x91
 800b8ec:	2201      	movs	r2, #1
 800b8ee:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 800b8f0:	693b      	ldr	r3, [r7, #16]
 800b8f2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b8f6:	4619      	mov	r1, r3
 800b8f8:	693a      	ldr	r2, [r7, #16]
 800b8fa:	2334      	movs	r3, #52	; 0x34
 800b8fc:	fb03 f301 	mul.w	r3, r3, r1
 800b900:	4413      	add	r3, r2
 800b902:	3392      	adds	r3, #146	; 0x92
 800b904:	2202      	movs	r2, #2
 800b906:	701a      	strb	r2, [r3, #0]
            break;
 800b908:	e1bf      	b.n	800bc8a <USBH_MSC_Process+0x6ca>
              if (ready_status == USBH_UNRECOVERED_ERROR)
 800b90a:	7bbb      	ldrb	r3, [r7, #14]
 800b90c:	2b04      	cmp	r3, #4
 800b90e:	f040 81bc 	bne.w	800bc8a <USBH_MSC_Process+0x6ca>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800b912:	693b      	ldr	r3, [r7, #16]
 800b914:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b918:	4619      	mov	r1, r3
 800b91a:	693a      	ldr	r2, [r7, #16]
 800b91c:	2334      	movs	r3, #52	; 0x34
 800b91e:	fb03 f301 	mul.w	r3, r3, r1
 800b922:	4413      	add	r3, r2
 800b924:	3390      	adds	r3, #144	; 0x90
 800b926:	2201      	movs	r2, #1
 800b928:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800b92a:	693b      	ldr	r3, [r7, #16]
 800b92c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b930:	4619      	mov	r1, r3
 800b932:	693a      	ldr	r2, [r7, #16]
 800b934:	2334      	movs	r3, #52	; 0x34
 800b936:	fb03 f301 	mul.w	r3, r3, r1
 800b93a:	4413      	add	r3, r2
 800b93c:	3391      	adds	r3, #145	; 0x91
 800b93e:	2202      	movs	r2, #2
 800b940:	701a      	strb	r2, [r3, #0]
            break;
 800b942:	e1a2      	b.n	800bc8a <USBH_MSC_Process+0x6ca>
 800b944:	0801c190 	.word	0x0801c190
 800b948:	0801c19c 	.word	0x0801c19c
 800b94c:	0801c1b4 	.word	0x0801c1b4
 800b950:	0801c1cc 	.word	0x0801c1cc
 800b954:	0801c1e4 	.word	0x0801c1e4
 800b958:	0801c1f8 	.word	0x0801c1f8
            scsi_status = USBH_MSC_SCSI_ReadCapacity(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity) ;
 800b95c:	693b      	ldr	r3, [r7, #16]
 800b95e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b962:	b2d9      	uxtb	r1, r3
 800b964:	693b      	ldr	r3, [r7, #16]
 800b966:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b96a:	461a      	mov	r2, r3
 800b96c:	2334      	movs	r3, #52	; 0x34
 800b96e:	fb03 f302 	mul.w	r3, r3, r2
 800b972:	3390      	adds	r3, #144	; 0x90
 800b974:	693a      	ldr	r2, [r7, #16]
 800b976:	4413      	add	r3, r2
 800b978:	3304      	adds	r3, #4
 800b97a:	461a      	mov	r2, r3
 800b97c:	6878      	ldr	r0, [r7, #4]
 800b97e:	f000 feb4 	bl	800c6ea <USBH_MSC_SCSI_ReadCapacity>
 800b982:	4603      	mov	r3, r0
 800b984:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800b986:	7bfb      	ldrb	r3, [r7, #15]
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d170      	bne.n	800ba6e <USBH_MSC_Process+0x4ae>
              if (MSC_Handle->unit[MSC_Handle->current_lun].state_changed == 1U)
 800b98c:	693b      	ldr	r3, [r7, #16]
 800b98e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b992:	4619      	mov	r1, r3
 800b994:	693a      	ldr	r2, [r7, #16]
 800b996:	2334      	movs	r3, #52	; 0x34
 800b998:	fb03 f301 	mul.w	r3, r3, r1
 800b99c:	4413      	add	r3, r2
 800b99e:	33c1      	adds	r3, #193	; 0xc1
 800b9a0:	781b      	ldrb	r3, [r3, #0]
 800b9a2:	2b01      	cmp	r3, #1
 800b9a4:	d142      	bne.n	800ba2c <USBH_MSC_Process+0x46c>
                USBH_UsrLog("MSC Device capacity : %lu Bytes", \
 800b9a6:	693b      	ldr	r3, [r7, #16]
 800b9a8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b9ac:	4619      	mov	r1, r3
 800b9ae:	693a      	ldr	r2, [r7, #16]
 800b9b0:	2334      	movs	r3, #52	; 0x34
 800b9b2:	fb03 f301 	mul.w	r3, r3, r1
 800b9b6:	4413      	add	r3, r2
 800b9b8:	3394      	adds	r3, #148	; 0x94
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	693a      	ldr	r2, [r7, #16]
 800b9be:	f8b2 20f8 	ldrh.w	r2, [r2, #248]	; 0xf8
 800b9c2:	4610      	mov	r0, r2
 800b9c4:	6939      	ldr	r1, [r7, #16]
 800b9c6:	2234      	movs	r2, #52	; 0x34
 800b9c8:	fb02 f200 	mul.w	r2, r2, r0
 800b9cc:	440a      	add	r2, r1
 800b9ce:	3298      	adds	r2, #152	; 0x98
 800b9d0:	8812      	ldrh	r2, [r2, #0]
 800b9d2:	fb02 f303 	mul.w	r3, r2, r3
 800b9d6:	4619      	mov	r1, r3
 800b9d8:	48b3      	ldr	r0, [pc, #716]	; (800bca8 <USBH_MSC_Process+0x6e8>)
 800b9da:	f00e fa97 	bl	8019f0c <iprintf>
 800b9de:	200a      	movs	r0, #10
 800b9e0:	f00e faac 	bl	8019f3c <putchar>
                USBH_UsrLog("Block number : %lu", (int32_t)(MSC_Handle->unit[MSC_Handle->current_lun].capacity.block_nbr));
 800b9e4:	693b      	ldr	r3, [r7, #16]
 800b9e6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b9ea:	4619      	mov	r1, r3
 800b9ec:	693a      	ldr	r2, [r7, #16]
 800b9ee:	2334      	movs	r3, #52	; 0x34
 800b9f0:	fb03 f301 	mul.w	r3, r3, r1
 800b9f4:	4413      	add	r3, r2
 800b9f6:	3394      	adds	r3, #148	; 0x94
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	4619      	mov	r1, r3
 800b9fc:	48ab      	ldr	r0, [pc, #684]	; (800bcac <USBH_MSC_Process+0x6ec>)
 800b9fe:	f00e fa85 	bl	8019f0c <iprintf>
 800ba02:	200a      	movs	r0, #10
 800ba04:	f00e fa9a 	bl	8019f3c <putchar>
                USBH_UsrLog("Block Size   : %lu", (int32_t)(MSC_Handle->unit[MSC_Handle->current_lun].capacity.block_size));
 800ba08:	693b      	ldr	r3, [r7, #16]
 800ba0a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ba0e:	4619      	mov	r1, r3
 800ba10:	693a      	ldr	r2, [r7, #16]
 800ba12:	2334      	movs	r3, #52	; 0x34
 800ba14:	fb03 f301 	mul.w	r3, r3, r1
 800ba18:	4413      	add	r3, r2
 800ba1a:	3398      	adds	r3, #152	; 0x98
 800ba1c:	881b      	ldrh	r3, [r3, #0]
 800ba1e:	4619      	mov	r1, r3
 800ba20:	48a3      	ldr	r0, [pc, #652]	; (800bcb0 <USBH_MSC_Process+0x6f0>)
 800ba22:	f00e fa73 	bl	8019f0c <iprintf>
 800ba26:	200a      	movs	r0, #10
 800ba28:	f00e fa88 	bl	8019f3c <putchar>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800ba2c:	693b      	ldr	r3, [r7, #16]
 800ba2e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ba32:	4619      	mov	r1, r3
 800ba34:	693a      	ldr	r2, [r7, #16]
 800ba36:	2334      	movs	r3, #52	; 0x34
 800ba38:	fb03 f301 	mul.w	r3, r3, r1
 800ba3c:	4413      	add	r3, r2
 800ba3e:	3390      	adds	r3, #144	; 0x90
 800ba40:	2201      	movs	r2, #1
 800ba42:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800ba44:	693b      	ldr	r3, [r7, #16]
 800ba46:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ba4a:	4619      	mov	r1, r3
 800ba4c:	693a      	ldr	r2, [r7, #16]
 800ba4e:	2334      	movs	r3, #52	; 0x34
 800ba50:	fb03 f301 	mul.w	r3, r3, r1
 800ba54:	4413      	add	r3, r2
 800ba56:	3391      	adds	r3, #145	; 0x91
 800ba58:	2200      	movs	r2, #0
 800ba5a:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 800ba5c:	693b      	ldr	r3, [r7, #16]
 800ba5e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ba62:	3301      	adds	r3, #1
 800ba64:	b29a      	uxth	r2, r3
 800ba66:	693b      	ldr	r3, [r7, #16]
 800ba68:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 800ba6c:	e10f      	b.n	800bc8e <USBH_MSC_Process+0x6ce>
            else if (scsi_status == USBH_FAIL)
 800ba6e:	7bfb      	ldrb	r3, [r7, #15]
 800ba70:	2b02      	cmp	r3, #2
 800ba72:	d10c      	bne.n	800ba8e <USBH_MSC_Process+0x4ce>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800ba74:	693b      	ldr	r3, [r7, #16]
 800ba76:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ba7a:	4619      	mov	r1, r3
 800ba7c:	693a      	ldr	r2, [r7, #16]
 800ba7e:	2334      	movs	r3, #52	; 0x34
 800ba80:	fb03 f301 	mul.w	r3, r3, r1
 800ba84:	4413      	add	r3, r2
 800ba86:	3390      	adds	r3, #144	; 0x90
 800ba88:	2205      	movs	r2, #5
 800ba8a:	701a      	strb	r2, [r3, #0]
            break;
 800ba8c:	e0ff      	b.n	800bc8e <USBH_MSC_Process+0x6ce>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800ba8e:	7bfb      	ldrb	r3, [r7, #15]
 800ba90:	2b04      	cmp	r3, #4
 800ba92:	f040 80fc 	bne.w	800bc8e <USBH_MSC_Process+0x6ce>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800ba96:	693b      	ldr	r3, [r7, #16]
 800ba98:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ba9c:	4619      	mov	r1, r3
 800ba9e:	693a      	ldr	r2, [r7, #16]
 800baa0:	2334      	movs	r3, #52	; 0x34
 800baa2:	fb03 f301 	mul.w	r3, r3, r1
 800baa6:	4413      	add	r3, r2
 800baa8:	3390      	adds	r3, #144	; 0x90
 800baaa:	2201      	movs	r2, #1
 800baac:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800baae:	693b      	ldr	r3, [r7, #16]
 800bab0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bab4:	4619      	mov	r1, r3
 800bab6:	693a      	ldr	r2, [r7, #16]
 800bab8:	2334      	movs	r3, #52	; 0x34
 800baba:	fb03 f301 	mul.w	r3, r3, r1
 800babe:	4413      	add	r3, r2
 800bac0:	3391      	adds	r3, #145	; 0x91
 800bac2:	2202      	movs	r2, #2
 800bac4:	701a      	strb	r2, [r3, #0]
            break;
 800bac6:	e0e2      	b.n	800bc8e <USBH_MSC_Process+0x6ce>
            scsi_status = USBH_MSC_SCSI_RequestSense(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 800bac8:	693b      	ldr	r3, [r7, #16]
 800baca:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bace:	b2d9      	uxtb	r1, r3
 800bad0:	693b      	ldr	r3, [r7, #16]
 800bad2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bad6:	461a      	mov	r2, r3
 800bad8:	2334      	movs	r3, #52	; 0x34
 800bada:	fb03 f302 	mul.w	r3, r3, r2
 800bade:	3398      	adds	r3, #152	; 0x98
 800bae0:	693a      	ldr	r2, [r7, #16]
 800bae2:	4413      	add	r3, r2
 800bae4:	3304      	adds	r3, #4
 800bae6:	461a      	mov	r2, r3
 800bae8:	6878      	ldr	r0, [r7, #4]
 800baea:	f000 ff1e 	bl	800c92a <USBH_MSC_SCSI_RequestSense>
 800baee:	4603      	mov	r3, r0
 800baf0:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800baf2:	7bfb      	ldrb	r3, [r7, #15]
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d17b      	bne.n	800bbf0 <USBH_MSC_Process+0x630>
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800baf8:	693b      	ldr	r3, [r7, #16]
 800bafa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bafe:	4619      	mov	r1, r3
 800bb00:	693a      	ldr	r2, [r7, #16]
 800bb02:	2334      	movs	r3, #52	; 0x34
 800bb04:	fb03 f301 	mul.w	r3, r3, r1
 800bb08:	4413      	add	r3, r2
 800bb0a:	339c      	adds	r3, #156	; 0x9c
 800bb0c:	781b      	ldrb	r3, [r3, #0]
 800bb0e:	2b06      	cmp	r3, #6
 800bb10:	d00c      	beq.n	800bb2c <USBH_MSC_Process+0x56c>
                  (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY))
 800bb12:	693b      	ldr	r3, [r7, #16]
 800bb14:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bb18:	4619      	mov	r1, r3
 800bb1a:	693a      	ldr	r2, [r7, #16]
 800bb1c:	2334      	movs	r3, #52	; 0x34
 800bb1e:	fb03 f301 	mul.w	r3, r3, r1
 800bb22:	4413      	add	r3, r2
 800bb24:	339c      	adds	r3, #156	; 0x9c
 800bb26:	781b      	ldrb	r3, [r3, #0]
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800bb28:	2b02      	cmp	r3, #2
 800bb2a:	d117      	bne.n	800bb5c <USBH_MSC_Process+0x59c>
                if ((phost->Timer - MSC_Handle->timer) < 10000U)
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800bb32:	693b      	ldr	r3, [r7, #16]
 800bb34:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800bb38:	1ad3      	subs	r3, r2, r3
 800bb3a:	f242 720f 	movw	r2, #9999	; 0x270f
 800bb3e:	4293      	cmp	r3, r2
 800bb40:	d80c      	bhi.n	800bb5c <USBH_MSC_Process+0x59c>
                  MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800bb42:	693b      	ldr	r3, [r7, #16]
 800bb44:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bb48:	4619      	mov	r1, r3
 800bb4a:	693a      	ldr	r2, [r7, #16]
 800bb4c:	2334      	movs	r3, #52	; 0x34
 800bb4e:	fb03 f301 	mul.w	r3, r3, r1
 800bb52:	4413      	add	r3, r2
 800bb54:	3390      	adds	r3, #144	; 0x90
 800bb56:	2202      	movs	r2, #2
 800bb58:	701a      	strb	r2, [r3, #0]
                  break;
 800bb5a:	e09b      	b.n	800bc94 <USBH_MSC_Process+0x6d4>
              USBH_UsrLog("Sense Key  : %x", MSC_Handle->unit[MSC_Handle->current_lun].sense.key);
 800bb5c:	693b      	ldr	r3, [r7, #16]
 800bb5e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bb62:	4619      	mov	r1, r3
 800bb64:	693a      	ldr	r2, [r7, #16]
 800bb66:	2334      	movs	r3, #52	; 0x34
 800bb68:	fb03 f301 	mul.w	r3, r3, r1
 800bb6c:	4413      	add	r3, r2
 800bb6e:	339c      	adds	r3, #156	; 0x9c
 800bb70:	781b      	ldrb	r3, [r3, #0]
 800bb72:	4619      	mov	r1, r3
 800bb74:	484f      	ldr	r0, [pc, #316]	; (800bcb4 <USBH_MSC_Process+0x6f4>)
 800bb76:	f00e f9c9 	bl	8019f0c <iprintf>
 800bb7a:	200a      	movs	r0, #10
 800bb7c:	f00e f9de 	bl	8019f3c <putchar>
              USBH_UsrLog("Additional Sense Code : %x", MSC_Handle->unit[MSC_Handle->current_lun].sense.asc);
 800bb80:	693b      	ldr	r3, [r7, #16]
 800bb82:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bb86:	4619      	mov	r1, r3
 800bb88:	693a      	ldr	r2, [r7, #16]
 800bb8a:	2334      	movs	r3, #52	; 0x34
 800bb8c:	fb03 f301 	mul.w	r3, r3, r1
 800bb90:	4413      	add	r3, r2
 800bb92:	339d      	adds	r3, #157	; 0x9d
 800bb94:	781b      	ldrb	r3, [r3, #0]
 800bb96:	4619      	mov	r1, r3
 800bb98:	4847      	ldr	r0, [pc, #284]	; (800bcb8 <USBH_MSC_Process+0x6f8>)
 800bb9a:	f00e f9b7 	bl	8019f0c <iprintf>
 800bb9e:	200a      	movs	r0, #10
 800bba0:	f00e f9cc 	bl	8019f3c <putchar>
              USBH_UsrLog("Additional Sense Code Qualifier: %x", MSC_Handle->unit[MSC_Handle->current_lun].sense.ascq);
 800bba4:	693b      	ldr	r3, [r7, #16]
 800bba6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bbaa:	4619      	mov	r1, r3
 800bbac:	693a      	ldr	r2, [r7, #16]
 800bbae:	2334      	movs	r3, #52	; 0x34
 800bbb0:	fb03 f301 	mul.w	r3, r3, r1
 800bbb4:	4413      	add	r3, r2
 800bbb6:	339e      	adds	r3, #158	; 0x9e
 800bbb8:	781b      	ldrb	r3, [r3, #0]
 800bbba:	4619      	mov	r1, r3
 800bbbc:	483f      	ldr	r0, [pc, #252]	; (800bcbc <USBH_MSC_Process+0x6fc>)
 800bbbe:	f00e f9a5 	bl	8019f0c <iprintf>
 800bbc2:	200a      	movs	r0, #10
 800bbc4:	f00e f9ba 	bl	8019f3c <putchar>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800bbc8:	693b      	ldr	r3, [r7, #16]
 800bbca:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bbce:	4619      	mov	r1, r3
 800bbd0:	693a      	ldr	r2, [r7, #16]
 800bbd2:	2334      	movs	r3, #52	; 0x34
 800bbd4:	fb03 f301 	mul.w	r3, r3, r1
 800bbd8:	4413      	add	r3, r2
 800bbda:	3390      	adds	r3, #144	; 0x90
 800bbdc:	2201      	movs	r2, #1
 800bbde:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 800bbe0:	693b      	ldr	r3, [r7, #16]
 800bbe2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bbe6:	3301      	adds	r3, #1
 800bbe8:	b29a      	uxth	r2, r3
 800bbea:	693b      	ldr	r3, [r7, #16]
 800bbec:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            if (scsi_status == USBH_FAIL)
 800bbf0:	7bfb      	ldrb	r3, [r7, #15]
 800bbf2:	2b02      	cmp	r3, #2
 800bbf4:	d112      	bne.n	800bc1c <USBH_MSC_Process+0x65c>
              USBH_UsrLog("MSC Device NOT ready");
 800bbf6:	4832      	ldr	r0, [pc, #200]	; (800bcc0 <USBH_MSC_Process+0x700>)
 800bbf8:	f00e f988 	bl	8019f0c <iprintf>
 800bbfc:	200a      	movs	r0, #10
 800bbfe:	f00e f99d 	bl	8019f3c <putchar>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 800bc02:	693b      	ldr	r3, [r7, #16]
 800bc04:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bc08:	4619      	mov	r1, r3
 800bc0a:	693a      	ldr	r2, [r7, #16]
 800bc0c:	2334      	movs	r3, #52	; 0x34
 800bc0e:	fb03 f301 	mul.w	r3, r3, r1
 800bc12:	4413      	add	r3, r2
 800bc14:	3390      	adds	r3, #144	; 0x90
 800bc16:	2208      	movs	r2, #8
 800bc18:	701a      	strb	r2, [r3, #0]
            break;
 800bc1a:	e03a      	b.n	800bc92 <USBH_MSC_Process+0x6d2>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800bc1c:	7bfb      	ldrb	r3, [r7, #15]
 800bc1e:	2b04      	cmp	r3, #4
 800bc20:	d137      	bne.n	800bc92 <USBH_MSC_Process+0x6d2>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800bc22:	693b      	ldr	r3, [r7, #16]
 800bc24:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bc28:	4619      	mov	r1, r3
 800bc2a:	693a      	ldr	r2, [r7, #16]
 800bc2c:	2334      	movs	r3, #52	; 0x34
 800bc2e:	fb03 f301 	mul.w	r3, r3, r1
 800bc32:	4413      	add	r3, r2
 800bc34:	3390      	adds	r3, #144	; 0x90
 800bc36:	2201      	movs	r2, #1
 800bc38:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800bc3a:	693b      	ldr	r3, [r7, #16]
 800bc3c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bc40:	4619      	mov	r1, r3
 800bc42:	693a      	ldr	r2, [r7, #16]
 800bc44:	2334      	movs	r3, #52	; 0x34
 800bc46:	fb03 f301 	mul.w	r3, r3, r1
 800bc4a:	4413      	add	r3, r2
 800bc4c:	3391      	adds	r3, #145	; 0x91
 800bc4e:	2202      	movs	r2, #2
 800bc50:	701a      	strb	r2, [r3, #0]
            break;
 800bc52:	e01e      	b.n	800bc92 <USBH_MSC_Process+0x6d2>
            MSC_Handle->current_lun++;
 800bc54:	693b      	ldr	r3, [r7, #16]
 800bc56:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bc5a:	3301      	adds	r3, #1
 800bc5c:	b29a      	uxth	r2, r3
 800bc5e:	693b      	ldr	r3, [r7, #16]
 800bc60:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 800bc64:	e016      	b.n	800bc94 <USBH_MSC_Process+0x6d4>
        MSC_Handle->current_lun = 0U;
 800bc66:	693b      	ldr	r3, [r7, #16]
 800bc68:	2200      	movs	r2, #0
 800bc6a:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        MSC_Handle->state = MSC_IDLE;
 800bc6e:	693b      	ldr	r3, [r7, #16]
 800bc70:	2201      	movs	r2, #1
 800bc72:	731a      	strb	r2, [r3, #12]
        phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800bc7a:	2102      	movs	r1, #2
 800bc7c:	6878      	ldr	r0, [r7, #4]
 800bc7e:	4798      	blx	r3
      break;
 800bc80:	e00c      	b.n	800bc9c <USBH_MSC_Process+0x6dc>
            break;
 800bc82:	bf00      	nop
 800bc84:	e00a      	b.n	800bc9c <USBH_MSC_Process+0x6dc>
            break;
 800bc86:	bf00      	nop
 800bc88:	e008      	b.n	800bc9c <USBH_MSC_Process+0x6dc>
            break;
 800bc8a:	bf00      	nop
 800bc8c:	e006      	b.n	800bc9c <USBH_MSC_Process+0x6dc>
            break;
 800bc8e:	bf00      	nop
 800bc90:	e004      	b.n	800bc9c <USBH_MSC_Process+0x6dc>
            break;
 800bc92:	bf00      	nop
      break;
 800bc94:	e002      	b.n	800bc9c <USBH_MSC_Process+0x6dc>
      error = USBH_OK;
 800bc96:	2300      	movs	r3, #0
 800bc98:	75fb      	strb	r3, [r7, #23]
      break;
 800bc9a:	bf00      	nop
  }
  return error;
 800bc9c:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc9e:	4618      	mov	r0, r3
 800bca0:	3718      	adds	r7, #24
 800bca2:	46bd      	mov	sp, r7
 800bca4:	bd80      	pop	{r7, pc}
 800bca6:	bf00      	nop
 800bca8:	0801c210 	.word	0x0801c210
 800bcac:	0801c230 	.word	0x0801c230
 800bcb0:	0801c244 	.word	0x0801c244
 800bcb4:	0801c258 	.word	0x0801c258
 800bcb8:	0801c268 	.word	0x0801c268
 800bcbc:	0801c284 	.word	0x0801c284
 800bcc0:	0801c1f8 	.word	0x0801c1f8

0800bcc4 <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800bcc4:	b480      	push	{r7}
 800bcc6:	b083      	sub	sp, #12
 800bcc8:	af00      	add	r7, sp, #0
 800bcca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800bccc:	2300      	movs	r3, #0
}
 800bcce:	4618      	mov	r0, r3
 800bcd0:	370c      	adds	r7, #12
 800bcd2:	46bd      	mov	sp, r7
 800bcd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcd8:	4770      	bx	lr
	...

0800bcdc <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800bcdc:	b580      	push	{r7, lr}
 800bcde:	b088      	sub	sp, #32
 800bce0:	af02      	add	r7, sp, #8
 800bce2:	6078      	str	r0, [r7, #4]
 800bce4:	460b      	mov	r3, r1
 800bce6:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bcee:	69db      	ldr	r3, [r3, #28]
 800bcf0:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 800bcf2:	2301      	movs	r3, #1
 800bcf4:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;
 800bcf6:	2301      	movs	r3, #1
 800bcf8:	73fb      	strb	r3, [r7, #15]

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 800bcfa:	78fb      	ldrb	r3, [r7, #3]
 800bcfc:	693a      	ldr	r2, [r7, #16]
 800bcfe:	2134      	movs	r1, #52	; 0x34
 800bd00:	fb01 f303 	mul.w	r3, r1, r3
 800bd04:	4413      	add	r3, r2
 800bd06:	3390      	adds	r3, #144	; 0x90
 800bd08:	781b      	ldrb	r3, [r3, #0]
 800bd0a:	2b07      	cmp	r3, #7
 800bd0c:	d03d      	beq.n	800bd8a <USBH_MSC_RdWrProcess+0xae>
 800bd0e:	2b07      	cmp	r3, #7
 800bd10:	f300 80dc 	bgt.w	800becc <USBH_MSC_RdWrProcess+0x1f0>
 800bd14:	2b05      	cmp	r3, #5
 800bd16:	d06d      	beq.n	800bdf4 <USBH_MSC_RdWrProcess+0x118>
 800bd18:	2b06      	cmp	r3, #6
 800bd1a:	f040 80d7 	bne.w	800becc <USBH_MSC_RdWrProcess+0x1f0>
  {

    case MSC_READ:
      scsi_status = USBH_MSC_SCSI_Read(phost, lun, 0U, NULL, 0U);
 800bd1e:	78f9      	ldrb	r1, [r7, #3]
 800bd20:	2300      	movs	r3, #0
 800bd22:	9300      	str	r3, [sp, #0]
 800bd24:	2300      	movs	r3, #0
 800bd26:	2200      	movs	r2, #0
 800bd28:	6878      	ldr	r0, [r7, #4]
 800bd2a:	f000 fee2 	bl	800caf2 <USBH_MSC_SCSI_Read>
 800bd2e:	4603      	mov	r3, r0
 800bd30:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800bd32:	7bfb      	ldrb	r3, [r7, #15]
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d10b      	bne.n	800bd50 <USBH_MSC_RdWrProcess+0x74>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800bd38:	78fb      	ldrb	r3, [r7, #3]
 800bd3a:	693a      	ldr	r2, [r7, #16]
 800bd3c:	2134      	movs	r1, #52	; 0x34
 800bd3e:	fb01 f303 	mul.w	r3, r1, r3
 800bd42:	4413      	add	r3, r2
 800bd44:	3390      	adds	r3, #144	; 0x90
 800bd46:	2201      	movs	r2, #1
 800bd48:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800bd4a:	2300      	movs	r3, #0
 800bd4c:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800bd4e:	e0bf      	b.n	800bed0 <USBH_MSC_RdWrProcess+0x1f4>
      else if (scsi_status == USBH_FAIL)
 800bd50:	7bfb      	ldrb	r3, [r7, #15]
 800bd52:	2b02      	cmp	r3, #2
 800bd54:	d109      	bne.n	800bd6a <USBH_MSC_RdWrProcess+0x8e>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800bd56:	78fb      	ldrb	r3, [r7, #3]
 800bd58:	693a      	ldr	r2, [r7, #16]
 800bd5a:	2134      	movs	r1, #52	; 0x34
 800bd5c:	fb01 f303 	mul.w	r3, r1, r3
 800bd60:	4413      	add	r3, r2
 800bd62:	3390      	adds	r3, #144	; 0x90
 800bd64:	2205      	movs	r2, #5
 800bd66:	701a      	strb	r2, [r3, #0]
      break;
 800bd68:	e0b2      	b.n	800bed0 <USBH_MSC_RdWrProcess+0x1f4>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800bd6a:	7bfb      	ldrb	r3, [r7, #15]
 800bd6c:	2b04      	cmp	r3, #4
 800bd6e:	f040 80af 	bne.w	800bed0 <USBH_MSC_RdWrProcess+0x1f4>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800bd72:	78fb      	ldrb	r3, [r7, #3]
 800bd74:	693a      	ldr	r2, [r7, #16]
 800bd76:	2134      	movs	r1, #52	; 0x34
 800bd78:	fb01 f303 	mul.w	r3, r1, r3
 800bd7c:	4413      	add	r3, r2
 800bd7e:	3390      	adds	r3, #144	; 0x90
 800bd80:	2208      	movs	r2, #8
 800bd82:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800bd84:	2302      	movs	r3, #2
 800bd86:	75fb      	strb	r3, [r7, #23]
      break;
 800bd88:	e0a2      	b.n	800bed0 <USBH_MSC_RdWrProcess+0x1f4>

    case MSC_WRITE:
      scsi_status = USBH_MSC_SCSI_Write(phost, lun, 0U, NULL, 0U);
 800bd8a:	78f9      	ldrb	r1, [r7, #3]
 800bd8c:	2300      	movs	r3, #0
 800bd8e:	9300      	str	r3, [sp, #0]
 800bd90:	2300      	movs	r3, #0
 800bd92:	2200      	movs	r2, #0
 800bd94:	6878      	ldr	r0, [r7, #4]
 800bd96:	f000 fe41 	bl	800ca1c <USBH_MSC_SCSI_Write>
 800bd9a:	4603      	mov	r3, r0
 800bd9c:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800bd9e:	7bfb      	ldrb	r3, [r7, #15]
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d10b      	bne.n	800bdbc <USBH_MSC_RdWrProcess+0xe0>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800bda4:	78fb      	ldrb	r3, [r7, #3]
 800bda6:	693a      	ldr	r2, [r7, #16]
 800bda8:	2134      	movs	r1, #52	; 0x34
 800bdaa:	fb01 f303 	mul.w	r3, r1, r3
 800bdae:	4413      	add	r3, r2
 800bdb0:	3390      	adds	r3, #144	; 0x90
 800bdb2:	2201      	movs	r2, #1
 800bdb4:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800bdb6:	2300      	movs	r3, #0
 800bdb8:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800bdba:	e08b      	b.n	800bed4 <USBH_MSC_RdWrProcess+0x1f8>
      else if (scsi_status == USBH_FAIL)
 800bdbc:	7bfb      	ldrb	r3, [r7, #15]
 800bdbe:	2b02      	cmp	r3, #2
 800bdc0:	d109      	bne.n	800bdd6 <USBH_MSC_RdWrProcess+0xfa>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800bdc2:	78fb      	ldrb	r3, [r7, #3]
 800bdc4:	693a      	ldr	r2, [r7, #16]
 800bdc6:	2134      	movs	r1, #52	; 0x34
 800bdc8:	fb01 f303 	mul.w	r3, r1, r3
 800bdcc:	4413      	add	r3, r2
 800bdce:	3390      	adds	r3, #144	; 0x90
 800bdd0:	2205      	movs	r2, #5
 800bdd2:	701a      	strb	r2, [r3, #0]
      break;
 800bdd4:	e07e      	b.n	800bed4 <USBH_MSC_RdWrProcess+0x1f8>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800bdd6:	7bfb      	ldrb	r3, [r7, #15]
 800bdd8:	2b04      	cmp	r3, #4
 800bdda:	d17b      	bne.n	800bed4 <USBH_MSC_RdWrProcess+0x1f8>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800bddc:	78fb      	ldrb	r3, [r7, #3]
 800bdde:	693a      	ldr	r2, [r7, #16]
 800bde0:	2134      	movs	r1, #52	; 0x34
 800bde2:	fb01 f303 	mul.w	r3, r1, r3
 800bde6:	4413      	add	r3, r2
 800bde8:	3390      	adds	r3, #144	; 0x90
 800bdea:	2208      	movs	r2, #8
 800bdec:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800bdee:	2302      	movs	r3, #2
 800bdf0:	75fb      	strb	r3, [r7, #23]
      break;
 800bdf2:	e06f      	b.n	800bed4 <USBH_MSC_RdWrProcess+0x1f8>

    case MSC_REQUEST_SENSE:
      scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 800bdf4:	78fb      	ldrb	r3, [r7, #3]
 800bdf6:	2234      	movs	r2, #52	; 0x34
 800bdf8:	fb02 f303 	mul.w	r3, r2, r3
 800bdfc:	3398      	adds	r3, #152	; 0x98
 800bdfe:	693a      	ldr	r2, [r7, #16]
 800be00:	4413      	add	r3, r2
 800be02:	1d1a      	adds	r2, r3, #4
 800be04:	78fb      	ldrb	r3, [r7, #3]
 800be06:	4619      	mov	r1, r3
 800be08:	6878      	ldr	r0, [r7, #4]
 800be0a:	f000 fd8e 	bl	800c92a <USBH_MSC_SCSI_RequestSense>
 800be0e:	4603      	mov	r3, r0
 800be10:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800be12:	7bfb      	ldrb	r3, [r7, #15]
 800be14:	2b00      	cmp	r3, #0
 800be16:	d140      	bne.n	800be9a <USBH_MSC_RdWrProcess+0x1be>
      {
        USBH_UsrLog("Sense Key  : %x", MSC_Handle->unit[lun].sense.key);
 800be18:	78fb      	ldrb	r3, [r7, #3]
 800be1a:	693a      	ldr	r2, [r7, #16]
 800be1c:	2134      	movs	r1, #52	; 0x34
 800be1e:	fb01 f303 	mul.w	r3, r1, r3
 800be22:	4413      	add	r3, r2
 800be24:	339c      	adds	r3, #156	; 0x9c
 800be26:	781b      	ldrb	r3, [r3, #0]
 800be28:	4619      	mov	r1, r3
 800be2a:	482e      	ldr	r0, [pc, #184]	; (800bee4 <USBH_MSC_RdWrProcess+0x208>)
 800be2c:	f00e f86e 	bl	8019f0c <iprintf>
 800be30:	200a      	movs	r0, #10
 800be32:	f00e f883 	bl	8019f3c <putchar>
        USBH_UsrLog("Additional Sense Code : %x", MSC_Handle->unit[lun].sense.asc);
 800be36:	78fb      	ldrb	r3, [r7, #3]
 800be38:	693a      	ldr	r2, [r7, #16]
 800be3a:	2134      	movs	r1, #52	; 0x34
 800be3c:	fb01 f303 	mul.w	r3, r1, r3
 800be40:	4413      	add	r3, r2
 800be42:	339d      	adds	r3, #157	; 0x9d
 800be44:	781b      	ldrb	r3, [r3, #0]
 800be46:	4619      	mov	r1, r3
 800be48:	4827      	ldr	r0, [pc, #156]	; (800bee8 <USBH_MSC_RdWrProcess+0x20c>)
 800be4a:	f00e f85f 	bl	8019f0c <iprintf>
 800be4e:	200a      	movs	r0, #10
 800be50:	f00e f874 	bl	8019f3c <putchar>
        USBH_UsrLog("Additional Sense Code Qualifier: %x", MSC_Handle->unit[lun].sense.ascq);
 800be54:	78fb      	ldrb	r3, [r7, #3]
 800be56:	693a      	ldr	r2, [r7, #16]
 800be58:	2134      	movs	r1, #52	; 0x34
 800be5a:	fb01 f303 	mul.w	r3, r1, r3
 800be5e:	4413      	add	r3, r2
 800be60:	339e      	adds	r3, #158	; 0x9e
 800be62:	781b      	ldrb	r3, [r3, #0]
 800be64:	4619      	mov	r1, r3
 800be66:	4821      	ldr	r0, [pc, #132]	; (800beec <USBH_MSC_RdWrProcess+0x210>)
 800be68:	f00e f850 	bl	8019f0c <iprintf>
 800be6c:	200a      	movs	r0, #10
 800be6e:	f00e f865 	bl	8019f3c <putchar>
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800be72:	78fb      	ldrb	r3, [r7, #3]
 800be74:	693a      	ldr	r2, [r7, #16]
 800be76:	2134      	movs	r1, #52	; 0x34
 800be78:	fb01 f303 	mul.w	r3, r1, r3
 800be7c:	4413      	add	r3, r2
 800be7e:	3390      	adds	r3, #144	; 0x90
 800be80:	2201      	movs	r2, #1
 800be82:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[lun].error = MSC_ERROR;
 800be84:	78fb      	ldrb	r3, [r7, #3]
 800be86:	693a      	ldr	r2, [r7, #16]
 800be88:	2134      	movs	r1, #52	; 0x34
 800be8a:	fb01 f303 	mul.w	r3, r1, r3
 800be8e:	4413      	add	r3, r2
 800be90:	3391      	adds	r3, #145	; 0x91
 800be92:	2202      	movs	r2, #2
 800be94:	701a      	strb	r2, [r3, #0]

        error = USBH_FAIL;
 800be96:	2302      	movs	r3, #2
 800be98:	75fb      	strb	r3, [r7, #23]
      }
      if (scsi_status == USBH_FAIL)
 800be9a:	7bfb      	ldrb	r3, [r7, #15]
 800be9c:	2b02      	cmp	r3, #2
 800be9e:	d106      	bne.n	800beae <USBH_MSC_RdWrProcess+0x1d2>
      {
        USBH_UsrLog("MSC Device NOT ready");
 800bea0:	4813      	ldr	r0, [pc, #76]	; (800bef0 <USBH_MSC_RdWrProcess+0x214>)
 800bea2:	f00e f833 	bl	8019f0c <iprintf>
 800bea6:	200a      	movs	r0, #10
 800bea8:	f00e f848 	bl	8019f3c <putchar>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800beac:	e014      	b.n	800bed8 <USBH_MSC_RdWrProcess+0x1fc>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800beae:	7bfb      	ldrb	r3, [r7, #15]
 800beb0:	2b04      	cmp	r3, #4
 800beb2:	d111      	bne.n	800bed8 <USBH_MSC_RdWrProcess+0x1fc>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800beb4:	78fb      	ldrb	r3, [r7, #3]
 800beb6:	693a      	ldr	r2, [r7, #16]
 800beb8:	2134      	movs	r1, #52	; 0x34
 800beba:	fb01 f303 	mul.w	r3, r1, r3
 800bebe:	4413      	add	r3, r2
 800bec0:	3390      	adds	r3, #144	; 0x90
 800bec2:	2208      	movs	r2, #8
 800bec4:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800bec6:	2302      	movs	r3, #2
 800bec8:	75fb      	strb	r3, [r7, #23]
      break;
 800beca:	e005      	b.n	800bed8 <USBH_MSC_RdWrProcess+0x1fc>

    default:
      break;
 800becc:	bf00      	nop
 800bece:	e004      	b.n	800beda <USBH_MSC_RdWrProcess+0x1fe>
      break;
 800bed0:	bf00      	nop
 800bed2:	e002      	b.n	800beda <USBH_MSC_RdWrProcess+0x1fe>
      break;
 800bed4:	bf00      	nop
 800bed6:	e000      	b.n	800beda <USBH_MSC_RdWrProcess+0x1fe>
      break;
 800bed8:	bf00      	nop

  }
  return error;
 800beda:	7dfb      	ldrb	r3, [r7, #23]
}
 800bedc:	4618      	mov	r0, r3
 800bede:	3718      	adds	r7, #24
 800bee0:	46bd      	mov	sp, r7
 800bee2:	bd80      	pop	{r7, pc}
 800bee4:	0801c258 	.word	0x0801c258
 800bee8:	0801c268 	.word	0x0801c268
 800beec:	0801c284 	.word	0x0801c284
 800bef0:	0801c1f8 	.word	0x0801c1f8

0800bef4 <USBH_MSC_UnitIsReady>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval Lun status (0: not ready / 1: ready)
  */
uint8_t  USBH_MSC_UnitIsReady(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800bef4:	b480      	push	{r7}
 800bef6:	b085      	sub	sp, #20
 800bef8:	af00      	add	r7, sp, #0
 800befa:	6078      	str	r0, [r7, #4]
 800befc:	460b      	mov	r3, r1
 800befe:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bf06:	69db      	ldr	r3, [r3, #28]
 800bf08:	60bb      	str	r3, [r7, #8]
  uint8_t res;

  if ((phost->gState == HOST_CLASS) && (MSC_Handle->unit[lun].error == MSC_OK))
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	781b      	ldrb	r3, [r3, #0]
 800bf0e:	b2db      	uxtb	r3, r3
 800bf10:	2b0b      	cmp	r3, #11
 800bf12:	d10c      	bne.n	800bf2e <USBH_MSC_UnitIsReady+0x3a>
 800bf14:	78fb      	ldrb	r3, [r7, #3]
 800bf16:	68ba      	ldr	r2, [r7, #8]
 800bf18:	2134      	movs	r1, #52	; 0x34
 800bf1a:	fb01 f303 	mul.w	r3, r1, r3
 800bf1e:	4413      	add	r3, r2
 800bf20:	3391      	adds	r3, #145	; 0x91
 800bf22:	781b      	ldrb	r3, [r3, #0]
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d102      	bne.n	800bf2e <USBH_MSC_UnitIsReady+0x3a>
  {
    res = 1U;
 800bf28:	2301      	movs	r3, #1
 800bf2a:	73fb      	strb	r3, [r7, #15]
 800bf2c:	e001      	b.n	800bf32 <USBH_MSC_UnitIsReady+0x3e>
  }
  else
  {
    res = 0U;
 800bf2e:	2300      	movs	r3, #0
 800bf30:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800bf32:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf34:	4618      	mov	r0, r3
 800bf36:	3714      	adds	r7, #20
 800bf38:	46bd      	mov	sp, r7
 800bf3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf3e:	4770      	bx	lr

0800bf40 <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 800bf40:	b580      	push	{r7, lr}
 800bf42:	b086      	sub	sp, #24
 800bf44:	af00      	add	r7, sp, #0
 800bf46:	60f8      	str	r0, [r7, #12]
 800bf48:	460b      	mov	r3, r1
 800bf4a:	607a      	str	r2, [r7, #4]
 800bf4c:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bf54:	69db      	ldr	r3, [r3, #28]
 800bf56:	617b      	str	r3, [r7, #20]
  if (phost->gState == HOST_CLASS)
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	781b      	ldrb	r3, [r3, #0]
 800bf5c:	b2db      	uxtb	r3, r3
 800bf5e:	2b0b      	cmp	r3, #11
 800bf60:	d10d      	bne.n	800bf7e <USBH_MSC_GetLUNInfo+0x3e>
  {
    USBH_memcpy(info, &MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 800bf62:	7afb      	ldrb	r3, [r7, #11]
 800bf64:	2234      	movs	r2, #52	; 0x34
 800bf66:	fb02 f303 	mul.w	r3, r2, r3
 800bf6a:	3390      	adds	r3, #144	; 0x90
 800bf6c:	697a      	ldr	r2, [r7, #20]
 800bf6e:	4413      	add	r3, r2
 800bf70:	2234      	movs	r2, #52	; 0x34
 800bf72:	4619      	mov	r1, r3
 800bf74:	6878      	ldr	r0, [r7, #4]
 800bf76:	f00d fa9f 	bl	80194b8 <memcpy>
    return USBH_OK;
 800bf7a:	2300      	movs	r3, #0
 800bf7c:	e000      	b.n	800bf80 <USBH_MSC_GetLUNInfo+0x40>
  }
  else
  {
    return USBH_FAIL;
 800bf7e:	2302      	movs	r3, #2
  }
}
 800bf80:	4618      	mov	r0, r3
 800bf82:	3718      	adds	r7, #24
 800bf84:	46bd      	mov	sp, r7
 800bf86:	bd80      	pop	{r7, pc}

0800bf88 <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                 uint8_t lun,
                                 uint32_t address,
                                 uint8_t *pbuf,
                                 uint32_t length)
{
 800bf88:	b580      	push	{r7, lr}
 800bf8a:	b088      	sub	sp, #32
 800bf8c:	af02      	add	r7, sp, #8
 800bf8e:	60f8      	str	r0, [r7, #12]
 800bf90:	607a      	str	r2, [r7, #4]
 800bf92:	603b      	str	r3, [r7, #0]
 800bf94:	460b      	mov	r3, r1
 800bf96:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bf9e:	69db      	ldr	r3, [r3, #28]
 800bfa0:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800bfa8:	b2db      	uxtb	r3, r3
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d00e      	beq.n	800bfcc <USBH_MSC_Read+0x44>
      (phost->gState != HOST_CLASS) ||
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	781b      	ldrb	r3, [r3, #0]
 800bfb2:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800bfb4:	2b0b      	cmp	r3, #11
 800bfb6:	d109      	bne.n	800bfcc <USBH_MSC_Read+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800bfb8:	7afb      	ldrb	r3, [r7, #11]
 800bfba:	697a      	ldr	r2, [r7, #20]
 800bfbc:	2134      	movs	r1, #52	; 0x34
 800bfbe:	fb01 f303 	mul.w	r3, r1, r3
 800bfc2:	4413      	add	r3, r2
 800bfc4:	3390      	adds	r3, #144	; 0x90
 800bfc6:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800bfc8:	2b01      	cmp	r3, #1
 800bfca:	d001      	beq.n	800bfd0 <USBH_MSC_Read+0x48>
  {
    return  USBH_FAIL;
 800bfcc:	2302      	movs	r3, #2
 800bfce:	e040      	b.n	800c052 <USBH_MSC_Read+0xca>
  }

  MSC_Handle->state = MSC_READ;
 800bfd0:	697b      	ldr	r3, [r7, #20]
 800bfd2:	2206      	movs	r2, #6
 800bfd4:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_READ;
 800bfd6:	7afb      	ldrb	r3, [r7, #11]
 800bfd8:	697a      	ldr	r2, [r7, #20]
 800bfda:	2134      	movs	r1, #52	; 0x34
 800bfdc:	fb01 f303 	mul.w	r3, r1, r3
 800bfe0:	4413      	add	r3, r2
 800bfe2:	3390      	adds	r3, #144	; 0x90
 800bfe4:	2206      	movs	r2, #6
 800bfe6:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800bfe8:	7afb      	ldrb	r3, [r7, #11]
 800bfea:	b29a      	uxth	r2, r3
 800bfec:	697b      	ldr	r3, [r7, #20]
 800bfee:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Read(phost, lun, address, pbuf, length);
 800bff2:	7af9      	ldrb	r1, [r7, #11]
 800bff4:	6a3b      	ldr	r3, [r7, #32]
 800bff6:	9300      	str	r3, [sp, #0]
 800bff8:	683b      	ldr	r3, [r7, #0]
 800bffa:	687a      	ldr	r2, [r7, #4]
 800bffc:	68f8      	ldr	r0, [r7, #12]
 800bffe:	f000 fd78 	bl	800caf2 <USBH_MSC_SCSI_Read>

  timeout = phost->Timer;
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c008:	613b      	str	r3, [r7, #16]

  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800c00a:	e016      	b.n	800c03a <USBH_MSC_Read+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800c012:	693b      	ldr	r3, [r7, #16]
 800c014:	1ad2      	subs	r2, r2, r3
 800c016:	6a3b      	ldr	r3, [r7, #32]
 800c018:	f242 7110 	movw	r1, #10000	; 0x2710
 800c01c:	fb01 f303 	mul.w	r3, r1, r3
 800c020:	429a      	cmp	r2, r3
 800c022:	d805      	bhi.n	800c030 <USBH_MSC_Read+0xa8>
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800c02a:	b2db      	uxtb	r3, r3
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d104      	bne.n	800c03a <USBH_MSC_Read+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800c030:	697b      	ldr	r3, [r7, #20]
 800c032:	2201      	movs	r2, #1
 800c034:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800c036:	2302      	movs	r3, #2
 800c038:	e00b      	b.n	800c052 <USBH_MSC_Read+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800c03a:	7afb      	ldrb	r3, [r7, #11]
 800c03c:	4619      	mov	r1, r3
 800c03e:	68f8      	ldr	r0, [r7, #12]
 800c040:	f7ff fe4c 	bl	800bcdc <USBH_MSC_RdWrProcess>
 800c044:	4603      	mov	r3, r0
 800c046:	2b01      	cmp	r3, #1
 800c048:	d0e0      	beq.n	800c00c <USBH_MSC_Read+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800c04a:	697b      	ldr	r3, [r7, #20]
 800c04c:	2201      	movs	r2, #1
 800c04e:	731a      	strb	r2, [r3, #12]

  return USBH_OK;
 800c050:	2300      	movs	r3, #0
}
 800c052:	4618      	mov	r0, r3
 800c054:	3718      	adds	r7, #24
 800c056:	46bd      	mov	sp, r7
 800c058:	bd80      	pop	{r7, pc}

0800c05a <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                  uint8_t lun,
                                  uint32_t address,
                                  uint8_t *pbuf,
                                  uint32_t length)
{
 800c05a:	b580      	push	{r7, lr}
 800c05c:	b088      	sub	sp, #32
 800c05e:	af02      	add	r7, sp, #8
 800c060:	60f8      	str	r0, [r7, #12]
 800c062:	607a      	str	r2, [r7, #4]
 800c064:	603b      	str	r3, [r7, #0]
 800c066:	460b      	mov	r3, r1
 800c068:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c070:	69db      	ldr	r3, [r3, #28]
 800c072:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800c07a:	b2db      	uxtb	r3, r3
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d00e      	beq.n	800c09e <USBH_MSC_Write+0x44>
      (phost->gState != HOST_CLASS) ||
 800c080:	68fb      	ldr	r3, [r7, #12]
 800c082:	781b      	ldrb	r3, [r3, #0]
 800c084:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800c086:	2b0b      	cmp	r3, #11
 800c088:	d109      	bne.n	800c09e <USBH_MSC_Write+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800c08a:	7afb      	ldrb	r3, [r7, #11]
 800c08c:	697a      	ldr	r2, [r7, #20]
 800c08e:	2134      	movs	r1, #52	; 0x34
 800c090:	fb01 f303 	mul.w	r3, r1, r3
 800c094:	4413      	add	r3, r2
 800c096:	3390      	adds	r3, #144	; 0x90
 800c098:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800c09a:	2b01      	cmp	r3, #1
 800c09c:	d001      	beq.n	800c0a2 <USBH_MSC_Write+0x48>
  {
    return  USBH_FAIL;
 800c09e:	2302      	movs	r3, #2
 800c0a0:	e040      	b.n	800c124 <USBH_MSC_Write+0xca>
  }

  MSC_Handle->state = MSC_WRITE;
 800c0a2:	697b      	ldr	r3, [r7, #20]
 800c0a4:	2207      	movs	r2, #7
 800c0a6:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_WRITE;
 800c0a8:	7afb      	ldrb	r3, [r7, #11]
 800c0aa:	697a      	ldr	r2, [r7, #20]
 800c0ac:	2134      	movs	r1, #52	; 0x34
 800c0ae:	fb01 f303 	mul.w	r3, r1, r3
 800c0b2:	4413      	add	r3, r2
 800c0b4:	3390      	adds	r3, #144	; 0x90
 800c0b6:	2207      	movs	r2, #7
 800c0b8:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800c0ba:	7afb      	ldrb	r3, [r7, #11]
 800c0bc:	b29a      	uxth	r2, r3
 800c0be:	697b      	ldr	r3, [r7, #20]
 800c0c0:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Write(phost, lun, address, pbuf, length);
 800c0c4:	7af9      	ldrb	r1, [r7, #11]
 800c0c6:	6a3b      	ldr	r3, [r7, #32]
 800c0c8:	9300      	str	r3, [sp, #0]
 800c0ca:	683b      	ldr	r3, [r7, #0]
 800c0cc:	687a      	ldr	r2, [r7, #4]
 800c0ce:	68f8      	ldr	r0, [r7, #12]
 800c0d0:	f000 fca4 	bl	800ca1c <USBH_MSC_SCSI_Write>

  timeout = phost->Timer;
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c0da:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800c0dc:	e016      	b.n	800c10c <USBH_MSC_Write+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800c0e4:	693b      	ldr	r3, [r7, #16]
 800c0e6:	1ad2      	subs	r2, r2, r3
 800c0e8:	6a3b      	ldr	r3, [r7, #32]
 800c0ea:	f242 7110 	movw	r1, #10000	; 0x2710
 800c0ee:	fb01 f303 	mul.w	r3, r1, r3
 800c0f2:	429a      	cmp	r2, r3
 800c0f4:	d805      	bhi.n	800c102 <USBH_MSC_Write+0xa8>
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800c0fc:	b2db      	uxtb	r3, r3
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d104      	bne.n	800c10c <USBH_MSC_Write+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800c102:	697b      	ldr	r3, [r7, #20]
 800c104:	2201      	movs	r2, #1
 800c106:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800c108:	2302      	movs	r3, #2
 800c10a:	e00b      	b.n	800c124 <USBH_MSC_Write+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800c10c:	7afb      	ldrb	r3, [r7, #11]
 800c10e:	4619      	mov	r1, r3
 800c110:	68f8      	ldr	r0, [r7, #12]
 800c112:	f7ff fde3 	bl	800bcdc <USBH_MSC_RdWrProcess>
 800c116:	4603      	mov	r3, r0
 800c118:	2b01      	cmp	r3, #1
 800c11a:	d0e0      	beq.n	800c0de <USBH_MSC_Write+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800c11c:	697b      	ldr	r3, [r7, #20]
 800c11e:	2201      	movs	r2, #1
 800c120:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 800c122:	2300      	movs	r3, #0
}
 800c124:	4618      	mov	r0, r3
 800c126:	3718      	adds	r7, #24
 800c128:	46bd      	mov	sp, r7
 800c12a:	bd80      	pop	{r7, pc}

0800c12c <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 800c12c:	b580      	push	{r7, lr}
 800c12e:	b082      	sub	sp, #8
 800c130:	af00      	add	r7, sp, #0
 800c132:	6078      	str	r0, [r7, #4]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	2221      	movs	r2, #33	; 0x21
 800c138:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	22ff      	movs	r2, #255	; 0xff
 800c13e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	2200      	movs	r2, #0
 800c144:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	2200      	movs	r2, #0
 800c14a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	2200      	movs	r2, #0
 800c150:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, 0U, 0U);
 800c152:	2200      	movs	r2, #0
 800c154:	2100      	movs	r1, #0
 800c156:	6878      	ldr	r0, [r7, #4]
 800c158:	f001 ff67 	bl	800e02a <USBH_CtlReq>
 800c15c:	4603      	mov	r3, r0
}
 800c15e:	4618      	mov	r0, r3
 800c160:	3708      	adds	r7, #8
 800c162:	46bd      	mov	sp, r7
 800c164:	bd80      	pop	{r7, pc}

0800c166 <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 800c166:	b580      	push	{r7, lr}
 800c168:	b082      	sub	sp, #8
 800c16a:	af00      	add	r7, sp, #0
 800c16c:	6078      	str	r0, [r7, #4]
 800c16e:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	22a1      	movs	r2, #161	; 0xa1
 800c174:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	22fe      	movs	r2, #254	; 0xfe
 800c17a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	2200      	movs	r2, #0
 800c180:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	2200      	movs	r2, #0
 800c186:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1U;
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	2201      	movs	r2, #1
 800c18c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, Maxlun, 1U);
 800c18e:	2201      	movs	r2, #1
 800c190:	6839      	ldr	r1, [r7, #0]
 800c192:	6878      	ldr	r0, [r7, #4]
 800c194:	f001 ff49 	bl	800e02a <USBH_CtlReq>
 800c198:	4603      	mov	r3, r0
}
 800c19a:	4618      	mov	r0, r3
 800c19c:	3708      	adds	r7, #8
 800c19e:	46bd      	mov	sp, r7
 800c1a0:	bd80      	pop	{r7, pc}
	...

0800c1a4 <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 800c1a4:	b480      	push	{r7}
 800c1a6:	b085      	sub	sp, #20
 800c1a8:	af00      	add	r7, sp, #0
 800c1aa:	6078      	str	r0, [r7, #4]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c1b2:	69db      	ldr	r3, [r3, #28]
 800c1b4:	60fb      	str	r3, [r7, #12]

  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	4a09      	ldr	r2, [pc, #36]	; (800c1e0 <USBH_MSC_BOT_Init+0x3c>)
 800c1ba:	655a      	str	r2, [r3, #84]	; 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	4a09      	ldr	r2, [pc, #36]	; (800c1e4 <USBH_MSC_BOT_Init+0x40>)
 800c1c0:	659a      	str	r2, [r3, #88]	; 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	2201      	movs	r2, #1
 800c1c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800c1ca:	68fb      	ldr	r3, [r7, #12]
 800c1cc:	2201      	movs	r2, #1
 800c1ce:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

  return USBH_OK;
 800c1d2:	2300      	movs	r3, #0
}
 800c1d4:	4618      	mov	r0, r3
 800c1d6:	3714      	adds	r7, #20
 800c1d8:	46bd      	mov	sp, r7
 800c1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1de:	4770      	bx	lr
 800c1e0:	43425355 	.word	0x43425355
 800c1e4:	20304050 	.word	0x20304050

0800c1e8 <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800c1e8:	b580      	push	{r7, lr}
 800c1ea:	b088      	sub	sp, #32
 800c1ec:	af02      	add	r7, sp, #8
 800c1ee:	6078      	str	r0, [r7, #4]
 800c1f0:	460b      	mov	r3, r1
 800c1f2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 800c1f4:	2301      	movs	r3, #1
 800c1f6:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;
 800c1f8:	2301      	movs	r3, #1
 800c1fa:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 800c1fc:	2301      	movs	r3, #1
 800c1fe:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800c200:	2300      	movs	r3, #0
 800c202:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c20a:	69db      	ldr	r3, [r3, #28]
 800c20c:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0U;
 800c20e:	2300      	movs	r3, #0
 800c210:	73fb      	strb	r3, [r7, #15]

  switch (MSC_Handle->hbot.state)
 800c212:	693b      	ldr	r3, [r7, #16]
 800c214:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c218:	3b01      	subs	r3, #1
 800c21a:	2b0a      	cmp	r3, #10
 800c21c:	f200 819e 	bhi.w	800c55c <USBH_MSC_BOT_Process+0x374>
 800c220:	a201      	add	r2, pc, #4	; (adr r2, 800c228 <USBH_MSC_BOT_Process+0x40>)
 800c222:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c226:	bf00      	nop
 800c228:	0800c255 	.word	0x0800c255
 800c22c:	0800c27d 	.word	0x0800c27d
 800c230:	0800c2e7 	.word	0x0800c2e7
 800c234:	0800c305 	.word	0x0800c305
 800c238:	0800c389 	.word	0x0800c389
 800c23c:	0800c3ab 	.word	0x0800c3ab
 800c240:	0800c443 	.word	0x0800c443
 800c244:	0800c45f 	.word	0x0800c45f
 800c248:	0800c4b1 	.word	0x0800c4b1
 800c24c:	0800c4e1 	.word	0x0800c4e1
 800c250:	0800c543 	.word	0x0800c543
  {
    case BOT_SEND_CBW:
      MSC_Handle->hbot.cbw.field.LUN = lun;
 800c254:	693b      	ldr	r3, [r7, #16]
 800c256:	78fa      	ldrb	r2, [r7, #3]
 800c258:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
      MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;
 800c25c:	693b      	ldr	r3, [r7, #16]
 800c25e:	2202      	movs	r2, #2
 800c260:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      USBH_BulkSendData(phost, MSC_Handle->hbot.cbw.data,
 800c264:	693b      	ldr	r3, [r7, #16]
 800c266:	f103 0154 	add.w	r1, r3, #84	; 0x54
 800c26a:	693b      	ldr	r3, [r7, #16]
 800c26c:	795b      	ldrb	r3, [r3, #5]
 800c26e:	2201      	movs	r2, #1
 800c270:	9200      	str	r2, [sp, #0]
 800c272:	221f      	movs	r2, #31
 800c274:	6878      	ldr	r0, [r7, #4]
 800c276:	f002 f8f4 	bl	800e462 <USBH_BulkSendData>
                        BOT_CBW_LENGTH, MSC_Handle->OutPipe, 1U);

      break;
 800c27a:	e17e      	b.n	800c57a <USBH_MSC_BOT_Process+0x392>

    case BOT_SEND_CBW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800c27c:	693b      	ldr	r3, [r7, #16]
 800c27e:	795b      	ldrb	r3, [r3, #5]
 800c280:	4619      	mov	r1, r3
 800c282:	6878      	ldr	r0, [r7, #4]
 800c284:	f00c fff8 	bl	8019278 <USBH_LL_GetURBState>
 800c288:	4603      	mov	r3, r0
 800c28a:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800c28c:	7d3b      	ldrb	r3, [r7, #20]
 800c28e:	2b01      	cmp	r3, #1
 800c290:	d118      	bne.n	800c2c4 <USBH_MSC_BOT_Process+0xdc>
      {
        if (MSC_Handle->hbot.cbw.field.DataTransferLength != 0U)
 800c292:	693b      	ldr	r3, [r7, #16]
 800c294:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c296:	2b00      	cmp	r3, #0
 800c298:	d00f      	beq.n	800c2ba <USBH_MSC_BOT_Process+0xd2>
        {
          /* If there is Data Transfer Stage */
          if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 800c29a:	693b      	ldr	r3, [r7, #16]
 800c29c:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800c2a0:	b25b      	sxtb	r3, r3
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	da04      	bge.n	800c2b0 <USBH_MSC_BOT_Process+0xc8>
          {
            /* Data Direction is IN */
            MSC_Handle->hbot.state = BOT_DATA_IN;
 800c2a6:	693b      	ldr	r3, [r7, #16]
 800c2a8:	2203      	movs	r2, #3
 800c2aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800c2ae:	e157      	b.n	800c560 <USBH_MSC_BOT_Process+0x378>
            MSC_Handle->hbot.state = BOT_DATA_OUT;
 800c2b0:	693b      	ldr	r3, [r7, #16]
 800c2b2:	2205      	movs	r2, #5
 800c2b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800c2b8:	e152      	b.n	800c560 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800c2ba:	693b      	ldr	r3, [r7, #16]
 800c2bc:	2207      	movs	r2, #7
 800c2be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800c2c2:	e14d      	b.n	800c560 <USBH_MSC_BOT_Process+0x378>
      else if (URB_Status == USBH_URB_NOTREADY)
 800c2c4:	7d3b      	ldrb	r3, [r7, #20]
 800c2c6:	2b02      	cmp	r3, #2
 800c2c8:	d104      	bne.n	800c2d4 <USBH_MSC_BOT_Process+0xec>
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c2ca:	693b      	ldr	r3, [r7, #16]
 800c2cc:	2201      	movs	r2, #1
 800c2ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800c2d2:	e145      	b.n	800c560 <USBH_MSC_BOT_Process+0x378>
        if (URB_Status == USBH_URB_STALL)
 800c2d4:	7d3b      	ldrb	r3, [r7, #20]
 800c2d6:	2b05      	cmp	r3, #5
 800c2d8:	f040 8142 	bne.w	800c560 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800c2dc:	693b      	ldr	r3, [r7, #16]
 800c2de:	220a      	movs	r2, #10
 800c2e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800c2e4:	e13c      	b.n	800c560 <USBH_MSC_BOT_Process+0x378>

    case BOT_DATA_IN:
      /* Send first packet */
      USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 800c2e6:	693b      	ldr	r3, [r7, #16]
 800c2e8:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800c2ec:	693b      	ldr	r3, [r7, #16]
 800c2ee:	895a      	ldrh	r2, [r3, #10]
 800c2f0:	693b      	ldr	r3, [r7, #16]
 800c2f2:	791b      	ldrb	r3, [r3, #4]
 800c2f4:	6878      	ldr	r0, [r7, #4]
 800c2f6:	f002 f8d9 	bl	800e4ac <USBH_BulkReceiveData>
                           MSC_Handle->InEpSize, MSC_Handle->InPipe);

      MSC_Handle->hbot.state = BOT_DATA_IN_WAIT;
 800c2fa:	693b      	ldr	r3, [r7, #16]
 800c2fc:	2204      	movs	r2, #4
 800c2fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      break;
 800c302:	e13a      	b.n	800c57a <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800c304:	693b      	ldr	r3, [r7, #16]
 800c306:	791b      	ldrb	r3, [r3, #4]
 800c308:	4619      	mov	r1, r3
 800c30a:	6878      	ldr	r0, [r7, #4]
 800c30c:	f00c ffb4 	bl	8019278 <USBH_LL_GetURBState>
 800c310:	4603      	mov	r3, r0
 800c312:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800c314:	7d3b      	ldrb	r3, [r7, #20]
 800c316:	2b01      	cmp	r3, #1
 800c318:	d12d      	bne.n	800c376 <USBH_MSC_BOT_Process+0x18e>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 800c31a:	693b      	ldr	r3, [r7, #16]
 800c31c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c31e:	693a      	ldr	r2, [r7, #16]
 800c320:	8952      	ldrh	r2, [r2, #10]
 800c322:	4293      	cmp	r3, r2
 800c324:	d910      	bls.n	800c348 <USBH_MSC_BOT_Process+0x160>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 800c326:	693b      	ldr	r3, [r7, #16]
 800c328:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c32c:	693a      	ldr	r2, [r7, #16]
 800c32e:	8952      	ldrh	r2, [r2, #10]
 800c330:	441a      	add	r2, r3
 800c332:	693b      	ldr	r3, [r7, #16]
 800c334:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;
 800c338:	693b      	ldr	r3, [r7, #16]
 800c33a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c33c:	693a      	ldr	r2, [r7, #16]
 800c33e:	8952      	ldrh	r2, [r2, #10]
 800c340:	1a9a      	subs	r2, r3, r2
 800c342:	693b      	ldr	r3, [r7, #16]
 800c344:	65da      	str	r2, [r3, #92]	; 0x5c
 800c346:	e002      	b.n	800c34e <USBH_MSC_BOT_Process+0x166>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800c348:	693b      	ldr	r3, [r7, #16]
 800c34a:	2200      	movs	r2, #0
 800c34c:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Received */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800c34e:	693b      	ldr	r3, [r7, #16]
 800c350:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c352:	2b00      	cmp	r3, #0
 800c354:	d00a      	beq.n	800c36c <USBH_MSC_BOT_Process+0x184>
        {
          /* Send next packet */
          USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 800c356:	693b      	ldr	r3, [r7, #16]
 800c358:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800c35c:	693b      	ldr	r3, [r7, #16]
 800c35e:	895a      	ldrh	r2, [r3, #10]
 800c360:	693b      	ldr	r3, [r7, #16]
 800c362:	791b      	ldrb	r3, [r3, #4]
 800c364:	6878      	ldr	r0, [r7, #4]
 800c366:	f002 f8a1 	bl	800e4ac <USBH_BulkReceiveData>
#endif
      }
      else
      {
      }
      break;
 800c36a:	e0fb      	b.n	800c564 <USBH_MSC_BOT_Process+0x37c>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800c36c:	693b      	ldr	r3, [r7, #16]
 800c36e:	2207      	movs	r2, #7
 800c370:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800c374:	e0f6      	b.n	800c564 <USBH_MSC_BOT_Process+0x37c>
      else if (URB_Status == USBH_URB_STALL)
 800c376:	7d3b      	ldrb	r3, [r7, #20]
 800c378:	2b05      	cmp	r3, #5
 800c37a:	f040 80f3 	bne.w	800c564 <USBH_MSC_BOT_Process+0x37c>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800c37e:	693b      	ldr	r3, [r7, #16]
 800c380:	2209      	movs	r2, #9
 800c382:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800c386:	e0ed      	b.n	800c564 <USBH_MSC_BOT_Process+0x37c>

    case BOT_DATA_OUT:

      USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 800c388:	693b      	ldr	r3, [r7, #16]
 800c38a:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800c38e:	693b      	ldr	r3, [r7, #16]
 800c390:	891a      	ldrh	r2, [r3, #8]
 800c392:	693b      	ldr	r3, [r7, #16]
 800c394:	795b      	ldrb	r3, [r3, #5]
 800c396:	2001      	movs	r0, #1
 800c398:	9000      	str	r0, [sp, #0]
 800c39a:	6878      	ldr	r0, [r7, #4]
 800c39c:	f002 f861 	bl	800e462 <USBH_BulkSendData>
                        MSC_Handle->OutEpSize, MSC_Handle->OutPipe, 1U);

      MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 800c3a0:	693b      	ldr	r3, [r7, #16]
 800c3a2:	2206      	movs	r2, #6
 800c3a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800c3a8:	e0e7      	b.n	800c57a <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800c3aa:	693b      	ldr	r3, [r7, #16]
 800c3ac:	795b      	ldrb	r3, [r3, #5]
 800c3ae:	4619      	mov	r1, r3
 800c3b0:	6878      	ldr	r0, [r7, #4]
 800c3b2:	f00c ff61 	bl	8019278 <USBH_LL_GetURBState>
 800c3b6:	4603      	mov	r3, r0
 800c3b8:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800c3ba:	7d3b      	ldrb	r3, [r7, #20]
 800c3bc:	2b01      	cmp	r3, #1
 800c3be:	d12f      	bne.n	800c420 <USBH_MSC_BOT_Process+0x238>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 800c3c0:	693b      	ldr	r3, [r7, #16]
 800c3c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c3c4:	693a      	ldr	r2, [r7, #16]
 800c3c6:	8912      	ldrh	r2, [r2, #8]
 800c3c8:	4293      	cmp	r3, r2
 800c3ca:	d910      	bls.n	800c3ee <USBH_MSC_BOT_Process+0x206>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 800c3cc:	693b      	ldr	r3, [r7, #16]
 800c3ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c3d2:	693a      	ldr	r2, [r7, #16]
 800c3d4:	8912      	ldrh	r2, [r2, #8]
 800c3d6:	441a      	add	r2, r3
 800c3d8:	693b      	ldr	r3, [r7, #16]
 800c3da:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize;
 800c3de:	693b      	ldr	r3, [r7, #16]
 800c3e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c3e2:	693a      	ldr	r2, [r7, #16]
 800c3e4:	8912      	ldrh	r2, [r2, #8]
 800c3e6:	1a9a      	subs	r2, r3, r2
 800c3e8:	693b      	ldr	r3, [r7, #16]
 800c3ea:	65da      	str	r2, [r3, #92]	; 0x5c
 800c3ec:	e002      	b.n	800c3f4 <USBH_MSC_BOT_Process+0x20c>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800c3ee:	693b      	ldr	r3, [r7, #16]
 800c3f0:	2200      	movs	r2, #0
 800c3f2:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Sent */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800c3f4:	693b      	ldr	r3, [r7, #16]
 800c3f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	d00c      	beq.n	800c416 <USBH_MSC_BOT_Process+0x22e>
        {
          USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 800c3fc:	693b      	ldr	r3, [r7, #16]
 800c3fe:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800c402:	693b      	ldr	r3, [r7, #16]
 800c404:	891a      	ldrh	r2, [r3, #8]
 800c406:	693b      	ldr	r3, [r7, #16]
 800c408:	795b      	ldrb	r3, [r3, #5]
 800c40a:	2001      	movs	r0, #1
 800c40c:	9000      	str	r0, [sp, #0]
 800c40e:	6878      	ldr	r0, [r7, #4]
 800c410:	f002 f827 	bl	800e462 <USBH_BulkSendData>
#endif
      }
      else
      {
      }
      break;
 800c414:	e0a8      	b.n	800c568 <USBH_MSC_BOT_Process+0x380>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800c416:	693b      	ldr	r3, [r7, #16]
 800c418:	2207      	movs	r2, #7
 800c41a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800c41e:	e0a3      	b.n	800c568 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_NOTREADY)
 800c420:	7d3b      	ldrb	r3, [r7, #20]
 800c422:	2b02      	cmp	r3, #2
 800c424:	d104      	bne.n	800c430 <USBH_MSC_BOT_Process+0x248>
        MSC_Handle->hbot.state  = BOT_DATA_OUT;
 800c426:	693b      	ldr	r3, [r7, #16]
 800c428:	2205      	movs	r2, #5
 800c42a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800c42e:	e09b      	b.n	800c568 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_STALL)
 800c430:	7d3b      	ldrb	r3, [r7, #20]
 800c432:	2b05      	cmp	r3, #5
 800c434:	f040 8098 	bne.w	800c568 <USBH_MSC_BOT_Process+0x380>
        MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800c438:	693b      	ldr	r3, [r7, #16]
 800c43a:	220a      	movs	r2, #10
 800c43c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800c440:	e092      	b.n	800c568 <USBH_MSC_BOT_Process+0x380>

    case BOT_RECEIVE_CSW:

      USBH_BulkReceiveData(phost, MSC_Handle->hbot.csw.data,
 800c442:	693b      	ldr	r3, [r7, #16]
 800c444:	f103 0178 	add.w	r1, r3, #120	; 0x78
 800c448:	693b      	ldr	r3, [r7, #16]
 800c44a:	791b      	ldrb	r3, [r3, #4]
 800c44c:	220d      	movs	r2, #13
 800c44e:	6878      	ldr	r0, [r7, #4]
 800c450:	f002 f82c 	bl	800e4ac <USBH_BulkReceiveData>
                           BOT_CSW_LENGTH, MSC_Handle->InPipe);

      MSC_Handle->hbot.state  = BOT_RECEIVE_CSW_WAIT;
 800c454:	693b      	ldr	r3, [r7, #16]
 800c456:	2208      	movs	r2, #8
 800c458:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800c45c:	e08d      	b.n	800c57a <USBH_MSC_BOT_Process+0x392>

    case BOT_RECEIVE_CSW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800c45e:	693b      	ldr	r3, [r7, #16]
 800c460:	791b      	ldrb	r3, [r3, #4]
 800c462:	4619      	mov	r1, r3
 800c464:	6878      	ldr	r0, [r7, #4]
 800c466:	f00c ff07 	bl	8019278 <USBH_LL_GetURBState>
 800c46a:	4603      	mov	r3, r0
 800c46c:	753b      	strb	r3, [r7, #20]

      /* Decode CSW */
      if (URB_Status == USBH_URB_DONE)
 800c46e:	7d3b      	ldrb	r3, [r7, #20]
 800c470:	2b01      	cmp	r3, #1
 800c472:	d115      	bne.n	800c4a0 <USBH_MSC_BOT_Process+0x2b8>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c474:	693b      	ldr	r3, [r7, #16]
 800c476:	2201      	movs	r2, #1
 800c478:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800c47c:	693b      	ldr	r3, [r7, #16]
 800c47e:	2201      	movs	r2, #1
 800c480:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        CSW_Status = USBH_MSC_DecodeCSW(phost);
 800c484:	6878      	ldr	r0, [r7, #4]
 800c486:	f000 f8a9 	bl	800c5dc <USBH_MSC_DecodeCSW>
 800c48a:	4603      	mov	r3, r0
 800c48c:	757b      	strb	r3, [r7, #21]

        if (CSW_Status == BOT_CSW_CMD_PASSED)
 800c48e:	7d7b      	ldrb	r3, [r7, #21]
 800c490:	2b00      	cmp	r3, #0
 800c492:	d102      	bne.n	800c49a <USBH_MSC_BOT_Process+0x2b2>
        {
          status = USBH_OK;
 800c494:	2300      	movs	r3, #0
 800c496:	75fb      	strb	r3, [r7, #23]
#endif
      }
      else
      {
      }
      break;
 800c498:	e068      	b.n	800c56c <USBH_MSC_BOT_Process+0x384>
          status = USBH_FAIL;
 800c49a:	2302      	movs	r3, #2
 800c49c:	75fb      	strb	r3, [r7, #23]
      break;
 800c49e:	e065      	b.n	800c56c <USBH_MSC_BOT_Process+0x384>
      else if (URB_Status == USBH_URB_STALL)
 800c4a0:	7d3b      	ldrb	r3, [r7, #20]
 800c4a2:	2b05      	cmp	r3, #5
 800c4a4:	d162      	bne.n	800c56c <USBH_MSC_BOT_Process+0x384>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800c4a6:	693b      	ldr	r3, [r7, #16]
 800c4a8:	2209      	movs	r2, #9
 800c4aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800c4ae:	e05d      	b.n	800c56c <USBH_MSC_BOT_Process+0x384>

    case BOT_ERROR_IN:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 800c4b0:	78fb      	ldrb	r3, [r7, #3]
 800c4b2:	2200      	movs	r2, #0
 800c4b4:	4619      	mov	r1, r3
 800c4b6:	6878      	ldr	r0, [r7, #4]
 800c4b8:	f000 f864 	bl	800c584 <USBH_MSC_BOT_Abort>
 800c4bc:	4603      	mov	r3, r0
 800c4be:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 800c4c0:	7dbb      	ldrb	r3, [r7, #22]
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d104      	bne.n	800c4d0 <USBH_MSC_BOT_Process+0x2e8>
      {
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800c4c6:	693b      	ldr	r3, [r7, #16]
 800c4c8:	2207      	movs	r2, #7
 800c4ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
      }
      else
      {
      }
      break;
 800c4ce:	e04f      	b.n	800c570 <USBH_MSC_BOT_Process+0x388>
      else if (error == USBH_UNRECOVERED_ERROR)
 800c4d0:	7dbb      	ldrb	r3, [r7, #22]
 800c4d2:	2b04      	cmp	r3, #4
 800c4d4:	d14c      	bne.n	800c570 <USBH_MSC_BOT_Process+0x388>
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800c4d6:	693b      	ldr	r3, [r7, #16]
 800c4d8:	220b      	movs	r2, #11
 800c4da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800c4de:	e047      	b.n	800c570 <USBH_MSC_BOT_Process+0x388>

    case BOT_ERROR_OUT:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 800c4e0:	78fb      	ldrb	r3, [r7, #3]
 800c4e2:	2201      	movs	r2, #1
 800c4e4:	4619      	mov	r1, r3
 800c4e6:	6878      	ldr	r0, [r7, #4]
 800c4e8:	f000 f84c 	bl	800c584 <USBH_MSC_BOT_Abort>
 800c4ec:	4603      	mov	r3, r0
 800c4ee:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 800c4f0:	7dbb      	ldrb	r3, [r7, #22]
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d11d      	bne.n	800c532 <USBH_MSC_BOT_Process+0x34a>
      {

        toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe);
 800c4f6:	693b      	ldr	r3, [r7, #16]
 800c4f8:	795b      	ldrb	r3, [r3, #5]
 800c4fa:	4619      	mov	r1, r3
 800c4fc:	6878      	ldr	r0, [r7, #4]
 800c4fe:	f00c ff15 	bl	801932c <USBH_LL_GetToggle>
 800c502:	4603      	mov	r3, r0
 800c504:	73fb      	strb	r3, [r7, #15]
        USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1U - toggle);
 800c506:	693b      	ldr	r3, [r7, #16]
 800c508:	7959      	ldrb	r1, [r3, #5]
 800c50a:	7bfb      	ldrb	r3, [r7, #15]
 800c50c:	f1c3 0301 	rsb	r3, r3, #1
 800c510:	b2db      	uxtb	r3, r3
 800c512:	461a      	mov	r2, r3
 800c514:	6878      	ldr	r0, [r7, #4]
 800c516:	f00c fed9 	bl	80192cc <USBH_LL_SetToggle>
        USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 800c51a:	693b      	ldr	r3, [r7, #16]
 800c51c:	791b      	ldrb	r3, [r3, #4]
 800c51e:	2200      	movs	r2, #0
 800c520:	4619      	mov	r1, r3
 800c522:	6878      	ldr	r0, [r7, #4]
 800c524:	f00c fed2 	bl	80192cc <USBH_LL_SetToggle>
        MSC_Handle->hbot.state = BOT_ERROR_IN;
 800c528:	693b      	ldr	r3, [r7, #16]
 800c52a:	2209      	movs	r2, #9
 800c52c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        if (error == USBH_UNRECOVERED_ERROR)
        {
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
        }
      }
      break;
 800c530:	e020      	b.n	800c574 <USBH_MSC_BOT_Process+0x38c>
        if (error == USBH_UNRECOVERED_ERROR)
 800c532:	7dbb      	ldrb	r3, [r7, #22]
 800c534:	2b04      	cmp	r3, #4
 800c536:	d11d      	bne.n	800c574 <USBH_MSC_BOT_Process+0x38c>
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800c538:	693b      	ldr	r3, [r7, #16]
 800c53a:	220b      	movs	r2, #11
 800c53c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800c540:	e018      	b.n	800c574 <USBH_MSC_BOT_Process+0x38c>


    case BOT_UNRECOVERED_ERROR:
      status = USBH_MSC_BOT_REQ_Reset(phost);
 800c542:	6878      	ldr	r0, [r7, #4]
 800c544:	f7ff fdf2 	bl	800c12c <USBH_MSC_BOT_REQ_Reset>
 800c548:	4603      	mov	r3, r0
 800c54a:	75fb      	strb	r3, [r7, #23]
      if (status == USBH_OK)
 800c54c:	7dfb      	ldrb	r3, [r7, #23]
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d112      	bne.n	800c578 <USBH_MSC_BOT_Process+0x390>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c552:	693b      	ldr	r3, [r7, #16]
 800c554:	2201      	movs	r2, #1
 800c556:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      }
      break;
 800c55a:	e00d      	b.n	800c578 <USBH_MSC_BOT_Process+0x390>

    default:
      break;
 800c55c:	bf00      	nop
 800c55e:	e00c      	b.n	800c57a <USBH_MSC_BOT_Process+0x392>
      break;
 800c560:	bf00      	nop
 800c562:	e00a      	b.n	800c57a <USBH_MSC_BOT_Process+0x392>
      break;
 800c564:	bf00      	nop
 800c566:	e008      	b.n	800c57a <USBH_MSC_BOT_Process+0x392>
      break;
 800c568:	bf00      	nop
 800c56a:	e006      	b.n	800c57a <USBH_MSC_BOT_Process+0x392>
      break;
 800c56c:	bf00      	nop
 800c56e:	e004      	b.n	800c57a <USBH_MSC_BOT_Process+0x392>
      break;
 800c570:	bf00      	nop
 800c572:	e002      	b.n	800c57a <USBH_MSC_BOT_Process+0x392>
      break;
 800c574:	bf00      	nop
 800c576:	e000      	b.n	800c57a <USBH_MSC_BOT_Process+0x392>
      break;
 800c578:	bf00      	nop
  }
  return status;
 800c57a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c57c:	4618      	mov	r0, r3
 800c57e:	3718      	adds	r7, #24
 800c580:	46bd      	mov	sp, r7
 800c582:	bd80      	pop	{r7, pc}

0800c584 <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 800c584:	b580      	push	{r7, lr}
 800c586:	b084      	sub	sp, #16
 800c588:	af00      	add	r7, sp, #0
 800c58a:	6078      	str	r0, [r7, #4]
 800c58c:	460b      	mov	r3, r1
 800c58e:	70fb      	strb	r3, [r7, #3]
 800c590:	4613      	mov	r3, r2
 800c592:	70bb      	strb	r3, [r7, #2]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(lun);

  USBH_StatusTypeDef status = USBH_FAIL;
 800c594:	2302      	movs	r3, #2
 800c596:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c59e:	69db      	ldr	r3, [r3, #28]
 800c5a0:	60bb      	str	r3, [r7, #8]

  switch (dir)
 800c5a2:	78bb      	ldrb	r3, [r7, #2]
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d002      	beq.n	800c5ae <USBH_MSC_BOT_Abort+0x2a>
 800c5a8:	2b01      	cmp	r3, #1
 800c5aa:	d009      	beq.n	800c5c0 <USBH_MSC_BOT_Abort+0x3c>
      /*send ClrFeature on Bulk OUT endpoint */
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
      break;

    default:
      break;
 800c5ac:	e011      	b.n	800c5d2 <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 800c5ae:	68bb      	ldr	r3, [r7, #8]
 800c5b0:	79db      	ldrb	r3, [r3, #7]
 800c5b2:	4619      	mov	r1, r3
 800c5b4:	6878      	ldr	r0, [r7, #4]
 800c5b6:	f001 fb58 	bl	800dc6a <USBH_ClrFeature>
 800c5ba:	4603      	mov	r3, r0
 800c5bc:	73fb      	strb	r3, [r7, #15]
      break;
 800c5be:	e008      	b.n	800c5d2 <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 800c5c0:	68bb      	ldr	r3, [r7, #8]
 800c5c2:	799b      	ldrb	r3, [r3, #6]
 800c5c4:	4619      	mov	r1, r3
 800c5c6:	6878      	ldr	r0, [r7, #4]
 800c5c8:	f001 fb4f 	bl	800dc6a <USBH_ClrFeature>
 800c5cc:	4603      	mov	r3, r0
 800c5ce:	73fb      	strb	r3, [r7, #15]
      break;
 800c5d0:	bf00      	nop
  }
  return status;
 800c5d2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5d4:	4618      	mov	r0, r3
 800c5d6:	3710      	adds	r7, #16
 800c5d8:	46bd      	mov	sp, r7
 800c5da:	bd80      	pop	{r7, pc}

0800c5dc <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 800c5dc:	b580      	push	{r7, lr}
 800c5de:	b084      	sub	sp, #16
 800c5e0:	af00      	add	r7, sp, #0
 800c5e2:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c5ea:	69db      	ldr	r3, [r3, #28]
 800c5ec:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 800c5ee:	2301      	movs	r3, #1
 800c5f0:	73fb      	strb	r3, [r7, #15]

  /*Checking if the transfer length is different than 13*/
  if (USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 800c5f2:	68bb      	ldr	r3, [r7, #8]
 800c5f4:	791b      	ldrb	r3, [r3, #4]
 800c5f6:	4619      	mov	r1, r3
 800c5f8:	6878      	ldr	r0, [r7, #4]
 800c5fa:	f00c fdab 	bl	8019154 <USBH_LL_GetLastXferSize>
 800c5fe:	4603      	mov	r3, r0
 800c600:	2b0d      	cmp	r3, #13
 800c602:	d002      	beq.n	800c60a <USBH_MSC_DecodeCSW+0x2e>
    Device intends to transfer no data)
    (11) Ho > Do  (Host expects to send data to the device,
    Device intends to receive data from the host)*/


    status = BOT_CSW_PHASE_ERROR;
 800c604:	2302      	movs	r3, #2
 800c606:	73fb      	strb	r3, [r7, #15]
 800c608:	e024      	b.n	800c654 <USBH_MSC_DecodeCSW+0x78>
  else
  {
    /* CSW length is Correct */

    /* Check validity of the CSW Signature and CSWStatus */
    if (MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 800c60a:	68bb      	ldr	r3, [r7, #8]
 800c60c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c60e:	4a14      	ldr	r2, [pc, #80]	; (800c660 <USBH_MSC_DecodeCSW+0x84>)
 800c610:	4293      	cmp	r3, r2
 800c612:	d11d      	bne.n	800c650 <USBH_MSC_DecodeCSW+0x74>
    {
      /* Check Condition 1. dCSWSignature is equal to 53425355h */

      if (MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 800c614:	68bb      	ldr	r3, [r7, #8]
 800c616:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800c618:	68bb      	ldr	r3, [r7, #8]
 800c61a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c61c:	429a      	cmp	r2, r3
 800c61e:	d119      	bne.n	800c654 <USBH_MSC_DecodeCSW+0x78>
      {
        /* Check Condition 3. dCSWTag matches the dCBWTag from the
        corresponding CBW */

        if (MSC_Handle->hbot.csw.field.Status == 0U)
 800c620:	68bb      	ldr	r3, [r7, #8]
 800c622:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800c626:	2b00      	cmp	r3, #0
 800c628:	d102      	bne.n	800c630 <USBH_MSC_DecodeCSW+0x54>
          (12) Ho = Do (Host expects to send data to the device,
          Device intends to receive data from the host)

          */

          status = BOT_CSW_CMD_PASSED;
 800c62a:	2300      	movs	r3, #0
 800c62c:	73fb      	strb	r3, [r7, #15]
 800c62e:	e011      	b.n	800c654 <USBH_MSC_DecodeCSW+0x78>
        }
        else if (MSC_Handle->hbot.csw.field.Status == 1U)
 800c630:	68bb      	ldr	r3, [r7, #8]
 800c632:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800c636:	2b01      	cmp	r3, #1
 800c638:	d102      	bne.n	800c640 <USBH_MSC_DecodeCSW+0x64>
        {
          status = BOT_CSW_CMD_FAILED;
 800c63a:	2301      	movs	r3, #1
 800c63c:	73fb      	strb	r3, [r7, #15]
 800c63e:	e009      	b.n	800c654 <USBH_MSC_DecodeCSW+0x78>
        }

        else if (MSC_Handle->hbot.csw.field.Status == 2U)
 800c640:	68bb      	ldr	r3, [r7, #8]
 800c642:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800c646:	2b02      	cmp	r3, #2
 800c648:	d104      	bne.n	800c654 <USBH_MSC_DecodeCSW+0x78>
          Di Device intends to send data to the host)
          (13) Ho < Do (Host expects to send data to the device,
          Device intends to receive data from the host)
          */

          status = BOT_CSW_PHASE_ERROR;
 800c64a:	2302      	movs	r3, #2
 800c64c:	73fb      	strb	r3, [r7, #15]
 800c64e:	e001      	b.n	800c654 <USBH_MSC_DecodeCSW+0x78>
    else
    {
      /* If the CSW Signature is not valid, We sall return the Phase Error to
      Upper Layers for Reset Recovery */

      status = BOT_CSW_PHASE_ERROR;
 800c650:	2302      	movs	r3, #2
 800c652:	73fb      	strb	r3, [r7, #15]
    }
  } /* CSW Length Check*/

  return status;
 800c654:	7bfb      	ldrb	r3, [r7, #15]
}
 800c656:	4618      	mov	r0, r3
 800c658:	3710      	adds	r7, #16
 800c65a:	46bd      	mov	sp, r7
 800c65c:	bd80      	pop	{r7, pc}
 800c65e:	bf00      	nop
 800c660:	53425355 	.word	0x53425355

0800c664 <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady(USBH_HandleTypeDef *phost,
                                               uint8_t lun)
{
 800c664:	b580      	push	{r7, lr}
 800c666:	b084      	sub	sp, #16
 800c668:	af00      	add	r7, sp, #0
 800c66a:	6078      	str	r0, [r7, #4]
 800c66c:	460b      	mov	r3, r1
 800c66e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800c670:	2302      	movs	r3, #2
 800c672:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c67a:	69db      	ldr	r3, [r3, #28]
 800c67c:	60bb      	str	r3, [r7, #8]

  switch (MSC_Handle->hbot.cmd_state)
 800c67e:	68bb      	ldr	r3, [r7, #8]
 800c680:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800c684:	2b01      	cmp	r3, #1
 800c686:	d002      	beq.n	800c68e <USBH_MSC_SCSI_TestUnitReady+0x2a>
 800c688:	2b02      	cmp	r3, #2
 800c68a:	d021      	beq.n	800c6d0 <USBH_MSC_SCSI_TestUnitReady+0x6c>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800c68c:	e028      	b.n	800c6e0 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;
 800c68e:	68bb      	ldr	r3, [r7, #8]
 800c690:	2200      	movs	r2, #0
 800c692:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800c694:	68bb      	ldr	r3, [r7, #8]
 800c696:	2200      	movs	r2, #0
 800c698:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800c69c:	68bb      	ldr	r3, [r7, #8]
 800c69e:	220a      	movs	r2, #10
 800c6a0:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800c6a4:	68bb      	ldr	r3, [r7, #8]
 800c6a6:	3363      	adds	r3, #99	; 0x63
 800c6a8:	2210      	movs	r2, #16
 800c6aa:	2100      	movs	r1, #0
 800c6ac:	4618      	mov	r0, r3
 800c6ae:	f00c ff11 	bl	80194d4 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_TEST_UNIT_READY;
 800c6b2:	68bb      	ldr	r3, [r7, #8]
 800c6b4:	2200      	movs	r2, #0
 800c6b6:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c6ba:	68bb      	ldr	r3, [r7, #8]
 800c6bc:	2201      	movs	r2, #1
 800c6be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800c6c2:	68bb      	ldr	r3, [r7, #8]
 800c6c4:	2202      	movs	r2, #2
 800c6c6:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      error = USBH_BUSY;
 800c6ca:	2301      	movs	r3, #1
 800c6cc:	73fb      	strb	r3, [r7, #15]
      break;
 800c6ce:	e007      	b.n	800c6e0 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      error = USBH_MSC_BOT_Process(phost, lun);
 800c6d0:	78fb      	ldrb	r3, [r7, #3]
 800c6d2:	4619      	mov	r1, r3
 800c6d4:	6878      	ldr	r0, [r7, #4]
 800c6d6:	f7ff fd87 	bl	800c1e8 <USBH_MSC_BOT_Process>
 800c6da:	4603      	mov	r3, r0
 800c6dc:	73fb      	strb	r3, [r7, #15]
      break;
 800c6de:	bf00      	nop
  }

  return error;
 800c6e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6e2:	4618      	mov	r0, r3
 800c6e4:	3710      	adds	r7, #16
 800c6e6:	46bd      	mov	sp, r7
 800c6e8:	bd80      	pop	{r7, pc}

0800c6ea <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_CapacityTypeDef *capacity)
{
 800c6ea:	b580      	push	{r7, lr}
 800c6ec:	b086      	sub	sp, #24
 800c6ee:	af00      	add	r7, sp, #0
 800c6f0:	60f8      	str	r0, [r7, #12]
 800c6f2:	460b      	mov	r3, r1
 800c6f4:	607a      	str	r2, [r7, #4]
 800c6f6:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_BUSY ;
 800c6f8:	2301      	movs	r3, #1
 800c6fa:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c702:	69db      	ldr	r3, [r3, #28]
 800c704:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800c706:	693b      	ldr	r3, [r7, #16]
 800c708:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800c70c:	2b01      	cmp	r3, #1
 800c70e:	d002      	beq.n	800c716 <USBH_MSC_SCSI_ReadCapacity+0x2c>
 800c710:	2b02      	cmp	r3, #2
 800c712:	d027      	beq.n	800c764 <USBH_MSC_SCSI_ReadCapacity+0x7a>
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
      }
      break;

    default:
      break;
 800c714:	e05f      	b.n	800c7d6 <USBH_MSC_SCSI_ReadCapacity+0xec>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 800c716:	693b      	ldr	r3, [r7, #16]
 800c718:	2208      	movs	r2, #8
 800c71a:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800c71c:	693b      	ldr	r3, [r7, #16]
 800c71e:	2280      	movs	r2, #128	; 0x80
 800c720:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800c724:	693b      	ldr	r3, [r7, #16]
 800c726:	220a      	movs	r2, #10
 800c728:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800c72c:	693b      	ldr	r3, [r7, #16]
 800c72e:	3363      	adds	r3, #99	; 0x63
 800c730:	2210      	movs	r2, #16
 800c732:	2100      	movs	r1, #0
 800c734:	4618      	mov	r0, r3
 800c736:	f00c fecd 	bl	80194d4 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10;
 800c73a:	693b      	ldr	r3, [r7, #16]
 800c73c:	2225      	movs	r2, #37	; 0x25
 800c73e:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c742:	693b      	ldr	r3, [r7, #16]
 800c744:	2201      	movs	r2, #1
 800c746:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800c74a:	693b      	ldr	r3, [r7, #16]
 800c74c:	2202      	movs	r2, #2
 800c74e:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800c752:	693b      	ldr	r3, [r7, #16]
 800c754:	f103 0210 	add.w	r2, r3, #16
 800c758:	693b      	ldr	r3, [r7, #16]
 800c75a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800c75e:	2301      	movs	r3, #1
 800c760:	75fb      	strb	r3, [r7, #23]
      break;
 800c762:	e038      	b.n	800c7d6 <USBH_MSC_SCSI_ReadCapacity+0xec>
      error = USBH_MSC_BOT_Process(phost, lun);
 800c764:	7afb      	ldrb	r3, [r7, #11]
 800c766:	4619      	mov	r1, r3
 800c768:	68f8      	ldr	r0, [r7, #12]
 800c76a:	f7ff fd3d 	bl	800c1e8 <USBH_MSC_BOT_Process>
 800c76e:	4603      	mov	r3, r0
 800c770:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800c772:	7dfb      	ldrb	r3, [r7, #23]
 800c774:	2b00      	cmp	r3, #0
 800c776:	d12d      	bne.n	800c7d4 <USBH_MSC_SCSI_ReadCapacity+0xea>
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800c778:	693b      	ldr	r3, [r7, #16]
 800c77a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c77e:	3303      	adds	r3, #3
 800c780:	781b      	ldrb	r3, [r3, #0]
 800c782:	461a      	mov	r2, r3
 800c784:	693b      	ldr	r3, [r7, #16]
 800c786:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c78a:	3302      	adds	r3, #2
 800c78c:	781b      	ldrb	r3, [r3, #0]
 800c78e:	021b      	lsls	r3, r3, #8
 800c790:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800c792:	693b      	ldr	r3, [r7, #16]
 800c794:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c798:	3301      	adds	r3, #1
 800c79a:	781b      	ldrb	r3, [r3, #0]
 800c79c:	041b      	lsls	r3, r3, #16
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800c79e:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800c7a0:	693b      	ldr	r3, [r7, #16]
 800c7a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c7a6:	781b      	ldrb	r3, [r3, #0]
 800c7a8:	061b      	lsls	r3, r3, #24
 800c7aa:	431a      	orrs	r2, r3
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	601a      	str	r2, [r3, #0]
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
 800c7b0:	693b      	ldr	r3, [r7, #16]
 800c7b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c7b6:	3307      	adds	r3, #7
 800c7b8:	781b      	ldrb	r3, [r3, #0]
 800c7ba:	b29a      	uxth	r2, r3
 800c7bc:	693b      	ldr	r3, [r7, #16]
 800c7be:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c7c2:	3306      	adds	r3, #6
 800c7c4:	781b      	ldrb	r3, [r3, #0]
 800c7c6:	b29b      	uxth	r3, r3
 800c7c8:	021b      	lsls	r3, r3, #8
 800c7ca:	b29b      	uxth	r3, r3
 800c7cc:	4313      	orrs	r3, r2
 800c7ce:	b29a      	uxth	r2, r3
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	809a      	strh	r2, [r3, #4]
      break;
 800c7d4:	bf00      	nop
  }

  return error;
 800c7d6:	7dfb      	ldrb	r3, [r7, #23]
}
 800c7d8:	4618      	mov	r0, r3
 800c7da:	3718      	adds	r7, #24
 800c7dc:	46bd      	mov	sp, r7
 800c7de:	bd80      	pop	{r7, pc}

0800c7e0 <USBH_MSC_SCSI_Inquiry>:
  * @param  capacity: pointer to the inquiry structure
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry(USBH_HandleTypeDef *phost, uint8_t lun,
                                         SCSI_StdInquiryDataTypeDef *inquiry)
{
 800c7e0:	b580      	push	{r7, lr}
 800c7e2:	b086      	sub	sp, #24
 800c7e4:	af00      	add	r7, sp, #0
 800c7e6:	60f8      	str	r0, [r7, #12]
 800c7e8:	460b      	mov	r3, r1
 800c7ea:	607a      	str	r2, [r7, #4]
 800c7ec:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 800c7ee:	2302      	movs	r3, #2
 800c7f0:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c7f2:	68fb      	ldr	r3, [r7, #12]
 800c7f4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c7f8:	69db      	ldr	r3, [r3, #28]
 800c7fa:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800c7fc:	693b      	ldr	r3, [r7, #16]
 800c7fe:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800c802:	2b01      	cmp	r3, #1
 800c804:	d002      	beq.n	800c80c <USBH_MSC_SCSI_Inquiry+0x2c>
 800c806:	2b02      	cmp	r3, #2
 800c808:	d03d      	beq.n	800c886 <USBH_MSC_SCSI_Inquiry+0xa6>
        USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
      }
      break;

    default:
      break;
 800c80a:	e089      	b.n	800c920 <USBH_MSC_SCSI_Inquiry+0x140>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 800c80c:	693b      	ldr	r3, [r7, #16]
 800c80e:	2224      	movs	r2, #36	; 0x24
 800c810:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800c812:	693b      	ldr	r3, [r7, #16]
 800c814:	2280      	movs	r2, #128	; 0x80
 800c816:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800c81a:	693b      	ldr	r3, [r7, #16]
 800c81c:	220a      	movs	r2, #10
 800c81e:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 800c822:	693b      	ldr	r3, [r7, #16]
 800c824:	3363      	adds	r3, #99	; 0x63
 800c826:	220a      	movs	r2, #10
 800c828:	2100      	movs	r1, #0
 800c82a:	4618      	mov	r0, r3
 800c82c:	f00c fe52 	bl	80194d4 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_INQUIRY;
 800c830:	693b      	ldr	r3, [r7, #16]
 800c832:	2212      	movs	r2, #18
 800c834:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800c838:	7afb      	ldrb	r3, [r7, #11]
 800c83a:	015b      	lsls	r3, r3, #5
 800c83c:	b2da      	uxtb	r2, r3
 800c83e:	693b      	ldr	r3, [r7, #16]
 800c840:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800c844:	693b      	ldr	r3, [r7, #16]
 800c846:	2200      	movs	r2, #0
 800c848:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800c84c:	693b      	ldr	r3, [r7, #16]
 800c84e:	2200      	movs	r2, #0
 800c850:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = 0x24U;
 800c854:	693b      	ldr	r3, [r7, #16]
 800c856:	2224      	movs	r2, #36	; 0x24
 800c858:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800c85c:	693b      	ldr	r3, [r7, #16]
 800c85e:	2200      	movs	r2, #0
 800c860:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c864:	693b      	ldr	r3, [r7, #16]
 800c866:	2201      	movs	r2, #1
 800c868:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800c86c:	693b      	ldr	r3, [r7, #16]
 800c86e:	2202      	movs	r2, #2
 800c870:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800c874:	693b      	ldr	r3, [r7, #16]
 800c876:	f103 0210 	add.w	r2, r3, #16
 800c87a:	693b      	ldr	r3, [r7, #16]
 800c87c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800c880:	2301      	movs	r3, #1
 800c882:	75fb      	strb	r3, [r7, #23]
      break;
 800c884:	e04c      	b.n	800c920 <USBH_MSC_SCSI_Inquiry+0x140>
      error = USBH_MSC_BOT_Process(phost, lun);
 800c886:	7afb      	ldrb	r3, [r7, #11]
 800c888:	4619      	mov	r1, r3
 800c88a:	68f8      	ldr	r0, [r7, #12]
 800c88c:	f7ff fcac 	bl	800c1e8 <USBH_MSC_BOT_Process>
 800c890:	4603      	mov	r3, r0
 800c892:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800c894:	7dfb      	ldrb	r3, [r7, #23]
 800c896:	2b00      	cmp	r3, #0
 800c898:	d141      	bne.n	800c91e <USBH_MSC_SCSI_Inquiry+0x13e>
        USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 800c89a:	2222      	movs	r2, #34	; 0x22
 800c89c:	2100      	movs	r1, #0
 800c89e:	6878      	ldr	r0, [r7, #4]
 800c8a0:	f00c fe18 	bl	80194d4 <memset>
        inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1FU;
 800c8a4:	693b      	ldr	r3, [r7, #16]
 800c8a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c8aa:	781b      	ldrb	r3, [r3, #0]
 800c8ac:	f003 031f 	and.w	r3, r3, #31
 800c8b0:	b2da      	uxtb	r2, r3
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	705a      	strb	r2, [r3, #1]
        inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5U;
 800c8b6:	693b      	ldr	r3, [r7, #16]
 800c8b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c8bc:	781b      	ldrb	r3, [r3, #0]
 800c8be:	095b      	lsrs	r3, r3, #5
 800c8c0:	b2da      	uxtb	r2, r3
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	701a      	strb	r2, [r3, #0]
        if (((uint32_t)MSC_Handle->hbot.pbuf[1] & 0x80U) == 0x80U)
 800c8c6:	693b      	ldr	r3, [r7, #16]
 800c8c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c8cc:	3301      	adds	r3, #1
 800c8ce:	781b      	ldrb	r3, [r3, #0]
 800c8d0:	b25b      	sxtb	r3, r3
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	da03      	bge.n	800c8de <USBH_MSC_SCSI_Inquiry+0xfe>
          inquiry->RemovableMedia = 1U;
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	2201      	movs	r2, #1
 800c8da:	709a      	strb	r2, [r3, #2]
 800c8dc:	e002      	b.n	800c8e4 <USBH_MSC_SCSI_Inquiry+0x104>
          inquiry->RemovableMedia = 0U;
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	2200      	movs	r2, #0
 800c8e2:	709a      	strb	r2, [r3, #2]
        USBH_memcpy(inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8U);
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	1cd8      	adds	r0, r3, #3
 800c8e8:	693b      	ldr	r3, [r7, #16]
 800c8ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c8ee:	3308      	adds	r3, #8
 800c8f0:	2208      	movs	r2, #8
 800c8f2:	4619      	mov	r1, r3
 800c8f4:	f00c fde0 	bl	80194b8 <memcpy>
        USBH_memcpy(inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16U);
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	f103 000c 	add.w	r0, r3, #12
 800c8fe:	693b      	ldr	r3, [r7, #16]
 800c900:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c904:	3310      	adds	r3, #16
 800c906:	2210      	movs	r2, #16
 800c908:	4619      	mov	r1, r3
 800c90a:	f00c fdd5 	bl	80194b8 <memcpy>
        USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	331d      	adds	r3, #29
 800c912:	693a      	ldr	r2, [r7, #16]
 800c914:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 800c918:	3220      	adds	r2, #32
 800c91a:	6812      	ldr	r2, [r2, #0]
 800c91c:	601a      	str	r2, [r3, #0]
      break;
 800c91e:	bf00      	nop
  }

  return error;
 800c920:	7dfb      	ldrb	r3, [r7, #23]
}
 800c922:	4618      	mov	r0, r3
 800c924:	3718      	adds	r7, #24
 800c926:	46bd      	mov	sp, r7
 800c928:	bd80      	pop	{r7, pc}

0800c92a <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_SenseTypeDef *sense_data)
{
 800c92a:	b580      	push	{r7, lr}
 800c92c:	b086      	sub	sp, #24
 800c92e:	af00      	add	r7, sp, #0
 800c930:	60f8      	str	r0, [r7, #12]
 800c932:	460b      	mov	r3, r1
 800c934:	607a      	str	r2, [r7, #4]
 800c936:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800c938:	2302      	movs	r3, #2
 800c93a:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c942:	69db      	ldr	r3, [r3, #28]
 800c944:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800c946:	693b      	ldr	r3, [r7, #16]
 800c948:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800c94c:	2b01      	cmp	r3, #1
 800c94e:	d002      	beq.n	800c956 <USBH_MSC_SCSI_RequestSense+0x2c>
 800c950:	2b02      	cmp	r3, #2
 800c952:	d03d      	beq.n	800c9d0 <USBH_MSC_SCSI_RequestSense+0xa6>
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
      }
      break;

    default:
      break;
 800c954:	e05d      	b.n	800ca12 <USBH_MSC_SCSI_RequestSense+0xe8>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 800c956:	693b      	ldr	r3, [r7, #16]
 800c958:	220e      	movs	r2, #14
 800c95a:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800c95c:	693b      	ldr	r3, [r7, #16]
 800c95e:	2280      	movs	r2, #128	; 0x80
 800c960:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800c964:	693b      	ldr	r3, [r7, #16]
 800c966:	220a      	movs	r2, #10
 800c968:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800c96c:	693b      	ldr	r3, [r7, #16]
 800c96e:	3363      	adds	r3, #99	; 0x63
 800c970:	2210      	movs	r2, #16
 800c972:	2100      	movs	r1, #0
 800c974:	4618      	mov	r0, r3
 800c976:	f00c fdad 	bl	80194d4 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_REQUEST_SENSE;
 800c97a:	693b      	ldr	r3, [r7, #16]
 800c97c:	2203      	movs	r2, #3
 800c97e:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800c982:	7afb      	ldrb	r3, [r7, #11]
 800c984:	015b      	lsls	r3, r3, #5
 800c986:	b2da      	uxtb	r2, r3
 800c988:	693b      	ldr	r3, [r7, #16]
 800c98a:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800c98e:	693b      	ldr	r3, [r7, #16]
 800c990:	2200      	movs	r2, #0
 800c992:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800c996:	693b      	ldr	r3, [r7, #16]
 800c998:	2200      	movs	r2, #0
 800c99a:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = DATA_LEN_REQUEST_SENSE;
 800c99e:	693b      	ldr	r3, [r7, #16]
 800c9a0:	220e      	movs	r2, #14
 800c9a2:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800c9a6:	693b      	ldr	r3, [r7, #16]
 800c9a8:	2200      	movs	r2, #0
 800c9aa:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c9ae:	693b      	ldr	r3, [r7, #16]
 800c9b0:	2201      	movs	r2, #1
 800c9b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800c9b6:	693b      	ldr	r3, [r7, #16]
 800c9b8:	2202      	movs	r2, #2
 800c9ba:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800c9be:	693b      	ldr	r3, [r7, #16]
 800c9c0:	f103 0210 	add.w	r2, r3, #16
 800c9c4:	693b      	ldr	r3, [r7, #16]
 800c9c6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800c9ca:	2301      	movs	r3, #1
 800c9cc:	75fb      	strb	r3, [r7, #23]
      break;
 800c9ce:	e020      	b.n	800ca12 <USBH_MSC_SCSI_RequestSense+0xe8>
      error = USBH_MSC_BOT_Process(phost, lun);
 800c9d0:	7afb      	ldrb	r3, [r7, #11]
 800c9d2:	4619      	mov	r1, r3
 800c9d4:	68f8      	ldr	r0, [r7, #12]
 800c9d6:	f7ff fc07 	bl	800c1e8 <USBH_MSC_BOT_Process>
 800c9da:	4603      	mov	r3, r0
 800c9dc:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800c9de:	7dfb      	ldrb	r3, [r7, #23]
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d115      	bne.n	800ca10 <USBH_MSC_SCSI_RequestSense+0xe6>
        sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0FU;
 800c9e4:	693b      	ldr	r3, [r7, #16]
 800c9e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c9ea:	3302      	adds	r3, #2
 800c9ec:	781b      	ldrb	r3, [r3, #0]
 800c9ee:	f003 030f 	and.w	r3, r3, #15
 800c9f2:	b2da      	uxtb	r2, r3
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	701a      	strb	r2, [r3, #0]
        sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 800c9f8:	693b      	ldr	r3, [r7, #16]
 800c9fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c9fe:	7b1a      	ldrb	r2, [r3, #12]
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	705a      	strb	r2, [r3, #1]
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 800ca04:	693b      	ldr	r3, [r7, #16]
 800ca06:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ca0a:	7b5a      	ldrb	r2, [r3, #13]
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	709a      	strb	r2, [r3, #2]
      break;
 800ca10:	bf00      	nop
  }

  return error;
 800ca12:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca14:	4618      	mov	r0, r3
 800ca16:	3718      	adds	r7, #24
 800ca18:	46bd      	mov	sp, r7
 800ca1a:	bd80      	pop	{r7, pc}

0800ca1c <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                       uint8_t lun,
                                       uint32_t address,
                                       uint8_t *pbuf,
                                       uint32_t length)
{
 800ca1c:	b580      	push	{r7, lr}
 800ca1e:	b086      	sub	sp, #24
 800ca20:	af00      	add	r7, sp, #0
 800ca22:	60f8      	str	r0, [r7, #12]
 800ca24:	607a      	str	r2, [r7, #4]
 800ca26:	603b      	str	r3, [r7, #0]
 800ca28:	460b      	mov	r3, r1
 800ca2a:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800ca2c:	2302      	movs	r3, #2
 800ca2e:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ca36:	69db      	ldr	r3, [r3, #28]
 800ca38:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800ca3a:	693b      	ldr	r3, [r7, #16]
 800ca3c:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800ca40:	2b01      	cmp	r3, #1
 800ca42:	d002      	beq.n	800ca4a <USBH_MSC_SCSI_Write+0x2e>
 800ca44:	2b02      	cmp	r3, #2
 800ca46:	d047      	beq.n	800cad8 <USBH_MSC_SCSI_Write+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800ca48:	e04e      	b.n	800cae8 <USBH_MSC_SCSI_Write+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800ca4a:	693b      	ldr	r3, [r7, #16]
 800ca4c:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800ca50:	461a      	mov	r2, r3
 800ca52:	6a3b      	ldr	r3, [r7, #32]
 800ca54:	fb03 f202 	mul.w	r2, r3, r2
 800ca58:	693b      	ldr	r3, [r7, #16]
 800ca5a:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800ca5c:	693b      	ldr	r3, [r7, #16]
 800ca5e:	2200      	movs	r2, #0
 800ca60:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800ca64:	693b      	ldr	r3, [r7, #16]
 800ca66:	220a      	movs	r2, #10
 800ca68:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800ca6c:	693b      	ldr	r3, [r7, #16]
 800ca6e:	3363      	adds	r3, #99	; 0x63
 800ca70:	2210      	movs	r2, #16
 800ca72:	2100      	movs	r1, #0
 800ca74:	4618      	mov	r0, r3
 800ca76:	f00c fd2d 	bl	80194d4 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_WRITE10;
 800ca7a:	693b      	ldr	r3, [r7, #16]
 800ca7c:	222a      	movs	r2, #42	; 0x2a
 800ca7e:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 800ca82:	79fa      	ldrb	r2, [r7, #7]
 800ca84:	693b      	ldr	r3, [r7, #16]
 800ca86:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 800ca8a:	79ba      	ldrb	r2, [r7, #6]
 800ca8c:	693b      	ldr	r3, [r7, #16]
 800ca8e:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 800ca92:	797a      	ldrb	r2, [r7, #5]
 800ca94:	693b      	ldr	r3, [r7, #16]
 800ca96:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 800ca9a:	1d3b      	adds	r3, r7, #4
 800ca9c:	781a      	ldrb	r2, [r3, #0]
 800ca9e:	693b      	ldr	r3, [r7, #16]
 800caa0:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800caa4:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800caa8:	693b      	ldr	r3, [r7, #16]
 800caaa:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800caae:	f107 0320 	add.w	r3, r7, #32
 800cab2:	781a      	ldrb	r2, [r3, #0]
 800cab4:	693b      	ldr	r3, [r7, #16]
 800cab6:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800caba:	693b      	ldr	r3, [r7, #16]
 800cabc:	2201      	movs	r2, #1
 800cabe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800cac2:	693b      	ldr	r3, [r7, #16]
 800cac4:	2202      	movs	r2, #2
 800cac6:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800caca:	693b      	ldr	r3, [r7, #16]
 800cacc:	683a      	ldr	r2, [r7, #0]
 800cace:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800cad2:	2301      	movs	r3, #1
 800cad4:	75fb      	strb	r3, [r7, #23]
      break;
 800cad6:	e007      	b.n	800cae8 <USBH_MSC_SCSI_Write+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 800cad8:	7afb      	ldrb	r3, [r7, #11]
 800cada:	4619      	mov	r1, r3
 800cadc:	68f8      	ldr	r0, [r7, #12]
 800cade:	f7ff fb83 	bl	800c1e8 <USBH_MSC_BOT_Process>
 800cae2:	4603      	mov	r3, r0
 800cae4:	75fb      	strb	r3, [r7, #23]
      break;
 800cae6:	bf00      	nop
  }

  return error;
 800cae8:	7dfb      	ldrb	r3, [r7, #23]
}
 800caea:	4618      	mov	r0, r3
 800caec:	3718      	adds	r7, #24
 800caee:	46bd      	mov	sp, r7
 800caf0:	bd80      	pop	{r7, pc}

0800caf2 <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                      uint8_t lun,
                                      uint32_t address,
                                      uint8_t *pbuf,
                                      uint32_t length)
{
 800caf2:	b580      	push	{r7, lr}
 800caf4:	b086      	sub	sp, #24
 800caf6:	af00      	add	r7, sp, #0
 800caf8:	60f8      	str	r0, [r7, #12]
 800cafa:	607a      	str	r2, [r7, #4]
 800cafc:	603b      	str	r3, [r7, #0]
 800cafe:	460b      	mov	r3, r1
 800cb00:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800cb02:	2302      	movs	r3, #2
 800cb04:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800cb0c:	69db      	ldr	r3, [r3, #28]
 800cb0e:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800cb10:	693b      	ldr	r3, [r7, #16]
 800cb12:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800cb16:	2b01      	cmp	r3, #1
 800cb18:	d002      	beq.n	800cb20 <USBH_MSC_SCSI_Read+0x2e>
 800cb1a:	2b02      	cmp	r3, #2
 800cb1c:	d047      	beq.n	800cbae <USBH_MSC_SCSI_Read+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800cb1e:	e04e      	b.n	800cbbe <USBH_MSC_SCSI_Read+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800cb20:	693b      	ldr	r3, [r7, #16]
 800cb22:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800cb26:	461a      	mov	r2, r3
 800cb28:	6a3b      	ldr	r3, [r7, #32]
 800cb2a:	fb03 f202 	mul.w	r2, r3, r2
 800cb2e:	693b      	ldr	r3, [r7, #16]
 800cb30:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800cb32:	693b      	ldr	r3, [r7, #16]
 800cb34:	2280      	movs	r2, #128	; 0x80
 800cb36:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800cb3a:	693b      	ldr	r3, [r7, #16]
 800cb3c:	220a      	movs	r2, #10
 800cb3e:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800cb42:	693b      	ldr	r3, [r7, #16]
 800cb44:	3363      	adds	r3, #99	; 0x63
 800cb46:	2210      	movs	r2, #16
 800cb48:	2100      	movs	r1, #0
 800cb4a:	4618      	mov	r0, r3
 800cb4c:	f00c fcc2 	bl	80194d4 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ10;
 800cb50:	693b      	ldr	r3, [r7, #16]
 800cb52:	2228      	movs	r2, #40	; 0x28
 800cb54:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 800cb58:	79fa      	ldrb	r2, [r7, #7]
 800cb5a:	693b      	ldr	r3, [r7, #16]
 800cb5c:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 800cb60:	79ba      	ldrb	r2, [r7, #6]
 800cb62:	693b      	ldr	r3, [r7, #16]
 800cb64:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 800cb68:	797a      	ldrb	r2, [r7, #5]
 800cb6a:	693b      	ldr	r3, [r7, #16]
 800cb6c:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 800cb70:	1d3b      	adds	r3, r7, #4
 800cb72:	781a      	ldrb	r2, [r3, #0]
 800cb74:	693b      	ldr	r3, [r7, #16]
 800cb76:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800cb7a:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800cb7e:	693b      	ldr	r3, [r7, #16]
 800cb80:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800cb84:	f107 0320 	add.w	r3, r7, #32
 800cb88:	781a      	ldrb	r2, [r3, #0]
 800cb8a:	693b      	ldr	r3, [r7, #16]
 800cb8c:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800cb90:	693b      	ldr	r3, [r7, #16]
 800cb92:	2201      	movs	r2, #1
 800cb94:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800cb98:	693b      	ldr	r3, [r7, #16]
 800cb9a:	2202      	movs	r2, #2
 800cb9c:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800cba0:	693b      	ldr	r3, [r7, #16]
 800cba2:	683a      	ldr	r2, [r7, #0]
 800cba4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800cba8:	2301      	movs	r3, #1
 800cbaa:	75fb      	strb	r3, [r7, #23]
      break;
 800cbac:	e007      	b.n	800cbbe <USBH_MSC_SCSI_Read+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 800cbae:	7afb      	ldrb	r3, [r7, #11]
 800cbb0:	4619      	mov	r1, r3
 800cbb2:	68f8      	ldr	r0, [r7, #12]
 800cbb4:	f7ff fb18 	bl	800c1e8 <USBH_MSC_BOT_Process>
 800cbb8:	4603      	mov	r3, r0
 800cbba:	75fb      	strb	r3, [r7, #23]
      break;
 800cbbc:	bf00      	nop
  }

  return error;
 800cbbe:	7dfb      	ldrb	r3, [r7, #23]
}
 800cbc0:	4618      	mov	r0, r3
 800cbc2:	3718      	adds	r7, #24
 800cbc4:	46bd      	mov	sp, r7
 800cbc6:	bd80      	pop	{r7, pc}

0800cbc8 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 800cbc8:	b580      	push	{r7, lr}
 800cbca:	b084      	sub	sp, #16
 800cbcc:	af00      	add	r7, sp, #0
 800cbce:	60f8      	str	r0, [r7, #12]
 800cbd0:	60b9      	str	r1, [r7, #8]
 800cbd2:	4613      	mov	r3, r2
 800cbd4:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	d10a      	bne.n	800cbf2 <USBH_Init+0x2a>
  {
    USBH_ErrLog("Invalid Host handle");
 800cbdc:	481c      	ldr	r0, [pc, #112]	; (800cc50 <USBH_Init+0x88>)
 800cbde:	f00d f995 	bl	8019f0c <iprintf>
 800cbe2:	481c      	ldr	r0, [pc, #112]	; (800cc54 <USBH_Init+0x8c>)
 800cbe4:	f00d f992 	bl	8019f0c <iprintf>
 800cbe8:	200a      	movs	r0, #10
 800cbea:	f00d f9a7 	bl	8019f3c <putchar>
    return USBH_FAIL;
 800cbee:	2302      	movs	r3, #2
 800cbf0:	e029      	b.n	800cc46 <USBH_Init+0x7e>
  }

  /* Set DRiver ID */
  phost->id = id;
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	79fa      	ldrb	r2, [r7, #7]
 800cbf6:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	2200      	movs	r2, #0
 800cbfe:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800cc02:	68fb      	ldr	r3, [r7, #12]
 800cc04:	2200      	movs	r2, #0
 800cc06:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800cc0a:	68f8      	ldr	r0, [r7, #12]
 800cc0c:	f000 f824 	bl	800cc58 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	2200      	movs	r2, #0
 800cc14:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800cc18:	68fb      	ldr	r3, [r7, #12]
 800cc1a:	2200      	movs	r2, #0
 800cc1c:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	2200      	movs	r2, #0
 800cc24:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	2200      	movs	r2, #0
 800cc2c:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800cc30:	68bb      	ldr	r3, [r7, #8]
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d003      	beq.n	800cc3e <USBH_Init+0x76>
  {
    phost->pUser = pUsrFunc;
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	68ba      	ldr	r2, [r7, #8]
 800cc3a:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800cc3e:	68f8      	ldr	r0, [r7, #12]
 800cc40:	f00c f9d4 	bl	8018fec <USBH_LL_Init>

  return USBH_OK;
 800cc44:	2300      	movs	r3, #0
}
 800cc46:	4618      	mov	r0, r3
 800cc48:	3710      	adds	r7, #16
 800cc4a:	46bd      	mov	sp, r7
 800cc4c:	bd80      	pop	{r7, pc}
 800cc4e:	bf00      	nop
 800cc50:	0801c2a8 	.word	0x0801c2a8
 800cc54:	0801c2b0 	.word	0x0801c2b0

0800cc58 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800cc58:	b480      	push	{r7}
 800cc5a:	b085      	sub	sp, #20
 800cc5c:	af00      	add	r7, sp, #0
 800cc5e:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800cc60:	2300      	movs	r3, #0
 800cc62:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800cc64:	2300      	movs	r3, #0
 800cc66:	60fb      	str	r3, [r7, #12]
 800cc68:	e009      	b.n	800cc7e <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800cc6a:	687a      	ldr	r2, [r7, #4]
 800cc6c:	68fb      	ldr	r3, [r7, #12]
 800cc6e:	33e0      	adds	r3, #224	; 0xe0
 800cc70:	009b      	lsls	r3, r3, #2
 800cc72:	4413      	add	r3, r2
 800cc74:	2200      	movs	r2, #0
 800cc76:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	3301      	adds	r3, #1
 800cc7c:	60fb      	str	r3, [r7, #12]
 800cc7e:	68fb      	ldr	r3, [r7, #12]
 800cc80:	2b0e      	cmp	r3, #14
 800cc82:	d9f2      	bls.n	800cc6a <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800cc84:	2300      	movs	r3, #0
 800cc86:	60fb      	str	r3, [r7, #12]
 800cc88:	e009      	b.n	800cc9e <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800cc8a:	687a      	ldr	r2, [r7, #4]
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	4413      	add	r3, r2
 800cc90:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800cc94:	2200      	movs	r2, #0
 800cc96:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	3301      	adds	r3, #1
 800cc9c:	60fb      	str	r3, [r7, #12]
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cca4:	d3f1      	bcc.n	800cc8a <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	2200      	movs	r2, #0
 800ccaa:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	2200      	movs	r2, #0
 800ccb0:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	2201      	movs	r2, #1
 800ccb6:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	2200      	movs	r2, #0
 800ccbc:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	2201      	movs	r2, #1
 800ccc4:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	2240      	movs	r2, #64	; 0x40
 800ccca:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	2200      	movs	r2, #0
 800ccd0:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	2200      	movs	r2, #0
 800ccd6:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	2201      	movs	r2, #1
 800ccde:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	2200      	movs	r2, #0
 800cce6:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	2200      	movs	r2, #0
 800ccee:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800ccf2:	2300      	movs	r3, #0
}
 800ccf4:	4618      	mov	r0, r3
 800ccf6:	3714      	adds	r7, #20
 800ccf8:	46bd      	mov	sp, r7
 800ccfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccfe:	4770      	bx	lr

0800cd00 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800cd00:	b580      	push	{r7, lr}
 800cd02:	b084      	sub	sp, #16
 800cd04:	af00      	add	r7, sp, #0
 800cd06:	6078      	str	r0, [r7, #4]
 800cd08:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800cd0a:	2300      	movs	r3, #0
 800cd0c:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800cd0e:	683b      	ldr	r3, [r7, #0]
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d01f      	beq.n	800cd54 <USBH_RegisterClass+0x54>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	d10e      	bne.n	800cd3c <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800cd24:	1c59      	adds	r1, r3, #1
 800cd26:	687a      	ldr	r2, [r7, #4]
 800cd28:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800cd2c:	687a      	ldr	r2, [r7, #4]
 800cd2e:	33de      	adds	r3, #222	; 0xde
 800cd30:	6839      	ldr	r1, [r7, #0]
 800cd32:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800cd36:	2300      	movs	r3, #0
 800cd38:	73fb      	strb	r3, [r7, #15]
 800cd3a:	e016      	b.n	800cd6a <USBH_RegisterClass+0x6a>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
 800cd3c:	480d      	ldr	r0, [pc, #52]	; (800cd74 <USBH_RegisterClass+0x74>)
 800cd3e:	f00d f8e5 	bl	8019f0c <iprintf>
 800cd42:	480d      	ldr	r0, [pc, #52]	; (800cd78 <USBH_RegisterClass+0x78>)
 800cd44:	f00d f8e2 	bl	8019f0c <iprintf>
 800cd48:	200a      	movs	r0, #10
 800cd4a:	f00d f8f7 	bl	8019f3c <putchar>
      status = USBH_FAIL;
 800cd4e:	2302      	movs	r3, #2
 800cd50:	73fb      	strb	r3, [r7, #15]
 800cd52:	e00a      	b.n	800cd6a <USBH_RegisterClass+0x6a>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
 800cd54:	4807      	ldr	r0, [pc, #28]	; (800cd74 <USBH_RegisterClass+0x74>)
 800cd56:	f00d f8d9 	bl	8019f0c <iprintf>
 800cd5a:	4808      	ldr	r0, [pc, #32]	; (800cd7c <USBH_RegisterClass+0x7c>)
 800cd5c:	f00d f8d6 	bl	8019f0c <iprintf>
 800cd60:	200a      	movs	r0, #10
 800cd62:	f00d f8eb 	bl	8019f3c <putchar>
    status = USBH_FAIL;
 800cd66:	2302      	movs	r3, #2
 800cd68:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800cd6a:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd6c:	4618      	mov	r0, r3
 800cd6e:	3710      	adds	r7, #16
 800cd70:	46bd      	mov	sp, r7
 800cd72:	bd80      	pop	{r7, pc}
 800cd74:	0801c2a8 	.word	0x0801c2a8
 800cd78:	0801c2c4 	.word	0x0801c2c4
 800cd7c:	0801c2e0 	.word	0x0801c2e0

0800cd80 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800cd80:	b580      	push	{r7, lr}
 800cd82:	b084      	sub	sp, #16
 800cd84:	af00      	add	r7, sp, #0
 800cd86:	6078      	str	r0, [r7, #4]
 800cd88:	460b      	mov	r3, r1
 800cd8a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800cd8c:	2300      	movs	r3, #0
 800cd8e:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800cd96:	78fa      	ldrb	r2, [r7, #3]
 800cd98:	429a      	cmp	r2, r3
 800cd9a:	d23c      	bcs.n	800ce16 <USBH_SelectInterface+0x96>
  {
    phost->device.current_interface = interface;
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	78fa      	ldrb	r2, [r7, #3]
 800cda0:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
    USBH_UsrLog("Switching to Interface (#%d)", interface);
 800cda4:	78fb      	ldrb	r3, [r7, #3]
 800cda6:	4619      	mov	r1, r3
 800cda8:	4823      	ldr	r0, [pc, #140]	; (800ce38 <USBH_SelectInterface+0xb8>)
 800cdaa:	f00d f8af 	bl	8019f0c <iprintf>
 800cdae:	200a      	movs	r0, #10
 800cdb0:	f00d f8c4 	bl	8019f3c <putchar>
    USBH_UsrLog("Class    : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceClass);
 800cdb4:	78fb      	ldrb	r3, [r7, #3]
 800cdb6:	687a      	ldr	r2, [r7, #4]
 800cdb8:	211a      	movs	r1, #26
 800cdba:	fb01 f303 	mul.w	r3, r1, r3
 800cdbe:	4413      	add	r3, r2
 800cdc0:	f203 3347 	addw	r3, r3, #839	; 0x347
 800cdc4:	781b      	ldrb	r3, [r3, #0]
 800cdc6:	4619      	mov	r1, r3
 800cdc8:	481c      	ldr	r0, [pc, #112]	; (800ce3c <USBH_SelectInterface+0xbc>)
 800cdca:	f00d f89f 	bl	8019f0c <iprintf>
 800cdce:	200a      	movs	r0, #10
 800cdd0:	f00d f8b4 	bl	8019f3c <putchar>
    USBH_UsrLog("SubClass : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceSubClass);
 800cdd4:	78fb      	ldrb	r3, [r7, #3]
 800cdd6:	687a      	ldr	r2, [r7, #4]
 800cdd8:	211a      	movs	r1, #26
 800cdda:	fb01 f303 	mul.w	r3, r1, r3
 800cdde:	4413      	add	r3, r2
 800cde0:	f503 7352 	add.w	r3, r3, #840	; 0x348
 800cde4:	781b      	ldrb	r3, [r3, #0]
 800cde6:	4619      	mov	r1, r3
 800cde8:	4815      	ldr	r0, [pc, #84]	; (800ce40 <USBH_SelectInterface+0xc0>)
 800cdea:	f00d f88f 	bl	8019f0c <iprintf>
 800cdee:	200a      	movs	r0, #10
 800cdf0:	f00d f8a4 	bl	8019f3c <putchar>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
 800cdf4:	78fb      	ldrb	r3, [r7, #3]
 800cdf6:	687a      	ldr	r2, [r7, #4]
 800cdf8:	211a      	movs	r1, #26
 800cdfa:	fb01 f303 	mul.w	r3, r1, r3
 800cdfe:	4413      	add	r3, r2
 800ce00:	f203 3349 	addw	r3, r3, #841	; 0x349
 800ce04:	781b      	ldrb	r3, [r3, #0]
 800ce06:	4619      	mov	r1, r3
 800ce08:	480e      	ldr	r0, [pc, #56]	; (800ce44 <USBH_SelectInterface+0xc4>)
 800ce0a:	f00d f87f 	bl	8019f0c <iprintf>
 800ce0e:	200a      	movs	r0, #10
 800ce10:	f00d f894 	bl	8019f3c <putchar>
 800ce14:	e00a      	b.n	800ce2c <USBH_SelectInterface+0xac>
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
 800ce16:	480c      	ldr	r0, [pc, #48]	; (800ce48 <USBH_SelectInterface+0xc8>)
 800ce18:	f00d f878 	bl	8019f0c <iprintf>
 800ce1c:	480b      	ldr	r0, [pc, #44]	; (800ce4c <USBH_SelectInterface+0xcc>)
 800ce1e:	f00d f875 	bl	8019f0c <iprintf>
 800ce22:	200a      	movs	r0, #10
 800ce24:	f00d f88a 	bl	8019f3c <putchar>
    status = USBH_FAIL;
 800ce28:	2302      	movs	r3, #2
 800ce2a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800ce2c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce2e:	4618      	mov	r0, r3
 800ce30:	3710      	adds	r7, #16
 800ce32:	46bd      	mov	sp, r7
 800ce34:	bd80      	pop	{r7, pc}
 800ce36:	bf00      	nop
 800ce38:	0801c2f8 	.word	0x0801c2f8
 800ce3c:	0801c318 	.word	0x0801c318
 800ce40:	0801c328 	.word	0x0801c328
 800ce44:	0801c338 	.word	0x0801c338
 800ce48:	0801c2a8 	.word	0x0801c2a8
 800ce4c:	0801c348 	.word	0x0801c348

0800ce50 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800ce50:	b480      	push	{r7}
 800ce52:	b087      	sub	sp, #28
 800ce54:	af00      	add	r7, sp, #0
 800ce56:	6078      	str	r0, [r7, #4]
 800ce58:	4608      	mov	r0, r1
 800ce5a:	4611      	mov	r1, r2
 800ce5c:	461a      	mov	r2, r3
 800ce5e:	4603      	mov	r3, r0
 800ce60:	70fb      	strb	r3, [r7, #3]
 800ce62:	460b      	mov	r3, r1
 800ce64:	70bb      	strb	r3, [r7, #2]
 800ce66:	4613      	mov	r3, r2
 800ce68:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800ce6a:	2300      	movs	r3, #0
 800ce6c:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800ce6e:	2300      	movs	r3, #0
 800ce70:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800ce78:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800ce7a:	e025      	b.n	800cec8 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800ce7c:	7dfb      	ldrb	r3, [r7, #23]
 800ce7e:	221a      	movs	r2, #26
 800ce80:	fb02 f303 	mul.w	r3, r2, r3
 800ce84:	3308      	adds	r3, #8
 800ce86:	68fa      	ldr	r2, [r7, #12]
 800ce88:	4413      	add	r3, r2
 800ce8a:	3302      	adds	r3, #2
 800ce8c:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800ce8e:	693b      	ldr	r3, [r7, #16]
 800ce90:	795b      	ldrb	r3, [r3, #5]
 800ce92:	78fa      	ldrb	r2, [r7, #3]
 800ce94:	429a      	cmp	r2, r3
 800ce96:	d002      	beq.n	800ce9e <USBH_FindInterface+0x4e>
 800ce98:	78fb      	ldrb	r3, [r7, #3]
 800ce9a:	2bff      	cmp	r3, #255	; 0xff
 800ce9c:	d111      	bne.n	800cec2 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800ce9e:	693b      	ldr	r3, [r7, #16]
 800cea0:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800cea2:	78ba      	ldrb	r2, [r7, #2]
 800cea4:	429a      	cmp	r2, r3
 800cea6:	d002      	beq.n	800ceae <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800cea8:	78bb      	ldrb	r3, [r7, #2]
 800ceaa:	2bff      	cmp	r3, #255	; 0xff
 800ceac:	d109      	bne.n	800cec2 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800ceae:	693b      	ldr	r3, [r7, #16]
 800ceb0:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800ceb2:	787a      	ldrb	r2, [r7, #1]
 800ceb4:	429a      	cmp	r2, r3
 800ceb6:	d002      	beq.n	800cebe <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800ceb8:	787b      	ldrb	r3, [r7, #1]
 800ceba:	2bff      	cmp	r3, #255	; 0xff
 800cebc:	d101      	bne.n	800cec2 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800cebe:	7dfb      	ldrb	r3, [r7, #23]
 800cec0:	e006      	b.n	800ced0 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800cec2:	7dfb      	ldrb	r3, [r7, #23]
 800cec4:	3301      	adds	r3, #1
 800cec6:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800cec8:	7dfb      	ldrb	r3, [r7, #23]
 800ceca:	2b01      	cmp	r3, #1
 800cecc:	d9d6      	bls.n	800ce7c <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800cece:	23ff      	movs	r3, #255	; 0xff
}
 800ced0:	4618      	mov	r0, r3
 800ced2:	371c      	adds	r7, #28
 800ced4:	46bd      	mov	sp, r7
 800ced6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceda:	4770      	bx	lr

0800cedc <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800cedc:	b580      	push	{r7, lr}
 800cede:	b082      	sub	sp, #8
 800cee0:	af00      	add	r7, sp, #0
 800cee2:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800cee4:	6878      	ldr	r0, [r7, #4]
 800cee6:	f00c f8bd 	bl	8019064 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 800ceea:	2101      	movs	r1, #1
 800ceec:	6878      	ldr	r0, [r7, #4]
 800ceee:	f00c f9d6 	bl	801929e <USBH_LL_DriverVBUS>

  return USBH_OK;
 800cef2:	2300      	movs	r3, #0
}
 800cef4:	4618      	mov	r0, r3
 800cef6:	3708      	adds	r7, #8
 800cef8:	46bd      	mov	sp, r7
 800cefa:	bd80      	pop	{r7, pc}

0800cefc <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800cefc:	b580      	push	{r7, lr}
 800cefe:	b088      	sub	sp, #32
 800cf00:	af04      	add	r7, sp, #16
 800cf02:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800cf04:	2302      	movs	r3, #2
 800cf06:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800cf08:	2300      	movs	r3, #0
 800cf0a:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800cf12:	b2db      	uxtb	r3, r3
 800cf14:	2b01      	cmp	r3, #1
 800cf16:	d102      	bne.n	800cf1e <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	2203      	movs	r2, #3
 800cf1c:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	781b      	ldrb	r3, [r3, #0]
 800cf22:	b2db      	uxtb	r3, r3
 800cf24:	2b0b      	cmp	r3, #11
 800cf26:	f200 822b 	bhi.w	800d380 <USBH_Process+0x484>
 800cf2a:	a201      	add	r2, pc, #4	; (adr r2, 800cf30 <USBH_Process+0x34>)
 800cf2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf30:	0800cf61 	.word	0x0800cf61
 800cf34:	0800cf9f 	.word	0x0800cf9f
 800cf38:	0800d01f 	.word	0x0800d01f
 800cf3c:	0800d30f 	.word	0x0800d30f
 800cf40:	0800d381 	.word	0x0800d381
 800cf44:	0800d0c3 	.word	0x0800d0c3
 800cf48:	0800d291 	.word	0x0800d291
 800cf4c:	0800d111 	.word	0x0800d111
 800cf50:	0800d131 	.word	0x0800d131
 800cf54:	0800d15d 	.word	0x0800d15d
 800cf58:	0800d197 	.word	0x0800d197
 800cf5c:	0800d2f7 	.word	0x0800d2f7
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800cf66:	b2db      	uxtb	r3, r3
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	f000 820b 	beq.w	800d384 <USBH_Process+0x488>
      {
        USBH_UsrLog("USB Device Connected");
 800cf6e:	48b9      	ldr	r0, [pc, #740]	; (800d254 <USBH_Process+0x358>)
 800cf70:	f00c ffcc 	bl	8019f0c <iprintf>
 800cf74:	200a      	movs	r0, #10
 800cf76:	f00c ffe1 	bl	8019f3c <putchar>

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	2201      	movs	r2, #1
 800cf7e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800cf80:	20c8      	movs	r0, #200	; 0xc8
 800cf82:	f00c fa03 	bl	801938c <USBH_Delay>
        USBH_LL_ResetPort(phost);
 800cf86:	6878      	ldr	r0, [r7, #4]
 800cf88:	f00c f8c9 	bl	801911e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	2200      	movs	r2, #0
 800cf90:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	2200      	movs	r2, #0
 800cf98:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800cf9c:	e1f2      	b.n	800d384 <USBH_Process+0x488>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800cfa4:	2b01      	cmp	r3, #1
 800cfa6:	d10d      	bne.n	800cfc4 <USBH_Process+0xc8>
      {
        USBH_UsrLog("USB Device Reset Completed");
 800cfa8:	48ab      	ldr	r0, [pc, #684]	; (800d258 <USBH_Process+0x35c>)
 800cfaa:	f00c ffaf 	bl	8019f0c <iprintf>
 800cfae:	200a      	movs	r0, #10
 800cfb0:	f00c ffc4 	bl	8019f3c <putchar>
        phost->device.RstCnt = 0U;
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	2200      	movs	r2, #0
 800cfb8:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	2202      	movs	r2, #2
 800cfc0:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800cfc2:	e1ec      	b.n	800d39e <USBH_Process+0x4a2>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800cfca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800cfce:	d91a      	bls.n	800d006 <USBH_Process+0x10a>
          phost->device.RstCnt++;
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800cfd6:	3301      	adds	r3, #1
 800cfd8:	b2da      	uxtb	r2, r3
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800cfe6:	2b03      	cmp	r3, #3
 800cfe8:	d909      	bls.n	800cffe <USBH_Process+0x102>
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
 800cfea:	489c      	ldr	r0, [pc, #624]	; (800d25c <USBH_Process+0x360>)
 800cfec:	f00c ff8e 	bl	8019f0c <iprintf>
 800cff0:	200a      	movs	r0, #10
 800cff2:	f00c ffa3 	bl	8019f3c <putchar>
            phost->gState = HOST_ABORT_STATE;
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	220d      	movs	r2, #13
 800cffa:	701a      	strb	r2, [r3, #0]
      break;
 800cffc:	e1cf      	b.n	800d39e <USBH_Process+0x4a2>
            phost->gState = HOST_IDLE;
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	2200      	movs	r2, #0
 800d002:	701a      	strb	r2, [r3, #0]
      break;
 800d004:	e1cb      	b.n	800d39e <USBH_Process+0x4a2>
          phost->Timeout += 10U;
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800d00c:	f103 020a 	add.w	r2, r3, #10
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800d016:	200a      	movs	r0, #10
 800d018:	f00c f9b8 	bl	801938c <USBH_Delay>
      break;
 800d01c:	e1bf      	b.n	800d39e <USBH_Process+0x4a2>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800d024:	2b00      	cmp	r3, #0
 800d026:	d005      	beq.n	800d034 <USBH_Process+0x138>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800d02e:	2104      	movs	r1, #4
 800d030:	6878      	ldr	r0, [r7, #4]
 800d032:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800d034:	2064      	movs	r0, #100	; 0x64
 800d036:	f00c f9a9 	bl	801938c <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 800d03a:	6878      	ldr	r0, [r7, #4]
 800d03c:	f00c f848 	bl	80190d0 <USBH_LL_GetSpeed>
 800d040:	4603      	mov	r3, r0
 800d042:	461a      	mov	r2, r3
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	2205      	movs	r2, #5
 800d04e:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800d050:	2100      	movs	r1, #0
 800d052:	6878      	ldr	r0, [r7, #4]
 800d054:	f001 fa77 	bl	800e546 <USBH_AllocPipe>
 800d058:	4603      	mov	r3, r0
 800d05a:	461a      	mov	r2, r3
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800d060:	2180      	movs	r1, #128	; 0x80
 800d062:	6878      	ldr	r0, [r7, #4]
 800d064:	f001 fa6f 	bl	800e546 <USBH_AllocPipe>
 800d068:	4603      	mov	r3, r0
 800d06a:	461a      	mov	r2, r3
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	7919      	ldrb	r1, [r3, #4]
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800d080:	687a      	ldr	r2, [r7, #4]
 800d082:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800d084:	b292      	uxth	r2, r2
 800d086:	9202      	str	r2, [sp, #8]
 800d088:	2200      	movs	r2, #0
 800d08a:	9201      	str	r2, [sp, #4]
 800d08c:	9300      	str	r3, [sp, #0]
 800d08e:	4603      	mov	r3, r0
 800d090:	2280      	movs	r2, #128	; 0x80
 800d092:	6878      	ldr	r0, [r7, #4]
 800d094:	f001 fa28 	bl	800e4e8 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	7959      	ldrb	r1, [r3, #5]
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800d0a8:	687a      	ldr	r2, [r7, #4]
 800d0aa:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800d0ac:	b292      	uxth	r2, r2
 800d0ae:	9202      	str	r2, [sp, #8]
 800d0b0:	2200      	movs	r2, #0
 800d0b2:	9201      	str	r2, [sp, #4]
 800d0b4:	9300      	str	r3, [sp, #0]
 800d0b6:	4603      	mov	r3, r0
 800d0b8:	2200      	movs	r2, #0
 800d0ba:	6878      	ldr	r0, [r7, #4]
 800d0bc:	f001 fa14 	bl	800e4e8 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800d0c0:	e16d      	b.n	800d39e <USBH_Process+0x4a2>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800d0c2:	6878      	ldr	r0, [r7, #4]
 800d0c4:	f000 f97a 	bl	800d3bc <USBH_HandleEnum>
 800d0c8:	4603      	mov	r3, r0
 800d0ca:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800d0cc:	7bbb      	ldrb	r3, [r7, #14]
 800d0ce:	b2db      	uxtb	r3, r3
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	f040 8159 	bne.w	800d388 <USBH_Process+0x48c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");
 800d0d6:	4862      	ldr	r0, [pc, #392]	; (800d260 <USBH_Process+0x364>)
 800d0d8:	f00c ff18 	bl	8019f0c <iprintf>
 800d0dc:	200a      	movs	r0, #10
 800d0de:	f00c ff2d 	bl	8019f3c <putchar>

        phost->device.current_interface = 0U;
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	2200      	movs	r2, #0
 800d0e6:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800d0f0:	2b01      	cmp	r3, #1
 800d0f2:	d109      	bne.n	800d108 <USBH_Process+0x20c>
        {
          USBH_UsrLog("This device has only 1 configuration.");
 800d0f4:	485b      	ldr	r0, [pc, #364]	; (800d264 <USBH_Process+0x368>)
 800d0f6:	f00c ff09 	bl	8019f0c <iprintf>
 800d0fa:	200a      	movs	r0, #10
 800d0fc:	f00c ff1e 	bl	8019f3c <putchar>
          phost->gState = HOST_SET_CONFIGURATION;
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	2208      	movs	r2, #8
 800d104:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800d106:	e13f      	b.n	800d388 <USBH_Process+0x48c>
          phost->gState = HOST_INPUT;
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	2207      	movs	r2, #7
 800d10c:	701a      	strb	r2, [r3, #0]
      break;
 800d10e:	e13b      	b.n	800d388 <USBH_Process+0x48c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800d116:	2b00      	cmp	r3, #0
 800d118:	f000 8138 	beq.w	800d38c <USBH_Process+0x490>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800d122:	2101      	movs	r1, #1
 800d124:	6878      	ldr	r0, [r7, #4]
 800d126:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	2208      	movs	r2, #8
 800d12c:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800d12e:	e12d      	b.n	800d38c <USBH_Process+0x490>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800d136:	b29b      	uxth	r3, r3
 800d138:	4619      	mov	r1, r3
 800d13a:	6878      	ldr	r0, [r7, #4]
 800d13c:	f000 fd4e 	bl	800dbdc <USBH_SetCfg>
 800d140:	4603      	mov	r3, r0
 800d142:	2b00      	cmp	r3, #0
 800d144:	f040 8124 	bne.w	800d390 <USBH_Process+0x494>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	2209      	movs	r2, #9
 800d14c:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
 800d14e:	4846      	ldr	r0, [pc, #280]	; (800d268 <USBH_Process+0x36c>)
 800d150:	f00c fedc 	bl	8019f0c <iprintf>
 800d154:	200a      	movs	r0, #10
 800d156:	f00c fef1 	bl	8019f3c <putchar>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800d15a:	e119      	b.n	800d390 <USBH_Process+0x494>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800d162:	f003 0320 	and.w	r3, r3, #32
 800d166:	2b00      	cmp	r3, #0
 800d168:	d011      	beq.n	800d18e <USBH_Process+0x292>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 800d16a:	2101      	movs	r1, #1
 800d16c:	6878      	ldr	r0, [r7, #4]
 800d16e:	f000 fd58 	bl	800dc22 <USBH_SetFeature>
 800d172:	4603      	mov	r3, r0
 800d174:	2b00      	cmp	r3, #0
 800d176:	f040 810d 	bne.w	800d394 <USBH_Process+0x498>
        {
          USBH_UsrLog("Device remote wakeup enabled");
 800d17a:	483c      	ldr	r0, [pc, #240]	; (800d26c <USBH_Process+0x370>)
 800d17c:	f00c fec6 	bl	8019f0c <iprintf>
 800d180:	200a      	movs	r0, #10
 800d182:	f00c fedb 	bl	8019f3c <putchar>
          phost->gState = HOST_CHECK_CLASS;
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	220a      	movs	r2, #10
 800d18a:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800d18c:	e102      	b.n	800d394 <USBH_Process+0x498>
        phost->gState = HOST_CHECK_CLASS;
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	220a      	movs	r2, #10
 800d192:	701a      	strb	r2, [r3, #0]
      break;
 800d194:	e0fe      	b.n	800d394 <USBH_Process+0x498>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800d19c:	2b00      	cmp	r3, #0
 800d19e:	d106      	bne.n	800d1ae <USBH_Process+0x2b2>
      {
        USBH_UsrLog("No Class has been registered.");
 800d1a0:	4833      	ldr	r0, [pc, #204]	; (800d270 <USBH_Process+0x374>)
 800d1a2:	f00c feb3 	bl	8019f0c <iprintf>
 800d1a6:	200a      	movs	r0, #10
 800d1a8:	f00c fec8 	bl	8019f3c <putchar>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800d1ac:	e0f7      	b.n	800d39e <USBH_Process+0x4a2>
        phost->pActiveClass = NULL;
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	2200      	movs	r2, #0
 800d1b2:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800d1b6:	2300      	movs	r3, #0
 800d1b8:	73fb      	strb	r3, [r7, #15]
 800d1ba:	e016      	b.n	800d1ea <USBH_Process+0x2ee>
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800d1bc:	7bfa      	ldrb	r2, [r7, #15]
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	32de      	adds	r2, #222	; 0xde
 800d1c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d1c6:	791a      	ldrb	r2, [r3, #4]
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800d1ce:	429a      	cmp	r2, r3
 800d1d0:	d108      	bne.n	800d1e4 <USBH_Process+0x2e8>
            phost->pActiveClass = phost->pClass[idx];
 800d1d2:	7bfa      	ldrb	r2, [r7, #15]
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	32de      	adds	r2, #222	; 0xde
 800d1d8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800d1e2:	e005      	b.n	800d1f0 <USBH_Process+0x2f4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800d1e4:	7bfb      	ldrb	r3, [r7, #15]
 800d1e6:	3301      	adds	r3, #1
 800d1e8:	73fb      	strb	r3, [r7, #15]
 800d1ea:	7bfb      	ldrb	r3, [r7, #15]
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	d0e5      	beq.n	800d1bc <USBH_Process+0x2c0>
        if (phost->pActiveClass != NULL)
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	d040      	beq.n	800d27c <USBH_Process+0x380>
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d200:	689b      	ldr	r3, [r3, #8]
 800d202:	6878      	ldr	r0, [r7, #4]
 800d204:	4798      	blx	r3
 800d206:	4603      	mov	r3, r0
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d114      	bne.n	800d236 <USBH_Process+0x33a>
            phost->gState = HOST_CLASS_REQUEST;
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	2206      	movs	r2, #6
 800d210:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	4619      	mov	r1, r3
 800d21c:	4815      	ldr	r0, [pc, #84]	; (800d274 <USBH_Process+0x378>)
 800d21e:	f00c fe75 	bl	8019f0c <iprintf>
 800d222:	200a      	movs	r0, #10
 800d224:	f00c fe8a 	bl	8019f3c <putchar>
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800d22e:	2103      	movs	r1, #3
 800d230:	6878      	ldr	r0, [r7, #4]
 800d232:	4798      	blx	r3
      break;
 800d234:	e0b3      	b.n	800d39e <USBH_Process+0x4a2>
            phost->gState = HOST_ABORT_STATE;
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	220d      	movs	r2, #13
 800d23a:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d242:	681b      	ldr	r3, [r3, #0]
 800d244:	4619      	mov	r1, r3
 800d246:	480c      	ldr	r0, [pc, #48]	; (800d278 <USBH_Process+0x37c>)
 800d248:	f00c fe60 	bl	8019f0c <iprintf>
 800d24c:	200a      	movs	r0, #10
 800d24e:	f00c fe75 	bl	8019f3c <putchar>
      break;
 800d252:	e0a4      	b.n	800d39e <USBH_Process+0x4a2>
 800d254:	0801c368 	.word	0x0801c368
 800d258:	0801c380 	.word	0x0801c380
 800d25c:	0801c39c 	.word	0x0801c39c
 800d260:	0801c3c8 	.word	0x0801c3c8
 800d264:	0801c3dc 	.word	0x0801c3dc
 800d268:	0801c404 	.word	0x0801c404
 800d26c:	0801c420 	.word	0x0801c420
 800d270:	0801c440 	.word	0x0801c440
 800d274:	0801c460 	.word	0x0801c460
 800d278:	0801c474 	.word	0x0801c474
          phost->gState = HOST_ABORT_STATE;
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	220d      	movs	r2, #13
 800d280:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
 800d282:	4849      	ldr	r0, [pc, #292]	; (800d3a8 <USBH_Process+0x4ac>)
 800d284:	f00c fe42 	bl	8019f0c <iprintf>
 800d288:	200a      	movs	r0, #10
 800d28a:	f00c fe57 	bl	8019f3c <putchar>
      break;
 800d28e:	e086      	b.n	800d39e <USBH_Process+0x4a2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d296:	2b00      	cmp	r3, #0
 800d298:	d020      	beq.n	800d2dc <USBH_Process+0x3e0>
      {
        status = phost->pActiveClass->Requests(phost);
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d2a0:	691b      	ldr	r3, [r3, #16]
 800d2a2:	6878      	ldr	r0, [r7, #4]
 800d2a4:	4798      	blx	r3
 800d2a6:	4603      	mov	r3, r0
 800d2a8:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800d2aa:	7bbb      	ldrb	r3, [r7, #14]
 800d2ac:	b2db      	uxtb	r3, r3
 800d2ae:	2b00      	cmp	r3, #0
 800d2b0:	d103      	bne.n	800d2ba <USBH_Process+0x3be>
        {
          phost->gState = HOST_CLASS;
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	220b      	movs	r2, #11
 800d2b6:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800d2b8:	e06e      	b.n	800d398 <USBH_Process+0x49c>
        else if (status == USBH_FAIL)
 800d2ba:	7bbb      	ldrb	r3, [r7, #14]
 800d2bc:	b2db      	uxtb	r3, r3
 800d2be:	2b02      	cmp	r3, #2
 800d2c0:	d16a      	bne.n	800d398 <USBH_Process+0x49c>
          phost->gState = HOST_ABORT_STATE;
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	220d      	movs	r2, #13
 800d2c6:	701a      	strb	r2, [r3, #0]
          USBH_ErrLog("Device not responding Please Unplug.");
 800d2c8:	4838      	ldr	r0, [pc, #224]	; (800d3ac <USBH_Process+0x4b0>)
 800d2ca:	f00c fe1f 	bl	8019f0c <iprintf>
 800d2ce:	4838      	ldr	r0, [pc, #224]	; (800d3b0 <USBH_Process+0x4b4>)
 800d2d0:	f00c fe1c 	bl	8019f0c <iprintf>
 800d2d4:	200a      	movs	r0, #10
 800d2d6:	f00c fe31 	bl	8019f3c <putchar>
      break;
 800d2da:	e05d      	b.n	800d398 <USBH_Process+0x49c>
        phost->gState = HOST_ABORT_STATE;
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	220d      	movs	r2, #13
 800d2e0:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
 800d2e2:	4832      	ldr	r0, [pc, #200]	; (800d3ac <USBH_Process+0x4b0>)
 800d2e4:	f00c fe12 	bl	8019f0c <iprintf>
 800d2e8:	4832      	ldr	r0, [pc, #200]	; (800d3b4 <USBH_Process+0x4b8>)
 800d2ea:	f00c fe0f 	bl	8019f0c <iprintf>
 800d2ee:	200a      	movs	r0, #10
 800d2f0:	f00c fe24 	bl	8019f3c <putchar>
      break;
 800d2f4:	e050      	b.n	800d398 <USBH_Process+0x49c>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	d04d      	beq.n	800d39c <USBH_Process+0x4a0>
      {
        phost->pActiveClass->BgndProcess(phost);
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d306:	695b      	ldr	r3, [r3, #20]
 800d308:	6878      	ldr	r0, [r7, #4]
 800d30a:	4798      	blx	r3
      }
      break;
 800d30c:	e046      	b.n	800d39c <USBH_Process+0x4a0>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	2200      	movs	r2, #0
 800d312:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 800d316:	6878      	ldr	r0, [r7, #4]
 800d318:	f7ff fc9e 	bl	800cc58 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d322:	2b00      	cmp	r3, #0
 800d324:	d009      	beq.n	800d33a <USBH_Process+0x43e>
      {
        phost->pActiveClass->DeInit(phost);
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d32c:	68db      	ldr	r3, [r3, #12]
 800d32e:	6878      	ldr	r0, [r7, #4]
 800d330:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	2200      	movs	r2, #0
 800d336:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800d340:	2b00      	cmp	r3, #0
 800d342:	d005      	beq.n	800d350 <USBH_Process+0x454>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800d34a:	2105      	movs	r1, #5
 800d34c:	6878      	ldr	r0, [r7, #4]
 800d34e:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");
 800d350:	4819      	ldr	r0, [pc, #100]	; (800d3b8 <USBH_Process+0x4bc>)
 800d352:	f00c fddb 	bl	8019f0c <iprintf>
 800d356:	200a      	movs	r0, #10
 800d358:	f00c fdf0 	bl	8019f3c <putchar>

      if (phost->device.is_ReEnumerated == 1U)
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800d362:	b2db      	uxtb	r3, r3
 800d364:	2b01      	cmp	r3, #1
 800d366:	d107      	bne.n	800d378 <USBH_Process+0x47c>
      {
        phost->device.is_ReEnumerated = 0U;
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	2200      	movs	r2, #0
 800d36c:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 800d370:	6878      	ldr	r0, [r7, #4]
 800d372:	f7ff fdb3 	bl	800cedc <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800d376:	e012      	b.n	800d39e <USBH_Process+0x4a2>
        USBH_LL_Start(phost);
 800d378:	6878      	ldr	r0, [r7, #4]
 800d37a:	f00b fe73 	bl	8019064 <USBH_LL_Start>
      break;
 800d37e:	e00e      	b.n	800d39e <USBH_Process+0x4a2>

    case HOST_ABORT_STATE:
    default :
      break;
 800d380:	bf00      	nop
 800d382:	e00c      	b.n	800d39e <USBH_Process+0x4a2>
      break;
 800d384:	bf00      	nop
 800d386:	e00a      	b.n	800d39e <USBH_Process+0x4a2>
      break;
 800d388:	bf00      	nop
 800d38a:	e008      	b.n	800d39e <USBH_Process+0x4a2>
    break;
 800d38c:	bf00      	nop
 800d38e:	e006      	b.n	800d39e <USBH_Process+0x4a2>
      break;
 800d390:	bf00      	nop
 800d392:	e004      	b.n	800d39e <USBH_Process+0x4a2>
      break;
 800d394:	bf00      	nop
 800d396:	e002      	b.n	800d39e <USBH_Process+0x4a2>
      break;
 800d398:	bf00      	nop
 800d39a:	e000      	b.n	800d39e <USBH_Process+0x4a2>
      break;
 800d39c:	bf00      	nop
  }
  return USBH_OK;
 800d39e:	2300      	movs	r3, #0
}
 800d3a0:	4618      	mov	r0, r3
 800d3a2:	3710      	adds	r7, #16
 800d3a4:	46bd      	mov	sp, r7
 800d3a6:	bd80      	pop	{r7, pc}
 800d3a8:	0801c494 	.word	0x0801c494
 800d3ac:	0801c2a8 	.word	0x0801c2a8
 800d3b0:	0801c4bc 	.word	0x0801c4bc
 800d3b4:	0801c4e4 	.word	0x0801c4e4
 800d3b8:	0801c4fc 	.word	0x0801c4fc

0800d3bc <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800d3bc:	b580      	push	{r7, lr}
 800d3be:	b088      	sub	sp, #32
 800d3c0:	af04      	add	r7, sp, #16
 800d3c2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800d3c4:	2301      	movs	r3, #1
 800d3c6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800d3c8:	2301      	movs	r3, #1
 800d3ca:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	785b      	ldrb	r3, [r3, #1]
 800d3d0:	2b07      	cmp	r3, #7
 800d3d2:	f200 8280 	bhi.w	800d8d6 <USBH_HandleEnum+0x51a>
 800d3d6:	a201      	add	r2, pc, #4	; (adr r2, 800d3dc <USBH_HandleEnum+0x20>)
 800d3d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3dc:	0800d3fd 	.word	0x0800d3fd
 800d3e0:	0800d4d9 	.word	0x0800d4d9
 800d3e4:	0800d589 	.word	0x0800d589
 800d3e8:	0800d649 	.word	0x0800d649
 800d3ec:	0800d6d1 	.word	0x0800d6d1
 800d3f0:	0800d785 	.word	0x0800d785
 800d3f4:	0800d7f9 	.word	0x0800d7f9
 800d3f8:	0800d86b 	.word	0x0800d86b
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800d3fc:	2108      	movs	r1, #8
 800d3fe:	6878      	ldr	r0, [r7, #4]
 800d400:	f000 fb1c 	bl	800da3c <USBH_Get_DevDesc>
 800d404:	4603      	mov	r3, r0
 800d406:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800d408:	7bbb      	ldrb	r3, [r7, #14]
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	d130      	bne.n	800d470 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	2201      	movs	r2, #1
 800d41c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	7919      	ldrb	r1, [r3, #4]
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800d42e:	687a      	ldr	r2, [r7, #4]
 800d430:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800d432:	b292      	uxth	r2, r2
 800d434:	9202      	str	r2, [sp, #8]
 800d436:	2200      	movs	r2, #0
 800d438:	9201      	str	r2, [sp, #4]
 800d43a:	9300      	str	r3, [sp, #0]
 800d43c:	4603      	mov	r3, r0
 800d43e:	2280      	movs	r2, #128	; 0x80
 800d440:	6878      	ldr	r0, [r7, #4]
 800d442:	f001 f851 	bl	800e4e8 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	7959      	ldrb	r1, [r3, #5]
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800d456:	687a      	ldr	r2, [r7, #4]
 800d458:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800d45a:	b292      	uxth	r2, r2
 800d45c:	9202      	str	r2, [sp, #8]
 800d45e:	2200      	movs	r2, #0
 800d460:	9201      	str	r2, [sp, #4]
 800d462:	9300      	str	r3, [sp, #0]
 800d464:	4603      	mov	r3, r0
 800d466:	2200      	movs	r2, #0
 800d468:	6878      	ldr	r0, [r7, #4]
 800d46a:	f001 f83d 	bl	800e4e8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800d46e:	e234      	b.n	800d8da <USBH_HandleEnum+0x51e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800d470:	7bbb      	ldrb	r3, [r7, #14]
 800d472:	2b03      	cmp	r3, #3
 800d474:	f040 8231 	bne.w	800d8da <USBH_HandleEnum+0x51e>
        USBH_ErrLog("Control error: Get Device Descriptor request failed");
 800d478:	48b9      	ldr	r0, [pc, #740]	; (800d760 <USBH_HandleEnum+0x3a4>)
 800d47a:	f00c fd47 	bl	8019f0c <iprintf>
 800d47e:	48b9      	ldr	r0, [pc, #740]	; (800d764 <USBH_HandleEnum+0x3a8>)
 800d480:	f00c fd44 	bl	8019f0c <iprintf>
 800d484:	200a      	movs	r0, #10
 800d486:	f00c fd59 	bl	8019f3c <putchar>
        phost->device.EnumCnt++;
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800d490:	3301      	adds	r3, #1
 800d492:	b2da      	uxtb	r2, r3
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800d4a0:	2b03      	cmp	r3, #3
 800d4a2:	d909      	bls.n	800d4b8 <USBH_HandleEnum+0xfc>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800d4a4:	48b0      	ldr	r0, [pc, #704]	; (800d768 <USBH_HandleEnum+0x3ac>)
 800d4a6:	f00c fd31 	bl	8019f0c <iprintf>
 800d4aa:	200a      	movs	r0, #10
 800d4ac:	f00c fd46 	bl	8019f3c <putchar>
          phost->gState = HOST_ABORT_STATE;
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	220d      	movs	r2, #13
 800d4b4:	701a      	strb	r2, [r3, #0]
      break;
 800d4b6:	e210      	b.n	800d8da <USBH_HandleEnum+0x51e>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	795b      	ldrb	r3, [r3, #5]
 800d4bc:	4619      	mov	r1, r3
 800d4be:	6878      	ldr	r0, [r7, #4]
 800d4c0:	f001 f862 	bl	800e588 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	791b      	ldrb	r3, [r3, #4]
 800d4c8:	4619      	mov	r1, r3
 800d4ca:	6878      	ldr	r0, [r7, #4]
 800d4cc:	f001 f85c 	bl	800e588 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	2200      	movs	r2, #0
 800d4d4:	701a      	strb	r2, [r3, #0]
      break;
 800d4d6:	e200      	b.n	800d8da <USBH_HandleEnum+0x51e>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800d4d8:	2112      	movs	r1, #18
 800d4da:	6878      	ldr	r0, [r7, #4]
 800d4dc:	f000 faae 	bl	800da3c <USBH_Get_DevDesc>
 800d4e0:	4603      	mov	r3, r0
 800d4e2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800d4e4:	7bbb      	ldrb	r3, [r7, #14]
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d117      	bne.n	800d51a <USBH_HandleEnum+0x15e>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	f8b3 3330 	ldrh.w	r3, [r3, #816]	; 0x330
 800d4f0:	4619      	mov	r1, r3
 800d4f2:	489e      	ldr	r0, [pc, #632]	; (800d76c <USBH_HandleEnum+0x3b0>)
 800d4f4:	f00c fd0a 	bl	8019f0c <iprintf>
 800d4f8:	200a      	movs	r0, #10
 800d4fa:	f00c fd1f 	bl	8019f3c <putchar>
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	f8b3 332e 	ldrh.w	r3, [r3, #814]	; 0x32e
 800d504:	4619      	mov	r1, r3
 800d506:	489a      	ldr	r0, [pc, #616]	; (800d770 <USBH_HandleEnum+0x3b4>)
 800d508:	f00c fd00 	bl	8019f0c <iprintf>
 800d50c:	200a      	movs	r0, #10
 800d50e:	f00c fd15 	bl	8019f3c <putchar>

        phost->EnumState = ENUM_SET_ADDR;
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	2202      	movs	r2, #2
 800d516:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800d518:	e1e1      	b.n	800d8de <USBH_HandleEnum+0x522>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800d51a:	7bbb      	ldrb	r3, [r7, #14]
 800d51c:	2b03      	cmp	r3, #3
 800d51e:	f040 81de 	bne.w	800d8de <USBH_HandleEnum+0x522>
        USBH_ErrLog("Control error: Get Full Device Descriptor request failed");
 800d522:	488f      	ldr	r0, [pc, #572]	; (800d760 <USBH_HandleEnum+0x3a4>)
 800d524:	f00c fcf2 	bl	8019f0c <iprintf>
 800d528:	4892      	ldr	r0, [pc, #584]	; (800d774 <USBH_HandleEnum+0x3b8>)
 800d52a:	f00c fcef 	bl	8019f0c <iprintf>
 800d52e:	200a      	movs	r0, #10
 800d530:	f00c fd04 	bl	8019f3c <putchar>
        phost->device.EnumCnt++;
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800d53a:	3301      	adds	r3, #1
 800d53c:	b2da      	uxtb	r2, r3
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800d54a:	2b03      	cmp	r3, #3
 800d54c:	d909      	bls.n	800d562 <USBH_HandleEnum+0x1a6>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800d54e:	4886      	ldr	r0, [pc, #536]	; (800d768 <USBH_HandleEnum+0x3ac>)
 800d550:	f00c fcdc 	bl	8019f0c <iprintf>
 800d554:	200a      	movs	r0, #10
 800d556:	f00c fcf1 	bl	8019f3c <putchar>
          phost->gState = HOST_ABORT_STATE;
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	220d      	movs	r2, #13
 800d55e:	701a      	strb	r2, [r3, #0]
      break;
 800d560:	e1bd      	b.n	800d8de <USBH_HandleEnum+0x522>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	795b      	ldrb	r3, [r3, #5]
 800d566:	4619      	mov	r1, r3
 800d568:	6878      	ldr	r0, [r7, #4]
 800d56a:	f001 f80d 	bl	800e588 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	791b      	ldrb	r3, [r3, #4]
 800d572:	4619      	mov	r1, r3
 800d574:	6878      	ldr	r0, [r7, #4]
 800d576:	f001 f807 	bl	800e588 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	2200      	movs	r2, #0
 800d57e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	2200      	movs	r2, #0
 800d584:	701a      	strb	r2, [r3, #0]
      break;
 800d586:	e1aa      	b.n	800d8de <USBH_HandleEnum+0x522>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800d588:	2101      	movs	r1, #1
 800d58a:	6878      	ldr	r0, [r7, #4]
 800d58c:	f000 fb02 	bl	800db94 <USBH_SetAddress>
 800d590:	4603      	mov	r3, r0
 800d592:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800d594:	7bbb      	ldrb	r3, [r7, #14]
 800d596:	2b00      	cmp	r3, #0
 800d598:	d13c      	bne.n	800d614 <USBH_HandleEnum+0x258>
      {
        USBH_Delay(2U);
 800d59a:	2002      	movs	r0, #2
 800d59c:	f00b fef6 	bl	801938c <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	2201      	movs	r2, #1
 800d5a4:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	f893 331c 	ldrb.w	r3, [r3, #796]	; 0x31c
 800d5ae:	4619      	mov	r1, r3
 800d5b0:	4871      	ldr	r0, [pc, #452]	; (800d778 <USBH_HandleEnum+0x3bc>)
 800d5b2:	f00c fcab 	bl	8019f0c <iprintf>
 800d5b6:	200a      	movs	r0, #10
 800d5b8:	f00c fcc0 	bl	8019f3c <putchar>
        phost->EnumState = ENUM_GET_CFG_DESC;
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	2203      	movs	r2, #3
 800d5c0:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	7919      	ldrb	r1, [r3, #4]
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800d5d2:	687a      	ldr	r2, [r7, #4]
 800d5d4:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800d5d6:	b292      	uxth	r2, r2
 800d5d8:	9202      	str	r2, [sp, #8]
 800d5da:	2200      	movs	r2, #0
 800d5dc:	9201      	str	r2, [sp, #4]
 800d5de:	9300      	str	r3, [sp, #0]
 800d5e0:	4603      	mov	r3, r0
 800d5e2:	2280      	movs	r2, #128	; 0x80
 800d5e4:	6878      	ldr	r0, [r7, #4]
 800d5e6:	f000 ff7f 	bl	800e4e8 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	7959      	ldrb	r1, [r3, #5]
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800d5fa:	687a      	ldr	r2, [r7, #4]
 800d5fc:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800d5fe:	b292      	uxth	r2, r2
 800d600:	9202      	str	r2, [sp, #8]
 800d602:	2200      	movs	r2, #0
 800d604:	9201      	str	r2, [sp, #4]
 800d606:	9300      	str	r3, [sp, #0]
 800d608:	4603      	mov	r3, r0
 800d60a:	2200      	movs	r2, #0
 800d60c:	6878      	ldr	r0, [r7, #4]
 800d60e:	f000 ff6b 	bl	800e4e8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800d612:	e166      	b.n	800d8e2 <USBH_HandleEnum+0x526>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800d614:	7bbb      	ldrb	r3, [r7, #14]
 800d616:	2b03      	cmp	r3, #3
 800d618:	f040 8163 	bne.w	800d8e2 <USBH_HandleEnum+0x526>
        USBH_ErrLog("Control error: Device Set Address request failed");
 800d61c:	4850      	ldr	r0, [pc, #320]	; (800d760 <USBH_HandleEnum+0x3a4>)
 800d61e:	f00c fc75 	bl	8019f0c <iprintf>
 800d622:	4856      	ldr	r0, [pc, #344]	; (800d77c <USBH_HandleEnum+0x3c0>)
 800d624:	f00c fc72 	bl	8019f0c <iprintf>
 800d628:	200a      	movs	r0, #10
 800d62a:	f00c fc87 	bl	8019f3c <putchar>
        USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800d62e:	484e      	ldr	r0, [pc, #312]	; (800d768 <USBH_HandleEnum+0x3ac>)
 800d630:	f00c fc6c 	bl	8019f0c <iprintf>
 800d634:	200a      	movs	r0, #10
 800d636:	f00c fc81 	bl	8019f3c <putchar>
        phost->gState = HOST_ABORT_STATE;
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	220d      	movs	r2, #13
 800d63e:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	2200      	movs	r2, #0
 800d644:	705a      	strb	r2, [r3, #1]
      break;
 800d646:	e14c      	b.n	800d8e2 <USBH_HandleEnum+0x526>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800d648:	2109      	movs	r1, #9
 800d64a:	6878      	ldr	r0, [r7, #4]
 800d64c:	f000 fa1e 	bl	800da8c <USBH_Get_CfgDesc>
 800d650:	4603      	mov	r3, r0
 800d652:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800d654:	7bbb      	ldrb	r3, [r7, #14]
 800d656:	2b00      	cmp	r3, #0
 800d658:	d103      	bne.n	800d662 <USBH_HandleEnum+0x2a6>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	2204      	movs	r2, #4
 800d65e:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800d660:	e141      	b.n	800d8e6 <USBH_HandleEnum+0x52a>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800d662:	7bbb      	ldrb	r3, [r7, #14]
 800d664:	2b03      	cmp	r3, #3
 800d666:	f040 813e 	bne.w	800d8e6 <USBH_HandleEnum+0x52a>
        USBH_ErrLog("Control error: Get Device configuration descriptor request failed");
 800d66a:	483d      	ldr	r0, [pc, #244]	; (800d760 <USBH_HandleEnum+0x3a4>)
 800d66c:	f00c fc4e 	bl	8019f0c <iprintf>
 800d670:	4843      	ldr	r0, [pc, #268]	; (800d780 <USBH_HandleEnum+0x3c4>)
 800d672:	f00c fc4b 	bl	8019f0c <iprintf>
 800d676:	200a      	movs	r0, #10
 800d678:	f00c fc60 	bl	8019f3c <putchar>
        phost->device.EnumCnt++;
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800d682:	3301      	adds	r3, #1
 800d684:	b2da      	uxtb	r2, r3
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800d692:	2b03      	cmp	r3, #3
 800d694:	d909      	bls.n	800d6aa <USBH_HandleEnum+0x2ee>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800d696:	4834      	ldr	r0, [pc, #208]	; (800d768 <USBH_HandleEnum+0x3ac>)
 800d698:	f00c fc38 	bl	8019f0c <iprintf>
 800d69c:	200a      	movs	r0, #10
 800d69e:	f00c fc4d 	bl	8019f3c <putchar>
          phost->gState = HOST_ABORT_STATE;
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	220d      	movs	r2, #13
 800d6a6:	701a      	strb	r2, [r3, #0]
      break;
 800d6a8:	e11d      	b.n	800d8e6 <USBH_HandleEnum+0x52a>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	795b      	ldrb	r3, [r3, #5]
 800d6ae:	4619      	mov	r1, r3
 800d6b0:	6878      	ldr	r0, [r7, #4]
 800d6b2:	f000 ff69 	bl	800e588 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	791b      	ldrb	r3, [r3, #4]
 800d6ba:	4619      	mov	r1, r3
 800d6bc:	6878      	ldr	r0, [r7, #4]
 800d6be:	f000 ff63 	bl	800e588 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	2200      	movs	r2, #0
 800d6c6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	2200      	movs	r2, #0
 800d6cc:	701a      	strb	r2, [r3, #0]
      break;
 800d6ce:	e10a      	b.n	800d8e6 <USBH_HandleEnum+0x52a>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800d6d6:	4619      	mov	r1, r3
 800d6d8:	6878      	ldr	r0, [r7, #4]
 800d6da:	f000 f9d7 	bl	800da8c <USBH_Get_CfgDesc>
 800d6de:	4603      	mov	r3, r0
 800d6e0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800d6e2:	7bbb      	ldrb	r3, [r7, #14]
 800d6e4:	2b00      	cmp	r3, #0
 800d6e6:	d103      	bne.n	800d6f0 <USBH_HandleEnum+0x334>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	2205      	movs	r2, #5
 800d6ec:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800d6ee:	e0fc      	b.n	800d8ea <USBH_HandleEnum+0x52e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800d6f0:	7bbb      	ldrb	r3, [r7, #14]
 800d6f2:	2b03      	cmp	r3, #3
 800d6f4:	f040 80f9 	bne.w	800d8ea <USBH_HandleEnum+0x52e>
        USBH_ErrLog("Control error: Get Device configuration descriptor request failed");
 800d6f8:	4819      	ldr	r0, [pc, #100]	; (800d760 <USBH_HandleEnum+0x3a4>)
 800d6fa:	f00c fc07 	bl	8019f0c <iprintf>
 800d6fe:	4820      	ldr	r0, [pc, #128]	; (800d780 <USBH_HandleEnum+0x3c4>)
 800d700:	f00c fc04 	bl	8019f0c <iprintf>
 800d704:	200a      	movs	r0, #10
 800d706:	f00c fc19 	bl	8019f3c <putchar>
        phost->device.EnumCnt++;
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800d710:	3301      	adds	r3, #1
 800d712:	b2da      	uxtb	r2, r3
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800d720:	2b03      	cmp	r3, #3
 800d722:	d909      	bls.n	800d738 <USBH_HandleEnum+0x37c>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800d724:	4810      	ldr	r0, [pc, #64]	; (800d768 <USBH_HandleEnum+0x3ac>)
 800d726:	f00c fbf1 	bl	8019f0c <iprintf>
 800d72a:	200a      	movs	r0, #10
 800d72c:	f00c fc06 	bl	8019f3c <putchar>
          phost->gState = HOST_ABORT_STATE;
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	220d      	movs	r2, #13
 800d734:	701a      	strb	r2, [r3, #0]
      break;
 800d736:	e0d8      	b.n	800d8ea <USBH_HandleEnum+0x52e>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	795b      	ldrb	r3, [r3, #5]
 800d73c:	4619      	mov	r1, r3
 800d73e:	6878      	ldr	r0, [r7, #4]
 800d740:	f000 ff22 	bl	800e588 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	791b      	ldrb	r3, [r3, #4]
 800d748:	4619      	mov	r1, r3
 800d74a:	6878      	ldr	r0, [r7, #4]
 800d74c:	f000 ff1c 	bl	800e588 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	2200      	movs	r2, #0
 800d754:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	2200      	movs	r2, #0
 800d75a:	701a      	strb	r2, [r3, #0]
      break;
 800d75c:	e0c5      	b.n	800d8ea <USBH_HandleEnum+0x52e>
 800d75e:	bf00      	nop
 800d760:	0801c2a8 	.word	0x0801c2a8
 800d764:	0801c514 	.word	0x0801c514
 800d768:	0801c548 	.word	0x0801c548
 800d76c:	0801c588 	.word	0x0801c588
 800d770:	0801c594 	.word	0x0801c594
 800d774:	0801c5a0 	.word	0x0801c5a0
 800d778:	0801c5dc 	.word	0x0801c5dc
 800d77c:	0801c5f4 	.word	0x0801c5f4
 800d780:	0801c628 	.word	0x0801c628

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d02a      	beq.n	800d7e4 <USBH_HandleEnum+0x428>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800d79a:	23ff      	movs	r3, #255	; 0xff
 800d79c:	6878      	ldr	r0, [r7, #4]
 800d79e:	f000 f999 	bl	800dad4 <USBH_Get_StringDesc>
 800d7a2:	4603      	mov	r3, r0
 800d7a4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800d7a6:	7bbb      	ldrb	r3, [r7, #14]
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d10d      	bne.n	800d7c8 <USBH_HandleEnum+0x40c>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800d7b2:	4619      	mov	r1, r3
 800d7b4:	4853      	ldr	r0, [pc, #332]	; (800d904 <USBH_HandleEnum+0x548>)
 800d7b6:	f00c fba9 	bl	8019f0c <iprintf>
 800d7ba:	200a      	movs	r0, #10
 800d7bc:	f00c fbbe 	bl	8019f3c <putchar>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	2206      	movs	r2, #6
 800d7c4:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800d7c6:	e092      	b.n	800d8ee <USBH_HandleEnum+0x532>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800d7c8:	7bbb      	ldrb	r3, [r7, #14]
 800d7ca:	2b03      	cmp	r3, #3
 800d7cc:	f040 808f 	bne.w	800d8ee <USBH_HandleEnum+0x532>
          USBH_UsrLog("Manufacturer : N/A");
 800d7d0:	484d      	ldr	r0, [pc, #308]	; (800d908 <USBH_HandleEnum+0x54c>)
 800d7d2:	f00c fb9b 	bl	8019f0c <iprintf>
 800d7d6:	200a      	movs	r0, #10
 800d7d8:	f00c fbb0 	bl	8019f3c <putchar>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	2206      	movs	r2, #6
 800d7e0:	705a      	strb	r2, [r3, #1]
      break;
 800d7e2:	e084      	b.n	800d8ee <USBH_HandleEnum+0x532>
        USBH_UsrLog("Manufacturer : N/A");
 800d7e4:	4848      	ldr	r0, [pc, #288]	; (800d908 <USBH_HandleEnum+0x54c>)
 800d7e6:	f00c fb91 	bl	8019f0c <iprintf>
 800d7ea:	200a      	movs	r0, #10
 800d7ec:	f00c fba6 	bl	8019f3c <putchar>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	2206      	movs	r2, #6
 800d7f4:	705a      	strb	r2, [r3, #1]
      break;
 800d7f6:	e07a      	b.n	800d8ee <USBH_HandleEnum+0x532>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800d7fe:	2b00      	cmp	r3, #0
 800d800:	d029      	beq.n	800d856 <USBH_HandleEnum+0x49a>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800d80e:	23ff      	movs	r3, #255	; 0xff
 800d810:	6878      	ldr	r0, [r7, #4]
 800d812:	f000 f95f 	bl	800dad4 <USBH_Get_StringDesc>
 800d816:	4603      	mov	r3, r0
 800d818:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800d81a:	7bbb      	ldrb	r3, [r7, #14]
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	d10d      	bne.n	800d83c <USBH_HandleEnum+0x480>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800d826:	4619      	mov	r1, r3
 800d828:	4838      	ldr	r0, [pc, #224]	; (800d90c <USBH_HandleEnum+0x550>)
 800d82a:	f00c fb6f 	bl	8019f0c <iprintf>
 800d82e:	200a      	movs	r0, #10
 800d830:	f00c fb84 	bl	8019f3c <putchar>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	2207      	movs	r2, #7
 800d838:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800d83a:	e05a      	b.n	800d8f2 <USBH_HandleEnum+0x536>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800d83c:	7bbb      	ldrb	r3, [r7, #14]
 800d83e:	2b03      	cmp	r3, #3
 800d840:	d157      	bne.n	800d8f2 <USBH_HandleEnum+0x536>
          USBH_UsrLog("Product : N/A");
 800d842:	4833      	ldr	r0, [pc, #204]	; (800d910 <USBH_HandleEnum+0x554>)
 800d844:	f00c fb62 	bl	8019f0c <iprintf>
 800d848:	200a      	movs	r0, #10
 800d84a:	f00c fb77 	bl	8019f3c <putchar>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	2207      	movs	r2, #7
 800d852:	705a      	strb	r2, [r3, #1]
      break;
 800d854:	e04d      	b.n	800d8f2 <USBH_HandleEnum+0x536>
        USBH_UsrLog("Product : N/A");
 800d856:	482e      	ldr	r0, [pc, #184]	; (800d910 <USBH_HandleEnum+0x554>)
 800d858:	f00c fb58 	bl	8019f0c <iprintf>
 800d85c:	200a      	movs	r0, #10
 800d85e:	f00c fb6d 	bl	8019f3c <putchar>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	2207      	movs	r2, #7
 800d866:	705a      	strb	r2, [r3, #1]
      break;
 800d868:	e043      	b.n	800d8f2 <USBH_HandleEnum+0x536>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800d870:	2b00      	cmp	r3, #0
 800d872:	d027      	beq.n	800d8c4 <USBH_HandleEnum+0x508>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800d880:	23ff      	movs	r3, #255	; 0xff
 800d882:	6878      	ldr	r0, [r7, #4]
 800d884:	f000 f926 	bl	800dad4 <USBH_Get_StringDesc>
 800d888:	4603      	mov	r3, r0
 800d88a:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800d88c:	7bbb      	ldrb	r3, [r7, #14]
 800d88e:	2b00      	cmp	r3, #0
 800d890:	d10c      	bne.n	800d8ac <USBH_HandleEnum+0x4f0>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800d898:	4619      	mov	r1, r3
 800d89a:	481e      	ldr	r0, [pc, #120]	; (800d914 <USBH_HandleEnum+0x558>)
 800d89c:	f00c fb36 	bl	8019f0c <iprintf>
 800d8a0:	200a      	movs	r0, #10
 800d8a2:	f00c fb4b 	bl	8019f3c <putchar>
          Status = USBH_OK;
 800d8a6:	2300      	movs	r3, #0
 800d8a8:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800d8aa:	e024      	b.n	800d8f6 <USBH_HandleEnum+0x53a>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800d8ac:	7bbb      	ldrb	r3, [r7, #14]
 800d8ae:	2b03      	cmp	r3, #3
 800d8b0:	d121      	bne.n	800d8f6 <USBH_HandleEnum+0x53a>
          USBH_UsrLog("Serial Number : N/A");
 800d8b2:	4819      	ldr	r0, [pc, #100]	; (800d918 <USBH_HandleEnum+0x55c>)
 800d8b4:	f00c fb2a 	bl	8019f0c <iprintf>
 800d8b8:	200a      	movs	r0, #10
 800d8ba:	f00c fb3f 	bl	8019f3c <putchar>
          Status = USBH_OK;
 800d8be:	2300      	movs	r3, #0
 800d8c0:	73fb      	strb	r3, [r7, #15]
      break;
 800d8c2:	e018      	b.n	800d8f6 <USBH_HandleEnum+0x53a>
        USBH_UsrLog("Serial Number : N/A");
 800d8c4:	4814      	ldr	r0, [pc, #80]	; (800d918 <USBH_HandleEnum+0x55c>)
 800d8c6:	f00c fb21 	bl	8019f0c <iprintf>
 800d8ca:	200a      	movs	r0, #10
 800d8cc:	f00c fb36 	bl	8019f3c <putchar>
        Status = USBH_OK;
 800d8d0:	2300      	movs	r3, #0
 800d8d2:	73fb      	strb	r3, [r7, #15]
      break;
 800d8d4:	e00f      	b.n	800d8f6 <USBH_HandleEnum+0x53a>

    default:
      break;
 800d8d6:	bf00      	nop
 800d8d8:	e00e      	b.n	800d8f8 <USBH_HandleEnum+0x53c>
      break;
 800d8da:	bf00      	nop
 800d8dc:	e00c      	b.n	800d8f8 <USBH_HandleEnum+0x53c>
      break;
 800d8de:	bf00      	nop
 800d8e0:	e00a      	b.n	800d8f8 <USBH_HandleEnum+0x53c>
      break;
 800d8e2:	bf00      	nop
 800d8e4:	e008      	b.n	800d8f8 <USBH_HandleEnum+0x53c>
      break;
 800d8e6:	bf00      	nop
 800d8e8:	e006      	b.n	800d8f8 <USBH_HandleEnum+0x53c>
      break;
 800d8ea:	bf00      	nop
 800d8ec:	e004      	b.n	800d8f8 <USBH_HandleEnum+0x53c>
      break;
 800d8ee:	bf00      	nop
 800d8f0:	e002      	b.n	800d8f8 <USBH_HandleEnum+0x53c>
      break;
 800d8f2:	bf00      	nop
 800d8f4:	e000      	b.n	800d8f8 <USBH_HandleEnum+0x53c>
      break;
 800d8f6:	bf00      	nop
  }
  return Status;
 800d8f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8fa:	4618      	mov	r0, r3
 800d8fc:	3710      	adds	r7, #16
 800d8fe:	46bd      	mov	sp, r7
 800d900:	bd80      	pop	{r7, pc}
 800d902:	bf00      	nop
 800d904:	0801c66c 	.word	0x0801c66c
 800d908:	0801c680 	.word	0x0801c680
 800d90c:	0801c694 	.word	0x0801c694
 800d910:	0801c6a4 	.word	0x0801c6a4
 800d914:	0801c6b4 	.word	0x0801c6b4
 800d918:	0801c6c8 	.word	0x0801c6c8

0800d91c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800d91c:	b480      	push	{r7}
 800d91e:	b083      	sub	sp, #12
 800d920:	af00      	add	r7, sp, #0
 800d922:	6078      	str	r0, [r7, #4]
 800d924:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	683a      	ldr	r2, [r7, #0]
 800d92a:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800d92e:	bf00      	nop
 800d930:	370c      	adds	r7, #12
 800d932:	46bd      	mov	sp, r7
 800d934:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d938:	4770      	bx	lr

0800d93a <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800d93a:	b580      	push	{r7, lr}
 800d93c:	b082      	sub	sp, #8
 800d93e:	af00      	add	r7, sp, #0
 800d940:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800d948:	1c5a      	adds	r2, r3, #1
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800d950:	6878      	ldr	r0, [r7, #4]
 800d952:	f000 f804 	bl	800d95e <USBH_HandleSof>
}
 800d956:	bf00      	nop
 800d958:	3708      	adds	r7, #8
 800d95a:	46bd      	mov	sp, r7
 800d95c:	bd80      	pop	{r7, pc}

0800d95e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800d95e:	b580      	push	{r7, lr}
 800d960:	b082      	sub	sp, #8
 800d962:	af00      	add	r7, sp, #0
 800d964:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	781b      	ldrb	r3, [r3, #0]
 800d96a:	b2db      	uxtb	r3, r3
 800d96c:	2b0b      	cmp	r3, #11
 800d96e:	d10a      	bne.n	800d986 <USBH_HandleSof+0x28>
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d976:	2b00      	cmp	r3, #0
 800d978:	d005      	beq.n	800d986 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d980:	699b      	ldr	r3, [r3, #24]
 800d982:	6878      	ldr	r0, [r7, #4]
 800d984:	4798      	blx	r3
  }
}
 800d986:	bf00      	nop
 800d988:	3708      	adds	r7, #8
 800d98a:	46bd      	mov	sp, r7
 800d98c:	bd80      	pop	{r7, pc}

0800d98e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800d98e:	b480      	push	{r7}
 800d990:	b083      	sub	sp, #12
 800d992:	af00      	add	r7, sp, #0
 800d994:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	2201      	movs	r2, #1
 800d99a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 800d99e:	bf00      	nop
}
 800d9a0:	370c      	adds	r7, #12
 800d9a2:	46bd      	mov	sp, r7
 800d9a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9a8:	4770      	bx	lr

0800d9aa <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800d9aa:	b480      	push	{r7}
 800d9ac:	b083      	sub	sp, #12
 800d9ae:	af00      	add	r7, sp, #0
 800d9b0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	2200      	movs	r2, #0
 800d9b6:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800d9ba:	bf00      	nop
}
 800d9bc:	370c      	adds	r7, #12
 800d9be:	46bd      	mov	sp, r7
 800d9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9c4:	4770      	bx	lr

0800d9c6 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800d9c6:	b480      	push	{r7}
 800d9c8:	b083      	sub	sp, #12
 800d9ca:	af00      	add	r7, sp, #0
 800d9cc:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	2201      	movs	r2, #1
 800d9d2:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	2200      	movs	r2, #0
 800d9da:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	2200      	movs	r2, #0
 800d9e2:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800d9e6:	2300      	movs	r3, #0
}
 800d9e8:	4618      	mov	r0, r3
 800d9ea:	370c      	adds	r7, #12
 800d9ec:	46bd      	mov	sp, r7
 800d9ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9f2:	4770      	bx	lr

0800d9f4 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800d9f4:	b580      	push	{r7, lr}
 800d9f6:	b082      	sub	sp, #8
 800d9f8:	af00      	add	r7, sp, #0
 800d9fa:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	2201      	movs	r2, #1
 800da00:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	2200      	movs	r2, #0
 800da08:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	2200      	movs	r2, #0
 800da10:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 800da14:	6878      	ldr	r0, [r7, #4]
 800da16:	f00b fb40 	bl	801909a <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	791b      	ldrb	r3, [r3, #4]
 800da1e:	4619      	mov	r1, r3
 800da20:	6878      	ldr	r0, [r7, #4]
 800da22:	f000 fdb1 	bl	800e588 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	795b      	ldrb	r3, [r3, #5]
 800da2a:	4619      	mov	r1, r3
 800da2c:	6878      	ldr	r0, [r7, #4]
 800da2e:	f000 fdab 	bl	800e588 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800da32:	2300      	movs	r3, #0
}
 800da34:	4618      	mov	r0, r3
 800da36:	3708      	adds	r7, #8
 800da38:	46bd      	mov	sp, r7
 800da3a:	bd80      	pop	{r7, pc}

0800da3c <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800da3c:	b580      	push	{r7, lr}
 800da3e:	b086      	sub	sp, #24
 800da40:	af02      	add	r7, sp, #8
 800da42:	6078      	str	r0, [r7, #4]
 800da44:	460b      	mov	r3, r1
 800da46:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800da4e:	78fb      	ldrb	r3, [r7, #3]
 800da50:	b29b      	uxth	r3, r3
 800da52:	9300      	str	r3, [sp, #0]
 800da54:	4613      	mov	r3, r2
 800da56:	f44f 7280 	mov.w	r2, #256	; 0x100
 800da5a:	2100      	movs	r1, #0
 800da5c:	6878      	ldr	r0, [r7, #4]
 800da5e:	f000 f864 	bl	800db2a <USBH_GetDescriptor>
 800da62:	4603      	mov	r3, r0
 800da64:	73fb      	strb	r3, [r7, #15]
 800da66:	7bfb      	ldrb	r3, [r7, #15]
 800da68:	2b00      	cmp	r3, #0
 800da6a:	d10a      	bne.n	800da82 <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	f203 3026 	addw	r0, r3, #806	; 0x326
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800da78:	78fa      	ldrb	r2, [r7, #3]
 800da7a:	b292      	uxth	r2, r2
 800da7c:	4619      	mov	r1, r3
 800da7e:	f000 f918 	bl	800dcb2 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800da82:	7bfb      	ldrb	r3, [r7, #15]
}
 800da84:	4618      	mov	r0, r3
 800da86:	3710      	adds	r7, #16
 800da88:	46bd      	mov	sp, r7
 800da8a:	bd80      	pop	{r7, pc}

0800da8c <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800da8c:	b580      	push	{r7, lr}
 800da8e:	b086      	sub	sp, #24
 800da90:	af02      	add	r7, sp, #8
 800da92:	6078      	str	r0, [r7, #4]
 800da94:	460b      	mov	r3, r1
 800da96:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	331c      	adds	r3, #28
 800da9c:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800da9e:	887b      	ldrh	r3, [r7, #2]
 800daa0:	9300      	str	r3, [sp, #0]
 800daa2:	68fb      	ldr	r3, [r7, #12]
 800daa4:	f44f 7200 	mov.w	r2, #512	; 0x200
 800daa8:	2100      	movs	r1, #0
 800daaa:	6878      	ldr	r0, [r7, #4]
 800daac:	f000 f83d 	bl	800db2a <USBH_GetDescriptor>
 800dab0:	4603      	mov	r3, r0
 800dab2:	72fb      	strb	r3, [r7, #11]
 800dab4:	7afb      	ldrb	r3, [r7, #11]
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	d107      	bne.n	800daca <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800dac0:	887a      	ldrh	r2, [r7, #2]
 800dac2:	68f9      	ldr	r1, [r7, #12]
 800dac4:	4618      	mov	r0, r3
 800dac6:	f000 f964 	bl	800dd92 <USBH_ParseCfgDesc>
  }

  return status;
 800daca:	7afb      	ldrb	r3, [r7, #11]
}
 800dacc:	4618      	mov	r0, r3
 800dace:	3710      	adds	r7, #16
 800dad0:	46bd      	mov	sp, r7
 800dad2:	bd80      	pop	{r7, pc}

0800dad4 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800dad4:	b580      	push	{r7, lr}
 800dad6:	b088      	sub	sp, #32
 800dad8:	af02      	add	r7, sp, #8
 800dada:	60f8      	str	r0, [r7, #12]
 800dadc:	607a      	str	r2, [r7, #4]
 800dade:	461a      	mov	r2, r3
 800dae0:	460b      	mov	r3, r1
 800dae2:	72fb      	strb	r3, [r7, #11]
 800dae4:	4613      	mov	r3, r2
 800dae6:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 800dae8:	7afb      	ldrb	r3, [r7, #11]
 800daea:	b29b      	uxth	r3, r3
 800daec:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800daf0:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 800daf2:	68fb      	ldr	r3, [r7, #12]
 800daf4:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800daf8:	893b      	ldrh	r3, [r7, #8]
 800dafa:	9300      	str	r3, [sp, #0]
 800dafc:	460b      	mov	r3, r1
 800dafe:	2100      	movs	r1, #0
 800db00:	68f8      	ldr	r0, [r7, #12]
 800db02:	f000 f812 	bl	800db2a <USBH_GetDescriptor>
 800db06:	4603      	mov	r3, r0
 800db08:	75fb      	strb	r3, [r7, #23]
 800db0a:	7dfb      	ldrb	r3, [r7, #23]
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	d107      	bne.n	800db20 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800db10:	68fb      	ldr	r3, [r7, #12]
 800db12:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800db16:	893a      	ldrh	r2, [r7, #8]
 800db18:	6879      	ldr	r1, [r7, #4]
 800db1a:	4618      	mov	r0, r3
 800db1c:	f000 fa37 	bl	800df8e <USBH_ParseStringDesc>
  }

  return status;
 800db20:	7dfb      	ldrb	r3, [r7, #23]
}
 800db22:	4618      	mov	r0, r3
 800db24:	3718      	adds	r7, #24
 800db26:	46bd      	mov	sp, r7
 800db28:	bd80      	pop	{r7, pc}

0800db2a <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800db2a:	b580      	push	{r7, lr}
 800db2c:	b084      	sub	sp, #16
 800db2e:	af00      	add	r7, sp, #0
 800db30:	60f8      	str	r0, [r7, #12]
 800db32:	607b      	str	r3, [r7, #4]
 800db34:	460b      	mov	r3, r1
 800db36:	72fb      	strb	r3, [r7, #11]
 800db38:	4613      	mov	r3, r2
 800db3a:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800db3c:	68fb      	ldr	r3, [r7, #12]
 800db3e:	789b      	ldrb	r3, [r3, #2]
 800db40:	2b01      	cmp	r3, #1
 800db42:	d11c      	bne.n	800db7e <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800db44:	7afb      	ldrb	r3, [r7, #11]
 800db46:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800db4a:	b2da      	uxtb	r2, r3
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800db50:	68fb      	ldr	r3, [r7, #12]
 800db52:	2206      	movs	r2, #6
 800db54:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800db56:	68fb      	ldr	r3, [r7, #12]
 800db58:	893a      	ldrh	r2, [r7, #8]
 800db5a:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800db5c:	893b      	ldrh	r3, [r7, #8]
 800db5e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800db62:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800db66:	d104      	bne.n	800db72 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800db68:	68fb      	ldr	r3, [r7, #12]
 800db6a:	f240 4209 	movw	r2, #1033	; 0x409
 800db6e:	829a      	strh	r2, [r3, #20]
 800db70:	e002      	b.n	800db78 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800db72:	68fb      	ldr	r3, [r7, #12]
 800db74:	2200      	movs	r2, #0
 800db76:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800db78:	68fb      	ldr	r3, [r7, #12]
 800db7a:	8b3a      	ldrh	r2, [r7, #24]
 800db7c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800db7e:	8b3b      	ldrh	r3, [r7, #24]
 800db80:	461a      	mov	r2, r3
 800db82:	6879      	ldr	r1, [r7, #4]
 800db84:	68f8      	ldr	r0, [r7, #12]
 800db86:	f000 fa50 	bl	800e02a <USBH_CtlReq>
 800db8a:	4603      	mov	r3, r0
}
 800db8c:	4618      	mov	r0, r3
 800db8e:	3710      	adds	r7, #16
 800db90:	46bd      	mov	sp, r7
 800db92:	bd80      	pop	{r7, pc}

0800db94 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800db94:	b580      	push	{r7, lr}
 800db96:	b082      	sub	sp, #8
 800db98:	af00      	add	r7, sp, #0
 800db9a:	6078      	str	r0, [r7, #4]
 800db9c:	460b      	mov	r3, r1
 800db9e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	789b      	ldrb	r3, [r3, #2]
 800dba4:	2b01      	cmp	r3, #1
 800dba6:	d10f      	bne.n	800dbc8 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	2200      	movs	r2, #0
 800dbac:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	2205      	movs	r2, #5
 800dbb2:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800dbb4:	78fb      	ldrb	r3, [r7, #3]
 800dbb6:	b29a      	uxth	r2, r3
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	2200      	movs	r2, #0
 800dbc0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	2200      	movs	r2, #0
 800dbc6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800dbc8:	2200      	movs	r2, #0
 800dbca:	2100      	movs	r1, #0
 800dbcc:	6878      	ldr	r0, [r7, #4]
 800dbce:	f000 fa2c 	bl	800e02a <USBH_CtlReq>
 800dbd2:	4603      	mov	r3, r0
}
 800dbd4:	4618      	mov	r0, r3
 800dbd6:	3708      	adds	r7, #8
 800dbd8:	46bd      	mov	sp, r7
 800dbda:	bd80      	pop	{r7, pc}

0800dbdc <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800dbdc:	b580      	push	{r7, lr}
 800dbde:	b082      	sub	sp, #8
 800dbe0:	af00      	add	r7, sp, #0
 800dbe2:	6078      	str	r0, [r7, #4]
 800dbe4:	460b      	mov	r3, r1
 800dbe6:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	789b      	ldrb	r3, [r3, #2]
 800dbec:	2b01      	cmp	r3, #1
 800dbee:	d10e      	bne.n	800dc0e <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	2200      	movs	r2, #0
 800dbf4:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	2209      	movs	r2, #9
 800dbfa:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	887a      	ldrh	r2, [r7, #2]
 800dc00:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	2200      	movs	r2, #0
 800dc06:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	2200      	movs	r2, #0
 800dc0c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800dc0e:	2200      	movs	r2, #0
 800dc10:	2100      	movs	r1, #0
 800dc12:	6878      	ldr	r0, [r7, #4]
 800dc14:	f000 fa09 	bl	800e02a <USBH_CtlReq>
 800dc18:	4603      	mov	r3, r0
}
 800dc1a:	4618      	mov	r0, r3
 800dc1c:	3708      	adds	r7, #8
 800dc1e:	46bd      	mov	sp, r7
 800dc20:	bd80      	pop	{r7, pc}

0800dc22 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800dc22:	b580      	push	{r7, lr}
 800dc24:	b082      	sub	sp, #8
 800dc26:	af00      	add	r7, sp, #0
 800dc28:	6078      	str	r0, [r7, #4]
 800dc2a:	460b      	mov	r3, r1
 800dc2c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	789b      	ldrb	r3, [r3, #2]
 800dc32:	2b01      	cmp	r3, #1
 800dc34:	d10f      	bne.n	800dc56 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	2200      	movs	r2, #0
 800dc3a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	2203      	movs	r2, #3
 800dc40:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800dc42:	78fb      	ldrb	r3, [r7, #3]
 800dc44:	b29a      	uxth	r2, r3
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	2200      	movs	r2, #0
 800dc4e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	2200      	movs	r2, #0
 800dc54:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800dc56:	2200      	movs	r2, #0
 800dc58:	2100      	movs	r1, #0
 800dc5a:	6878      	ldr	r0, [r7, #4]
 800dc5c:	f000 f9e5 	bl	800e02a <USBH_CtlReq>
 800dc60:	4603      	mov	r3, r0
}
 800dc62:	4618      	mov	r0, r3
 800dc64:	3708      	adds	r7, #8
 800dc66:	46bd      	mov	sp, r7
 800dc68:	bd80      	pop	{r7, pc}

0800dc6a <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800dc6a:	b580      	push	{r7, lr}
 800dc6c:	b082      	sub	sp, #8
 800dc6e:	af00      	add	r7, sp, #0
 800dc70:	6078      	str	r0, [r7, #4]
 800dc72:	460b      	mov	r3, r1
 800dc74:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	789b      	ldrb	r3, [r3, #2]
 800dc7a:	2b01      	cmp	r3, #1
 800dc7c:	d10f      	bne.n	800dc9e <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	2202      	movs	r2, #2
 800dc82:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	2201      	movs	r2, #1
 800dc88:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	2200      	movs	r2, #0
 800dc8e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800dc90:	78fb      	ldrb	r3, [r7, #3]
 800dc92:	b29a      	uxth	r2, r3
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	2200      	movs	r2, #0
 800dc9c:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800dc9e:	2200      	movs	r2, #0
 800dca0:	2100      	movs	r1, #0
 800dca2:	6878      	ldr	r0, [r7, #4]
 800dca4:	f000 f9c1 	bl	800e02a <USBH_CtlReq>
 800dca8:	4603      	mov	r3, r0
}
 800dcaa:	4618      	mov	r0, r3
 800dcac:	3708      	adds	r7, #8
 800dcae:	46bd      	mov	sp, r7
 800dcb0:	bd80      	pop	{r7, pc}

0800dcb2 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800dcb2:	b480      	push	{r7}
 800dcb4:	b085      	sub	sp, #20
 800dcb6:	af00      	add	r7, sp, #0
 800dcb8:	60f8      	str	r0, [r7, #12]
 800dcba:	60b9      	str	r1, [r7, #8]
 800dcbc:	4613      	mov	r3, r2
 800dcbe:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800dcc0:	68bb      	ldr	r3, [r7, #8]
 800dcc2:	781a      	ldrb	r2, [r3, #0]
 800dcc4:	68fb      	ldr	r3, [r7, #12]
 800dcc6:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800dcc8:	68bb      	ldr	r3, [r7, #8]
 800dcca:	785a      	ldrb	r2, [r3, #1]
 800dccc:	68fb      	ldr	r3, [r7, #12]
 800dcce:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800dcd0:	68bb      	ldr	r3, [r7, #8]
 800dcd2:	3302      	adds	r3, #2
 800dcd4:	781b      	ldrb	r3, [r3, #0]
 800dcd6:	b29a      	uxth	r2, r3
 800dcd8:	68bb      	ldr	r3, [r7, #8]
 800dcda:	3303      	adds	r3, #3
 800dcdc:	781b      	ldrb	r3, [r3, #0]
 800dcde:	b29b      	uxth	r3, r3
 800dce0:	021b      	lsls	r3, r3, #8
 800dce2:	b29b      	uxth	r3, r3
 800dce4:	4313      	orrs	r3, r2
 800dce6:	b29a      	uxth	r2, r3
 800dce8:	68fb      	ldr	r3, [r7, #12]
 800dcea:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800dcec:	68bb      	ldr	r3, [r7, #8]
 800dcee:	791a      	ldrb	r2, [r3, #4]
 800dcf0:	68fb      	ldr	r3, [r7, #12]
 800dcf2:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800dcf4:	68bb      	ldr	r3, [r7, #8]
 800dcf6:	795a      	ldrb	r2, [r3, #5]
 800dcf8:	68fb      	ldr	r3, [r7, #12]
 800dcfa:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800dcfc:	68bb      	ldr	r3, [r7, #8]
 800dcfe:	799a      	ldrb	r2, [r3, #6]
 800dd00:	68fb      	ldr	r3, [r7, #12]
 800dd02:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800dd04:	68bb      	ldr	r3, [r7, #8]
 800dd06:	79da      	ldrb	r2, [r3, #7]
 800dd08:	68fb      	ldr	r3, [r7, #12]
 800dd0a:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800dd0c:	88fb      	ldrh	r3, [r7, #6]
 800dd0e:	2b08      	cmp	r3, #8
 800dd10:	d939      	bls.n	800dd86 <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800dd12:	68bb      	ldr	r3, [r7, #8]
 800dd14:	3308      	adds	r3, #8
 800dd16:	781b      	ldrb	r3, [r3, #0]
 800dd18:	b29a      	uxth	r2, r3
 800dd1a:	68bb      	ldr	r3, [r7, #8]
 800dd1c:	3309      	adds	r3, #9
 800dd1e:	781b      	ldrb	r3, [r3, #0]
 800dd20:	b29b      	uxth	r3, r3
 800dd22:	021b      	lsls	r3, r3, #8
 800dd24:	b29b      	uxth	r3, r3
 800dd26:	4313      	orrs	r3, r2
 800dd28:	b29a      	uxth	r2, r3
 800dd2a:	68fb      	ldr	r3, [r7, #12]
 800dd2c:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800dd2e:	68bb      	ldr	r3, [r7, #8]
 800dd30:	330a      	adds	r3, #10
 800dd32:	781b      	ldrb	r3, [r3, #0]
 800dd34:	b29a      	uxth	r2, r3
 800dd36:	68bb      	ldr	r3, [r7, #8]
 800dd38:	330b      	adds	r3, #11
 800dd3a:	781b      	ldrb	r3, [r3, #0]
 800dd3c:	b29b      	uxth	r3, r3
 800dd3e:	021b      	lsls	r3, r3, #8
 800dd40:	b29b      	uxth	r3, r3
 800dd42:	4313      	orrs	r3, r2
 800dd44:	b29a      	uxth	r2, r3
 800dd46:	68fb      	ldr	r3, [r7, #12]
 800dd48:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800dd4a:	68bb      	ldr	r3, [r7, #8]
 800dd4c:	330c      	adds	r3, #12
 800dd4e:	781b      	ldrb	r3, [r3, #0]
 800dd50:	b29a      	uxth	r2, r3
 800dd52:	68bb      	ldr	r3, [r7, #8]
 800dd54:	330d      	adds	r3, #13
 800dd56:	781b      	ldrb	r3, [r3, #0]
 800dd58:	b29b      	uxth	r3, r3
 800dd5a:	021b      	lsls	r3, r3, #8
 800dd5c:	b29b      	uxth	r3, r3
 800dd5e:	4313      	orrs	r3, r2
 800dd60:	b29a      	uxth	r2, r3
 800dd62:	68fb      	ldr	r3, [r7, #12]
 800dd64:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800dd66:	68bb      	ldr	r3, [r7, #8]
 800dd68:	7b9a      	ldrb	r2, [r3, #14]
 800dd6a:	68fb      	ldr	r3, [r7, #12]
 800dd6c:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800dd6e:	68bb      	ldr	r3, [r7, #8]
 800dd70:	7bda      	ldrb	r2, [r3, #15]
 800dd72:	68fb      	ldr	r3, [r7, #12]
 800dd74:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800dd76:	68bb      	ldr	r3, [r7, #8]
 800dd78:	7c1a      	ldrb	r2, [r3, #16]
 800dd7a:	68fb      	ldr	r3, [r7, #12]
 800dd7c:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800dd7e:	68bb      	ldr	r3, [r7, #8]
 800dd80:	7c5a      	ldrb	r2, [r3, #17]
 800dd82:	68fb      	ldr	r3, [r7, #12]
 800dd84:	745a      	strb	r2, [r3, #17]
  }
}
 800dd86:	bf00      	nop
 800dd88:	3714      	adds	r7, #20
 800dd8a:	46bd      	mov	sp, r7
 800dd8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd90:	4770      	bx	lr

0800dd92 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 800dd92:	b580      	push	{r7, lr}
 800dd94:	b08a      	sub	sp, #40	; 0x28
 800dd96:	af00      	add	r7, sp, #0
 800dd98:	60f8      	str	r0, [r7, #12]
 800dd9a:	60b9      	str	r1, [r7, #8]
 800dd9c:	4613      	mov	r3, r2
 800dd9e:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800dda0:	68bb      	ldr	r3, [r7, #8]
 800dda2:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800dda4:	2300      	movs	r3, #0
 800dda6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800ddaa:	2300      	movs	r3, #0
 800ddac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800ddb0:	68bb      	ldr	r3, [r7, #8]
 800ddb2:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800ddb4:	68bb      	ldr	r3, [r7, #8]
 800ddb6:	781a      	ldrb	r2, [r3, #0]
 800ddb8:	68fb      	ldr	r3, [r7, #12]
 800ddba:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800ddbc:	68bb      	ldr	r3, [r7, #8]
 800ddbe:	785a      	ldrb	r2, [r3, #1]
 800ddc0:	68fb      	ldr	r3, [r7, #12]
 800ddc2:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 800ddc4:	68bb      	ldr	r3, [r7, #8]
 800ddc6:	3302      	adds	r3, #2
 800ddc8:	781b      	ldrb	r3, [r3, #0]
 800ddca:	b29a      	uxth	r2, r3
 800ddcc:	68bb      	ldr	r3, [r7, #8]
 800ddce:	3303      	adds	r3, #3
 800ddd0:	781b      	ldrb	r3, [r3, #0]
 800ddd2:	b29b      	uxth	r3, r3
 800ddd4:	021b      	lsls	r3, r3, #8
 800ddd6:	b29b      	uxth	r3, r3
 800ddd8:	4313      	orrs	r3, r2
 800ddda:	b29a      	uxth	r2, r3
 800dddc:	68fb      	ldr	r3, [r7, #12]
 800ddde:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800dde0:	68bb      	ldr	r3, [r7, #8]
 800dde2:	791a      	ldrb	r2, [r3, #4]
 800dde4:	68fb      	ldr	r3, [r7, #12]
 800dde6:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800dde8:	68bb      	ldr	r3, [r7, #8]
 800ddea:	795a      	ldrb	r2, [r3, #5]
 800ddec:	68fb      	ldr	r3, [r7, #12]
 800ddee:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800ddf0:	68bb      	ldr	r3, [r7, #8]
 800ddf2:	799a      	ldrb	r2, [r3, #6]
 800ddf4:	68fb      	ldr	r3, [r7, #12]
 800ddf6:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800ddf8:	68bb      	ldr	r3, [r7, #8]
 800ddfa:	79da      	ldrb	r2, [r3, #7]
 800ddfc:	68fb      	ldr	r3, [r7, #12]
 800ddfe:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800de00:	68bb      	ldr	r3, [r7, #8]
 800de02:	7a1a      	ldrb	r2, [r3, #8]
 800de04:	68fb      	ldr	r3, [r7, #12]
 800de06:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800de08:	88fb      	ldrh	r3, [r7, #6]
 800de0a:	2b09      	cmp	r3, #9
 800de0c:	d95f      	bls.n	800dece <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800de0e:	2309      	movs	r3, #9
 800de10:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800de12:	2300      	movs	r3, #0
 800de14:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800de16:	e051      	b.n	800debc <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800de18:	f107 0316 	add.w	r3, r7, #22
 800de1c:	4619      	mov	r1, r3
 800de1e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800de20:	f000 f8e8 	bl	800dff4 <USBH_GetNextDesc>
 800de24:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800de26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de28:	785b      	ldrb	r3, [r3, #1]
 800de2a:	2b04      	cmp	r3, #4
 800de2c:	d146      	bne.n	800debc <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800de2e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800de32:	221a      	movs	r2, #26
 800de34:	fb02 f303 	mul.w	r3, r2, r3
 800de38:	3308      	adds	r3, #8
 800de3a:	68fa      	ldr	r2, [r7, #12]
 800de3c:	4413      	add	r3, r2
 800de3e:	3302      	adds	r3, #2
 800de40:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800de42:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800de44:	69f8      	ldr	r0, [r7, #28]
 800de46:	f000 f846 	bl	800ded6 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800de4a:	2300      	movs	r3, #0
 800de4c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800de50:	2300      	movs	r3, #0
 800de52:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800de54:	e022      	b.n	800de9c <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800de56:	f107 0316 	add.w	r3, r7, #22
 800de5a:	4619      	mov	r1, r3
 800de5c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800de5e:	f000 f8c9 	bl	800dff4 <USBH_GetNextDesc>
 800de62:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800de64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de66:	785b      	ldrb	r3, [r3, #1]
 800de68:	2b05      	cmp	r3, #5
 800de6a:	d117      	bne.n	800de9c <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800de6c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800de70:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800de74:	3201      	adds	r2, #1
 800de76:	00d2      	lsls	r2, r2, #3
 800de78:	211a      	movs	r1, #26
 800de7a:	fb01 f303 	mul.w	r3, r1, r3
 800de7e:	4413      	add	r3, r2
 800de80:	3308      	adds	r3, #8
 800de82:	68fa      	ldr	r2, [r7, #12]
 800de84:	4413      	add	r3, r2
 800de86:	3304      	adds	r3, #4
 800de88:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 800de8a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800de8c:	69b8      	ldr	r0, [r7, #24]
 800de8e:	f000 f851 	bl	800df34 <USBH_ParseEPDesc>
            ep_ix++;
 800de92:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800de96:	3301      	adds	r3, #1
 800de98:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800de9c:	69fb      	ldr	r3, [r7, #28]
 800de9e:	791b      	ldrb	r3, [r3, #4]
 800dea0:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800dea4:	429a      	cmp	r2, r3
 800dea6:	d204      	bcs.n	800deb2 <USBH_ParseCfgDesc+0x120>
 800dea8:	68fb      	ldr	r3, [r7, #12]
 800deaa:	885a      	ldrh	r2, [r3, #2]
 800deac:	8afb      	ldrh	r3, [r7, #22]
 800deae:	429a      	cmp	r2, r3
 800deb0:	d8d1      	bhi.n	800de56 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800deb2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800deb6:	3301      	adds	r3, #1
 800deb8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800debc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800dec0:	2b01      	cmp	r3, #1
 800dec2:	d804      	bhi.n	800dece <USBH_ParseCfgDesc+0x13c>
 800dec4:	68fb      	ldr	r3, [r7, #12]
 800dec6:	885a      	ldrh	r2, [r3, #2]
 800dec8:	8afb      	ldrh	r3, [r7, #22]
 800deca:	429a      	cmp	r2, r3
 800decc:	d8a4      	bhi.n	800de18 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800dece:	bf00      	nop
 800ded0:	3728      	adds	r7, #40	; 0x28
 800ded2:	46bd      	mov	sp, r7
 800ded4:	bd80      	pop	{r7, pc}

0800ded6 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800ded6:	b480      	push	{r7}
 800ded8:	b083      	sub	sp, #12
 800deda:	af00      	add	r7, sp, #0
 800dedc:	6078      	str	r0, [r7, #4]
 800dede:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800dee0:	683b      	ldr	r3, [r7, #0]
 800dee2:	781a      	ldrb	r2, [r3, #0]
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800dee8:	683b      	ldr	r3, [r7, #0]
 800deea:	785a      	ldrb	r2, [r3, #1]
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800def0:	683b      	ldr	r3, [r7, #0]
 800def2:	789a      	ldrb	r2, [r3, #2]
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800def8:	683b      	ldr	r3, [r7, #0]
 800defa:	78da      	ldrb	r2, [r3, #3]
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800df00:	683b      	ldr	r3, [r7, #0]
 800df02:	791a      	ldrb	r2, [r3, #4]
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800df08:	683b      	ldr	r3, [r7, #0]
 800df0a:	795a      	ldrb	r2, [r3, #5]
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800df10:	683b      	ldr	r3, [r7, #0]
 800df12:	799a      	ldrb	r2, [r3, #6]
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800df18:	683b      	ldr	r3, [r7, #0]
 800df1a:	79da      	ldrb	r2, [r3, #7]
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800df20:	683b      	ldr	r3, [r7, #0]
 800df22:	7a1a      	ldrb	r2, [r3, #8]
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	721a      	strb	r2, [r3, #8]
}
 800df28:	bf00      	nop
 800df2a:	370c      	adds	r7, #12
 800df2c:	46bd      	mov	sp, r7
 800df2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df32:	4770      	bx	lr

0800df34 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 800df34:	b480      	push	{r7}
 800df36:	b083      	sub	sp, #12
 800df38:	af00      	add	r7, sp, #0
 800df3a:	6078      	str	r0, [r7, #4]
 800df3c:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800df3e:	683b      	ldr	r3, [r7, #0]
 800df40:	781a      	ldrb	r2, [r3, #0]
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800df46:	683b      	ldr	r3, [r7, #0]
 800df48:	785a      	ldrb	r2, [r3, #1]
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800df4e:	683b      	ldr	r3, [r7, #0]
 800df50:	789a      	ldrb	r2, [r3, #2]
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800df56:	683b      	ldr	r3, [r7, #0]
 800df58:	78da      	ldrb	r2, [r3, #3]
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800df5e:	683b      	ldr	r3, [r7, #0]
 800df60:	3304      	adds	r3, #4
 800df62:	781b      	ldrb	r3, [r3, #0]
 800df64:	b29a      	uxth	r2, r3
 800df66:	683b      	ldr	r3, [r7, #0]
 800df68:	3305      	adds	r3, #5
 800df6a:	781b      	ldrb	r3, [r3, #0]
 800df6c:	b29b      	uxth	r3, r3
 800df6e:	021b      	lsls	r3, r3, #8
 800df70:	b29b      	uxth	r3, r3
 800df72:	4313      	orrs	r3, r2
 800df74:	b29a      	uxth	r2, r3
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800df7a:	683b      	ldr	r3, [r7, #0]
 800df7c:	799a      	ldrb	r2, [r3, #6]
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	719a      	strb	r2, [r3, #6]
}
 800df82:	bf00      	nop
 800df84:	370c      	adds	r7, #12
 800df86:	46bd      	mov	sp, r7
 800df88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df8c:	4770      	bx	lr

0800df8e <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800df8e:	b480      	push	{r7}
 800df90:	b087      	sub	sp, #28
 800df92:	af00      	add	r7, sp, #0
 800df94:	60f8      	str	r0, [r7, #12]
 800df96:	60b9      	str	r1, [r7, #8]
 800df98:	4613      	mov	r3, r2
 800df9a:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800df9c:	68fb      	ldr	r3, [r7, #12]
 800df9e:	3301      	adds	r3, #1
 800dfa0:	781b      	ldrb	r3, [r3, #0]
 800dfa2:	2b03      	cmp	r3, #3
 800dfa4:	d120      	bne.n	800dfe8 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800dfa6:	68fb      	ldr	r3, [r7, #12]
 800dfa8:	781b      	ldrb	r3, [r3, #0]
 800dfaa:	1e9a      	subs	r2, r3, #2
 800dfac:	88fb      	ldrh	r3, [r7, #6]
 800dfae:	4293      	cmp	r3, r2
 800dfb0:	bf28      	it	cs
 800dfb2:	4613      	movcs	r3, r2
 800dfb4:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800dfb6:	68fb      	ldr	r3, [r7, #12]
 800dfb8:	3302      	adds	r3, #2
 800dfba:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800dfbc:	2300      	movs	r3, #0
 800dfbe:	82fb      	strh	r3, [r7, #22]
 800dfc0:	e00b      	b.n	800dfda <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800dfc2:	8afb      	ldrh	r3, [r7, #22]
 800dfc4:	68fa      	ldr	r2, [r7, #12]
 800dfc6:	4413      	add	r3, r2
 800dfc8:	781a      	ldrb	r2, [r3, #0]
 800dfca:	68bb      	ldr	r3, [r7, #8]
 800dfcc:	701a      	strb	r2, [r3, #0]
      pdest++;
 800dfce:	68bb      	ldr	r3, [r7, #8]
 800dfd0:	3301      	adds	r3, #1
 800dfd2:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800dfd4:	8afb      	ldrh	r3, [r7, #22]
 800dfd6:	3302      	adds	r3, #2
 800dfd8:	82fb      	strh	r3, [r7, #22]
 800dfda:	8afa      	ldrh	r2, [r7, #22]
 800dfdc:	8abb      	ldrh	r3, [r7, #20]
 800dfde:	429a      	cmp	r2, r3
 800dfe0:	d3ef      	bcc.n	800dfc2 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800dfe2:	68bb      	ldr	r3, [r7, #8]
 800dfe4:	2200      	movs	r2, #0
 800dfe6:	701a      	strb	r2, [r3, #0]
  }
}
 800dfe8:	bf00      	nop
 800dfea:	371c      	adds	r7, #28
 800dfec:	46bd      	mov	sp, r7
 800dfee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dff2:	4770      	bx	lr

0800dff4 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800dff4:	b480      	push	{r7}
 800dff6:	b085      	sub	sp, #20
 800dff8:	af00      	add	r7, sp, #0
 800dffa:	6078      	str	r0, [r7, #4]
 800dffc:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800dffe:	683b      	ldr	r3, [r7, #0]
 800e000:	881a      	ldrh	r2, [r3, #0]
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	781b      	ldrb	r3, [r3, #0]
 800e006:	b29b      	uxth	r3, r3
 800e008:	4413      	add	r3, r2
 800e00a:	b29a      	uxth	r2, r3
 800e00c:	683b      	ldr	r3, [r7, #0]
 800e00e:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	781b      	ldrb	r3, [r3, #0]
 800e014:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	4413      	add	r3, r2
 800e01a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800e01c:	68fb      	ldr	r3, [r7, #12]
}
 800e01e:	4618      	mov	r0, r3
 800e020:	3714      	adds	r7, #20
 800e022:	46bd      	mov	sp, r7
 800e024:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e028:	4770      	bx	lr

0800e02a <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800e02a:	b580      	push	{r7, lr}
 800e02c:	b086      	sub	sp, #24
 800e02e:	af00      	add	r7, sp, #0
 800e030:	60f8      	str	r0, [r7, #12]
 800e032:	60b9      	str	r1, [r7, #8]
 800e034:	4613      	mov	r3, r2
 800e036:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800e038:	2301      	movs	r3, #1
 800e03a:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800e03c:	68fb      	ldr	r3, [r7, #12]
 800e03e:	789b      	ldrb	r3, [r3, #2]
 800e040:	2b01      	cmp	r3, #1
 800e042:	d002      	beq.n	800e04a <USBH_CtlReq+0x20>
 800e044:	2b02      	cmp	r3, #2
 800e046:	d00f      	beq.n	800e068 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800e048:	e027      	b.n	800e09a <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800e04a:	68fb      	ldr	r3, [r7, #12]
 800e04c:	68ba      	ldr	r2, [r7, #8]
 800e04e:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800e050:	68fb      	ldr	r3, [r7, #12]
 800e052:	88fa      	ldrh	r2, [r7, #6]
 800e054:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800e056:	68fb      	ldr	r3, [r7, #12]
 800e058:	2201      	movs	r2, #1
 800e05a:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800e05c:	68fb      	ldr	r3, [r7, #12]
 800e05e:	2202      	movs	r2, #2
 800e060:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800e062:	2301      	movs	r3, #1
 800e064:	75fb      	strb	r3, [r7, #23]
      break;
 800e066:	e018      	b.n	800e09a <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800e068:	68f8      	ldr	r0, [r7, #12]
 800e06a:	f000 f81b 	bl	800e0a4 <USBH_HandleControl>
 800e06e:	4603      	mov	r3, r0
 800e070:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800e072:	7dfb      	ldrb	r3, [r7, #23]
 800e074:	2b00      	cmp	r3, #0
 800e076:	d002      	beq.n	800e07e <USBH_CtlReq+0x54>
 800e078:	7dfb      	ldrb	r3, [r7, #23]
 800e07a:	2b03      	cmp	r3, #3
 800e07c:	d106      	bne.n	800e08c <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800e07e:	68fb      	ldr	r3, [r7, #12]
 800e080:	2201      	movs	r2, #1
 800e082:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	2200      	movs	r2, #0
 800e088:	761a      	strb	r2, [r3, #24]
      break;
 800e08a:	e005      	b.n	800e098 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800e08c:	7dfb      	ldrb	r3, [r7, #23]
 800e08e:	2b02      	cmp	r3, #2
 800e090:	d102      	bne.n	800e098 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800e092:	68fb      	ldr	r3, [r7, #12]
 800e094:	2201      	movs	r2, #1
 800e096:	709a      	strb	r2, [r3, #2]
      break;
 800e098:	bf00      	nop
  }
  return status;
 800e09a:	7dfb      	ldrb	r3, [r7, #23]
}
 800e09c:	4618      	mov	r0, r3
 800e09e:	3718      	adds	r7, #24
 800e0a0:	46bd      	mov	sp, r7
 800e0a2:	bd80      	pop	{r7, pc}

0800e0a4 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800e0a4:	b580      	push	{r7, lr}
 800e0a6:	b086      	sub	sp, #24
 800e0a8:	af02      	add	r7, sp, #8
 800e0aa:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800e0ac:	2301      	movs	r3, #1
 800e0ae:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800e0b0:	2300      	movs	r3, #0
 800e0b2:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	7e1b      	ldrb	r3, [r3, #24]
 800e0b8:	3b01      	subs	r3, #1
 800e0ba:	2b0a      	cmp	r3, #10
 800e0bc:	f200 815f 	bhi.w	800e37e <USBH_HandleControl+0x2da>
 800e0c0:	a201      	add	r2, pc, #4	; (adr r2, 800e0c8 <USBH_HandleControl+0x24>)
 800e0c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e0c6:	bf00      	nop
 800e0c8:	0800e0f5 	.word	0x0800e0f5
 800e0cc:	0800e10f 	.word	0x0800e10f
 800e0d0:	0800e179 	.word	0x0800e179
 800e0d4:	0800e19f 	.word	0x0800e19f
 800e0d8:	0800e1d7 	.word	0x0800e1d7
 800e0dc:	0800e201 	.word	0x0800e201
 800e0e0:	0800e253 	.word	0x0800e253
 800e0e4:	0800e275 	.word	0x0800e275
 800e0e8:	0800e2b1 	.word	0x0800e2b1
 800e0ec:	0800e2d7 	.word	0x0800e2d7
 800e0f0:	0800e315 	.word	0x0800e315
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	f103 0110 	add.w	r1, r3, #16
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	795b      	ldrb	r3, [r3, #5]
 800e0fe:	461a      	mov	r2, r3
 800e100:	6878      	ldr	r0, [r7, #4]
 800e102:	f000 f951 	bl	800e3a8 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	2202      	movs	r2, #2
 800e10a:	761a      	strb	r2, [r3, #24]
      break;
 800e10c:	e142      	b.n	800e394 <USBH_HandleControl+0x2f0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	795b      	ldrb	r3, [r3, #5]
 800e112:	4619      	mov	r1, r3
 800e114:	6878      	ldr	r0, [r7, #4]
 800e116:	f00b f8af 	bl	8019278 <USBH_LL_GetURBState>
 800e11a:	4603      	mov	r3, r0
 800e11c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800e11e:	7bbb      	ldrb	r3, [r7, #14]
 800e120:	2b01      	cmp	r3, #1
 800e122:	d11e      	bne.n	800e162 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	7c1b      	ldrb	r3, [r3, #16]
 800e128:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800e12c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	8adb      	ldrh	r3, [r3, #22]
 800e132:	2b00      	cmp	r3, #0
 800e134:	d00a      	beq.n	800e14c <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800e136:	7b7b      	ldrb	r3, [r7, #13]
 800e138:	2b80      	cmp	r3, #128	; 0x80
 800e13a:	d103      	bne.n	800e144 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	2203      	movs	r2, #3
 800e140:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800e142:	e11e      	b.n	800e382 <USBH_HandleControl+0x2de>
            phost->Control.state = CTRL_DATA_OUT;
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	2205      	movs	r2, #5
 800e148:	761a      	strb	r2, [r3, #24]
      break;
 800e14a:	e11a      	b.n	800e382 <USBH_HandleControl+0x2de>
          if (direction == USB_D2H)
 800e14c:	7b7b      	ldrb	r3, [r7, #13]
 800e14e:	2b80      	cmp	r3, #128	; 0x80
 800e150:	d103      	bne.n	800e15a <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	2209      	movs	r2, #9
 800e156:	761a      	strb	r2, [r3, #24]
      break;
 800e158:	e113      	b.n	800e382 <USBH_HandleControl+0x2de>
            phost->Control.state = CTRL_STATUS_IN;
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	2207      	movs	r2, #7
 800e15e:	761a      	strb	r2, [r3, #24]
      break;
 800e160:	e10f      	b.n	800e382 <USBH_HandleControl+0x2de>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800e162:	7bbb      	ldrb	r3, [r7, #14]
 800e164:	2b04      	cmp	r3, #4
 800e166:	d003      	beq.n	800e170 <USBH_HandleControl+0xcc>
 800e168:	7bbb      	ldrb	r3, [r7, #14]
 800e16a:	2b02      	cmp	r3, #2
 800e16c:	f040 8109 	bne.w	800e382 <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	220b      	movs	r2, #11
 800e174:	761a      	strb	r2, [r3, #24]
      break;
 800e176:	e104      	b.n	800e382 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800e17e:	b29a      	uxth	r2, r3
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	6899      	ldr	r1, [r3, #8]
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	899a      	ldrh	r2, [r3, #12]
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	791b      	ldrb	r3, [r3, #4]
 800e190:	6878      	ldr	r0, [r7, #4]
 800e192:	f000 f948 	bl	800e426 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	2204      	movs	r2, #4
 800e19a:	761a      	strb	r2, [r3, #24]
      break;
 800e19c:	e0fa      	b.n	800e394 <USBH_HandleControl+0x2f0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800e19e:	687b      	ldr	r3, [r7, #4]
 800e1a0:	791b      	ldrb	r3, [r3, #4]
 800e1a2:	4619      	mov	r1, r3
 800e1a4:	6878      	ldr	r0, [r7, #4]
 800e1a6:	f00b f867 	bl	8019278 <USBH_LL_GetURBState>
 800e1aa:	4603      	mov	r3, r0
 800e1ac:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800e1ae:	7bbb      	ldrb	r3, [r7, #14]
 800e1b0:	2b01      	cmp	r3, #1
 800e1b2:	d102      	bne.n	800e1ba <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	2209      	movs	r2, #9
 800e1b8:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800e1ba:	7bbb      	ldrb	r3, [r7, #14]
 800e1bc:	2b05      	cmp	r3, #5
 800e1be:	d102      	bne.n	800e1c6 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800e1c0:	2303      	movs	r3, #3
 800e1c2:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800e1c4:	e0df      	b.n	800e386 <USBH_HandleControl+0x2e2>
        if (URB_Status == USBH_URB_ERROR)
 800e1c6:	7bbb      	ldrb	r3, [r7, #14]
 800e1c8:	2b04      	cmp	r3, #4
 800e1ca:	f040 80dc 	bne.w	800e386 <USBH_HandleControl+0x2e2>
          phost->Control.state = CTRL_ERROR;
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	220b      	movs	r2, #11
 800e1d2:	761a      	strb	r2, [r3, #24]
      break;
 800e1d4:	e0d7      	b.n	800e386 <USBH_HandleControl+0x2e2>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	6899      	ldr	r1, [r3, #8]
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	899a      	ldrh	r2, [r3, #12]
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	795b      	ldrb	r3, [r3, #5]
 800e1e2:	2001      	movs	r0, #1
 800e1e4:	9000      	str	r0, [sp, #0]
 800e1e6:	6878      	ldr	r0, [r7, #4]
 800e1e8:	f000 f8f8 	bl	800e3dc <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800e1f2:	b29a      	uxth	r2, r3
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	2206      	movs	r2, #6
 800e1fc:	761a      	strb	r2, [r3, #24]
      break;
 800e1fe:	e0c9      	b.n	800e394 <USBH_HandleControl+0x2f0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	795b      	ldrb	r3, [r3, #5]
 800e204:	4619      	mov	r1, r3
 800e206:	6878      	ldr	r0, [r7, #4]
 800e208:	f00b f836 	bl	8019278 <USBH_LL_GetURBState>
 800e20c:	4603      	mov	r3, r0
 800e20e:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800e210:	7bbb      	ldrb	r3, [r7, #14]
 800e212:	2b01      	cmp	r3, #1
 800e214:	d103      	bne.n	800e21e <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	2207      	movs	r2, #7
 800e21a:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800e21c:	e0b5      	b.n	800e38a <USBH_HandleControl+0x2e6>
      else if (URB_Status == USBH_URB_STALL)
 800e21e:	7bbb      	ldrb	r3, [r7, #14]
 800e220:	2b05      	cmp	r3, #5
 800e222:	d105      	bne.n	800e230 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	220c      	movs	r2, #12
 800e228:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800e22a:	2303      	movs	r3, #3
 800e22c:	73fb      	strb	r3, [r7, #15]
      break;
 800e22e:	e0ac      	b.n	800e38a <USBH_HandleControl+0x2e6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800e230:	7bbb      	ldrb	r3, [r7, #14]
 800e232:	2b02      	cmp	r3, #2
 800e234:	d103      	bne.n	800e23e <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	2205      	movs	r2, #5
 800e23a:	761a      	strb	r2, [r3, #24]
      break;
 800e23c:	e0a5      	b.n	800e38a <USBH_HandleControl+0x2e6>
        if (URB_Status == USBH_URB_ERROR)
 800e23e:	7bbb      	ldrb	r3, [r7, #14]
 800e240:	2b04      	cmp	r3, #4
 800e242:	f040 80a2 	bne.w	800e38a <USBH_HandleControl+0x2e6>
          phost->Control.state = CTRL_ERROR;
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	220b      	movs	r2, #11
 800e24a:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800e24c:	2302      	movs	r3, #2
 800e24e:	73fb      	strb	r3, [r7, #15]
      break;
 800e250:	e09b      	b.n	800e38a <USBH_HandleControl+0x2e6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	791b      	ldrb	r3, [r3, #4]
 800e256:	2200      	movs	r2, #0
 800e258:	2100      	movs	r1, #0
 800e25a:	6878      	ldr	r0, [r7, #4]
 800e25c:	f000 f8e3 	bl	800e426 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800e266:	b29a      	uxth	r2, r3
 800e268:	687b      	ldr	r3, [r7, #4]
 800e26a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	2208      	movs	r2, #8
 800e270:	761a      	strb	r2, [r3, #24]

      break;
 800e272:	e08f      	b.n	800e394 <USBH_HandleControl+0x2f0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	791b      	ldrb	r3, [r3, #4]
 800e278:	4619      	mov	r1, r3
 800e27a:	6878      	ldr	r0, [r7, #4]
 800e27c:	f00a fffc 	bl	8019278 <USBH_LL_GetURBState>
 800e280:	4603      	mov	r3, r0
 800e282:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800e284:	7bbb      	ldrb	r3, [r7, #14]
 800e286:	2b01      	cmp	r3, #1
 800e288:	d105      	bne.n	800e296 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	220d      	movs	r2, #13
 800e28e:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800e290:	2300      	movs	r3, #0
 800e292:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800e294:	e07b      	b.n	800e38e <USBH_HandleControl+0x2ea>
      else if (URB_Status == USBH_URB_ERROR)
 800e296:	7bbb      	ldrb	r3, [r7, #14]
 800e298:	2b04      	cmp	r3, #4
 800e29a:	d103      	bne.n	800e2a4 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800e29c:	687b      	ldr	r3, [r7, #4]
 800e29e:	220b      	movs	r2, #11
 800e2a0:	761a      	strb	r2, [r3, #24]
      break;
 800e2a2:	e074      	b.n	800e38e <USBH_HandleControl+0x2ea>
        if (URB_Status == USBH_URB_STALL)
 800e2a4:	7bbb      	ldrb	r3, [r7, #14]
 800e2a6:	2b05      	cmp	r3, #5
 800e2a8:	d171      	bne.n	800e38e <USBH_HandleControl+0x2ea>
          status = USBH_NOT_SUPPORTED;
 800e2aa:	2303      	movs	r3, #3
 800e2ac:	73fb      	strb	r3, [r7, #15]
      break;
 800e2ae:	e06e      	b.n	800e38e <USBH_HandleControl+0x2ea>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	795b      	ldrb	r3, [r3, #5]
 800e2b4:	2201      	movs	r2, #1
 800e2b6:	9200      	str	r2, [sp, #0]
 800e2b8:	2200      	movs	r2, #0
 800e2ba:	2100      	movs	r1, #0
 800e2bc:	6878      	ldr	r0, [r7, #4]
 800e2be:	f000 f88d 	bl	800e3dc <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800e2c8:	b29a      	uxth	r2, r3
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	220a      	movs	r2, #10
 800e2d2:	761a      	strb	r2, [r3, #24]
      break;
 800e2d4:	e05e      	b.n	800e394 <USBH_HandleControl+0x2f0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	795b      	ldrb	r3, [r3, #5]
 800e2da:	4619      	mov	r1, r3
 800e2dc:	6878      	ldr	r0, [r7, #4]
 800e2de:	f00a ffcb 	bl	8019278 <USBH_LL_GetURBState>
 800e2e2:	4603      	mov	r3, r0
 800e2e4:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800e2e6:	7bbb      	ldrb	r3, [r7, #14]
 800e2e8:	2b01      	cmp	r3, #1
 800e2ea:	d105      	bne.n	800e2f8 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800e2ec:	2300      	movs	r3, #0
 800e2ee:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	220d      	movs	r2, #13
 800e2f4:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800e2f6:	e04c      	b.n	800e392 <USBH_HandleControl+0x2ee>
      else if (URB_Status == USBH_URB_NOTREADY)
 800e2f8:	7bbb      	ldrb	r3, [r7, #14]
 800e2fa:	2b02      	cmp	r3, #2
 800e2fc:	d103      	bne.n	800e306 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	2209      	movs	r2, #9
 800e302:	761a      	strb	r2, [r3, #24]
      break;
 800e304:	e045      	b.n	800e392 <USBH_HandleControl+0x2ee>
        if (URB_Status == USBH_URB_ERROR)
 800e306:	7bbb      	ldrb	r3, [r7, #14]
 800e308:	2b04      	cmp	r3, #4
 800e30a:	d142      	bne.n	800e392 <USBH_HandleControl+0x2ee>
          phost->Control.state = CTRL_ERROR;
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	220b      	movs	r2, #11
 800e310:	761a      	strb	r2, [r3, #24]
      break;
 800e312:	e03e      	b.n	800e392 <USBH_HandleControl+0x2ee>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	7e5b      	ldrb	r3, [r3, #25]
 800e318:	3301      	adds	r3, #1
 800e31a:	b2da      	uxtb	r2, r3
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	765a      	strb	r2, [r3, #25]
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	7e5b      	ldrb	r3, [r3, #25]
 800e324:	2b02      	cmp	r3, #2
 800e326:	d806      	bhi.n	800e336 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	2201      	movs	r2, #1
 800e32c:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	2201      	movs	r2, #1
 800e332:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800e334:	e02e      	b.n	800e394 <USBH_HandleControl+0x2f0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800e33c:	2106      	movs	r1, #6
 800e33e:	6878      	ldr	r0, [r7, #4]
 800e340:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	2200      	movs	r2, #0
 800e346:	765a      	strb	r2, [r3, #25]
        USBH_ErrLog("Control error: Device not responding");
 800e348:	4815      	ldr	r0, [pc, #84]	; (800e3a0 <USBH_HandleControl+0x2fc>)
 800e34a:	f00b fddf 	bl	8019f0c <iprintf>
 800e34e:	4815      	ldr	r0, [pc, #84]	; (800e3a4 <USBH_HandleControl+0x300>)
 800e350:	f00b fddc 	bl	8019f0c <iprintf>
 800e354:	200a      	movs	r0, #10
 800e356:	f00b fdf1 	bl	8019f3c <putchar>
        USBH_FreePipe(phost, phost->Control.pipe_out);
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	795b      	ldrb	r3, [r3, #5]
 800e35e:	4619      	mov	r1, r3
 800e360:	6878      	ldr	r0, [r7, #4]
 800e362:	f000 f911 	bl	800e588 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	791b      	ldrb	r3, [r3, #4]
 800e36a:	4619      	mov	r1, r3
 800e36c:	6878      	ldr	r0, [r7, #4]
 800e36e:	f000 f90b 	bl	800e588 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	2200      	movs	r2, #0
 800e376:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800e378:	2302      	movs	r3, #2
 800e37a:	73fb      	strb	r3, [r7, #15]
      break;
 800e37c:	e00a      	b.n	800e394 <USBH_HandleControl+0x2f0>

    default:
      break;
 800e37e:	bf00      	nop
 800e380:	e008      	b.n	800e394 <USBH_HandleControl+0x2f0>
      break;
 800e382:	bf00      	nop
 800e384:	e006      	b.n	800e394 <USBH_HandleControl+0x2f0>
      break;
 800e386:	bf00      	nop
 800e388:	e004      	b.n	800e394 <USBH_HandleControl+0x2f0>
      break;
 800e38a:	bf00      	nop
 800e38c:	e002      	b.n	800e394 <USBH_HandleControl+0x2f0>
      break;
 800e38e:	bf00      	nop
 800e390:	e000      	b.n	800e394 <USBH_HandleControl+0x2f0>
      break;
 800e392:	bf00      	nop
  }

  return status;
 800e394:	7bfb      	ldrb	r3, [r7, #15]
}
 800e396:	4618      	mov	r0, r3
 800e398:	3710      	adds	r7, #16
 800e39a:	46bd      	mov	sp, r7
 800e39c:	bd80      	pop	{r7, pc}
 800e39e:	bf00      	nop
 800e3a0:	0801c6dc 	.word	0x0801c6dc
 800e3a4:	0801c6e4 	.word	0x0801c6e4

0800e3a8 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800e3a8:	b580      	push	{r7, lr}
 800e3aa:	b088      	sub	sp, #32
 800e3ac:	af04      	add	r7, sp, #16
 800e3ae:	60f8      	str	r0, [r7, #12]
 800e3b0:	60b9      	str	r1, [r7, #8]
 800e3b2:	4613      	mov	r3, r2
 800e3b4:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800e3b6:	79f9      	ldrb	r1, [r7, #7]
 800e3b8:	2300      	movs	r3, #0
 800e3ba:	9303      	str	r3, [sp, #12]
 800e3bc:	2308      	movs	r3, #8
 800e3be:	9302      	str	r3, [sp, #8]
 800e3c0:	68bb      	ldr	r3, [r7, #8]
 800e3c2:	9301      	str	r3, [sp, #4]
 800e3c4:	2300      	movs	r3, #0
 800e3c6:	9300      	str	r3, [sp, #0]
 800e3c8:	2300      	movs	r3, #0
 800e3ca:	2200      	movs	r2, #0
 800e3cc:	68f8      	ldr	r0, [r7, #12]
 800e3ce:	f00a ff22 	bl	8019216 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 800e3d2:	2300      	movs	r3, #0
}
 800e3d4:	4618      	mov	r0, r3
 800e3d6:	3710      	adds	r7, #16
 800e3d8:	46bd      	mov	sp, r7
 800e3da:	bd80      	pop	{r7, pc}

0800e3dc <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800e3dc:	b580      	push	{r7, lr}
 800e3de:	b088      	sub	sp, #32
 800e3e0:	af04      	add	r7, sp, #16
 800e3e2:	60f8      	str	r0, [r7, #12]
 800e3e4:	60b9      	str	r1, [r7, #8]
 800e3e6:	4611      	mov	r1, r2
 800e3e8:	461a      	mov	r2, r3
 800e3ea:	460b      	mov	r3, r1
 800e3ec:	80fb      	strh	r3, [r7, #6]
 800e3ee:	4613      	mov	r3, r2
 800e3f0:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800e3f2:	68fb      	ldr	r3, [r7, #12]
 800e3f4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800e3f8:	2b00      	cmp	r3, #0
 800e3fa:	d001      	beq.n	800e400 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800e3fc:	2300      	movs	r3, #0
 800e3fe:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800e400:	7979      	ldrb	r1, [r7, #5]
 800e402:	7e3b      	ldrb	r3, [r7, #24]
 800e404:	9303      	str	r3, [sp, #12]
 800e406:	88fb      	ldrh	r3, [r7, #6]
 800e408:	9302      	str	r3, [sp, #8]
 800e40a:	68bb      	ldr	r3, [r7, #8]
 800e40c:	9301      	str	r3, [sp, #4]
 800e40e:	2301      	movs	r3, #1
 800e410:	9300      	str	r3, [sp, #0]
 800e412:	2300      	movs	r3, #0
 800e414:	2200      	movs	r2, #0
 800e416:	68f8      	ldr	r0, [r7, #12]
 800e418:	f00a fefd 	bl	8019216 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800e41c:	2300      	movs	r3, #0
}
 800e41e:	4618      	mov	r0, r3
 800e420:	3710      	adds	r7, #16
 800e422:	46bd      	mov	sp, r7
 800e424:	bd80      	pop	{r7, pc}

0800e426 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800e426:	b580      	push	{r7, lr}
 800e428:	b088      	sub	sp, #32
 800e42a:	af04      	add	r7, sp, #16
 800e42c:	60f8      	str	r0, [r7, #12]
 800e42e:	60b9      	str	r1, [r7, #8]
 800e430:	4611      	mov	r1, r2
 800e432:	461a      	mov	r2, r3
 800e434:	460b      	mov	r3, r1
 800e436:	80fb      	strh	r3, [r7, #6]
 800e438:	4613      	mov	r3, r2
 800e43a:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800e43c:	7979      	ldrb	r1, [r7, #5]
 800e43e:	2300      	movs	r3, #0
 800e440:	9303      	str	r3, [sp, #12]
 800e442:	88fb      	ldrh	r3, [r7, #6]
 800e444:	9302      	str	r3, [sp, #8]
 800e446:	68bb      	ldr	r3, [r7, #8]
 800e448:	9301      	str	r3, [sp, #4]
 800e44a:	2301      	movs	r3, #1
 800e44c:	9300      	str	r3, [sp, #0]
 800e44e:	2300      	movs	r3, #0
 800e450:	2201      	movs	r2, #1
 800e452:	68f8      	ldr	r0, [r7, #12]
 800e454:	f00a fedf 	bl	8019216 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800e458:	2300      	movs	r3, #0

}
 800e45a:	4618      	mov	r0, r3
 800e45c:	3710      	adds	r7, #16
 800e45e:	46bd      	mov	sp, r7
 800e460:	bd80      	pop	{r7, pc}

0800e462 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800e462:	b580      	push	{r7, lr}
 800e464:	b088      	sub	sp, #32
 800e466:	af04      	add	r7, sp, #16
 800e468:	60f8      	str	r0, [r7, #12]
 800e46a:	60b9      	str	r1, [r7, #8]
 800e46c:	4611      	mov	r1, r2
 800e46e:	461a      	mov	r2, r3
 800e470:	460b      	mov	r3, r1
 800e472:	80fb      	strh	r3, [r7, #6]
 800e474:	4613      	mov	r3, r2
 800e476:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800e478:	68fb      	ldr	r3, [r7, #12]
 800e47a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800e47e:	2b00      	cmp	r3, #0
 800e480:	d001      	beq.n	800e486 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800e482:	2300      	movs	r3, #0
 800e484:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800e486:	7979      	ldrb	r1, [r7, #5]
 800e488:	7e3b      	ldrb	r3, [r7, #24]
 800e48a:	9303      	str	r3, [sp, #12]
 800e48c:	88fb      	ldrh	r3, [r7, #6]
 800e48e:	9302      	str	r3, [sp, #8]
 800e490:	68bb      	ldr	r3, [r7, #8]
 800e492:	9301      	str	r3, [sp, #4]
 800e494:	2301      	movs	r3, #1
 800e496:	9300      	str	r3, [sp, #0]
 800e498:	2302      	movs	r3, #2
 800e49a:	2200      	movs	r2, #0
 800e49c:	68f8      	ldr	r0, [r7, #12]
 800e49e:	f00a feba 	bl	8019216 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800e4a2:	2300      	movs	r3, #0
}
 800e4a4:	4618      	mov	r0, r3
 800e4a6:	3710      	adds	r7, #16
 800e4a8:	46bd      	mov	sp, r7
 800e4aa:	bd80      	pop	{r7, pc}

0800e4ac <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800e4ac:	b580      	push	{r7, lr}
 800e4ae:	b088      	sub	sp, #32
 800e4b0:	af04      	add	r7, sp, #16
 800e4b2:	60f8      	str	r0, [r7, #12]
 800e4b4:	60b9      	str	r1, [r7, #8]
 800e4b6:	4611      	mov	r1, r2
 800e4b8:	461a      	mov	r2, r3
 800e4ba:	460b      	mov	r3, r1
 800e4bc:	80fb      	strh	r3, [r7, #6]
 800e4be:	4613      	mov	r3, r2
 800e4c0:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800e4c2:	7979      	ldrb	r1, [r7, #5]
 800e4c4:	2300      	movs	r3, #0
 800e4c6:	9303      	str	r3, [sp, #12]
 800e4c8:	88fb      	ldrh	r3, [r7, #6]
 800e4ca:	9302      	str	r3, [sp, #8]
 800e4cc:	68bb      	ldr	r3, [r7, #8]
 800e4ce:	9301      	str	r3, [sp, #4]
 800e4d0:	2301      	movs	r3, #1
 800e4d2:	9300      	str	r3, [sp, #0]
 800e4d4:	2302      	movs	r3, #2
 800e4d6:	2201      	movs	r2, #1
 800e4d8:	68f8      	ldr	r0, [r7, #12]
 800e4da:	f00a fe9c 	bl	8019216 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800e4de:	2300      	movs	r3, #0
}
 800e4e0:	4618      	mov	r0, r3
 800e4e2:	3710      	adds	r7, #16
 800e4e4:	46bd      	mov	sp, r7
 800e4e6:	bd80      	pop	{r7, pc}

0800e4e8 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800e4e8:	b580      	push	{r7, lr}
 800e4ea:	b086      	sub	sp, #24
 800e4ec:	af04      	add	r7, sp, #16
 800e4ee:	6078      	str	r0, [r7, #4]
 800e4f0:	4608      	mov	r0, r1
 800e4f2:	4611      	mov	r1, r2
 800e4f4:	461a      	mov	r2, r3
 800e4f6:	4603      	mov	r3, r0
 800e4f8:	70fb      	strb	r3, [r7, #3]
 800e4fa:	460b      	mov	r3, r1
 800e4fc:	70bb      	strb	r3, [r7, #2]
 800e4fe:	4613      	mov	r3, r2
 800e500:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800e502:	7878      	ldrb	r0, [r7, #1]
 800e504:	78ba      	ldrb	r2, [r7, #2]
 800e506:	78f9      	ldrb	r1, [r7, #3]
 800e508:	8b3b      	ldrh	r3, [r7, #24]
 800e50a:	9302      	str	r3, [sp, #8]
 800e50c:	7d3b      	ldrb	r3, [r7, #20]
 800e50e:	9301      	str	r3, [sp, #4]
 800e510:	7c3b      	ldrb	r3, [r7, #16]
 800e512:	9300      	str	r3, [sp, #0]
 800e514:	4603      	mov	r3, r0
 800e516:	6878      	ldr	r0, [r7, #4]
 800e518:	f00a fe2f 	bl	801917a <USBH_LL_OpenPipe>

  return USBH_OK;
 800e51c:	2300      	movs	r3, #0
}
 800e51e:	4618      	mov	r0, r3
 800e520:	3708      	adds	r7, #8
 800e522:	46bd      	mov	sp, r7
 800e524:	bd80      	pop	{r7, pc}

0800e526 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800e526:	b580      	push	{r7, lr}
 800e528:	b082      	sub	sp, #8
 800e52a:	af00      	add	r7, sp, #0
 800e52c:	6078      	str	r0, [r7, #4]
 800e52e:	460b      	mov	r3, r1
 800e530:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 800e532:	78fb      	ldrb	r3, [r7, #3]
 800e534:	4619      	mov	r1, r3
 800e536:	6878      	ldr	r0, [r7, #4]
 800e538:	f00a fe4e 	bl	80191d8 <USBH_LL_ClosePipe>

  return USBH_OK;
 800e53c:	2300      	movs	r3, #0
}
 800e53e:	4618      	mov	r0, r3
 800e540:	3708      	adds	r7, #8
 800e542:	46bd      	mov	sp, r7
 800e544:	bd80      	pop	{r7, pc}

0800e546 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800e546:	b580      	push	{r7, lr}
 800e548:	b084      	sub	sp, #16
 800e54a:	af00      	add	r7, sp, #0
 800e54c:	6078      	str	r0, [r7, #4]
 800e54e:	460b      	mov	r3, r1
 800e550:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800e552:	6878      	ldr	r0, [r7, #4]
 800e554:	f000 f836 	bl	800e5c4 <USBH_GetFreePipe>
 800e558:	4603      	mov	r3, r0
 800e55a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800e55c:	89fb      	ldrh	r3, [r7, #14]
 800e55e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e562:	4293      	cmp	r3, r2
 800e564:	d00a      	beq.n	800e57c <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 800e566:	78fa      	ldrb	r2, [r7, #3]
 800e568:	89fb      	ldrh	r3, [r7, #14]
 800e56a:	f003 030f 	and.w	r3, r3, #15
 800e56e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800e572:	6879      	ldr	r1, [r7, #4]
 800e574:	33e0      	adds	r3, #224	; 0xe0
 800e576:	009b      	lsls	r3, r3, #2
 800e578:	440b      	add	r3, r1
 800e57a:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800e57c:	89fb      	ldrh	r3, [r7, #14]
 800e57e:	b2db      	uxtb	r3, r3
}
 800e580:	4618      	mov	r0, r3
 800e582:	3710      	adds	r7, #16
 800e584:	46bd      	mov	sp, r7
 800e586:	bd80      	pop	{r7, pc}

0800e588 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800e588:	b480      	push	{r7}
 800e58a:	b083      	sub	sp, #12
 800e58c:	af00      	add	r7, sp, #0
 800e58e:	6078      	str	r0, [r7, #4]
 800e590:	460b      	mov	r3, r1
 800e592:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 800e594:	78fb      	ldrb	r3, [r7, #3]
 800e596:	2b0a      	cmp	r3, #10
 800e598:	d80d      	bhi.n	800e5b6 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800e59a:	78fb      	ldrb	r3, [r7, #3]
 800e59c:	687a      	ldr	r2, [r7, #4]
 800e59e:	33e0      	adds	r3, #224	; 0xe0
 800e5a0:	009b      	lsls	r3, r3, #2
 800e5a2:	4413      	add	r3, r2
 800e5a4:	685a      	ldr	r2, [r3, #4]
 800e5a6:	78fb      	ldrb	r3, [r7, #3]
 800e5a8:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800e5ac:	6879      	ldr	r1, [r7, #4]
 800e5ae:	33e0      	adds	r3, #224	; 0xe0
 800e5b0:	009b      	lsls	r3, r3, #2
 800e5b2:	440b      	add	r3, r1
 800e5b4:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800e5b6:	2300      	movs	r3, #0
}
 800e5b8:	4618      	mov	r0, r3
 800e5ba:	370c      	adds	r7, #12
 800e5bc:	46bd      	mov	sp, r7
 800e5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5c2:	4770      	bx	lr

0800e5c4 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800e5c4:	b480      	push	{r7}
 800e5c6:	b085      	sub	sp, #20
 800e5c8:	af00      	add	r7, sp, #0
 800e5ca:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800e5cc:	2300      	movs	r3, #0
 800e5ce:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800e5d0:	2300      	movs	r3, #0
 800e5d2:	73fb      	strb	r3, [r7, #15]
 800e5d4:	e00f      	b.n	800e5f6 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800e5d6:	7bfb      	ldrb	r3, [r7, #15]
 800e5d8:	687a      	ldr	r2, [r7, #4]
 800e5da:	33e0      	adds	r3, #224	; 0xe0
 800e5dc:	009b      	lsls	r3, r3, #2
 800e5de:	4413      	add	r3, r2
 800e5e0:	685b      	ldr	r3, [r3, #4]
 800e5e2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e5e6:	2b00      	cmp	r3, #0
 800e5e8:	d102      	bne.n	800e5f0 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800e5ea:	7bfb      	ldrb	r3, [r7, #15]
 800e5ec:	b29b      	uxth	r3, r3
 800e5ee:	e007      	b.n	800e600 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 800e5f0:	7bfb      	ldrb	r3, [r7, #15]
 800e5f2:	3301      	adds	r3, #1
 800e5f4:	73fb      	strb	r3, [r7, #15]
 800e5f6:	7bfb      	ldrb	r3, [r7, #15]
 800e5f8:	2b0a      	cmp	r3, #10
 800e5fa:	d9ec      	bls.n	800e5d6 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800e5fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800e600:	4618      	mov	r0, r3
 800e602:	3714      	adds	r7, #20
 800e604:	46bd      	mov	sp, r7
 800e606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e60a:	4770      	bx	lr

0800e60c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800e60c:	b480      	push	{r7}
 800e60e:	b087      	sub	sp, #28
 800e610:	af00      	add	r7, sp, #0
 800e612:	60f8      	str	r0, [r7, #12]
 800e614:	60b9      	str	r1, [r7, #8]
 800e616:	4613      	mov	r3, r2
 800e618:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800e61a:	2301      	movs	r3, #1
 800e61c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800e61e:	2300      	movs	r3, #0
 800e620:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800e622:	4b1f      	ldr	r3, [pc, #124]	; (800e6a0 <FATFS_LinkDriverEx+0x94>)
 800e624:	7a5b      	ldrb	r3, [r3, #9]
 800e626:	b2db      	uxtb	r3, r3
 800e628:	2b00      	cmp	r3, #0
 800e62a:	d131      	bne.n	800e690 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800e62c:	4b1c      	ldr	r3, [pc, #112]	; (800e6a0 <FATFS_LinkDriverEx+0x94>)
 800e62e:	7a5b      	ldrb	r3, [r3, #9]
 800e630:	b2db      	uxtb	r3, r3
 800e632:	461a      	mov	r2, r3
 800e634:	4b1a      	ldr	r3, [pc, #104]	; (800e6a0 <FATFS_LinkDriverEx+0x94>)
 800e636:	2100      	movs	r1, #0
 800e638:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800e63a:	4b19      	ldr	r3, [pc, #100]	; (800e6a0 <FATFS_LinkDriverEx+0x94>)
 800e63c:	7a5b      	ldrb	r3, [r3, #9]
 800e63e:	b2db      	uxtb	r3, r3
 800e640:	4a17      	ldr	r2, [pc, #92]	; (800e6a0 <FATFS_LinkDriverEx+0x94>)
 800e642:	009b      	lsls	r3, r3, #2
 800e644:	4413      	add	r3, r2
 800e646:	68fa      	ldr	r2, [r7, #12]
 800e648:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800e64a:	4b15      	ldr	r3, [pc, #84]	; (800e6a0 <FATFS_LinkDriverEx+0x94>)
 800e64c:	7a5b      	ldrb	r3, [r3, #9]
 800e64e:	b2db      	uxtb	r3, r3
 800e650:	461a      	mov	r2, r3
 800e652:	4b13      	ldr	r3, [pc, #76]	; (800e6a0 <FATFS_LinkDriverEx+0x94>)
 800e654:	4413      	add	r3, r2
 800e656:	79fa      	ldrb	r2, [r7, #7]
 800e658:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800e65a:	4b11      	ldr	r3, [pc, #68]	; (800e6a0 <FATFS_LinkDriverEx+0x94>)
 800e65c:	7a5b      	ldrb	r3, [r3, #9]
 800e65e:	b2db      	uxtb	r3, r3
 800e660:	1c5a      	adds	r2, r3, #1
 800e662:	b2d1      	uxtb	r1, r2
 800e664:	4a0e      	ldr	r2, [pc, #56]	; (800e6a0 <FATFS_LinkDriverEx+0x94>)
 800e666:	7251      	strb	r1, [r2, #9]
 800e668:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800e66a:	7dbb      	ldrb	r3, [r7, #22]
 800e66c:	3330      	adds	r3, #48	; 0x30
 800e66e:	b2da      	uxtb	r2, r3
 800e670:	68bb      	ldr	r3, [r7, #8]
 800e672:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800e674:	68bb      	ldr	r3, [r7, #8]
 800e676:	3301      	adds	r3, #1
 800e678:	223a      	movs	r2, #58	; 0x3a
 800e67a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800e67c:	68bb      	ldr	r3, [r7, #8]
 800e67e:	3302      	adds	r3, #2
 800e680:	222f      	movs	r2, #47	; 0x2f
 800e682:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800e684:	68bb      	ldr	r3, [r7, #8]
 800e686:	3303      	adds	r3, #3
 800e688:	2200      	movs	r2, #0
 800e68a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800e68c:	2300      	movs	r3, #0
 800e68e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800e690:	7dfb      	ldrb	r3, [r7, #23]
}
 800e692:	4618      	mov	r0, r3
 800e694:	371c      	adds	r7, #28
 800e696:	46bd      	mov	sp, r7
 800e698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e69c:	4770      	bx	lr
 800e69e:	bf00      	nop
 800e6a0:	20000254 	.word	0x20000254

0800e6a4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800e6a4:	b580      	push	{r7, lr}
 800e6a6:	b082      	sub	sp, #8
 800e6a8:	af00      	add	r7, sp, #0
 800e6aa:	6078      	str	r0, [r7, #4]
 800e6ac:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800e6ae:	2200      	movs	r2, #0
 800e6b0:	6839      	ldr	r1, [r7, #0]
 800e6b2:	6878      	ldr	r0, [r7, #4]
 800e6b4:	f7ff ffaa 	bl	800e60c <FATFS_LinkDriverEx>
 800e6b8:	4603      	mov	r3, r0
}
 800e6ba:	4618      	mov	r0, r3
 800e6bc:	3708      	adds	r7, #8
 800e6be:	46bd      	mov	sp, r7
 800e6c0:	bd80      	pop	{r7, pc}

0800e6c2 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800e6c2:	b480      	push	{r7}
 800e6c4:	b083      	sub	sp, #12
 800e6c6:	af00      	add	r7, sp, #0
 800e6c8:	4603      	mov	r3, r0
 800e6ca:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800e6cc:	88fb      	ldrh	r3, [r7, #6]
 800e6ce:	021b      	lsls	r3, r3, #8
 800e6d0:	b21a      	sxth	r2, r3
 800e6d2:	88fb      	ldrh	r3, [r7, #6]
 800e6d4:	0a1b      	lsrs	r3, r3, #8
 800e6d6:	b29b      	uxth	r3, r3
 800e6d8:	b21b      	sxth	r3, r3
 800e6da:	4313      	orrs	r3, r2
 800e6dc:	b21b      	sxth	r3, r3
 800e6de:	b29b      	uxth	r3, r3
}
 800e6e0:	4618      	mov	r0, r3
 800e6e2:	370c      	adds	r7, #12
 800e6e4:	46bd      	mov	sp, r7
 800e6e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6ea:	4770      	bx	lr

0800e6ec <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800e6ec:	b480      	push	{r7}
 800e6ee:	b083      	sub	sp, #12
 800e6f0:	af00      	add	r7, sp, #0
 800e6f2:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	061a      	lsls	r2, r3, #24
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	021b      	lsls	r3, r3, #8
 800e6fc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e700:	431a      	orrs	r2, r3
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	0a1b      	lsrs	r3, r3, #8
 800e706:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800e70a:	431a      	orrs	r2, r3
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	0e1b      	lsrs	r3, r3, #24
 800e710:	4313      	orrs	r3, r2
}
 800e712:	4618      	mov	r0, r3
 800e714:	370c      	adds	r7, #12
 800e716:	46bd      	mov	sp, r7
 800e718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e71c:	4770      	bx	lr

0800e71e <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800e71e:	b580      	push	{r7, lr}
 800e720:	b082      	sub	sp, #8
 800e722:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800e724:	2300      	movs	r3, #0
 800e726:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800e728:	f000 f8d8 	bl	800e8dc <mem_init>
  memp_init();
 800e72c:	f000 fbea 	bl	800ef04 <memp_init>
  pbuf_init();
  netif_init();
 800e730:	f000 fca2 	bl	800f078 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800e734:	f007 feba 	bl	80164ac <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800e738:	f001 fda6 	bl	8010288 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800e73c:	f007 fe2c 	bl	8016398 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800e740:	bf00      	nop
 800e742:	3708      	adds	r7, #8
 800e744:	46bd      	mov	sp, r7
 800e746:	bd80      	pop	{r7, pc}

0800e748 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800e748:	b480      	push	{r7}
 800e74a:	b083      	sub	sp, #12
 800e74c:	af00      	add	r7, sp, #0
 800e74e:	4603      	mov	r3, r0
 800e750:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800e752:	4b05      	ldr	r3, [pc, #20]	; (800e768 <ptr_to_mem+0x20>)
 800e754:	681a      	ldr	r2, [r3, #0]
 800e756:	88fb      	ldrh	r3, [r7, #6]
 800e758:	4413      	add	r3, r2
}
 800e75a:	4618      	mov	r0, r3
 800e75c:	370c      	adds	r7, #12
 800e75e:	46bd      	mov	sp, r7
 800e760:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e764:	4770      	bx	lr
 800e766:	bf00      	nop
 800e768:	20000260 	.word	0x20000260

0800e76c <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800e76c:	b480      	push	{r7}
 800e76e:	b083      	sub	sp, #12
 800e770:	af00      	add	r7, sp, #0
 800e772:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800e774:	4b05      	ldr	r3, [pc, #20]	; (800e78c <mem_to_ptr+0x20>)
 800e776:	681b      	ldr	r3, [r3, #0]
 800e778:	687a      	ldr	r2, [r7, #4]
 800e77a:	1ad3      	subs	r3, r2, r3
 800e77c:	b29b      	uxth	r3, r3
}
 800e77e:	4618      	mov	r0, r3
 800e780:	370c      	adds	r7, #12
 800e782:	46bd      	mov	sp, r7
 800e784:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e788:	4770      	bx	lr
 800e78a:	bf00      	nop
 800e78c:	20000260 	.word	0x20000260

0800e790 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800e790:	b590      	push	{r4, r7, lr}
 800e792:	b085      	sub	sp, #20
 800e794:	af00      	add	r7, sp, #0
 800e796:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800e798:	4b47      	ldr	r3, [pc, #284]	; (800e8b8 <plug_holes+0x128>)
 800e79a:	681b      	ldr	r3, [r3, #0]
 800e79c:	687a      	ldr	r2, [r7, #4]
 800e79e:	429a      	cmp	r2, r3
 800e7a0:	d206      	bcs.n	800e7b0 <plug_holes+0x20>
 800e7a2:	4b46      	ldr	r3, [pc, #280]	; (800e8bc <plug_holes+0x12c>)
 800e7a4:	f240 12df 	movw	r2, #479	; 0x1df
 800e7a8:	4945      	ldr	r1, [pc, #276]	; (800e8c0 <plug_holes+0x130>)
 800e7aa:	4846      	ldr	r0, [pc, #280]	; (800e8c4 <plug_holes+0x134>)
 800e7ac:	f00b fbae 	bl	8019f0c <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800e7b0:	4b45      	ldr	r3, [pc, #276]	; (800e8c8 <plug_holes+0x138>)
 800e7b2:	681b      	ldr	r3, [r3, #0]
 800e7b4:	687a      	ldr	r2, [r7, #4]
 800e7b6:	429a      	cmp	r2, r3
 800e7b8:	d306      	bcc.n	800e7c8 <plug_holes+0x38>
 800e7ba:	4b40      	ldr	r3, [pc, #256]	; (800e8bc <plug_holes+0x12c>)
 800e7bc:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800e7c0:	4942      	ldr	r1, [pc, #264]	; (800e8cc <plug_holes+0x13c>)
 800e7c2:	4840      	ldr	r0, [pc, #256]	; (800e8c4 <plug_holes+0x134>)
 800e7c4:	f00b fba2 	bl	8019f0c <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	791b      	ldrb	r3, [r3, #4]
 800e7cc:	2b00      	cmp	r3, #0
 800e7ce:	d006      	beq.n	800e7de <plug_holes+0x4e>
 800e7d0:	4b3a      	ldr	r3, [pc, #232]	; (800e8bc <plug_holes+0x12c>)
 800e7d2:	f240 12e1 	movw	r2, #481	; 0x1e1
 800e7d6:	493e      	ldr	r1, [pc, #248]	; (800e8d0 <plug_holes+0x140>)
 800e7d8:	483a      	ldr	r0, [pc, #232]	; (800e8c4 <plug_holes+0x134>)
 800e7da:	f00b fb97 	bl	8019f0c <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	881b      	ldrh	r3, [r3, #0]
 800e7e2:	f646 5260 	movw	r2, #28000	; 0x6d60
 800e7e6:	4293      	cmp	r3, r2
 800e7e8:	d906      	bls.n	800e7f8 <plug_holes+0x68>
 800e7ea:	4b34      	ldr	r3, [pc, #208]	; (800e8bc <plug_holes+0x12c>)
 800e7ec:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 800e7f0:	4938      	ldr	r1, [pc, #224]	; (800e8d4 <plug_holes+0x144>)
 800e7f2:	4834      	ldr	r0, [pc, #208]	; (800e8c4 <plug_holes+0x134>)
 800e7f4:	f00b fb8a 	bl	8019f0c <iprintf>

  nmem = ptr_to_mem(mem->next);
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	881b      	ldrh	r3, [r3, #0]
 800e7fc:	4618      	mov	r0, r3
 800e7fe:	f7ff ffa3 	bl	800e748 <ptr_to_mem>
 800e802:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800e804:	687a      	ldr	r2, [r7, #4]
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	429a      	cmp	r2, r3
 800e80a:	d025      	beq.n	800e858 <plug_holes+0xc8>
 800e80c:	68fb      	ldr	r3, [r7, #12]
 800e80e:	791b      	ldrb	r3, [r3, #4]
 800e810:	2b00      	cmp	r3, #0
 800e812:	d121      	bne.n	800e858 <plug_holes+0xc8>
 800e814:	4b2c      	ldr	r3, [pc, #176]	; (800e8c8 <plug_holes+0x138>)
 800e816:	681b      	ldr	r3, [r3, #0]
 800e818:	68fa      	ldr	r2, [r7, #12]
 800e81a:	429a      	cmp	r2, r3
 800e81c:	d01c      	beq.n	800e858 <plug_holes+0xc8>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800e81e:	4b2e      	ldr	r3, [pc, #184]	; (800e8d8 <plug_holes+0x148>)
 800e820:	681b      	ldr	r3, [r3, #0]
 800e822:	68fa      	ldr	r2, [r7, #12]
 800e824:	429a      	cmp	r2, r3
 800e826:	d102      	bne.n	800e82e <plug_holes+0x9e>
      lfree = mem;
 800e828:	4a2b      	ldr	r2, [pc, #172]	; (800e8d8 <plug_holes+0x148>)
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800e82e:	68fb      	ldr	r3, [r7, #12]
 800e830:	881a      	ldrh	r2, [r3, #0]
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800e836:	68fb      	ldr	r3, [r7, #12]
 800e838:	881b      	ldrh	r3, [r3, #0]
 800e83a:	f646 5260 	movw	r2, #28000	; 0x6d60
 800e83e:	4293      	cmp	r3, r2
 800e840:	d00a      	beq.n	800e858 <plug_holes+0xc8>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800e842:	68fb      	ldr	r3, [r7, #12]
 800e844:	881b      	ldrh	r3, [r3, #0]
 800e846:	4618      	mov	r0, r3
 800e848:	f7ff ff7e 	bl	800e748 <ptr_to_mem>
 800e84c:	4604      	mov	r4, r0
 800e84e:	6878      	ldr	r0, [r7, #4]
 800e850:	f7ff ff8c 	bl	800e76c <mem_to_ptr>
 800e854:	4603      	mov	r3, r0
 800e856:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	885b      	ldrh	r3, [r3, #2]
 800e85c:	4618      	mov	r0, r3
 800e85e:	f7ff ff73 	bl	800e748 <ptr_to_mem>
 800e862:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800e864:	68ba      	ldr	r2, [r7, #8]
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	429a      	cmp	r2, r3
 800e86a:	d020      	beq.n	800e8ae <plug_holes+0x11e>
 800e86c:	68bb      	ldr	r3, [r7, #8]
 800e86e:	791b      	ldrb	r3, [r3, #4]
 800e870:	2b00      	cmp	r3, #0
 800e872:	d11c      	bne.n	800e8ae <plug_holes+0x11e>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800e874:	4b18      	ldr	r3, [pc, #96]	; (800e8d8 <plug_holes+0x148>)
 800e876:	681b      	ldr	r3, [r3, #0]
 800e878:	687a      	ldr	r2, [r7, #4]
 800e87a:	429a      	cmp	r2, r3
 800e87c:	d102      	bne.n	800e884 <plug_holes+0xf4>
      lfree = pmem;
 800e87e:	4a16      	ldr	r2, [pc, #88]	; (800e8d8 <plug_holes+0x148>)
 800e880:	68bb      	ldr	r3, [r7, #8]
 800e882:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	881a      	ldrh	r2, [r3, #0]
 800e888:	68bb      	ldr	r3, [r7, #8]
 800e88a:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	881b      	ldrh	r3, [r3, #0]
 800e890:	f646 5260 	movw	r2, #28000	; 0x6d60
 800e894:	4293      	cmp	r3, r2
 800e896:	d00a      	beq.n	800e8ae <plug_holes+0x11e>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	881b      	ldrh	r3, [r3, #0]
 800e89c:	4618      	mov	r0, r3
 800e89e:	f7ff ff53 	bl	800e748 <ptr_to_mem>
 800e8a2:	4604      	mov	r4, r0
 800e8a4:	68b8      	ldr	r0, [r7, #8]
 800e8a6:	f7ff ff61 	bl	800e76c <mem_to_ptr>
 800e8aa:	4603      	mov	r3, r0
 800e8ac:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800e8ae:	bf00      	nop
 800e8b0:	3714      	adds	r7, #20
 800e8b2:	46bd      	mov	sp, r7
 800e8b4:	bd90      	pop	{r4, r7, pc}
 800e8b6:	bf00      	nop
 800e8b8:	20000260 	.word	0x20000260
 800e8bc:	0801c70c 	.word	0x0801c70c
 800e8c0:	0801c73c 	.word	0x0801c73c
 800e8c4:	0801c754 	.word	0x0801c754
 800e8c8:	20000264 	.word	0x20000264
 800e8cc:	0801c77c 	.word	0x0801c77c
 800e8d0:	0801c798 	.word	0x0801c798
 800e8d4:	0801c7b4 	.word	0x0801c7b4
 800e8d8:	20000268 	.word	0x20000268

0800e8dc <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800e8dc:	b580      	push	{r7, lr}
 800e8de:	b082      	sub	sp, #8
 800e8e0:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800e8e2:	4b18      	ldr	r3, [pc, #96]	; (800e944 <mem_init+0x68>)
 800e8e4:	3303      	adds	r3, #3
 800e8e6:	f023 0303 	bic.w	r3, r3, #3
 800e8ea:	461a      	mov	r2, r3
 800e8ec:	4b16      	ldr	r3, [pc, #88]	; (800e948 <mem_init+0x6c>)
 800e8ee:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800e8f0:	4b15      	ldr	r3, [pc, #84]	; (800e948 <mem_init+0x6c>)
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	f646 5260 	movw	r2, #28000	; 0x6d60
 800e8fc:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	2200      	movs	r2, #0
 800e902:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	2200      	movs	r2, #0
 800e908:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800e90a:	f646 5060 	movw	r0, #28000	; 0x6d60
 800e90e:	f7ff ff1b 	bl	800e748 <ptr_to_mem>
 800e912:	4603      	mov	r3, r0
 800e914:	4a0d      	ldr	r2, [pc, #52]	; (800e94c <mem_init+0x70>)
 800e916:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800e918:	4b0c      	ldr	r3, [pc, #48]	; (800e94c <mem_init+0x70>)
 800e91a:	681b      	ldr	r3, [r3, #0]
 800e91c:	2201      	movs	r2, #1
 800e91e:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800e920:	4b0a      	ldr	r3, [pc, #40]	; (800e94c <mem_init+0x70>)
 800e922:	681b      	ldr	r3, [r3, #0]
 800e924:	f646 5260 	movw	r2, #28000	; 0x6d60
 800e928:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800e92a:	4b08      	ldr	r3, [pc, #32]	; (800e94c <mem_init+0x70>)
 800e92c:	681b      	ldr	r3, [r3, #0]
 800e92e:	f646 5260 	movw	r2, #28000	; 0x6d60
 800e932:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800e934:	4b04      	ldr	r3, [pc, #16]	; (800e948 <mem_init+0x6c>)
 800e936:	681b      	ldr	r3, [r3, #0]
 800e938:	4a05      	ldr	r2, [pc, #20]	; (800e950 <mem_init+0x74>)
 800e93a:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800e93c:	bf00      	nop
 800e93e:	3708      	adds	r7, #8
 800e940:	46bd      	mov	sp, r7
 800e942:	bd80      	pop	{r7, pc}
 800e944:	2000773c 	.word	0x2000773c
 800e948:	20000260 	.word	0x20000260
 800e94c:	20000264 	.word	0x20000264
 800e950:	20000268 	.word	0x20000268

0800e954 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800e954:	b580      	push	{r7, lr}
 800e956:	b086      	sub	sp, #24
 800e958:	af00      	add	r7, sp, #0
 800e95a:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800e95c:	6878      	ldr	r0, [r7, #4]
 800e95e:	f7ff ff05 	bl	800e76c <mem_to_ptr>
 800e962:	4603      	mov	r3, r0
 800e964:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	881b      	ldrh	r3, [r3, #0]
 800e96a:	4618      	mov	r0, r3
 800e96c:	f7ff feec 	bl	800e748 <ptr_to_mem>
 800e970:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	885b      	ldrh	r3, [r3, #2]
 800e976:	4618      	mov	r0, r3
 800e978:	f7ff fee6 	bl	800e748 <ptr_to_mem>
 800e97c:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	881b      	ldrh	r3, [r3, #0]
 800e982:	f646 5260 	movw	r2, #28000	; 0x6d60
 800e986:	4293      	cmp	r3, r2
 800e988:	d819      	bhi.n	800e9be <mem_link_valid+0x6a>
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	885b      	ldrh	r3, [r3, #2]
 800e98e:	f646 5260 	movw	r2, #28000	; 0x6d60
 800e992:	4293      	cmp	r3, r2
 800e994:	d813      	bhi.n	800e9be <mem_link_valid+0x6a>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800e99a:	8afa      	ldrh	r2, [r7, #22]
 800e99c:	429a      	cmp	r2, r3
 800e99e:	d004      	beq.n	800e9aa <mem_link_valid+0x56>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800e9a0:	68fb      	ldr	r3, [r7, #12]
 800e9a2:	881b      	ldrh	r3, [r3, #0]
 800e9a4:	8afa      	ldrh	r2, [r7, #22]
 800e9a6:	429a      	cmp	r2, r3
 800e9a8:	d109      	bne.n	800e9be <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800e9aa:	4b08      	ldr	r3, [pc, #32]	; (800e9cc <mem_link_valid+0x78>)
 800e9ac:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800e9ae:	693a      	ldr	r2, [r7, #16]
 800e9b0:	429a      	cmp	r2, r3
 800e9b2:	d006      	beq.n	800e9c2 <mem_link_valid+0x6e>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800e9b4:	693b      	ldr	r3, [r7, #16]
 800e9b6:	885b      	ldrh	r3, [r3, #2]
 800e9b8:	8afa      	ldrh	r2, [r7, #22]
 800e9ba:	429a      	cmp	r2, r3
 800e9bc:	d001      	beq.n	800e9c2 <mem_link_valid+0x6e>
    return 0;
 800e9be:	2300      	movs	r3, #0
 800e9c0:	e000      	b.n	800e9c4 <mem_link_valid+0x70>
  }
  return 1;
 800e9c2:	2301      	movs	r3, #1
}
 800e9c4:	4618      	mov	r0, r3
 800e9c6:	3718      	adds	r7, #24
 800e9c8:	46bd      	mov	sp, r7
 800e9ca:	bd80      	pop	{r7, pc}
 800e9cc:	20000264 	.word	0x20000264

0800e9d0 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800e9d0:	b580      	push	{r7, lr}
 800e9d2:	b084      	sub	sp, #16
 800e9d4:	af00      	add	r7, sp, #0
 800e9d6:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	2b00      	cmp	r3, #0
 800e9dc:	d04c      	beq.n	800ea78 <mem_free+0xa8>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	f003 0303 	and.w	r3, r3, #3
 800e9e4:	2b00      	cmp	r3, #0
 800e9e6:	d007      	beq.n	800e9f8 <mem_free+0x28>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800e9e8:	4b25      	ldr	r3, [pc, #148]	; (800ea80 <mem_free+0xb0>)
 800e9ea:	f240 2273 	movw	r2, #627	; 0x273
 800e9ee:	4925      	ldr	r1, [pc, #148]	; (800ea84 <mem_free+0xb4>)
 800e9f0:	4825      	ldr	r0, [pc, #148]	; (800ea88 <mem_free+0xb8>)
 800e9f2:	f00b fa8b 	bl	8019f0c <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800e9f6:	e040      	b.n	800ea7a <mem_free+0xaa>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	3b08      	subs	r3, #8
 800e9fc:	60fb      	str	r3, [r7, #12]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800e9fe:	4b23      	ldr	r3, [pc, #140]	; (800ea8c <mem_free+0xbc>)
 800ea00:	681b      	ldr	r3, [r3, #0]
 800ea02:	68fa      	ldr	r2, [r7, #12]
 800ea04:	429a      	cmp	r2, r3
 800ea06:	d306      	bcc.n	800ea16 <mem_free+0x46>
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	f103 020c 	add.w	r2, r3, #12
 800ea0e:	4b20      	ldr	r3, [pc, #128]	; (800ea90 <mem_free+0xc0>)
 800ea10:	681b      	ldr	r3, [r3, #0]
 800ea12:	429a      	cmp	r2, r3
 800ea14:	d907      	bls.n	800ea26 <mem_free+0x56>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800ea16:	4b1a      	ldr	r3, [pc, #104]	; (800ea80 <mem_free+0xb0>)
 800ea18:	f240 227f 	movw	r2, #639	; 0x27f
 800ea1c:	491d      	ldr	r1, [pc, #116]	; (800ea94 <mem_free+0xc4>)
 800ea1e:	481a      	ldr	r0, [pc, #104]	; (800ea88 <mem_free+0xb8>)
 800ea20:	f00b fa74 	bl	8019f0c <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800ea24:	e029      	b.n	800ea7a <mem_free+0xaa>
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* mem has to be in a used state */
  if (!mem->used) {
 800ea26:	68fb      	ldr	r3, [r7, #12]
 800ea28:	791b      	ldrb	r3, [r3, #4]
 800ea2a:	2b00      	cmp	r3, #0
 800ea2c:	d107      	bne.n	800ea3e <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800ea2e:	4b14      	ldr	r3, [pc, #80]	; (800ea80 <mem_free+0xb0>)
 800ea30:	f44f 7223 	mov.w	r2, #652	; 0x28c
 800ea34:	4918      	ldr	r1, [pc, #96]	; (800ea98 <mem_free+0xc8>)
 800ea36:	4814      	ldr	r0, [pc, #80]	; (800ea88 <mem_free+0xb8>)
 800ea38:	f00b fa68 	bl	8019f0c <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800ea3c:	e01d      	b.n	800ea7a <mem_free+0xaa>
  }

  if (!mem_link_valid(mem)) {
 800ea3e:	68f8      	ldr	r0, [r7, #12]
 800ea40:	f7ff ff88 	bl	800e954 <mem_link_valid>
 800ea44:	4603      	mov	r3, r0
 800ea46:	2b00      	cmp	r3, #0
 800ea48:	d107      	bne.n	800ea5a <mem_free+0x8a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800ea4a:	4b0d      	ldr	r3, [pc, #52]	; (800ea80 <mem_free+0xb0>)
 800ea4c:	f240 2295 	movw	r2, #661	; 0x295
 800ea50:	4912      	ldr	r1, [pc, #72]	; (800ea9c <mem_free+0xcc>)
 800ea52:	480d      	ldr	r0, [pc, #52]	; (800ea88 <mem_free+0xb8>)
 800ea54:	f00b fa5a 	bl	8019f0c <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800ea58:	e00f      	b.n	800ea7a <mem_free+0xaa>
  }

  /* mem is now unused. */
  mem->used = 0;
 800ea5a:	68fb      	ldr	r3, [r7, #12]
 800ea5c:	2200      	movs	r2, #0
 800ea5e:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800ea60:	4b0f      	ldr	r3, [pc, #60]	; (800eaa0 <mem_free+0xd0>)
 800ea62:	681b      	ldr	r3, [r3, #0]
 800ea64:	68fa      	ldr	r2, [r7, #12]
 800ea66:	429a      	cmp	r2, r3
 800ea68:	d202      	bcs.n	800ea70 <mem_free+0xa0>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800ea6a:	4a0d      	ldr	r2, [pc, #52]	; (800eaa0 <mem_free+0xd0>)
 800ea6c:	68fb      	ldr	r3, [r7, #12]
 800ea6e:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800ea70:	68f8      	ldr	r0, [r7, #12]
 800ea72:	f7ff fe8d 	bl	800e790 <plug_holes>
 800ea76:	e000      	b.n	800ea7a <mem_free+0xaa>
    return;
 800ea78:	bf00      	nop
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800ea7a:	3710      	adds	r7, #16
 800ea7c:	46bd      	mov	sp, r7
 800ea7e:	bd80      	pop	{r7, pc}
 800ea80:	0801c70c 	.word	0x0801c70c
 800ea84:	0801c7e0 	.word	0x0801c7e0
 800ea88:	0801c754 	.word	0x0801c754
 800ea8c:	20000260 	.word	0x20000260
 800ea90:	20000264 	.word	0x20000264
 800ea94:	0801c804 	.word	0x0801c804
 800ea98:	0801c820 	.word	0x0801c820
 800ea9c:	0801c848 	.word	0x0801c848
 800eaa0:	20000268 	.word	0x20000268

0800eaa4 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800eaa4:	b580      	push	{r7, lr}
 800eaa6:	b088      	sub	sp, #32
 800eaa8:	af00      	add	r7, sp, #0
 800eaaa:	6078      	str	r0, [r7, #4]
 800eaac:	460b      	mov	r3, r1
 800eaae:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800eab0:	887b      	ldrh	r3, [r7, #2]
 800eab2:	3303      	adds	r3, #3
 800eab4:	b29b      	uxth	r3, r3
 800eab6:	f023 0303 	bic.w	r3, r3, #3
 800eaba:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800eabc:	8bfb      	ldrh	r3, [r7, #30]
 800eabe:	2b0b      	cmp	r3, #11
 800eac0:	d801      	bhi.n	800eac6 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800eac2:	230c      	movs	r3, #12
 800eac4:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800eac6:	8bfb      	ldrh	r3, [r7, #30]
 800eac8:	f646 5260 	movw	r2, #28000	; 0x6d60
 800eacc:	4293      	cmp	r3, r2
 800eace:	d803      	bhi.n	800ead8 <mem_trim+0x34>
 800ead0:	8bfa      	ldrh	r2, [r7, #30]
 800ead2:	887b      	ldrh	r3, [r7, #2]
 800ead4:	429a      	cmp	r2, r3
 800ead6:	d201      	bcs.n	800eadc <mem_trim+0x38>
    return NULL;
 800ead8:	2300      	movs	r3, #0
 800eada:	e0d0      	b.n	800ec7e <mem_trim+0x1da>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800eadc:	4b6a      	ldr	r3, [pc, #424]	; (800ec88 <mem_trim+0x1e4>)
 800eade:	681b      	ldr	r3, [r3, #0]
 800eae0:	687a      	ldr	r2, [r7, #4]
 800eae2:	429a      	cmp	r2, r3
 800eae4:	d304      	bcc.n	800eaf0 <mem_trim+0x4c>
 800eae6:	4b69      	ldr	r3, [pc, #420]	; (800ec8c <mem_trim+0x1e8>)
 800eae8:	681b      	ldr	r3, [r3, #0]
 800eaea:	687a      	ldr	r2, [r7, #4]
 800eaec:	429a      	cmp	r2, r3
 800eaee:	d306      	bcc.n	800eafe <mem_trim+0x5a>
 800eaf0:	4b67      	ldr	r3, [pc, #412]	; (800ec90 <mem_trim+0x1ec>)
 800eaf2:	f240 22d1 	movw	r2, #721	; 0x2d1
 800eaf6:	4967      	ldr	r1, [pc, #412]	; (800ec94 <mem_trim+0x1f0>)
 800eaf8:	4867      	ldr	r0, [pc, #412]	; (800ec98 <mem_trim+0x1f4>)
 800eafa:	f00b fa07 	bl	8019f0c <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800eafe:	4b62      	ldr	r3, [pc, #392]	; (800ec88 <mem_trim+0x1e4>)
 800eb00:	681b      	ldr	r3, [r3, #0]
 800eb02:	687a      	ldr	r2, [r7, #4]
 800eb04:	429a      	cmp	r2, r3
 800eb06:	d304      	bcc.n	800eb12 <mem_trim+0x6e>
 800eb08:	4b60      	ldr	r3, [pc, #384]	; (800ec8c <mem_trim+0x1e8>)
 800eb0a:	681b      	ldr	r3, [r3, #0]
 800eb0c:	687a      	ldr	r2, [r7, #4]
 800eb0e:	429a      	cmp	r2, r3
 800eb10:	d301      	bcc.n	800eb16 <mem_trim+0x72>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	e0b3      	b.n	800ec7e <mem_trim+0x1da>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	3b08      	subs	r3, #8
 800eb1a:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800eb1c:	69b8      	ldr	r0, [r7, #24]
 800eb1e:	f7ff fe25 	bl	800e76c <mem_to_ptr>
 800eb22:	4603      	mov	r3, r0
 800eb24:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800eb26:	69bb      	ldr	r3, [r7, #24]
 800eb28:	881a      	ldrh	r2, [r3, #0]
 800eb2a:	8afb      	ldrh	r3, [r7, #22]
 800eb2c:	1ad3      	subs	r3, r2, r3
 800eb2e:	b29b      	uxth	r3, r3
 800eb30:	3b08      	subs	r3, #8
 800eb32:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800eb34:	8bfa      	ldrh	r2, [r7, #30]
 800eb36:	8abb      	ldrh	r3, [r7, #20]
 800eb38:	429a      	cmp	r2, r3
 800eb3a:	d906      	bls.n	800eb4a <mem_trim+0xa6>
 800eb3c:	4b54      	ldr	r3, [pc, #336]	; (800ec90 <mem_trim+0x1ec>)
 800eb3e:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 800eb42:	4956      	ldr	r1, [pc, #344]	; (800ec9c <mem_trim+0x1f8>)
 800eb44:	4854      	ldr	r0, [pc, #336]	; (800ec98 <mem_trim+0x1f4>)
 800eb46:	f00b f9e1 	bl	8019f0c <iprintf>
  if (newsize > size) {
 800eb4a:	8bfa      	ldrh	r2, [r7, #30]
 800eb4c:	8abb      	ldrh	r3, [r7, #20]
 800eb4e:	429a      	cmp	r2, r3
 800eb50:	d901      	bls.n	800eb56 <mem_trim+0xb2>
    /* not supported */
    return NULL;
 800eb52:	2300      	movs	r3, #0
 800eb54:	e093      	b.n	800ec7e <mem_trim+0x1da>
  }
  if (newsize == size) {
 800eb56:	8bfa      	ldrh	r2, [r7, #30]
 800eb58:	8abb      	ldrh	r3, [r7, #20]
 800eb5a:	429a      	cmp	r2, r3
 800eb5c:	d101      	bne.n	800eb62 <mem_trim+0xbe>
    /* No change in size, simply return */
    return rmem;
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	e08d      	b.n	800ec7e <mem_trim+0x1da>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = ptr_to_mem(mem->next);
 800eb62:	69bb      	ldr	r3, [r7, #24]
 800eb64:	881b      	ldrh	r3, [r3, #0]
 800eb66:	4618      	mov	r0, r3
 800eb68:	f7ff fdee 	bl	800e748 <ptr_to_mem>
 800eb6c:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800eb6e:	693b      	ldr	r3, [r7, #16]
 800eb70:	791b      	ldrb	r3, [r3, #4]
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d141      	bne.n	800ebfa <mem_trim+0x156>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800eb76:	69bb      	ldr	r3, [r7, #24]
 800eb78:	881b      	ldrh	r3, [r3, #0]
 800eb7a:	f646 5260 	movw	r2, #28000	; 0x6d60
 800eb7e:	4293      	cmp	r3, r2
 800eb80:	d106      	bne.n	800eb90 <mem_trim+0xec>
 800eb82:	4b43      	ldr	r3, [pc, #268]	; (800ec90 <mem_trim+0x1ec>)
 800eb84:	f240 22f5 	movw	r2, #757	; 0x2f5
 800eb88:	4945      	ldr	r1, [pc, #276]	; (800eca0 <mem_trim+0x1fc>)
 800eb8a:	4843      	ldr	r0, [pc, #268]	; (800ec98 <mem_trim+0x1f4>)
 800eb8c:	f00b f9be 	bl	8019f0c <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800eb90:	693b      	ldr	r3, [r7, #16]
 800eb92:	881b      	ldrh	r3, [r3, #0]
 800eb94:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800eb96:	8afa      	ldrh	r2, [r7, #22]
 800eb98:	8bfb      	ldrh	r3, [r7, #30]
 800eb9a:	4413      	add	r3, r2
 800eb9c:	b29b      	uxth	r3, r3
 800eb9e:	3308      	adds	r3, #8
 800eba0:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800eba2:	4b40      	ldr	r3, [pc, #256]	; (800eca4 <mem_trim+0x200>)
 800eba4:	681b      	ldr	r3, [r3, #0]
 800eba6:	693a      	ldr	r2, [r7, #16]
 800eba8:	429a      	cmp	r2, r3
 800ebaa:	d106      	bne.n	800ebba <mem_trim+0x116>
      lfree = ptr_to_mem(ptr2);
 800ebac:	89fb      	ldrh	r3, [r7, #14]
 800ebae:	4618      	mov	r0, r3
 800ebb0:	f7ff fdca 	bl	800e748 <ptr_to_mem>
 800ebb4:	4603      	mov	r3, r0
 800ebb6:	4a3b      	ldr	r2, [pc, #236]	; (800eca4 <mem_trim+0x200>)
 800ebb8:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800ebba:	89fb      	ldrh	r3, [r7, #14]
 800ebbc:	4618      	mov	r0, r3
 800ebbe:	f7ff fdc3 	bl	800e748 <ptr_to_mem>
 800ebc2:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800ebc4:	693b      	ldr	r3, [r7, #16]
 800ebc6:	2200      	movs	r2, #0
 800ebc8:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800ebca:	693b      	ldr	r3, [r7, #16]
 800ebcc:	89ba      	ldrh	r2, [r7, #12]
 800ebce:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800ebd0:	693b      	ldr	r3, [r7, #16]
 800ebd2:	8afa      	ldrh	r2, [r7, #22]
 800ebd4:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800ebd6:	69bb      	ldr	r3, [r7, #24]
 800ebd8:	89fa      	ldrh	r2, [r7, #14]
 800ebda:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800ebdc:	693b      	ldr	r3, [r7, #16]
 800ebde:	881b      	ldrh	r3, [r3, #0]
 800ebe0:	f646 5260 	movw	r2, #28000	; 0x6d60
 800ebe4:	4293      	cmp	r3, r2
 800ebe6:	d049      	beq.n	800ec7c <mem_trim+0x1d8>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800ebe8:	693b      	ldr	r3, [r7, #16]
 800ebea:	881b      	ldrh	r3, [r3, #0]
 800ebec:	4618      	mov	r0, r3
 800ebee:	f7ff fdab 	bl	800e748 <ptr_to_mem>
 800ebf2:	4602      	mov	r2, r0
 800ebf4:	89fb      	ldrh	r3, [r7, #14]
 800ebf6:	8053      	strh	r3, [r2, #2]
 800ebf8:	e040      	b.n	800ec7c <mem_trim+0x1d8>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800ebfa:	8bfb      	ldrh	r3, [r7, #30]
 800ebfc:	f103 0214 	add.w	r2, r3, #20
 800ec00:	8abb      	ldrh	r3, [r7, #20]
 800ec02:	429a      	cmp	r2, r3
 800ec04:	d83a      	bhi.n	800ec7c <mem_trim+0x1d8>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800ec06:	8afa      	ldrh	r2, [r7, #22]
 800ec08:	8bfb      	ldrh	r3, [r7, #30]
 800ec0a:	4413      	add	r3, r2
 800ec0c:	b29b      	uxth	r3, r3
 800ec0e:	3308      	adds	r3, #8
 800ec10:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800ec12:	69bb      	ldr	r3, [r7, #24]
 800ec14:	881b      	ldrh	r3, [r3, #0]
 800ec16:	f646 5260 	movw	r2, #28000	; 0x6d60
 800ec1a:	4293      	cmp	r3, r2
 800ec1c:	d106      	bne.n	800ec2c <mem_trim+0x188>
 800ec1e:	4b1c      	ldr	r3, [pc, #112]	; (800ec90 <mem_trim+0x1ec>)
 800ec20:	f240 3216 	movw	r2, #790	; 0x316
 800ec24:	491e      	ldr	r1, [pc, #120]	; (800eca0 <mem_trim+0x1fc>)
 800ec26:	481c      	ldr	r0, [pc, #112]	; (800ec98 <mem_trim+0x1f4>)
 800ec28:	f00b f970 	bl	8019f0c <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800ec2c:	89fb      	ldrh	r3, [r7, #14]
 800ec2e:	4618      	mov	r0, r3
 800ec30:	f7ff fd8a 	bl	800e748 <ptr_to_mem>
 800ec34:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800ec36:	4b1b      	ldr	r3, [pc, #108]	; (800eca4 <mem_trim+0x200>)
 800ec38:	681b      	ldr	r3, [r3, #0]
 800ec3a:	693a      	ldr	r2, [r7, #16]
 800ec3c:	429a      	cmp	r2, r3
 800ec3e:	d202      	bcs.n	800ec46 <mem_trim+0x1a2>
      lfree = mem2;
 800ec40:	4a18      	ldr	r2, [pc, #96]	; (800eca4 <mem_trim+0x200>)
 800ec42:	693b      	ldr	r3, [r7, #16]
 800ec44:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800ec46:	693b      	ldr	r3, [r7, #16]
 800ec48:	2200      	movs	r2, #0
 800ec4a:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800ec4c:	69bb      	ldr	r3, [r7, #24]
 800ec4e:	881a      	ldrh	r2, [r3, #0]
 800ec50:	693b      	ldr	r3, [r7, #16]
 800ec52:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800ec54:	693b      	ldr	r3, [r7, #16]
 800ec56:	8afa      	ldrh	r2, [r7, #22]
 800ec58:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800ec5a:	69bb      	ldr	r3, [r7, #24]
 800ec5c:	89fa      	ldrh	r2, [r7, #14]
 800ec5e:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800ec60:	693b      	ldr	r3, [r7, #16]
 800ec62:	881b      	ldrh	r3, [r3, #0]
 800ec64:	f646 5260 	movw	r2, #28000	; 0x6d60
 800ec68:	4293      	cmp	r3, r2
 800ec6a:	d007      	beq.n	800ec7c <mem_trim+0x1d8>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800ec6c:	693b      	ldr	r3, [r7, #16]
 800ec6e:	881b      	ldrh	r3, [r3, #0]
 800ec70:	4618      	mov	r0, r3
 800ec72:	f7ff fd69 	bl	800e748 <ptr_to_mem>
 800ec76:	4602      	mov	r2, r0
 800ec78:	89fb      	ldrh	r3, [r7, #14]
 800ec7a:	8053      	strh	r3, [r2, #2]
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 800ec7c:	687b      	ldr	r3, [r7, #4]
}
 800ec7e:	4618      	mov	r0, r3
 800ec80:	3720      	adds	r7, #32
 800ec82:	46bd      	mov	sp, r7
 800ec84:	bd80      	pop	{r7, pc}
 800ec86:	bf00      	nop
 800ec88:	20000260 	.word	0x20000260
 800ec8c:	20000264 	.word	0x20000264
 800ec90:	0801c70c 	.word	0x0801c70c
 800ec94:	0801c87c 	.word	0x0801c87c
 800ec98:	0801c754 	.word	0x0801c754
 800ec9c:	0801c894 	.word	0x0801c894
 800eca0:	0801c8b4 	.word	0x0801c8b4
 800eca4:	20000268 	.word	0x20000268

0800eca8 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800eca8:	b580      	push	{r7, lr}
 800ecaa:	b088      	sub	sp, #32
 800ecac:	af00      	add	r7, sp, #0
 800ecae:	4603      	mov	r3, r0
 800ecb0:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800ecb2:	88fb      	ldrh	r3, [r7, #6]
 800ecb4:	2b00      	cmp	r3, #0
 800ecb6:	d101      	bne.n	800ecbc <mem_malloc+0x14>
    return NULL;
 800ecb8:	2300      	movs	r3, #0
 800ecba:	e0dd      	b.n	800ee78 <mem_malloc+0x1d0>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800ecbc:	88fb      	ldrh	r3, [r7, #6]
 800ecbe:	3303      	adds	r3, #3
 800ecc0:	b29b      	uxth	r3, r3
 800ecc2:	f023 0303 	bic.w	r3, r3, #3
 800ecc6:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800ecc8:	8bbb      	ldrh	r3, [r7, #28]
 800ecca:	2b0b      	cmp	r3, #11
 800eccc:	d801      	bhi.n	800ecd2 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800ecce:	230c      	movs	r3, #12
 800ecd0:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800ecd2:	8bbb      	ldrh	r3, [r7, #28]
 800ecd4:	f646 5260 	movw	r2, #28000	; 0x6d60
 800ecd8:	4293      	cmp	r3, r2
 800ecda:	d803      	bhi.n	800ece4 <mem_malloc+0x3c>
 800ecdc:	8bba      	ldrh	r2, [r7, #28]
 800ecde:	88fb      	ldrh	r3, [r7, #6]
 800ece0:	429a      	cmp	r2, r3
 800ece2:	d201      	bcs.n	800ece8 <mem_malloc+0x40>
    return NULL;
 800ece4:	2300      	movs	r3, #0
 800ece6:	e0c7      	b.n	800ee78 <mem_malloc+0x1d0>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800ece8:	4b65      	ldr	r3, [pc, #404]	; (800ee80 <mem_malloc+0x1d8>)
 800ecea:	681b      	ldr	r3, [r3, #0]
 800ecec:	4618      	mov	r0, r3
 800ecee:	f7ff fd3d 	bl	800e76c <mem_to_ptr>
 800ecf2:	4603      	mov	r3, r0
 800ecf4:	83fb      	strh	r3, [r7, #30]
 800ecf6:	e0b6      	b.n	800ee66 <mem_malloc+0x1be>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800ecf8:	8bfb      	ldrh	r3, [r7, #30]
 800ecfa:	4618      	mov	r0, r3
 800ecfc:	f7ff fd24 	bl	800e748 <ptr_to_mem>
 800ed00:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800ed02:	697b      	ldr	r3, [r7, #20]
 800ed04:	791b      	ldrb	r3, [r3, #4]
 800ed06:	2b00      	cmp	r3, #0
 800ed08:	f040 80a6 	bne.w	800ee58 <mem_malloc+0x1b0>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800ed0c:	697b      	ldr	r3, [r7, #20]
 800ed0e:	881b      	ldrh	r3, [r3, #0]
 800ed10:	461a      	mov	r2, r3
 800ed12:	8bfb      	ldrh	r3, [r7, #30]
 800ed14:	1ad3      	subs	r3, r2, r3
 800ed16:	f1a3 0208 	sub.w	r2, r3, #8
 800ed1a:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800ed1c:	429a      	cmp	r2, r3
 800ed1e:	f0c0 809b 	bcc.w	800ee58 <mem_malloc+0x1b0>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800ed22:	697b      	ldr	r3, [r7, #20]
 800ed24:	881b      	ldrh	r3, [r3, #0]
 800ed26:	461a      	mov	r2, r3
 800ed28:	8bfb      	ldrh	r3, [r7, #30]
 800ed2a:	1ad3      	subs	r3, r2, r3
 800ed2c:	f1a3 0208 	sub.w	r2, r3, #8
 800ed30:	8bbb      	ldrh	r3, [r7, #28]
 800ed32:	3314      	adds	r3, #20
 800ed34:	429a      	cmp	r2, r3
 800ed36:	d335      	bcc.n	800eda4 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800ed38:	8bfa      	ldrh	r2, [r7, #30]
 800ed3a:	8bbb      	ldrh	r3, [r7, #28]
 800ed3c:	4413      	add	r3, r2
 800ed3e:	b29b      	uxth	r3, r3
 800ed40:	3308      	adds	r3, #8
 800ed42:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800ed44:	8a7b      	ldrh	r3, [r7, #18]
 800ed46:	f646 5260 	movw	r2, #28000	; 0x6d60
 800ed4a:	4293      	cmp	r3, r2
 800ed4c:	d106      	bne.n	800ed5c <mem_malloc+0xb4>
 800ed4e:	4b4d      	ldr	r3, [pc, #308]	; (800ee84 <mem_malloc+0x1dc>)
 800ed50:	f240 3287 	movw	r2, #903	; 0x387
 800ed54:	494c      	ldr	r1, [pc, #304]	; (800ee88 <mem_malloc+0x1e0>)
 800ed56:	484d      	ldr	r0, [pc, #308]	; (800ee8c <mem_malloc+0x1e4>)
 800ed58:	f00b f8d8 	bl	8019f0c <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800ed5c:	8a7b      	ldrh	r3, [r7, #18]
 800ed5e:	4618      	mov	r0, r3
 800ed60:	f7ff fcf2 	bl	800e748 <ptr_to_mem>
 800ed64:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800ed66:	68fb      	ldr	r3, [r7, #12]
 800ed68:	2200      	movs	r2, #0
 800ed6a:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800ed6c:	697b      	ldr	r3, [r7, #20]
 800ed6e:	881a      	ldrh	r2, [r3, #0]
 800ed70:	68fb      	ldr	r3, [r7, #12]
 800ed72:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800ed74:	68fb      	ldr	r3, [r7, #12]
 800ed76:	8bfa      	ldrh	r2, [r7, #30]
 800ed78:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800ed7a:	697b      	ldr	r3, [r7, #20]
 800ed7c:	8a7a      	ldrh	r2, [r7, #18]
 800ed7e:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800ed80:	697b      	ldr	r3, [r7, #20]
 800ed82:	2201      	movs	r2, #1
 800ed84:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800ed86:	68fb      	ldr	r3, [r7, #12]
 800ed88:	881b      	ldrh	r3, [r3, #0]
 800ed8a:	f646 5260 	movw	r2, #28000	; 0x6d60
 800ed8e:	4293      	cmp	r3, r2
 800ed90:	d00b      	beq.n	800edaa <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800ed92:	68fb      	ldr	r3, [r7, #12]
 800ed94:	881b      	ldrh	r3, [r3, #0]
 800ed96:	4618      	mov	r0, r3
 800ed98:	f7ff fcd6 	bl	800e748 <ptr_to_mem>
 800ed9c:	4602      	mov	r2, r0
 800ed9e:	8a7b      	ldrh	r3, [r7, #18]
 800eda0:	8053      	strh	r3, [r2, #2]
 800eda2:	e002      	b.n	800edaa <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800eda4:	697b      	ldr	r3, [r7, #20]
 800eda6:	2201      	movs	r2, #1
 800eda8:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800edaa:	4b35      	ldr	r3, [pc, #212]	; (800ee80 <mem_malloc+0x1d8>)
 800edac:	681b      	ldr	r3, [r3, #0]
 800edae:	697a      	ldr	r2, [r7, #20]
 800edb0:	429a      	cmp	r2, r3
 800edb2:	d127      	bne.n	800ee04 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 800edb4:	4b32      	ldr	r3, [pc, #200]	; (800ee80 <mem_malloc+0x1d8>)
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800edba:	e005      	b.n	800edc8 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800edbc:	69bb      	ldr	r3, [r7, #24]
 800edbe:	881b      	ldrh	r3, [r3, #0]
 800edc0:	4618      	mov	r0, r3
 800edc2:	f7ff fcc1 	bl	800e748 <ptr_to_mem>
 800edc6:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800edc8:	69bb      	ldr	r3, [r7, #24]
 800edca:	791b      	ldrb	r3, [r3, #4]
 800edcc:	2b00      	cmp	r3, #0
 800edce:	d004      	beq.n	800edda <mem_malloc+0x132>
 800edd0:	4b2f      	ldr	r3, [pc, #188]	; (800ee90 <mem_malloc+0x1e8>)
 800edd2:	681b      	ldr	r3, [r3, #0]
 800edd4:	69ba      	ldr	r2, [r7, #24]
 800edd6:	429a      	cmp	r2, r3
 800edd8:	d1f0      	bne.n	800edbc <mem_malloc+0x114>
          }
          lfree = cur;
 800edda:	4a29      	ldr	r2, [pc, #164]	; (800ee80 <mem_malloc+0x1d8>)
 800eddc:	69bb      	ldr	r3, [r7, #24]
 800edde:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800ede0:	4b27      	ldr	r3, [pc, #156]	; (800ee80 <mem_malloc+0x1d8>)
 800ede2:	681a      	ldr	r2, [r3, #0]
 800ede4:	4b2a      	ldr	r3, [pc, #168]	; (800ee90 <mem_malloc+0x1e8>)
 800ede6:	681b      	ldr	r3, [r3, #0]
 800ede8:	429a      	cmp	r2, r3
 800edea:	d00b      	beq.n	800ee04 <mem_malloc+0x15c>
 800edec:	4b24      	ldr	r3, [pc, #144]	; (800ee80 <mem_malloc+0x1d8>)
 800edee:	681b      	ldr	r3, [r3, #0]
 800edf0:	791b      	ldrb	r3, [r3, #4]
 800edf2:	2b00      	cmp	r3, #0
 800edf4:	d006      	beq.n	800ee04 <mem_malloc+0x15c>
 800edf6:	4b23      	ldr	r3, [pc, #140]	; (800ee84 <mem_malloc+0x1dc>)
 800edf8:	f240 32b5 	movw	r2, #949	; 0x3b5
 800edfc:	4925      	ldr	r1, [pc, #148]	; (800ee94 <mem_malloc+0x1ec>)
 800edfe:	4823      	ldr	r0, [pc, #140]	; (800ee8c <mem_malloc+0x1e4>)
 800ee00:	f00b f884 	bl	8019f0c <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800ee04:	8bba      	ldrh	r2, [r7, #28]
 800ee06:	697b      	ldr	r3, [r7, #20]
 800ee08:	4413      	add	r3, r2
 800ee0a:	3308      	adds	r3, #8
 800ee0c:	4a20      	ldr	r2, [pc, #128]	; (800ee90 <mem_malloc+0x1e8>)
 800ee0e:	6812      	ldr	r2, [r2, #0]
 800ee10:	4293      	cmp	r3, r2
 800ee12:	d906      	bls.n	800ee22 <mem_malloc+0x17a>
 800ee14:	4b1b      	ldr	r3, [pc, #108]	; (800ee84 <mem_malloc+0x1dc>)
 800ee16:	f240 32b9 	movw	r2, #953	; 0x3b9
 800ee1a:	491f      	ldr	r1, [pc, #124]	; (800ee98 <mem_malloc+0x1f0>)
 800ee1c:	481b      	ldr	r0, [pc, #108]	; (800ee8c <mem_malloc+0x1e4>)
 800ee1e:	f00b f875 	bl	8019f0c <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800ee22:	697b      	ldr	r3, [r7, #20]
 800ee24:	f003 0303 	and.w	r3, r3, #3
 800ee28:	2b00      	cmp	r3, #0
 800ee2a:	d006      	beq.n	800ee3a <mem_malloc+0x192>
 800ee2c:	4b15      	ldr	r3, [pc, #84]	; (800ee84 <mem_malloc+0x1dc>)
 800ee2e:	f240 32bb 	movw	r2, #955	; 0x3bb
 800ee32:	491a      	ldr	r1, [pc, #104]	; (800ee9c <mem_malloc+0x1f4>)
 800ee34:	4815      	ldr	r0, [pc, #84]	; (800ee8c <mem_malloc+0x1e4>)
 800ee36:	f00b f869 	bl	8019f0c <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800ee3a:	697b      	ldr	r3, [r7, #20]
 800ee3c:	f003 0303 	and.w	r3, r3, #3
 800ee40:	2b00      	cmp	r3, #0
 800ee42:	d006      	beq.n	800ee52 <mem_malloc+0x1aa>
 800ee44:	4b0f      	ldr	r3, [pc, #60]	; (800ee84 <mem_malloc+0x1dc>)
 800ee46:	f240 32bd 	movw	r2, #957	; 0x3bd
 800ee4a:	4915      	ldr	r1, [pc, #84]	; (800eea0 <mem_malloc+0x1f8>)
 800ee4c:	480f      	ldr	r0, [pc, #60]	; (800ee8c <mem_malloc+0x1e4>)
 800ee4e:	f00b f85d 	bl	8019f0c <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800ee52:	697b      	ldr	r3, [r7, #20]
 800ee54:	3308      	adds	r3, #8
 800ee56:	e00f      	b.n	800ee78 <mem_malloc+0x1d0>
         ptr = ptr_to_mem(ptr)->next) {
 800ee58:	8bfb      	ldrh	r3, [r7, #30]
 800ee5a:	4618      	mov	r0, r3
 800ee5c:	f7ff fc74 	bl	800e748 <ptr_to_mem>
 800ee60:	4603      	mov	r3, r0
 800ee62:	881b      	ldrh	r3, [r3, #0]
 800ee64:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800ee66:	8bfa      	ldrh	r2, [r7, #30]
 800ee68:	8bbb      	ldrh	r3, [r7, #28]
 800ee6a:	f5c3 43da 	rsb	r3, r3, #27904	; 0x6d00
 800ee6e:	3360      	adds	r3, #96	; 0x60
 800ee70:	429a      	cmp	r2, r3
 800ee72:	f4ff af41 	bcc.w	800ecf8 <mem_malloc+0x50>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800ee76:	2300      	movs	r3, #0
}
 800ee78:	4618      	mov	r0, r3
 800ee7a:	3720      	adds	r7, #32
 800ee7c:	46bd      	mov	sp, r7
 800ee7e:	bd80      	pop	{r7, pc}
 800ee80:	20000268 	.word	0x20000268
 800ee84:	0801c70c 	.word	0x0801c70c
 800ee88:	0801c8b4 	.word	0x0801c8b4
 800ee8c:	0801c754 	.word	0x0801c754
 800ee90:	20000264 	.word	0x20000264
 800ee94:	0801c8c8 	.word	0x0801c8c8
 800ee98:	0801c8e4 	.word	0x0801c8e4
 800ee9c:	0801c914 	.word	0x0801c914
 800eea0:	0801c944 	.word	0x0801c944

0800eea4 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800eea4:	b480      	push	{r7}
 800eea6:	b085      	sub	sp, #20
 800eea8:	af00      	add	r7, sp, #0
 800eeaa:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	689b      	ldr	r3, [r3, #8]
 800eeb0:	2200      	movs	r2, #0
 800eeb2:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	685b      	ldr	r3, [r3, #4]
 800eeb8:	3303      	adds	r3, #3
 800eeba:	f023 0303 	bic.w	r3, r3, #3
 800eebe:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800eec0:	2300      	movs	r3, #0
 800eec2:	60fb      	str	r3, [r7, #12]
 800eec4:	e011      	b.n	800eeea <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	689b      	ldr	r3, [r3, #8]
 800eeca:	681a      	ldr	r2, [r3, #0]
 800eecc:	68bb      	ldr	r3, [r7, #8]
 800eece:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	689b      	ldr	r3, [r3, #8]
 800eed4:	68ba      	ldr	r2, [r7, #8]
 800eed6:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	881b      	ldrh	r3, [r3, #0]
 800eedc:	461a      	mov	r2, r3
 800eede:	68bb      	ldr	r3, [r7, #8]
 800eee0:	4413      	add	r3, r2
 800eee2:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800eee4:	68fb      	ldr	r3, [r7, #12]
 800eee6:	3301      	adds	r3, #1
 800eee8:	60fb      	str	r3, [r7, #12]
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	885b      	ldrh	r3, [r3, #2]
 800eeee:	461a      	mov	r2, r3
 800eef0:	68fb      	ldr	r3, [r7, #12]
 800eef2:	4293      	cmp	r3, r2
 800eef4:	dbe7      	blt.n	800eec6 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800eef6:	bf00      	nop
 800eef8:	bf00      	nop
 800eefa:	3714      	adds	r7, #20
 800eefc:	46bd      	mov	sp, r7
 800eefe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef02:	4770      	bx	lr

0800ef04 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800ef04:	b580      	push	{r7, lr}
 800ef06:	b082      	sub	sp, #8
 800ef08:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800ef0a:	2300      	movs	r3, #0
 800ef0c:	80fb      	strh	r3, [r7, #6]
 800ef0e:	e009      	b.n	800ef24 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800ef10:	88fb      	ldrh	r3, [r7, #6]
 800ef12:	4a08      	ldr	r2, [pc, #32]	; (800ef34 <memp_init+0x30>)
 800ef14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ef18:	4618      	mov	r0, r3
 800ef1a:	f7ff ffc3 	bl	800eea4 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800ef1e:	88fb      	ldrh	r3, [r7, #6]
 800ef20:	3301      	adds	r3, #1
 800ef22:	80fb      	strh	r3, [r7, #6]
 800ef24:	88fb      	ldrh	r3, [r7, #6]
 800ef26:	2b08      	cmp	r3, #8
 800ef28:	d9f2      	bls.n	800ef10 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800ef2a:	bf00      	nop
 800ef2c:	bf00      	nop
 800ef2e:	3708      	adds	r7, #8
 800ef30:	46bd      	mov	sp, r7
 800ef32:	bd80      	pop	{r7, pc}
 800ef34:	0801f2ac 	.word	0x0801f2ac

0800ef38 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800ef38:	b580      	push	{r7, lr}
 800ef3a:	b084      	sub	sp, #16
 800ef3c:	af00      	add	r7, sp, #0
 800ef3e:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	689b      	ldr	r3, [r3, #8]
 800ef44:	681b      	ldr	r3, [r3, #0]
 800ef46:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800ef48:	68fb      	ldr	r3, [r7, #12]
 800ef4a:	2b00      	cmp	r3, #0
 800ef4c:	d012      	beq.n	800ef74 <do_memp_malloc_pool+0x3c>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800ef4e:	687b      	ldr	r3, [r7, #4]
 800ef50:	689b      	ldr	r3, [r3, #8]
 800ef52:	68fa      	ldr	r2, [r7, #12]
 800ef54:	6812      	ldr	r2, [r2, #0]
 800ef56:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800ef58:	68fb      	ldr	r3, [r7, #12]
 800ef5a:	f003 0303 	and.w	r3, r3, #3
 800ef5e:	2b00      	cmp	r3, #0
 800ef60:	d006      	beq.n	800ef70 <do_memp_malloc_pool+0x38>
 800ef62:	4b07      	ldr	r3, [pc, #28]	; (800ef80 <do_memp_malloc_pool+0x48>)
 800ef64:	f44f 728c 	mov.w	r2, #280	; 0x118
 800ef68:	4906      	ldr	r1, [pc, #24]	; (800ef84 <do_memp_malloc_pool+0x4c>)
 800ef6a:	4807      	ldr	r0, [pc, #28]	; (800ef88 <do_memp_malloc_pool+0x50>)
 800ef6c:	f00a ffce 	bl	8019f0c <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800ef70:	68fb      	ldr	r3, [r7, #12]
 800ef72:	e000      	b.n	800ef76 <do_memp_malloc_pool+0x3e>
#endif
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800ef74:	2300      	movs	r3, #0
}
 800ef76:	4618      	mov	r0, r3
 800ef78:	3710      	adds	r7, #16
 800ef7a:	46bd      	mov	sp, r7
 800ef7c:	bd80      	pop	{r7, pc}
 800ef7e:	bf00      	nop
 800ef80:	0801c968 	.word	0x0801c968
 800ef84:	0801c998 	.word	0x0801c998
 800ef88:	0801c9bc 	.word	0x0801c9bc

0800ef8c <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800ef8c:	b580      	push	{r7, lr}
 800ef8e:	b084      	sub	sp, #16
 800ef90:	af00      	add	r7, sp, #0
 800ef92:	4603      	mov	r3, r0
 800ef94:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800ef96:	79fb      	ldrb	r3, [r7, #7]
 800ef98:	2b08      	cmp	r3, #8
 800ef9a:	d908      	bls.n	800efae <memp_malloc+0x22>
 800ef9c:	4b0a      	ldr	r3, [pc, #40]	; (800efc8 <memp_malloc+0x3c>)
 800ef9e:	f240 1257 	movw	r2, #343	; 0x157
 800efa2:	490a      	ldr	r1, [pc, #40]	; (800efcc <memp_malloc+0x40>)
 800efa4:	480a      	ldr	r0, [pc, #40]	; (800efd0 <memp_malloc+0x44>)
 800efa6:	f00a ffb1 	bl	8019f0c <iprintf>
 800efaa:	2300      	movs	r3, #0
 800efac:	e008      	b.n	800efc0 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800efae:	79fb      	ldrb	r3, [r7, #7]
 800efb0:	4a08      	ldr	r2, [pc, #32]	; (800efd4 <memp_malloc+0x48>)
 800efb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800efb6:	4618      	mov	r0, r3
 800efb8:	f7ff ffbe 	bl	800ef38 <do_memp_malloc_pool>
 800efbc:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800efbe:	68fb      	ldr	r3, [r7, #12]
}
 800efc0:	4618      	mov	r0, r3
 800efc2:	3710      	adds	r7, #16
 800efc4:	46bd      	mov	sp, r7
 800efc6:	bd80      	pop	{r7, pc}
 800efc8:	0801c968 	.word	0x0801c968
 800efcc:	0801c9f8 	.word	0x0801c9f8
 800efd0:	0801c9bc 	.word	0x0801c9bc
 800efd4:	0801f2ac 	.word	0x0801f2ac

0800efd8 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800efd8:	b580      	push	{r7, lr}
 800efda:	b084      	sub	sp, #16
 800efdc:	af00      	add	r7, sp, #0
 800efde:	6078      	str	r0, [r7, #4]
 800efe0:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800efe2:	683b      	ldr	r3, [r7, #0]
 800efe4:	f003 0303 	and.w	r3, r3, #3
 800efe8:	2b00      	cmp	r3, #0
 800efea:	d006      	beq.n	800effa <do_memp_free_pool+0x22>
 800efec:	4b0a      	ldr	r3, [pc, #40]	; (800f018 <do_memp_free_pool+0x40>)
 800efee:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800eff2:	490a      	ldr	r1, [pc, #40]	; (800f01c <do_memp_free_pool+0x44>)
 800eff4:	480a      	ldr	r0, [pc, #40]	; (800f020 <do_memp_free_pool+0x48>)
 800eff6:	f00a ff89 	bl	8019f0c <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800effa:	683b      	ldr	r3, [r7, #0]
 800effc:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	689b      	ldr	r3, [r3, #8]
 800f002:	681a      	ldr	r2, [r3, #0]
 800f004:	68fb      	ldr	r3, [r7, #12]
 800f006:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	689b      	ldr	r3, [r3, #8]
 800f00c:	68fa      	ldr	r2, [r7, #12]
 800f00e:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 800f010:	bf00      	nop
 800f012:	3710      	adds	r7, #16
 800f014:	46bd      	mov	sp, r7
 800f016:	bd80      	pop	{r7, pc}
 800f018:	0801c968 	.word	0x0801c968
 800f01c:	0801ca18 	.word	0x0801ca18
 800f020:	0801c9bc 	.word	0x0801c9bc

0800f024 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800f024:	b580      	push	{r7, lr}
 800f026:	b082      	sub	sp, #8
 800f028:	af00      	add	r7, sp, #0
 800f02a:	4603      	mov	r3, r0
 800f02c:	6039      	str	r1, [r7, #0]
 800f02e:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800f030:	79fb      	ldrb	r3, [r7, #7]
 800f032:	2b08      	cmp	r3, #8
 800f034:	d907      	bls.n	800f046 <memp_free+0x22>
 800f036:	4b0c      	ldr	r3, [pc, #48]	; (800f068 <memp_free+0x44>)
 800f038:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 800f03c:	490b      	ldr	r1, [pc, #44]	; (800f06c <memp_free+0x48>)
 800f03e:	480c      	ldr	r0, [pc, #48]	; (800f070 <memp_free+0x4c>)
 800f040:	f00a ff64 	bl	8019f0c <iprintf>
 800f044:	e00c      	b.n	800f060 <memp_free+0x3c>

  if (mem == NULL) {
 800f046:	683b      	ldr	r3, [r7, #0]
 800f048:	2b00      	cmp	r3, #0
 800f04a:	d008      	beq.n	800f05e <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800f04c:	79fb      	ldrb	r3, [r7, #7]
 800f04e:	4a09      	ldr	r2, [pc, #36]	; (800f074 <memp_free+0x50>)
 800f050:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f054:	6839      	ldr	r1, [r7, #0]
 800f056:	4618      	mov	r0, r3
 800f058:	f7ff ffbe 	bl	800efd8 <do_memp_free_pool>
 800f05c:	e000      	b.n	800f060 <memp_free+0x3c>
    return;
 800f05e:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800f060:	3708      	adds	r7, #8
 800f062:	46bd      	mov	sp, r7
 800f064:	bd80      	pop	{r7, pc}
 800f066:	bf00      	nop
 800f068:	0801c968 	.word	0x0801c968
 800f06c:	0801ca38 	.word	0x0801ca38
 800f070:	0801c9bc 	.word	0x0801c9bc
 800f074:	0801f2ac 	.word	0x0801f2ac

0800f078 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800f078:	b480      	push	{r7}
 800f07a:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800f07c:	bf00      	nop
 800f07e:	46bd      	mov	sp, r7
 800f080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f084:	4770      	bx	lr
	...

0800f088 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800f088:	b580      	push	{r7, lr}
 800f08a:	b086      	sub	sp, #24
 800f08c:	af00      	add	r7, sp, #0
 800f08e:	60f8      	str	r0, [r7, #12]
 800f090:	60b9      	str	r1, [r7, #8]
 800f092:	607a      	str	r2, [r7, #4]
 800f094:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800f096:	68fb      	ldr	r3, [r7, #12]
 800f098:	2b00      	cmp	r3, #0
 800f09a:	d108      	bne.n	800f0ae <netif_add+0x26>
 800f09c:	4b57      	ldr	r3, [pc, #348]	; (800f1fc <netif_add+0x174>)
 800f09e:	f240 1227 	movw	r2, #295	; 0x127
 800f0a2:	4957      	ldr	r1, [pc, #348]	; (800f200 <netif_add+0x178>)
 800f0a4:	4857      	ldr	r0, [pc, #348]	; (800f204 <netif_add+0x17c>)
 800f0a6:	f00a ff31 	bl	8019f0c <iprintf>
 800f0aa:	2300      	movs	r3, #0
 800f0ac:	e0a2      	b.n	800f1f4 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800f0ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0b0:	2b00      	cmp	r3, #0
 800f0b2:	d108      	bne.n	800f0c6 <netif_add+0x3e>
 800f0b4:	4b51      	ldr	r3, [pc, #324]	; (800f1fc <netif_add+0x174>)
 800f0b6:	f44f 7294 	mov.w	r2, #296	; 0x128
 800f0ba:	4953      	ldr	r1, [pc, #332]	; (800f208 <netif_add+0x180>)
 800f0bc:	4851      	ldr	r0, [pc, #324]	; (800f204 <netif_add+0x17c>)
 800f0be:	f00a ff25 	bl	8019f0c <iprintf>
 800f0c2:	2300      	movs	r3, #0
 800f0c4:	e096      	b.n	800f1f4 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800f0c6:	68bb      	ldr	r3, [r7, #8]
 800f0c8:	2b00      	cmp	r3, #0
 800f0ca:	d101      	bne.n	800f0d0 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800f0cc:	4b4f      	ldr	r3, [pc, #316]	; (800f20c <netif_add+0x184>)
 800f0ce:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	2b00      	cmp	r3, #0
 800f0d4:	d101      	bne.n	800f0da <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800f0d6:	4b4d      	ldr	r3, [pc, #308]	; (800f20c <netif_add+0x184>)
 800f0d8:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800f0da:	683b      	ldr	r3, [r7, #0]
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	d101      	bne.n	800f0e4 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800f0e0:	4b4a      	ldr	r3, [pc, #296]	; (800f20c <netif_add+0x184>)
 800f0e2:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800f0e4:	68fb      	ldr	r3, [r7, #12]
 800f0e6:	2200      	movs	r2, #0
 800f0e8:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800f0ea:	68fb      	ldr	r3, [r7, #12]
 800f0ec:	2200      	movs	r2, #0
 800f0ee:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800f0f0:	68fb      	ldr	r3, [r7, #12]
 800f0f2:	2200      	movs	r2, #0
 800f0f4:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800f0f6:	68fb      	ldr	r3, [r7, #12]
 800f0f8:	4a45      	ldr	r2, [pc, #276]	; (800f210 <netif_add+0x188>)
 800f0fa:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800f0fc:	68fb      	ldr	r3, [r7, #12]
 800f0fe:	2200      	movs	r2, #0
 800f100:	849a      	strh	r2, [r3, #36]	; 0x24
  netif->flags = 0;
 800f102:	68fb      	ldr	r3, [r7, #12]
 800f104:	2200      	movs	r2, #0
 800f106:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800f10a:	68fb      	ldr	r3, [r7, #12]
 800f10c:	2200      	movs	r2, #0
 800f10e:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800f110:	68fb      	ldr	r3, [r7, #12]
 800f112:	6a3a      	ldr	r2, [r7, #32]
 800f114:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800f116:	4b3f      	ldr	r3, [pc, #252]	; (800f214 <netif_add+0x18c>)
 800f118:	781a      	ldrb	r2, [r3, #0]
 800f11a:	68fb      	ldr	r3, [r7, #12]
 800f11c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->input = input;
 800f120:	68fb      	ldr	r3, [r7, #12]
 800f122:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f124:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800f126:	683b      	ldr	r3, [r7, #0]
 800f128:	687a      	ldr	r2, [r7, #4]
 800f12a:	68b9      	ldr	r1, [r7, #8]
 800f12c:	68f8      	ldr	r0, [r7, #12]
 800f12e:	f000 f913 	bl	800f358 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800f132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f134:	68f8      	ldr	r0, [r7, #12]
 800f136:	4798      	blx	r3
 800f138:	4603      	mov	r3, r0
 800f13a:	2b00      	cmp	r3, #0
 800f13c:	d001      	beq.n	800f142 <netif_add+0xba>
    return NULL;
 800f13e:	2300      	movs	r3, #0
 800f140:	e058      	b.n	800f1f4 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800f142:	68fb      	ldr	r3, [r7, #12]
 800f144:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800f148:	2bff      	cmp	r3, #255	; 0xff
 800f14a:	d103      	bne.n	800f154 <netif_add+0xcc>
        netif->num = 0;
 800f14c:	68fb      	ldr	r3, [r7, #12]
 800f14e:	2200      	movs	r2, #0
 800f150:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
      num_netifs = 0;
 800f154:	2300      	movs	r3, #0
 800f156:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800f158:	4b2f      	ldr	r3, [pc, #188]	; (800f218 <netif_add+0x190>)
 800f15a:	681b      	ldr	r3, [r3, #0]
 800f15c:	617b      	str	r3, [r7, #20]
 800f15e:	e02b      	b.n	800f1b8 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800f160:	697a      	ldr	r2, [r7, #20]
 800f162:	68fb      	ldr	r3, [r7, #12]
 800f164:	429a      	cmp	r2, r3
 800f166:	d106      	bne.n	800f176 <netif_add+0xee>
 800f168:	4b24      	ldr	r3, [pc, #144]	; (800f1fc <netif_add+0x174>)
 800f16a:	f240 128b 	movw	r2, #395	; 0x18b
 800f16e:	492b      	ldr	r1, [pc, #172]	; (800f21c <netif_add+0x194>)
 800f170:	4824      	ldr	r0, [pc, #144]	; (800f204 <netif_add+0x17c>)
 800f172:	f00a fecb 	bl	8019f0c <iprintf>
        num_netifs++;
 800f176:	693b      	ldr	r3, [r7, #16]
 800f178:	3301      	adds	r3, #1
 800f17a:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800f17c:	693b      	ldr	r3, [r7, #16]
 800f17e:	2bff      	cmp	r3, #255	; 0xff
 800f180:	dd06      	ble.n	800f190 <netif_add+0x108>
 800f182:	4b1e      	ldr	r3, [pc, #120]	; (800f1fc <netif_add+0x174>)
 800f184:	f240 128d 	movw	r2, #397	; 0x18d
 800f188:	4925      	ldr	r1, [pc, #148]	; (800f220 <netif_add+0x198>)
 800f18a:	481e      	ldr	r0, [pc, #120]	; (800f204 <netif_add+0x17c>)
 800f18c:	f00a febe 	bl	8019f0c <iprintf>
        if (netif2->num == netif->num) {
 800f190:	697b      	ldr	r3, [r7, #20]
 800f192:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800f196:	68fb      	ldr	r3, [r7, #12]
 800f198:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800f19c:	429a      	cmp	r2, r3
 800f19e:	d108      	bne.n	800f1b2 <netif_add+0x12a>
          netif->num++;
 800f1a0:	68fb      	ldr	r3, [r7, #12]
 800f1a2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800f1a6:	3301      	adds	r3, #1
 800f1a8:	b2da      	uxtb	r2, r3
 800f1aa:	68fb      	ldr	r3, [r7, #12]
 800f1ac:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          break;
 800f1b0:	e005      	b.n	800f1be <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800f1b2:	697b      	ldr	r3, [r7, #20]
 800f1b4:	681b      	ldr	r3, [r3, #0]
 800f1b6:	617b      	str	r3, [r7, #20]
 800f1b8:	697b      	ldr	r3, [r7, #20]
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	d1d0      	bne.n	800f160 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 800f1be:	697b      	ldr	r3, [r7, #20]
 800f1c0:	2b00      	cmp	r3, #0
 800f1c2:	d1be      	bne.n	800f142 <netif_add+0xba>
  }
  if (netif->num == 254) {
 800f1c4:	68fb      	ldr	r3, [r7, #12]
 800f1c6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800f1ca:	2bfe      	cmp	r3, #254	; 0xfe
 800f1cc:	d103      	bne.n	800f1d6 <netif_add+0x14e>
    netif_num = 0;
 800f1ce:	4b11      	ldr	r3, [pc, #68]	; (800f214 <netif_add+0x18c>)
 800f1d0:	2200      	movs	r2, #0
 800f1d2:	701a      	strb	r2, [r3, #0]
 800f1d4:	e006      	b.n	800f1e4 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800f1d6:	68fb      	ldr	r3, [r7, #12]
 800f1d8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800f1dc:	3301      	adds	r3, #1
 800f1de:	b2da      	uxtb	r2, r3
 800f1e0:	4b0c      	ldr	r3, [pc, #48]	; (800f214 <netif_add+0x18c>)
 800f1e2:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800f1e4:	4b0c      	ldr	r3, [pc, #48]	; (800f218 <netif_add+0x190>)
 800f1e6:	681a      	ldr	r2, [r3, #0]
 800f1e8:	68fb      	ldr	r3, [r7, #12]
 800f1ea:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800f1ec:	4a0a      	ldr	r2, [pc, #40]	; (800f218 <netif_add+0x190>)
 800f1ee:	68fb      	ldr	r3, [r7, #12]
 800f1f0:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800f1f2:	68fb      	ldr	r3, [r7, #12]
}
 800f1f4:	4618      	mov	r0, r3
 800f1f6:	3718      	adds	r7, #24
 800f1f8:	46bd      	mov	sp, r7
 800f1fa:	bd80      	pop	{r7, pc}
 800f1fc:	0801ca54 	.word	0x0801ca54
 800f200:	0801cae8 	.word	0x0801cae8
 800f204:	0801caa4 	.word	0x0801caa4
 800f208:	0801cb04 	.word	0x0801cb04
 800f20c:	0801f310 	.word	0x0801f310
 800f210:	0800f56b 	.word	0x0800f56b
 800f214:	20000290 	.word	0x20000290
 800f218:	20018378 	.word	0x20018378
 800f21c:	0801cb28 	.word	0x0801cb28
 800f220:	0801cb3c 	.word	0x0801cb3c

0800f224 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800f224:	b580      	push	{r7, lr}
 800f226:	b082      	sub	sp, #8
 800f228:	af00      	add	r7, sp, #0
 800f22a:	6078      	str	r0, [r7, #4]
 800f22c:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800f22e:	6839      	ldr	r1, [r7, #0]
 800f230:	6878      	ldr	r0, [r7, #4]
 800f232:	f002 fd83 	bl	8011d3c <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800f236:	6839      	ldr	r1, [r7, #0]
 800f238:	6878      	ldr	r0, [r7, #4]
 800f23a:	f007 fac1 	bl	80167c0 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800f23e:	bf00      	nop
 800f240:	3708      	adds	r7, #8
 800f242:	46bd      	mov	sp, r7
 800f244:	bd80      	pop	{r7, pc}
	...

0800f248 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800f248:	b580      	push	{r7, lr}
 800f24a:	b086      	sub	sp, #24
 800f24c:	af00      	add	r7, sp, #0
 800f24e:	60f8      	str	r0, [r7, #12]
 800f250:	60b9      	str	r1, [r7, #8]
 800f252:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800f254:	68bb      	ldr	r3, [r7, #8]
 800f256:	2b00      	cmp	r3, #0
 800f258:	d106      	bne.n	800f268 <netif_do_set_ipaddr+0x20>
 800f25a:	4b1d      	ldr	r3, [pc, #116]	; (800f2d0 <netif_do_set_ipaddr+0x88>)
 800f25c:	f240 12cb 	movw	r2, #459	; 0x1cb
 800f260:	491c      	ldr	r1, [pc, #112]	; (800f2d4 <netif_do_set_ipaddr+0x8c>)
 800f262:	481d      	ldr	r0, [pc, #116]	; (800f2d8 <netif_do_set_ipaddr+0x90>)
 800f264:	f00a fe52 	bl	8019f0c <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	2b00      	cmp	r3, #0
 800f26c:	d106      	bne.n	800f27c <netif_do_set_ipaddr+0x34>
 800f26e:	4b18      	ldr	r3, [pc, #96]	; (800f2d0 <netif_do_set_ipaddr+0x88>)
 800f270:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 800f274:	4917      	ldr	r1, [pc, #92]	; (800f2d4 <netif_do_set_ipaddr+0x8c>)
 800f276:	4818      	ldr	r0, [pc, #96]	; (800f2d8 <netif_do_set_ipaddr+0x90>)
 800f278:	f00a fe48 	bl	8019f0c <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800f27c:	68bb      	ldr	r3, [r7, #8]
 800f27e:	681a      	ldr	r2, [r3, #0]
 800f280:	68fb      	ldr	r3, [r7, #12]
 800f282:	3304      	adds	r3, #4
 800f284:	681b      	ldr	r3, [r3, #0]
 800f286:	429a      	cmp	r2, r3
 800f288:	d01c      	beq.n	800f2c4 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800f28a:	68bb      	ldr	r3, [r7, #8]
 800f28c:	681b      	ldr	r3, [r3, #0]
 800f28e:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800f290:	68fb      	ldr	r3, [r7, #12]
 800f292:	3304      	adds	r3, #4
 800f294:	681a      	ldr	r2, [r3, #0]
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800f29a:	f107 0314 	add.w	r3, r7, #20
 800f29e:	4619      	mov	r1, r3
 800f2a0:	6878      	ldr	r0, [r7, #4]
 800f2a2:	f7ff ffbf 	bl	800f224 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800f2a6:	68bb      	ldr	r3, [r7, #8]
 800f2a8:	2b00      	cmp	r3, #0
 800f2aa:	d002      	beq.n	800f2b2 <netif_do_set_ipaddr+0x6a>
 800f2ac:	68bb      	ldr	r3, [r7, #8]
 800f2ae:	681b      	ldr	r3, [r3, #0]
 800f2b0:	e000      	b.n	800f2b4 <netif_do_set_ipaddr+0x6c>
 800f2b2:	2300      	movs	r3, #0
 800f2b4:	68fa      	ldr	r2, [r7, #12]
 800f2b6:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800f2b8:	2101      	movs	r1, #1
 800f2ba:	68f8      	ldr	r0, [r7, #12]
 800f2bc:	f000 f8d2 	bl	800f464 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800f2c0:	2301      	movs	r3, #1
 800f2c2:	e000      	b.n	800f2c6 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800f2c4:	2300      	movs	r3, #0
}
 800f2c6:	4618      	mov	r0, r3
 800f2c8:	3718      	adds	r7, #24
 800f2ca:	46bd      	mov	sp, r7
 800f2cc:	bd80      	pop	{r7, pc}
 800f2ce:	bf00      	nop
 800f2d0:	0801ca54 	.word	0x0801ca54
 800f2d4:	0801cb6c 	.word	0x0801cb6c
 800f2d8:	0801caa4 	.word	0x0801caa4

0800f2dc <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800f2dc:	b480      	push	{r7}
 800f2de:	b085      	sub	sp, #20
 800f2e0:	af00      	add	r7, sp, #0
 800f2e2:	60f8      	str	r0, [r7, #12]
 800f2e4:	60b9      	str	r1, [r7, #8]
 800f2e6:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800f2e8:	68bb      	ldr	r3, [r7, #8]
 800f2ea:	681a      	ldr	r2, [r3, #0]
 800f2ec:	68fb      	ldr	r3, [r7, #12]
 800f2ee:	3308      	adds	r3, #8
 800f2f0:	681b      	ldr	r3, [r3, #0]
 800f2f2:	429a      	cmp	r2, r3
 800f2f4:	d00a      	beq.n	800f30c <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800f2f6:	68bb      	ldr	r3, [r7, #8]
 800f2f8:	2b00      	cmp	r3, #0
 800f2fa:	d002      	beq.n	800f302 <netif_do_set_netmask+0x26>
 800f2fc:	68bb      	ldr	r3, [r7, #8]
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	e000      	b.n	800f304 <netif_do_set_netmask+0x28>
 800f302:	2300      	movs	r3, #0
 800f304:	68fa      	ldr	r2, [r7, #12]
 800f306:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800f308:	2301      	movs	r3, #1
 800f30a:	e000      	b.n	800f30e <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800f30c:	2300      	movs	r3, #0
}
 800f30e:	4618      	mov	r0, r3
 800f310:	3714      	adds	r7, #20
 800f312:	46bd      	mov	sp, r7
 800f314:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f318:	4770      	bx	lr

0800f31a <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800f31a:	b480      	push	{r7}
 800f31c:	b085      	sub	sp, #20
 800f31e:	af00      	add	r7, sp, #0
 800f320:	60f8      	str	r0, [r7, #12]
 800f322:	60b9      	str	r1, [r7, #8]
 800f324:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800f326:	68bb      	ldr	r3, [r7, #8]
 800f328:	681a      	ldr	r2, [r3, #0]
 800f32a:	68fb      	ldr	r3, [r7, #12]
 800f32c:	330c      	adds	r3, #12
 800f32e:	681b      	ldr	r3, [r3, #0]
 800f330:	429a      	cmp	r2, r3
 800f332:	d00a      	beq.n	800f34a <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800f334:	68bb      	ldr	r3, [r7, #8]
 800f336:	2b00      	cmp	r3, #0
 800f338:	d002      	beq.n	800f340 <netif_do_set_gw+0x26>
 800f33a:	68bb      	ldr	r3, [r7, #8]
 800f33c:	681b      	ldr	r3, [r3, #0]
 800f33e:	e000      	b.n	800f342 <netif_do_set_gw+0x28>
 800f340:	2300      	movs	r3, #0
 800f342:	68fa      	ldr	r2, [r7, #12]
 800f344:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800f346:	2301      	movs	r3, #1
 800f348:	e000      	b.n	800f34c <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800f34a:	2300      	movs	r3, #0
}
 800f34c:	4618      	mov	r0, r3
 800f34e:	3714      	adds	r7, #20
 800f350:	46bd      	mov	sp, r7
 800f352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f356:	4770      	bx	lr

0800f358 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800f358:	b580      	push	{r7, lr}
 800f35a:	b088      	sub	sp, #32
 800f35c:	af00      	add	r7, sp, #0
 800f35e:	60f8      	str	r0, [r7, #12]
 800f360:	60b9      	str	r1, [r7, #8]
 800f362:	607a      	str	r2, [r7, #4]
 800f364:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800f366:	2300      	movs	r3, #0
 800f368:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800f36a:	2300      	movs	r3, #0
 800f36c:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800f36e:	68bb      	ldr	r3, [r7, #8]
 800f370:	2b00      	cmp	r3, #0
 800f372:	d101      	bne.n	800f378 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800f374:	4b1c      	ldr	r3, [pc, #112]	; (800f3e8 <netif_set_addr+0x90>)
 800f376:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	d101      	bne.n	800f382 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800f37e:	4b1a      	ldr	r3, [pc, #104]	; (800f3e8 <netif_set_addr+0x90>)
 800f380:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800f382:	683b      	ldr	r3, [r7, #0]
 800f384:	2b00      	cmp	r3, #0
 800f386:	d101      	bne.n	800f38c <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800f388:	4b17      	ldr	r3, [pc, #92]	; (800f3e8 <netif_set_addr+0x90>)
 800f38a:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800f38c:	68bb      	ldr	r3, [r7, #8]
 800f38e:	2b00      	cmp	r3, #0
 800f390:	d003      	beq.n	800f39a <netif_set_addr+0x42>
 800f392:	68bb      	ldr	r3, [r7, #8]
 800f394:	681b      	ldr	r3, [r3, #0]
 800f396:	2b00      	cmp	r3, #0
 800f398:	d101      	bne.n	800f39e <netif_set_addr+0x46>
 800f39a:	2301      	movs	r3, #1
 800f39c:	e000      	b.n	800f3a0 <netif_set_addr+0x48>
 800f39e:	2300      	movs	r3, #0
 800f3a0:	617b      	str	r3, [r7, #20]
  if (remove) {
 800f3a2:	697b      	ldr	r3, [r7, #20]
 800f3a4:	2b00      	cmp	r3, #0
 800f3a6:	d006      	beq.n	800f3b6 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800f3a8:	f107 0310 	add.w	r3, r7, #16
 800f3ac:	461a      	mov	r2, r3
 800f3ae:	68b9      	ldr	r1, [r7, #8]
 800f3b0:	68f8      	ldr	r0, [r7, #12]
 800f3b2:	f7ff ff49 	bl	800f248 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800f3b6:	69fa      	ldr	r2, [r7, #28]
 800f3b8:	6879      	ldr	r1, [r7, #4]
 800f3ba:	68f8      	ldr	r0, [r7, #12]
 800f3bc:	f7ff ff8e 	bl	800f2dc <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800f3c0:	69ba      	ldr	r2, [r7, #24]
 800f3c2:	6839      	ldr	r1, [r7, #0]
 800f3c4:	68f8      	ldr	r0, [r7, #12]
 800f3c6:	f7ff ffa8 	bl	800f31a <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800f3ca:	697b      	ldr	r3, [r7, #20]
 800f3cc:	2b00      	cmp	r3, #0
 800f3ce:	d106      	bne.n	800f3de <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800f3d0:	f107 0310 	add.w	r3, r7, #16
 800f3d4:	461a      	mov	r2, r3
 800f3d6:	68b9      	ldr	r1, [r7, #8]
 800f3d8:	68f8      	ldr	r0, [r7, #12]
 800f3da:	f7ff ff35 	bl	800f248 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800f3de:	bf00      	nop
 800f3e0:	3720      	adds	r7, #32
 800f3e2:	46bd      	mov	sp, r7
 800f3e4:	bd80      	pop	{r7, pc}
 800f3e6:	bf00      	nop
 800f3e8:	0801f310 	.word	0x0801f310

0800f3ec <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800f3ec:	b480      	push	{r7}
 800f3ee:	b083      	sub	sp, #12
 800f3f0:	af00      	add	r7, sp, #0
 800f3f2:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800f3f4:	4a04      	ldr	r2, [pc, #16]	; (800f408 <netif_set_default+0x1c>)
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800f3fa:	bf00      	nop
 800f3fc:	370c      	adds	r7, #12
 800f3fe:	46bd      	mov	sp, r7
 800f400:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f404:	4770      	bx	lr
 800f406:	bf00      	nop
 800f408:	2001837c 	.word	0x2001837c

0800f40c <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800f40c:	b580      	push	{r7, lr}
 800f40e:	b082      	sub	sp, #8
 800f410:	af00      	add	r7, sp, #0
 800f412:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	2b00      	cmp	r3, #0
 800f418:	d107      	bne.n	800f42a <netif_set_up+0x1e>
 800f41a:	4b0f      	ldr	r3, [pc, #60]	; (800f458 <netif_set_up+0x4c>)
 800f41c:	f44f 7254 	mov.w	r2, #848	; 0x350
 800f420:	490e      	ldr	r1, [pc, #56]	; (800f45c <netif_set_up+0x50>)
 800f422:	480f      	ldr	r0, [pc, #60]	; (800f460 <netif_set_up+0x54>)
 800f424:	f00a fd72 	bl	8019f0c <iprintf>
 800f428:	e013      	b.n	800f452 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800f430:	f003 0301 	and.w	r3, r3, #1
 800f434:	2b00      	cmp	r3, #0
 800f436:	d10c      	bne.n	800f452 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800f43e:	f043 0301 	orr.w	r3, r3, #1
 800f442:	b2da      	uxtb	r2, r3
 800f444:	687b      	ldr	r3, [r7, #4]
 800f446:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800f44a:	2103      	movs	r1, #3
 800f44c:	6878      	ldr	r0, [r7, #4]
 800f44e:	f000 f809 	bl	800f464 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800f452:	3708      	adds	r7, #8
 800f454:	46bd      	mov	sp, r7
 800f456:	bd80      	pop	{r7, pc}
 800f458:	0801ca54 	.word	0x0801ca54
 800f45c:	0801cbdc 	.word	0x0801cbdc
 800f460:	0801caa4 	.word	0x0801caa4

0800f464 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800f464:	b580      	push	{r7, lr}
 800f466:	b082      	sub	sp, #8
 800f468:	af00      	add	r7, sp, #0
 800f46a:	6078      	str	r0, [r7, #4]
 800f46c:	460b      	mov	r3, r1
 800f46e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	2b00      	cmp	r3, #0
 800f474:	d106      	bne.n	800f484 <netif_issue_reports+0x20>
 800f476:	4b18      	ldr	r3, [pc, #96]	; (800f4d8 <netif_issue_reports+0x74>)
 800f478:	f240 326d 	movw	r2, #877	; 0x36d
 800f47c:	4917      	ldr	r1, [pc, #92]	; (800f4dc <netif_issue_reports+0x78>)
 800f47e:	4818      	ldr	r0, [pc, #96]	; (800f4e0 <netif_issue_reports+0x7c>)
 800f480:	f00a fd44 	bl	8019f0c <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800f48a:	f003 0304 	and.w	r3, r3, #4
 800f48e:	2b00      	cmp	r3, #0
 800f490:	d01e      	beq.n	800f4d0 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800f498:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800f49c:	2b00      	cmp	r3, #0
 800f49e:	d017      	beq.n	800f4d0 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800f4a0:	78fb      	ldrb	r3, [r7, #3]
 800f4a2:	f003 0301 	and.w	r3, r3, #1
 800f4a6:	2b00      	cmp	r3, #0
 800f4a8:	d013      	beq.n	800f4d2 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	3304      	adds	r3, #4
 800f4ae:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800f4b0:	2b00      	cmp	r3, #0
 800f4b2:	d00e      	beq.n	800f4d2 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800f4ba:	f003 0308 	and.w	r3, r3, #8
 800f4be:	2b00      	cmp	r3, #0
 800f4c0:	d007      	beq.n	800f4d2 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	3304      	adds	r3, #4
 800f4c6:	4619      	mov	r1, r3
 800f4c8:	6878      	ldr	r0, [r7, #4]
 800f4ca:	f008 f8e3 	bl	8017694 <etharp_request>
 800f4ce:	e000      	b.n	800f4d2 <netif_issue_reports+0x6e>
    return;
 800f4d0:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800f4d2:	3708      	adds	r7, #8
 800f4d4:	46bd      	mov	sp, r7
 800f4d6:	bd80      	pop	{r7, pc}
 800f4d8:	0801ca54 	.word	0x0801ca54
 800f4dc:	0801cbf8 	.word	0x0801cbf8
 800f4e0:	0801caa4 	.word	0x0801caa4

0800f4e4 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800f4e4:	b580      	push	{r7, lr}
 800f4e6:	b082      	sub	sp, #8
 800f4e8:	af00      	add	r7, sp, #0
 800f4ea:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	2b00      	cmp	r3, #0
 800f4f0:	d107      	bne.n	800f502 <netif_set_down+0x1e>
 800f4f2:	4b12      	ldr	r3, [pc, #72]	; (800f53c <netif_set_down+0x58>)
 800f4f4:	f240 329b 	movw	r2, #923	; 0x39b
 800f4f8:	4911      	ldr	r1, [pc, #68]	; (800f540 <netif_set_down+0x5c>)
 800f4fa:	4812      	ldr	r0, [pc, #72]	; (800f544 <netif_set_down+0x60>)
 800f4fc:	f00a fd06 	bl	8019f0c <iprintf>
 800f500:	e019      	b.n	800f536 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800f508:	f003 0301 	and.w	r3, r3, #1
 800f50c:	2b00      	cmp	r3, #0
 800f50e:	d012      	beq.n	800f536 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800f516:	f023 0301 	bic.w	r3, r3, #1
 800f51a:	b2da      	uxtb	r2, r3
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800f528:	f003 0308 	and.w	r3, r3, #8
 800f52c:	2b00      	cmp	r3, #0
 800f52e:	d002      	beq.n	800f536 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800f530:	6878      	ldr	r0, [r7, #4]
 800f532:	f007 fc6d 	bl	8016e10 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800f536:	3708      	adds	r7, #8
 800f538:	46bd      	mov	sp, r7
 800f53a:	bd80      	pop	{r7, pc}
 800f53c:	0801ca54 	.word	0x0801ca54
 800f540:	0801cc1c 	.word	0x0801cc1c
 800f544:	0801caa4 	.word	0x0801caa4

0800f548 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800f548:	b480      	push	{r7}
 800f54a:	b083      	sub	sp, #12
 800f54c:	af00      	add	r7, sp, #0
 800f54e:	6078      	str	r0, [r7, #4]
 800f550:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	2b00      	cmp	r3, #0
 800f556:	d002      	beq.n	800f55e <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	683a      	ldr	r2, [r7, #0]
 800f55c:	61da      	str	r2, [r3, #28]
  }
}
 800f55e:	bf00      	nop
 800f560:	370c      	adds	r7, #12
 800f562:	46bd      	mov	sp, r7
 800f564:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f568:	4770      	bx	lr

0800f56a <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800f56a:	b480      	push	{r7}
 800f56c:	b085      	sub	sp, #20
 800f56e:	af00      	add	r7, sp, #0
 800f570:	60f8      	str	r0, [r7, #12]
 800f572:	60b9      	str	r1, [r7, #8]
 800f574:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800f576:	f06f 030b 	mvn.w	r3, #11
}
 800f57a:	4618      	mov	r0, r3
 800f57c:	3714      	adds	r7, #20
 800f57e:	46bd      	mov	sp, r7
 800f580:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f584:	4770      	bx	lr
	...

0800f588 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800f588:	b480      	push	{r7}
 800f58a:	b085      	sub	sp, #20
 800f58c:	af00      	add	r7, sp, #0
 800f58e:	4603      	mov	r3, r0
 800f590:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800f592:	79fb      	ldrb	r3, [r7, #7]
 800f594:	2b00      	cmp	r3, #0
 800f596:	d013      	beq.n	800f5c0 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800f598:	4b0d      	ldr	r3, [pc, #52]	; (800f5d0 <netif_get_by_index+0x48>)
 800f59a:	681b      	ldr	r3, [r3, #0]
 800f59c:	60fb      	str	r3, [r7, #12]
 800f59e:	e00c      	b.n	800f5ba <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800f5a0:	68fb      	ldr	r3, [r7, #12]
 800f5a2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800f5a6:	3301      	adds	r3, #1
 800f5a8:	b2db      	uxtb	r3, r3
 800f5aa:	79fa      	ldrb	r2, [r7, #7]
 800f5ac:	429a      	cmp	r2, r3
 800f5ae:	d101      	bne.n	800f5b4 <netif_get_by_index+0x2c>
        return netif; /* found! */
 800f5b0:	68fb      	ldr	r3, [r7, #12]
 800f5b2:	e006      	b.n	800f5c2 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800f5b4:	68fb      	ldr	r3, [r7, #12]
 800f5b6:	681b      	ldr	r3, [r3, #0]
 800f5b8:	60fb      	str	r3, [r7, #12]
 800f5ba:	68fb      	ldr	r3, [r7, #12]
 800f5bc:	2b00      	cmp	r3, #0
 800f5be:	d1ef      	bne.n	800f5a0 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800f5c0:	2300      	movs	r3, #0
}
 800f5c2:	4618      	mov	r0, r3
 800f5c4:	3714      	adds	r7, #20
 800f5c6:	46bd      	mov	sp, r7
 800f5c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5cc:	4770      	bx	lr
 800f5ce:	bf00      	nop
 800f5d0:	20018378 	.word	0x20018378

0800f5d4 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 800f5d4:	b580      	push	{r7, lr}
 800f5d6:	b082      	sub	sp, #8
 800f5d8:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800f5da:	4b0c      	ldr	r3, [pc, #48]	; (800f60c <pbuf_free_ooseq+0x38>)
 800f5dc:	2200      	movs	r2, #0
 800f5de:	701a      	strb	r2, [r3, #0]

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800f5e0:	4b0b      	ldr	r3, [pc, #44]	; (800f610 <pbuf_free_ooseq+0x3c>)
 800f5e2:	681b      	ldr	r3, [r3, #0]
 800f5e4:	607b      	str	r3, [r7, #4]
 800f5e6:	e00a      	b.n	800f5fe <pbuf_free_ooseq+0x2a>
    if (pcb->ooseq != NULL) {
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f5ec:	2b00      	cmp	r3, #0
 800f5ee:	d003      	beq.n	800f5f8 <pbuf_free_ooseq+0x24>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 800f5f0:	6878      	ldr	r0, [r7, #4]
 800f5f2:	f002 fbe1 	bl	8011db8 <tcp_free_ooseq>
      return;
 800f5f6:	e005      	b.n	800f604 <pbuf_free_ooseq+0x30>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	68db      	ldr	r3, [r3, #12]
 800f5fc:	607b      	str	r3, [r7, #4]
 800f5fe:	687b      	ldr	r3, [r7, #4]
 800f600:	2b00      	cmp	r3, #0
 800f602:	d1f1      	bne.n	800f5e8 <pbuf_free_ooseq+0x14>
    }
  }
}
 800f604:	3708      	adds	r7, #8
 800f606:	46bd      	mov	sp, r7
 800f608:	bd80      	pop	{r7, pc}
 800f60a:	bf00      	nop
 800f60c:	20018380 	.word	0x20018380
 800f610:	20018388 	.word	0x20018388

0800f614 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800f614:	b480      	push	{r7}
 800f616:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 800f618:	4b03      	ldr	r3, [pc, #12]	; (800f628 <pbuf_pool_is_empty+0x14>)
 800f61a:	2201      	movs	r2, #1
 800f61c:	701a      	strb	r2, [r3, #0]
  if (!queued) {
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800f61e:	bf00      	nop
 800f620:	46bd      	mov	sp, r7
 800f622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f626:	4770      	bx	lr
 800f628:	20018380 	.word	0x20018380

0800f62c <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800f62c:	b480      	push	{r7}
 800f62e:	b085      	sub	sp, #20
 800f630:	af00      	add	r7, sp, #0
 800f632:	60f8      	str	r0, [r7, #12]
 800f634:	60b9      	str	r1, [r7, #8]
 800f636:	4611      	mov	r1, r2
 800f638:	461a      	mov	r2, r3
 800f63a:	460b      	mov	r3, r1
 800f63c:	80fb      	strh	r3, [r7, #6]
 800f63e:	4613      	mov	r3, r2
 800f640:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800f642:	68fb      	ldr	r3, [r7, #12]
 800f644:	2200      	movs	r2, #0
 800f646:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800f648:	68fb      	ldr	r3, [r7, #12]
 800f64a:	68ba      	ldr	r2, [r7, #8]
 800f64c:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800f64e:	68fb      	ldr	r3, [r7, #12]
 800f650:	88fa      	ldrh	r2, [r7, #6]
 800f652:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800f654:	68fb      	ldr	r3, [r7, #12]
 800f656:	88ba      	ldrh	r2, [r7, #4]
 800f658:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800f65a:	8b3b      	ldrh	r3, [r7, #24]
 800f65c:	b2da      	uxtb	r2, r3
 800f65e:	68fb      	ldr	r3, [r7, #12]
 800f660:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800f662:	68fb      	ldr	r3, [r7, #12]
 800f664:	7f3a      	ldrb	r2, [r7, #28]
 800f666:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800f668:	68fb      	ldr	r3, [r7, #12]
 800f66a:	2201      	movs	r2, #1
 800f66c:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800f66e:	68fb      	ldr	r3, [r7, #12]
 800f670:	2200      	movs	r2, #0
 800f672:	73da      	strb	r2, [r3, #15]
}
 800f674:	bf00      	nop
 800f676:	3714      	adds	r7, #20
 800f678:	46bd      	mov	sp, r7
 800f67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f67e:	4770      	bx	lr

0800f680 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800f680:	b580      	push	{r7, lr}
 800f682:	b08c      	sub	sp, #48	; 0x30
 800f684:	af02      	add	r7, sp, #8
 800f686:	4603      	mov	r3, r0
 800f688:	71fb      	strb	r3, [r7, #7]
 800f68a:	460b      	mov	r3, r1
 800f68c:	80bb      	strh	r3, [r7, #4]
 800f68e:	4613      	mov	r3, r2
 800f690:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800f692:	79fb      	ldrb	r3, [r7, #7]
 800f694:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800f696:	887b      	ldrh	r3, [r7, #2]
 800f698:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 800f69c:	d07f      	beq.n	800f79e <pbuf_alloc+0x11e>
 800f69e:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 800f6a2:	f300 80c8 	bgt.w	800f836 <pbuf_alloc+0x1b6>
 800f6a6:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 800f6aa:	d010      	beq.n	800f6ce <pbuf_alloc+0x4e>
 800f6ac:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 800f6b0:	f300 80c1 	bgt.w	800f836 <pbuf_alloc+0x1b6>
 800f6b4:	2b01      	cmp	r3, #1
 800f6b6:	d002      	beq.n	800f6be <pbuf_alloc+0x3e>
 800f6b8:	2b41      	cmp	r3, #65	; 0x41
 800f6ba:	f040 80bc 	bne.w	800f836 <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800f6be:	887a      	ldrh	r2, [r7, #2]
 800f6c0:	88bb      	ldrh	r3, [r7, #4]
 800f6c2:	4619      	mov	r1, r3
 800f6c4:	2000      	movs	r0, #0
 800f6c6:	f000 f8d1 	bl	800f86c <pbuf_alloc_reference>
 800f6ca:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 800f6cc:	e0bd      	b.n	800f84a <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800f6ce:	2300      	movs	r3, #0
 800f6d0:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 800f6d2:	2300      	movs	r3, #0
 800f6d4:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800f6d6:	88bb      	ldrh	r3, [r7, #4]
 800f6d8:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800f6da:	2008      	movs	r0, #8
 800f6dc:	f7ff fc56 	bl	800ef8c <memp_malloc>
 800f6e0:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800f6e2:	693b      	ldr	r3, [r7, #16]
 800f6e4:	2b00      	cmp	r3, #0
 800f6e6:	d109      	bne.n	800f6fc <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 800f6e8:	f7ff ff94 	bl	800f614 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 800f6ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6ee:	2b00      	cmp	r3, #0
 800f6f0:	d002      	beq.n	800f6f8 <pbuf_alloc+0x78>
            pbuf_free(p);
 800f6f2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f6f4:	f000 faa8 	bl	800fc48 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800f6f8:	2300      	movs	r3, #0
 800f6fa:	e0a7      	b.n	800f84c <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800f6fc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f6fe:	3303      	adds	r3, #3
 800f700:	b29b      	uxth	r3, r3
 800f702:	f023 0303 	bic.w	r3, r3, #3
 800f706:	b29b      	uxth	r3, r3
 800f708:	f5c3 63af 	rsb	r3, r3, #1400	; 0x578
 800f70c:	b29b      	uxth	r3, r3
 800f70e:	8b7a      	ldrh	r2, [r7, #26]
 800f710:	4293      	cmp	r3, r2
 800f712:	bf28      	it	cs
 800f714:	4613      	movcs	r3, r2
 800f716:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800f718:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f71a:	3310      	adds	r3, #16
 800f71c:	693a      	ldr	r2, [r7, #16]
 800f71e:	4413      	add	r3, r2
 800f720:	3303      	adds	r3, #3
 800f722:	f023 0303 	bic.w	r3, r3, #3
 800f726:	4618      	mov	r0, r3
 800f728:	89f9      	ldrh	r1, [r7, #14]
 800f72a:	8b7a      	ldrh	r2, [r7, #26]
 800f72c:	2300      	movs	r3, #0
 800f72e:	9301      	str	r3, [sp, #4]
 800f730:	887b      	ldrh	r3, [r7, #2]
 800f732:	9300      	str	r3, [sp, #0]
 800f734:	460b      	mov	r3, r1
 800f736:	4601      	mov	r1, r0
 800f738:	6938      	ldr	r0, [r7, #16]
 800f73a:	f7ff ff77 	bl	800f62c <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800f73e:	693b      	ldr	r3, [r7, #16]
 800f740:	685b      	ldr	r3, [r3, #4]
 800f742:	f003 0303 	and.w	r3, r3, #3
 800f746:	2b00      	cmp	r3, #0
 800f748:	d006      	beq.n	800f758 <pbuf_alloc+0xd8>
 800f74a:	4b42      	ldr	r3, [pc, #264]	; (800f854 <pbuf_alloc+0x1d4>)
 800f74c:	f44f 7280 	mov.w	r2, #256	; 0x100
 800f750:	4941      	ldr	r1, [pc, #260]	; (800f858 <pbuf_alloc+0x1d8>)
 800f752:	4842      	ldr	r0, [pc, #264]	; (800f85c <pbuf_alloc+0x1dc>)
 800f754:	f00a fbda 	bl	8019f0c <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800f758:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f75a:	3303      	adds	r3, #3
 800f75c:	f023 0303 	bic.w	r3, r3, #3
 800f760:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 800f764:	d106      	bne.n	800f774 <pbuf_alloc+0xf4>
 800f766:	4b3b      	ldr	r3, [pc, #236]	; (800f854 <pbuf_alloc+0x1d4>)
 800f768:	f44f 7281 	mov.w	r2, #258	; 0x102
 800f76c:	493c      	ldr	r1, [pc, #240]	; (800f860 <pbuf_alloc+0x1e0>)
 800f76e:	483b      	ldr	r0, [pc, #236]	; (800f85c <pbuf_alloc+0x1dc>)
 800f770:	f00a fbcc 	bl	8019f0c <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800f774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f776:	2b00      	cmp	r3, #0
 800f778:	d102      	bne.n	800f780 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800f77a:	693b      	ldr	r3, [r7, #16]
 800f77c:	627b      	str	r3, [r7, #36]	; 0x24
 800f77e:	e002      	b.n	800f786 <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800f780:	69fb      	ldr	r3, [r7, #28]
 800f782:	693a      	ldr	r2, [r7, #16]
 800f784:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800f786:	693b      	ldr	r3, [r7, #16]
 800f788:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800f78a:	8b7a      	ldrh	r2, [r7, #26]
 800f78c:	89fb      	ldrh	r3, [r7, #14]
 800f78e:	1ad3      	subs	r3, r2, r3
 800f790:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800f792:	2300      	movs	r3, #0
 800f794:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 800f796:	8b7b      	ldrh	r3, [r7, #26]
 800f798:	2b00      	cmp	r3, #0
 800f79a:	d19e      	bne.n	800f6da <pbuf_alloc+0x5a>
      break;
 800f79c:	e055      	b.n	800f84a <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800f79e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f7a0:	3303      	adds	r3, #3
 800f7a2:	b29b      	uxth	r3, r3
 800f7a4:	f023 0303 	bic.w	r3, r3, #3
 800f7a8:	b29a      	uxth	r2, r3
 800f7aa:	88bb      	ldrh	r3, [r7, #4]
 800f7ac:	3303      	adds	r3, #3
 800f7ae:	b29b      	uxth	r3, r3
 800f7b0:	f023 0303 	bic.w	r3, r3, #3
 800f7b4:	b29b      	uxth	r3, r3
 800f7b6:	4413      	add	r3, r2
 800f7b8:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800f7ba:	8b3b      	ldrh	r3, [r7, #24]
 800f7bc:	3310      	adds	r3, #16
 800f7be:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800f7c0:	8b3a      	ldrh	r2, [r7, #24]
 800f7c2:	88bb      	ldrh	r3, [r7, #4]
 800f7c4:	3303      	adds	r3, #3
 800f7c6:	f023 0303 	bic.w	r3, r3, #3
 800f7ca:	429a      	cmp	r2, r3
 800f7cc:	d306      	bcc.n	800f7dc <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800f7ce:	8afa      	ldrh	r2, [r7, #22]
 800f7d0:	88bb      	ldrh	r3, [r7, #4]
 800f7d2:	3303      	adds	r3, #3
 800f7d4:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800f7d8:	429a      	cmp	r2, r3
 800f7da:	d201      	bcs.n	800f7e0 <pbuf_alloc+0x160>
        return NULL;
 800f7dc:	2300      	movs	r3, #0
 800f7de:	e035      	b.n	800f84c <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800f7e0:	8afb      	ldrh	r3, [r7, #22]
 800f7e2:	4618      	mov	r0, r3
 800f7e4:	f7ff fa60 	bl	800eca8 <mem_malloc>
 800f7e8:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 800f7ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	d101      	bne.n	800f7f4 <pbuf_alloc+0x174>
        return NULL;
 800f7f0:	2300      	movs	r3, #0
 800f7f2:	e02b      	b.n	800f84c <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800f7f4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f7f6:	3310      	adds	r3, #16
 800f7f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f7fa:	4413      	add	r3, r2
 800f7fc:	3303      	adds	r3, #3
 800f7fe:	f023 0303 	bic.w	r3, r3, #3
 800f802:	4618      	mov	r0, r3
 800f804:	88b9      	ldrh	r1, [r7, #4]
 800f806:	88ba      	ldrh	r2, [r7, #4]
 800f808:	2300      	movs	r3, #0
 800f80a:	9301      	str	r3, [sp, #4]
 800f80c:	887b      	ldrh	r3, [r7, #2]
 800f80e:	9300      	str	r3, [sp, #0]
 800f810:	460b      	mov	r3, r1
 800f812:	4601      	mov	r1, r0
 800f814:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f816:	f7ff ff09 	bl	800f62c <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800f81a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f81c:	685b      	ldr	r3, [r3, #4]
 800f81e:	f003 0303 	and.w	r3, r3, #3
 800f822:	2b00      	cmp	r3, #0
 800f824:	d010      	beq.n	800f848 <pbuf_alloc+0x1c8>
 800f826:	4b0b      	ldr	r3, [pc, #44]	; (800f854 <pbuf_alloc+0x1d4>)
 800f828:	f44f 7291 	mov.w	r2, #290	; 0x122
 800f82c:	490d      	ldr	r1, [pc, #52]	; (800f864 <pbuf_alloc+0x1e4>)
 800f82e:	480b      	ldr	r0, [pc, #44]	; (800f85c <pbuf_alloc+0x1dc>)
 800f830:	f00a fb6c 	bl	8019f0c <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800f834:	e008      	b.n	800f848 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800f836:	4b07      	ldr	r3, [pc, #28]	; (800f854 <pbuf_alloc+0x1d4>)
 800f838:	f240 1227 	movw	r2, #295	; 0x127
 800f83c:	490a      	ldr	r1, [pc, #40]	; (800f868 <pbuf_alloc+0x1e8>)
 800f83e:	4807      	ldr	r0, [pc, #28]	; (800f85c <pbuf_alloc+0x1dc>)
 800f840:	f00a fb64 	bl	8019f0c <iprintf>
      return NULL;
 800f844:	2300      	movs	r3, #0
 800f846:	e001      	b.n	800f84c <pbuf_alloc+0x1cc>
      break;
 800f848:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800f84a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800f84c:	4618      	mov	r0, r3
 800f84e:	3728      	adds	r7, #40	; 0x28
 800f850:	46bd      	mov	sp, r7
 800f852:	bd80      	pop	{r7, pc}
 800f854:	0801cc84 	.word	0x0801cc84
 800f858:	0801ccb4 	.word	0x0801ccb4
 800f85c:	0801cce4 	.word	0x0801cce4
 800f860:	0801cd0c 	.word	0x0801cd0c
 800f864:	0801cd40 	.word	0x0801cd40
 800f868:	0801cd6c 	.word	0x0801cd6c

0800f86c <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800f86c:	b580      	push	{r7, lr}
 800f86e:	b086      	sub	sp, #24
 800f870:	af02      	add	r7, sp, #8
 800f872:	6078      	str	r0, [r7, #4]
 800f874:	460b      	mov	r3, r1
 800f876:	807b      	strh	r3, [r7, #2]
 800f878:	4613      	mov	r3, r2
 800f87a:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800f87c:	883b      	ldrh	r3, [r7, #0]
 800f87e:	2b41      	cmp	r3, #65	; 0x41
 800f880:	d009      	beq.n	800f896 <pbuf_alloc_reference+0x2a>
 800f882:	883b      	ldrh	r3, [r7, #0]
 800f884:	2b01      	cmp	r3, #1
 800f886:	d006      	beq.n	800f896 <pbuf_alloc_reference+0x2a>
 800f888:	4b0f      	ldr	r3, [pc, #60]	; (800f8c8 <pbuf_alloc_reference+0x5c>)
 800f88a:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 800f88e:	490f      	ldr	r1, [pc, #60]	; (800f8cc <pbuf_alloc_reference+0x60>)
 800f890:	480f      	ldr	r0, [pc, #60]	; (800f8d0 <pbuf_alloc_reference+0x64>)
 800f892:	f00a fb3b 	bl	8019f0c <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800f896:	2007      	movs	r0, #7
 800f898:	f7ff fb78 	bl	800ef8c <memp_malloc>
 800f89c:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800f89e:	68fb      	ldr	r3, [r7, #12]
 800f8a0:	2b00      	cmp	r3, #0
 800f8a2:	d101      	bne.n	800f8a8 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800f8a4:	2300      	movs	r3, #0
 800f8a6:	e00b      	b.n	800f8c0 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800f8a8:	8879      	ldrh	r1, [r7, #2]
 800f8aa:	887a      	ldrh	r2, [r7, #2]
 800f8ac:	2300      	movs	r3, #0
 800f8ae:	9301      	str	r3, [sp, #4]
 800f8b0:	883b      	ldrh	r3, [r7, #0]
 800f8b2:	9300      	str	r3, [sp, #0]
 800f8b4:	460b      	mov	r3, r1
 800f8b6:	6879      	ldr	r1, [r7, #4]
 800f8b8:	68f8      	ldr	r0, [r7, #12]
 800f8ba:	f7ff feb7 	bl	800f62c <pbuf_init_alloced_pbuf>
  return p;
 800f8be:	68fb      	ldr	r3, [r7, #12]
}
 800f8c0:	4618      	mov	r0, r3
 800f8c2:	3710      	adds	r7, #16
 800f8c4:	46bd      	mov	sp, r7
 800f8c6:	bd80      	pop	{r7, pc}
 800f8c8:	0801cc84 	.word	0x0801cc84
 800f8cc:	0801cd88 	.word	0x0801cd88
 800f8d0:	0801cce4 	.word	0x0801cce4

0800f8d4 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800f8d4:	b580      	push	{r7, lr}
 800f8d6:	b088      	sub	sp, #32
 800f8d8:	af02      	add	r7, sp, #8
 800f8da:	607b      	str	r3, [r7, #4]
 800f8dc:	4603      	mov	r3, r0
 800f8de:	73fb      	strb	r3, [r7, #15]
 800f8e0:	460b      	mov	r3, r1
 800f8e2:	81bb      	strh	r3, [r7, #12]
 800f8e4:	4613      	mov	r3, r2
 800f8e6:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800f8e8:	7bfb      	ldrb	r3, [r7, #15]
 800f8ea:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800f8ec:	8a7b      	ldrh	r3, [r7, #18]
 800f8ee:	3303      	adds	r3, #3
 800f8f0:	f023 0203 	bic.w	r2, r3, #3
 800f8f4:	89bb      	ldrh	r3, [r7, #12]
 800f8f6:	441a      	add	r2, r3
 800f8f8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f8fa:	429a      	cmp	r2, r3
 800f8fc:	d901      	bls.n	800f902 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800f8fe:	2300      	movs	r3, #0
 800f900:	e018      	b.n	800f934 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800f902:	6a3b      	ldr	r3, [r7, #32]
 800f904:	2b00      	cmp	r3, #0
 800f906:	d007      	beq.n	800f918 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800f908:	8a7b      	ldrh	r3, [r7, #18]
 800f90a:	3303      	adds	r3, #3
 800f90c:	f023 0303 	bic.w	r3, r3, #3
 800f910:	6a3a      	ldr	r2, [r7, #32]
 800f912:	4413      	add	r3, r2
 800f914:	617b      	str	r3, [r7, #20]
 800f916:	e001      	b.n	800f91c <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800f918:	2300      	movs	r3, #0
 800f91a:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800f91c:	6878      	ldr	r0, [r7, #4]
 800f91e:	89b9      	ldrh	r1, [r7, #12]
 800f920:	89ba      	ldrh	r2, [r7, #12]
 800f922:	2302      	movs	r3, #2
 800f924:	9301      	str	r3, [sp, #4]
 800f926:	897b      	ldrh	r3, [r7, #10]
 800f928:	9300      	str	r3, [sp, #0]
 800f92a:	460b      	mov	r3, r1
 800f92c:	6979      	ldr	r1, [r7, #20]
 800f92e:	f7ff fe7d 	bl	800f62c <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800f932:	687b      	ldr	r3, [r7, #4]
}
 800f934:	4618      	mov	r0, r3
 800f936:	3718      	adds	r7, #24
 800f938:	46bd      	mov	sp, r7
 800f93a:	bd80      	pop	{r7, pc}

0800f93c <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800f93c:	b580      	push	{r7, lr}
 800f93e:	b084      	sub	sp, #16
 800f940:	af00      	add	r7, sp, #0
 800f942:	6078      	str	r0, [r7, #4]
 800f944:	460b      	mov	r3, r1
 800f946:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800f948:	687b      	ldr	r3, [r7, #4]
 800f94a:	2b00      	cmp	r3, #0
 800f94c:	d106      	bne.n	800f95c <pbuf_realloc+0x20>
 800f94e:	4b3a      	ldr	r3, [pc, #232]	; (800fa38 <pbuf_realloc+0xfc>)
 800f950:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800f954:	4939      	ldr	r1, [pc, #228]	; (800fa3c <pbuf_realloc+0x100>)
 800f956:	483a      	ldr	r0, [pc, #232]	; (800fa40 <pbuf_realloc+0x104>)
 800f958:	f00a fad8 	bl	8019f0c <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	891b      	ldrh	r3, [r3, #8]
 800f960:	887a      	ldrh	r2, [r7, #2]
 800f962:	429a      	cmp	r2, r3
 800f964:	d263      	bcs.n	800fa2e <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800f966:	687b      	ldr	r3, [r7, #4]
 800f968:	891a      	ldrh	r2, [r3, #8]
 800f96a:	887b      	ldrh	r3, [r7, #2]
 800f96c:	1ad3      	subs	r3, r2, r3
 800f96e:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800f970:	887b      	ldrh	r3, [r7, #2]
 800f972:	817b      	strh	r3, [r7, #10]
  q = p;
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800f978:	e018      	b.n	800f9ac <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800f97a:	68fb      	ldr	r3, [r7, #12]
 800f97c:	895b      	ldrh	r3, [r3, #10]
 800f97e:	897a      	ldrh	r2, [r7, #10]
 800f980:	1ad3      	subs	r3, r2, r3
 800f982:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800f984:	68fb      	ldr	r3, [r7, #12]
 800f986:	891a      	ldrh	r2, [r3, #8]
 800f988:	893b      	ldrh	r3, [r7, #8]
 800f98a:	1ad3      	subs	r3, r2, r3
 800f98c:	b29a      	uxth	r2, r3
 800f98e:	68fb      	ldr	r3, [r7, #12]
 800f990:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800f992:	68fb      	ldr	r3, [r7, #12]
 800f994:	681b      	ldr	r3, [r3, #0]
 800f996:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800f998:	68fb      	ldr	r3, [r7, #12]
 800f99a:	2b00      	cmp	r3, #0
 800f99c:	d106      	bne.n	800f9ac <pbuf_realloc+0x70>
 800f99e:	4b26      	ldr	r3, [pc, #152]	; (800fa38 <pbuf_realloc+0xfc>)
 800f9a0:	f240 12af 	movw	r2, #431	; 0x1af
 800f9a4:	4927      	ldr	r1, [pc, #156]	; (800fa44 <pbuf_realloc+0x108>)
 800f9a6:	4826      	ldr	r0, [pc, #152]	; (800fa40 <pbuf_realloc+0x104>)
 800f9a8:	f00a fab0 	bl	8019f0c <iprintf>
  while (rem_len > q->len) {
 800f9ac:	68fb      	ldr	r3, [r7, #12]
 800f9ae:	895b      	ldrh	r3, [r3, #10]
 800f9b0:	897a      	ldrh	r2, [r7, #10]
 800f9b2:	429a      	cmp	r2, r3
 800f9b4:	d8e1      	bhi.n	800f97a <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800f9b6:	68fb      	ldr	r3, [r7, #12]
 800f9b8:	7b1b      	ldrb	r3, [r3, #12]
 800f9ba:	f003 030f 	and.w	r3, r3, #15
 800f9be:	2b00      	cmp	r3, #0
 800f9c0:	d121      	bne.n	800fa06 <pbuf_realloc+0xca>
 800f9c2:	68fb      	ldr	r3, [r7, #12]
 800f9c4:	895b      	ldrh	r3, [r3, #10]
 800f9c6:	897a      	ldrh	r2, [r7, #10]
 800f9c8:	429a      	cmp	r2, r3
 800f9ca:	d01c      	beq.n	800fa06 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800f9cc:	68fb      	ldr	r3, [r7, #12]
 800f9ce:	7b5b      	ldrb	r3, [r3, #13]
 800f9d0:	f003 0302 	and.w	r3, r3, #2
 800f9d4:	2b00      	cmp	r3, #0
 800f9d6:	d116      	bne.n	800fa06 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800f9d8:	68fb      	ldr	r3, [r7, #12]
 800f9da:	685a      	ldr	r2, [r3, #4]
 800f9dc:	68fb      	ldr	r3, [r7, #12]
 800f9de:	1ad3      	subs	r3, r2, r3
 800f9e0:	b29a      	uxth	r2, r3
 800f9e2:	897b      	ldrh	r3, [r7, #10]
 800f9e4:	4413      	add	r3, r2
 800f9e6:	b29b      	uxth	r3, r3
 800f9e8:	4619      	mov	r1, r3
 800f9ea:	68f8      	ldr	r0, [r7, #12]
 800f9ec:	f7ff f85a 	bl	800eaa4 <mem_trim>
 800f9f0:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800f9f2:	68fb      	ldr	r3, [r7, #12]
 800f9f4:	2b00      	cmp	r3, #0
 800f9f6:	d106      	bne.n	800fa06 <pbuf_realloc+0xca>
 800f9f8:	4b0f      	ldr	r3, [pc, #60]	; (800fa38 <pbuf_realloc+0xfc>)
 800f9fa:	f240 12bd 	movw	r2, #445	; 0x1bd
 800f9fe:	4912      	ldr	r1, [pc, #72]	; (800fa48 <pbuf_realloc+0x10c>)
 800fa00:	480f      	ldr	r0, [pc, #60]	; (800fa40 <pbuf_realloc+0x104>)
 800fa02:	f00a fa83 	bl	8019f0c <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800fa06:	68fb      	ldr	r3, [r7, #12]
 800fa08:	897a      	ldrh	r2, [r7, #10]
 800fa0a:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800fa0c:	68fb      	ldr	r3, [r7, #12]
 800fa0e:	895a      	ldrh	r2, [r3, #10]
 800fa10:	68fb      	ldr	r3, [r7, #12]
 800fa12:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800fa14:	68fb      	ldr	r3, [r7, #12]
 800fa16:	681b      	ldr	r3, [r3, #0]
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	d004      	beq.n	800fa26 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800fa1c:	68fb      	ldr	r3, [r7, #12]
 800fa1e:	681b      	ldr	r3, [r3, #0]
 800fa20:	4618      	mov	r0, r3
 800fa22:	f000 f911 	bl	800fc48 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800fa26:	68fb      	ldr	r3, [r7, #12]
 800fa28:	2200      	movs	r2, #0
 800fa2a:	601a      	str	r2, [r3, #0]
 800fa2c:	e000      	b.n	800fa30 <pbuf_realloc+0xf4>
    return;
 800fa2e:	bf00      	nop

}
 800fa30:	3710      	adds	r7, #16
 800fa32:	46bd      	mov	sp, r7
 800fa34:	bd80      	pop	{r7, pc}
 800fa36:	bf00      	nop
 800fa38:	0801cc84 	.word	0x0801cc84
 800fa3c:	0801cd9c 	.word	0x0801cd9c
 800fa40:	0801cce4 	.word	0x0801cce4
 800fa44:	0801cdb4 	.word	0x0801cdb4
 800fa48:	0801cdcc 	.word	0x0801cdcc

0800fa4c <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800fa4c:	b580      	push	{r7, lr}
 800fa4e:	b086      	sub	sp, #24
 800fa50:	af00      	add	r7, sp, #0
 800fa52:	60f8      	str	r0, [r7, #12]
 800fa54:	60b9      	str	r1, [r7, #8]
 800fa56:	4613      	mov	r3, r2
 800fa58:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800fa5a:	68fb      	ldr	r3, [r7, #12]
 800fa5c:	2b00      	cmp	r3, #0
 800fa5e:	d106      	bne.n	800fa6e <pbuf_add_header_impl+0x22>
 800fa60:	4b2b      	ldr	r3, [pc, #172]	; (800fb10 <pbuf_add_header_impl+0xc4>)
 800fa62:	f240 12df 	movw	r2, #479	; 0x1df
 800fa66:	492b      	ldr	r1, [pc, #172]	; (800fb14 <pbuf_add_header_impl+0xc8>)
 800fa68:	482b      	ldr	r0, [pc, #172]	; (800fb18 <pbuf_add_header_impl+0xcc>)
 800fa6a:	f00a fa4f 	bl	8019f0c <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800fa6e:	68fb      	ldr	r3, [r7, #12]
 800fa70:	2b00      	cmp	r3, #0
 800fa72:	d003      	beq.n	800fa7c <pbuf_add_header_impl+0x30>
 800fa74:	68bb      	ldr	r3, [r7, #8]
 800fa76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fa7a:	d301      	bcc.n	800fa80 <pbuf_add_header_impl+0x34>
    return 1;
 800fa7c:	2301      	movs	r3, #1
 800fa7e:	e043      	b.n	800fb08 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800fa80:	68bb      	ldr	r3, [r7, #8]
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	d101      	bne.n	800fa8a <pbuf_add_header_impl+0x3e>
    return 0;
 800fa86:	2300      	movs	r3, #0
 800fa88:	e03e      	b.n	800fb08 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800fa8a:	68bb      	ldr	r3, [r7, #8]
 800fa8c:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800fa8e:	68fb      	ldr	r3, [r7, #12]
 800fa90:	891a      	ldrh	r2, [r3, #8]
 800fa92:	8a7b      	ldrh	r3, [r7, #18]
 800fa94:	4413      	add	r3, r2
 800fa96:	b29b      	uxth	r3, r3
 800fa98:	8a7a      	ldrh	r2, [r7, #18]
 800fa9a:	429a      	cmp	r2, r3
 800fa9c:	d901      	bls.n	800faa2 <pbuf_add_header_impl+0x56>
    return 1;
 800fa9e:	2301      	movs	r3, #1
 800faa0:	e032      	b.n	800fb08 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800faa2:	68fb      	ldr	r3, [r7, #12]
 800faa4:	7b1b      	ldrb	r3, [r3, #12]
 800faa6:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800faa8:	8a3b      	ldrh	r3, [r7, #16]
 800faaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800faae:	2b00      	cmp	r3, #0
 800fab0:	d00c      	beq.n	800facc <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800fab2:	68fb      	ldr	r3, [r7, #12]
 800fab4:	685a      	ldr	r2, [r3, #4]
 800fab6:	68bb      	ldr	r3, [r7, #8]
 800fab8:	425b      	negs	r3, r3
 800faba:	4413      	add	r3, r2
 800fabc:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800fabe:	68fb      	ldr	r3, [r7, #12]
 800fac0:	3310      	adds	r3, #16
 800fac2:	697a      	ldr	r2, [r7, #20]
 800fac4:	429a      	cmp	r2, r3
 800fac6:	d20d      	bcs.n	800fae4 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800fac8:	2301      	movs	r3, #1
 800faca:	e01d      	b.n	800fb08 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800facc:	79fb      	ldrb	r3, [r7, #7]
 800face:	2b00      	cmp	r3, #0
 800fad0:	d006      	beq.n	800fae0 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800fad2:	68fb      	ldr	r3, [r7, #12]
 800fad4:	685a      	ldr	r2, [r3, #4]
 800fad6:	68bb      	ldr	r3, [r7, #8]
 800fad8:	425b      	negs	r3, r3
 800fada:	4413      	add	r3, r2
 800fadc:	617b      	str	r3, [r7, #20]
 800fade:	e001      	b.n	800fae4 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800fae0:	2301      	movs	r3, #1
 800fae2:	e011      	b.n	800fb08 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800fae4:	68fb      	ldr	r3, [r7, #12]
 800fae6:	697a      	ldr	r2, [r7, #20]
 800fae8:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800faea:	68fb      	ldr	r3, [r7, #12]
 800faec:	895a      	ldrh	r2, [r3, #10]
 800faee:	8a7b      	ldrh	r3, [r7, #18]
 800faf0:	4413      	add	r3, r2
 800faf2:	b29a      	uxth	r2, r3
 800faf4:	68fb      	ldr	r3, [r7, #12]
 800faf6:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800faf8:	68fb      	ldr	r3, [r7, #12]
 800fafa:	891a      	ldrh	r2, [r3, #8]
 800fafc:	8a7b      	ldrh	r3, [r7, #18]
 800fafe:	4413      	add	r3, r2
 800fb00:	b29a      	uxth	r2, r3
 800fb02:	68fb      	ldr	r3, [r7, #12]
 800fb04:	811a      	strh	r2, [r3, #8]


  return 0;
 800fb06:	2300      	movs	r3, #0
}
 800fb08:	4618      	mov	r0, r3
 800fb0a:	3718      	adds	r7, #24
 800fb0c:	46bd      	mov	sp, r7
 800fb0e:	bd80      	pop	{r7, pc}
 800fb10:	0801cc84 	.word	0x0801cc84
 800fb14:	0801cde8 	.word	0x0801cde8
 800fb18:	0801cce4 	.word	0x0801cce4

0800fb1c <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800fb1c:	b580      	push	{r7, lr}
 800fb1e:	b082      	sub	sp, #8
 800fb20:	af00      	add	r7, sp, #0
 800fb22:	6078      	str	r0, [r7, #4]
 800fb24:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800fb26:	2200      	movs	r2, #0
 800fb28:	6839      	ldr	r1, [r7, #0]
 800fb2a:	6878      	ldr	r0, [r7, #4]
 800fb2c:	f7ff ff8e 	bl	800fa4c <pbuf_add_header_impl>
 800fb30:	4603      	mov	r3, r0
}
 800fb32:	4618      	mov	r0, r3
 800fb34:	3708      	adds	r7, #8
 800fb36:	46bd      	mov	sp, r7
 800fb38:	bd80      	pop	{r7, pc}
	...

0800fb3c <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800fb3c:	b580      	push	{r7, lr}
 800fb3e:	b084      	sub	sp, #16
 800fb40:	af00      	add	r7, sp, #0
 800fb42:	6078      	str	r0, [r7, #4]
 800fb44:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800fb46:	687b      	ldr	r3, [r7, #4]
 800fb48:	2b00      	cmp	r3, #0
 800fb4a:	d106      	bne.n	800fb5a <pbuf_remove_header+0x1e>
 800fb4c:	4b20      	ldr	r3, [pc, #128]	; (800fbd0 <pbuf_remove_header+0x94>)
 800fb4e:	f240 224b 	movw	r2, #587	; 0x24b
 800fb52:	4920      	ldr	r1, [pc, #128]	; (800fbd4 <pbuf_remove_header+0x98>)
 800fb54:	4820      	ldr	r0, [pc, #128]	; (800fbd8 <pbuf_remove_header+0x9c>)
 800fb56:	f00a f9d9 	bl	8019f0c <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800fb5a:	687b      	ldr	r3, [r7, #4]
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	d003      	beq.n	800fb68 <pbuf_remove_header+0x2c>
 800fb60:	683b      	ldr	r3, [r7, #0]
 800fb62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fb66:	d301      	bcc.n	800fb6c <pbuf_remove_header+0x30>
    return 1;
 800fb68:	2301      	movs	r3, #1
 800fb6a:	e02c      	b.n	800fbc6 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800fb6c:	683b      	ldr	r3, [r7, #0]
 800fb6e:	2b00      	cmp	r3, #0
 800fb70:	d101      	bne.n	800fb76 <pbuf_remove_header+0x3a>
    return 0;
 800fb72:	2300      	movs	r3, #0
 800fb74:	e027      	b.n	800fbc6 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800fb76:	683b      	ldr	r3, [r7, #0]
 800fb78:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800fb7a:	687b      	ldr	r3, [r7, #4]
 800fb7c:	895b      	ldrh	r3, [r3, #10]
 800fb7e:	89fa      	ldrh	r2, [r7, #14]
 800fb80:	429a      	cmp	r2, r3
 800fb82:	d908      	bls.n	800fb96 <pbuf_remove_header+0x5a>
 800fb84:	4b12      	ldr	r3, [pc, #72]	; (800fbd0 <pbuf_remove_header+0x94>)
 800fb86:	f240 2255 	movw	r2, #597	; 0x255
 800fb8a:	4914      	ldr	r1, [pc, #80]	; (800fbdc <pbuf_remove_header+0xa0>)
 800fb8c:	4812      	ldr	r0, [pc, #72]	; (800fbd8 <pbuf_remove_header+0x9c>)
 800fb8e:	f00a f9bd 	bl	8019f0c <iprintf>
 800fb92:	2301      	movs	r3, #1
 800fb94:	e017      	b.n	800fbc6 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800fb96:	687b      	ldr	r3, [r7, #4]
 800fb98:	685b      	ldr	r3, [r3, #4]
 800fb9a:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	685a      	ldr	r2, [r3, #4]
 800fba0:	683b      	ldr	r3, [r7, #0]
 800fba2:	441a      	add	r2, r3
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	895a      	ldrh	r2, [r3, #10]
 800fbac:	89fb      	ldrh	r3, [r7, #14]
 800fbae:	1ad3      	subs	r3, r2, r3
 800fbb0:	b29a      	uxth	r2, r3
 800fbb2:	687b      	ldr	r3, [r7, #4]
 800fbb4:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	891a      	ldrh	r2, [r3, #8]
 800fbba:	89fb      	ldrh	r3, [r7, #14]
 800fbbc:	1ad3      	subs	r3, r2, r3
 800fbbe:	b29a      	uxth	r2, r3
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800fbc4:	2300      	movs	r3, #0
}
 800fbc6:	4618      	mov	r0, r3
 800fbc8:	3710      	adds	r7, #16
 800fbca:	46bd      	mov	sp, r7
 800fbcc:	bd80      	pop	{r7, pc}
 800fbce:	bf00      	nop
 800fbd0:	0801cc84 	.word	0x0801cc84
 800fbd4:	0801cde8 	.word	0x0801cde8
 800fbd8:	0801cce4 	.word	0x0801cce4
 800fbdc:	0801cdf4 	.word	0x0801cdf4

0800fbe0 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800fbe0:	b580      	push	{r7, lr}
 800fbe2:	b082      	sub	sp, #8
 800fbe4:	af00      	add	r7, sp, #0
 800fbe6:	6078      	str	r0, [r7, #4]
 800fbe8:	460b      	mov	r3, r1
 800fbea:	807b      	strh	r3, [r7, #2]
 800fbec:	4613      	mov	r3, r2
 800fbee:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800fbf0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800fbf4:	2b00      	cmp	r3, #0
 800fbf6:	da08      	bge.n	800fc0a <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800fbf8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800fbfc:	425b      	negs	r3, r3
 800fbfe:	4619      	mov	r1, r3
 800fc00:	6878      	ldr	r0, [r7, #4]
 800fc02:	f7ff ff9b 	bl	800fb3c <pbuf_remove_header>
 800fc06:	4603      	mov	r3, r0
 800fc08:	e007      	b.n	800fc1a <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800fc0a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800fc0e:	787a      	ldrb	r2, [r7, #1]
 800fc10:	4619      	mov	r1, r3
 800fc12:	6878      	ldr	r0, [r7, #4]
 800fc14:	f7ff ff1a 	bl	800fa4c <pbuf_add_header_impl>
 800fc18:	4603      	mov	r3, r0
  }
}
 800fc1a:	4618      	mov	r0, r3
 800fc1c:	3708      	adds	r7, #8
 800fc1e:	46bd      	mov	sp, r7
 800fc20:	bd80      	pop	{r7, pc}

0800fc22 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800fc22:	b580      	push	{r7, lr}
 800fc24:	b082      	sub	sp, #8
 800fc26:	af00      	add	r7, sp, #0
 800fc28:	6078      	str	r0, [r7, #4]
 800fc2a:	460b      	mov	r3, r1
 800fc2c:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800fc2e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800fc32:	2201      	movs	r2, #1
 800fc34:	4619      	mov	r1, r3
 800fc36:	6878      	ldr	r0, [r7, #4]
 800fc38:	f7ff ffd2 	bl	800fbe0 <pbuf_header_impl>
 800fc3c:	4603      	mov	r3, r0
}
 800fc3e:	4618      	mov	r0, r3
 800fc40:	3708      	adds	r7, #8
 800fc42:	46bd      	mov	sp, r7
 800fc44:	bd80      	pop	{r7, pc}
	...

0800fc48 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800fc48:	b580      	push	{r7, lr}
 800fc4a:	b086      	sub	sp, #24
 800fc4c:	af00      	add	r7, sp, #0
 800fc4e:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	d10b      	bne.n	800fc6e <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	2b00      	cmp	r3, #0
 800fc5a:	d106      	bne.n	800fc6a <pbuf_free+0x22>
 800fc5c:	4b38      	ldr	r3, [pc, #224]	; (800fd40 <pbuf_free+0xf8>)
 800fc5e:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 800fc62:	4938      	ldr	r1, [pc, #224]	; (800fd44 <pbuf_free+0xfc>)
 800fc64:	4838      	ldr	r0, [pc, #224]	; (800fd48 <pbuf_free+0x100>)
 800fc66:	f00a f951 	bl	8019f0c <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800fc6a:	2300      	movs	r3, #0
 800fc6c:	e063      	b.n	800fd36 <pbuf_free+0xee>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800fc6e:	2300      	movs	r3, #0
 800fc70:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800fc72:	e05c      	b.n	800fd2e <pbuf_free+0xe6>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	7b9b      	ldrb	r3, [r3, #14]
 800fc78:	2b00      	cmp	r3, #0
 800fc7a:	d106      	bne.n	800fc8a <pbuf_free+0x42>
 800fc7c:	4b30      	ldr	r3, [pc, #192]	; (800fd40 <pbuf_free+0xf8>)
 800fc7e:	f240 22f1 	movw	r2, #753	; 0x2f1
 800fc82:	4932      	ldr	r1, [pc, #200]	; (800fd4c <pbuf_free+0x104>)
 800fc84:	4830      	ldr	r0, [pc, #192]	; (800fd48 <pbuf_free+0x100>)
 800fc86:	f00a f941 	bl	8019f0c <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	7b9b      	ldrb	r3, [r3, #14]
 800fc8e:	3b01      	subs	r3, #1
 800fc90:	b2da      	uxtb	r2, r3
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	739a      	strb	r2, [r3, #14]
 800fc96:	687b      	ldr	r3, [r7, #4]
 800fc98:	7b9b      	ldrb	r3, [r3, #14]
 800fc9a:	75bb      	strb	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800fc9c:	7dbb      	ldrb	r3, [r7, #22]
 800fc9e:	2b00      	cmp	r3, #0
 800fca0:	d143      	bne.n	800fd2a <pbuf_free+0xe2>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	681b      	ldr	r3, [r3, #0]
 800fca6:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800fca8:	687b      	ldr	r3, [r7, #4]
 800fcaa:	7b1b      	ldrb	r3, [r3, #12]
 800fcac:	f003 030f 	and.w	r3, r3, #15
 800fcb0:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800fcb2:	687b      	ldr	r3, [r7, #4]
 800fcb4:	7b5b      	ldrb	r3, [r3, #13]
 800fcb6:	f003 0302 	and.w	r3, r3, #2
 800fcba:	2b00      	cmp	r3, #0
 800fcbc:	d011      	beq.n	800fce2 <pbuf_free+0x9a>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800fcbe:	687b      	ldr	r3, [r7, #4]
 800fcc0:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800fcc2:	68bb      	ldr	r3, [r7, #8]
 800fcc4:	691b      	ldr	r3, [r3, #16]
 800fcc6:	2b00      	cmp	r3, #0
 800fcc8:	d106      	bne.n	800fcd8 <pbuf_free+0x90>
 800fcca:	4b1d      	ldr	r3, [pc, #116]	; (800fd40 <pbuf_free+0xf8>)
 800fccc:	f240 22ff 	movw	r2, #767	; 0x2ff
 800fcd0:	491f      	ldr	r1, [pc, #124]	; (800fd50 <pbuf_free+0x108>)
 800fcd2:	481d      	ldr	r0, [pc, #116]	; (800fd48 <pbuf_free+0x100>)
 800fcd4:	f00a f91a 	bl	8019f0c <iprintf>
        pc->custom_free_function(p);
 800fcd8:	68bb      	ldr	r3, [r7, #8]
 800fcda:	691b      	ldr	r3, [r3, #16]
 800fcdc:	6878      	ldr	r0, [r7, #4]
 800fcde:	4798      	blx	r3
 800fce0:	e01d      	b.n	800fd1e <pbuf_free+0xd6>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800fce2:	7bfb      	ldrb	r3, [r7, #15]
 800fce4:	2b02      	cmp	r3, #2
 800fce6:	d104      	bne.n	800fcf2 <pbuf_free+0xaa>
          memp_free(MEMP_PBUF_POOL, p);
 800fce8:	6879      	ldr	r1, [r7, #4]
 800fcea:	2008      	movs	r0, #8
 800fcec:	f7ff f99a 	bl	800f024 <memp_free>
 800fcf0:	e015      	b.n	800fd1e <pbuf_free+0xd6>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800fcf2:	7bfb      	ldrb	r3, [r7, #15]
 800fcf4:	2b01      	cmp	r3, #1
 800fcf6:	d104      	bne.n	800fd02 <pbuf_free+0xba>
          memp_free(MEMP_PBUF, p);
 800fcf8:	6879      	ldr	r1, [r7, #4]
 800fcfa:	2007      	movs	r0, #7
 800fcfc:	f7ff f992 	bl	800f024 <memp_free>
 800fd00:	e00d      	b.n	800fd1e <pbuf_free+0xd6>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800fd02:	7bfb      	ldrb	r3, [r7, #15]
 800fd04:	2b00      	cmp	r3, #0
 800fd06:	d103      	bne.n	800fd10 <pbuf_free+0xc8>
          mem_free(p);
 800fd08:	6878      	ldr	r0, [r7, #4]
 800fd0a:	f7fe fe61 	bl	800e9d0 <mem_free>
 800fd0e:	e006      	b.n	800fd1e <pbuf_free+0xd6>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800fd10:	4b0b      	ldr	r3, [pc, #44]	; (800fd40 <pbuf_free+0xf8>)
 800fd12:	f240 320f 	movw	r2, #783	; 0x30f
 800fd16:	490f      	ldr	r1, [pc, #60]	; (800fd54 <pbuf_free+0x10c>)
 800fd18:	480b      	ldr	r0, [pc, #44]	; (800fd48 <pbuf_free+0x100>)
 800fd1a:	f00a f8f7 	bl	8019f0c <iprintf>
        }
      }
      count++;
 800fd1e:	7dfb      	ldrb	r3, [r7, #23]
 800fd20:	3301      	adds	r3, #1
 800fd22:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 800fd24:	693b      	ldr	r3, [r7, #16]
 800fd26:	607b      	str	r3, [r7, #4]
 800fd28:	e001      	b.n	800fd2e <pbuf_free+0xe6>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800fd2a:	2300      	movs	r3, #0
 800fd2c:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	2b00      	cmp	r3, #0
 800fd32:	d19f      	bne.n	800fc74 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800fd34:	7dfb      	ldrb	r3, [r7, #23]
}
 800fd36:	4618      	mov	r0, r3
 800fd38:	3718      	adds	r7, #24
 800fd3a:	46bd      	mov	sp, r7
 800fd3c:	bd80      	pop	{r7, pc}
 800fd3e:	bf00      	nop
 800fd40:	0801cc84 	.word	0x0801cc84
 800fd44:	0801cde8 	.word	0x0801cde8
 800fd48:	0801cce4 	.word	0x0801cce4
 800fd4c:	0801ce14 	.word	0x0801ce14
 800fd50:	0801ce2c 	.word	0x0801ce2c
 800fd54:	0801ce50 	.word	0x0801ce50

0800fd58 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800fd58:	b480      	push	{r7}
 800fd5a:	b085      	sub	sp, #20
 800fd5c:	af00      	add	r7, sp, #0
 800fd5e:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800fd60:	2300      	movs	r3, #0
 800fd62:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800fd64:	e005      	b.n	800fd72 <pbuf_clen+0x1a>
    ++len;
 800fd66:	89fb      	ldrh	r3, [r7, #14]
 800fd68:	3301      	adds	r3, #1
 800fd6a:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	681b      	ldr	r3, [r3, #0]
 800fd70:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	2b00      	cmp	r3, #0
 800fd76:	d1f6      	bne.n	800fd66 <pbuf_clen+0xe>
  }
  return len;
 800fd78:	89fb      	ldrh	r3, [r7, #14]
}
 800fd7a:	4618      	mov	r0, r3
 800fd7c:	3714      	adds	r7, #20
 800fd7e:	46bd      	mov	sp, r7
 800fd80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd84:	4770      	bx	lr
	...

0800fd88 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800fd88:	b580      	push	{r7, lr}
 800fd8a:	b082      	sub	sp, #8
 800fd8c:	af00      	add	r7, sp, #0
 800fd8e:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800fd90:	687b      	ldr	r3, [r7, #4]
 800fd92:	2b00      	cmp	r3, #0
 800fd94:	d010      	beq.n	800fdb8 <pbuf_ref+0x30>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	7b9b      	ldrb	r3, [r3, #14]
 800fd9a:	3301      	adds	r3, #1
 800fd9c:	b2da      	uxtb	r2, r3
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	739a      	strb	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800fda2:	687b      	ldr	r3, [r7, #4]
 800fda4:	7b9b      	ldrb	r3, [r3, #14]
 800fda6:	2b00      	cmp	r3, #0
 800fda8:	d106      	bne.n	800fdb8 <pbuf_ref+0x30>
 800fdaa:	4b05      	ldr	r3, [pc, #20]	; (800fdc0 <pbuf_ref+0x38>)
 800fdac:	f240 3242 	movw	r2, #834	; 0x342
 800fdb0:	4904      	ldr	r1, [pc, #16]	; (800fdc4 <pbuf_ref+0x3c>)
 800fdb2:	4805      	ldr	r0, [pc, #20]	; (800fdc8 <pbuf_ref+0x40>)
 800fdb4:	f00a f8aa 	bl	8019f0c <iprintf>
  }
}
 800fdb8:	bf00      	nop
 800fdba:	3708      	adds	r7, #8
 800fdbc:	46bd      	mov	sp, r7
 800fdbe:	bd80      	pop	{r7, pc}
 800fdc0:	0801cc84 	.word	0x0801cc84
 800fdc4:	0801ce64 	.word	0x0801ce64
 800fdc8:	0801cce4 	.word	0x0801cce4

0800fdcc <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800fdcc:	b580      	push	{r7, lr}
 800fdce:	b084      	sub	sp, #16
 800fdd0:	af00      	add	r7, sp, #0
 800fdd2:	6078      	str	r0, [r7, #4]
 800fdd4:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800fdd6:	687b      	ldr	r3, [r7, #4]
 800fdd8:	2b00      	cmp	r3, #0
 800fdda:	d002      	beq.n	800fde2 <pbuf_cat+0x16>
 800fddc:	683b      	ldr	r3, [r7, #0]
 800fdde:	2b00      	cmp	r3, #0
 800fde0:	d107      	bne.n	800fdf2 <pbuf_cat+0x26>
 800fde2:	4b20      	ldr	r3, [pc, #128]	; (800fe64 <pbuf_cat+0x98>)
 800fde4:	f240 3259 	movw	r2, #857	; 0x359
 800fde8:	491f      	ldr	r1, [pc, #124]	; (800fe68 <pbuf_cat+0x9c>)
 800fdea:	4820      	ldr	r0, [pc, #128]	; (800fe6c <pbuf_cat+0xa0>)
 800fdec:	f00a f88e 	bl	8019f0c <iprintf>
 800fdf0:	e034      	b.n	800fe5c <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800fdf2:	687b      	ldr	r3, [r7, #4]
 800fdf4:	60fb      	str	r3, [r7, #12]
 800fdf6:	e00a      	b.n	800fe0e <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800fdf8:	68fb      	ldr	r3, [r7, #12]
 800fdfa:	891a      	ldrh	r2, [r3, #8]
 800fdfc:	683b      	ldr	r3, [r7, #0]
 800fdfe:	891b      	ldrh	r3, [r3, #8]
 800fe00:	4413      	add	r3, r2
 800fe02:	b29a      	uxth	r2, r3
 800fe04:	68fb      	ldr	r3, [r7, #12]
 800fe06:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800fe08:	68fb      	ldr	r3, [r7, #12]
 800fe0a:	681b      	ldr	r3, [r3, #0]
 800fe0c:	60fb      	str	r3, [r7, #12]
 800fe0e:	68fb      	ldr	r3, [r7, #12]
 800fe10:	681b      	ldr	r3, [r3, #0]
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	d1f0      	bne.n	800fdf8 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800fe16:	68fb      	ldr	r3, [r7, #12]
 800fe18:	891a      	ldrh	r2, [r3, #8]
 800fe1a:	68fb      	ldr	r3, [r7, #12]
 800fe1c:	895b      	ldrh	r3, [r3, #10]
 800fe1e:	429a      	cmp	r2, r3
 800fe20:	d006      	beq.n	800fe30 <pbuf_cat+0x64>
 800fe22:	4b10      	ldr	r3, [pc, #64]	; (800fe64 <pbuf_cat+0x98>)
 800fe24:	f240 3262 	movw	r2, #866	; 0x362
 800fe28:	4911      	ldr	r1, [pc, #68]	; (800fe70 <pbuf_cat+0xa4>)
 800fe2a:	4810      	ldr	r0, [pc, #64]	; (800fe6c <pbuf_cat+0xa0>)
 800fe2c:	f00a f86e 	bl	8019f0c <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800fe30:	68fb      	ldr	r3, [r7, #12]
 800fe32:	681b      	ldr	r3, [r3, #0]
 800fe34:	2b00      	cmp	r3, #0
 800fe36:	d006      	beq.n	800fe46 <pbuf_cat+0x7a>
 800fe38:	4b0a      	ldr	r3, [pc, #40]	; (800fe64 <pbuf_cat+0x98>)
 800fe3a:	f240 3263 	movw	r2, #867	; 0x363
 800fe3e:	490d      	ldr	r1, [pc, #52]	; (800fe74 <pbuf_cat+0xa8>)
 800fe40:	480a      	ldr	r0, [pc, #40]	; (800fe6c <pbuf_cat+0xa0>)
 800fe42:	f00a f863 	bl	8019f0c <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800fe46:	68fb      	ldr	r3, [r7, #12]
 800fe48:	891a      	ldrh	r2, [r3, #8]
 800fe4a:	683b      	ldr	r3, [r7, #0]
 800fe4c:	891b      	ldrh	r3, [r3, #8]
 800fe4e:	4413      	add	r3, r2
 800fe50:	b29a      	uxth	r2, r3
 800fe52:	68fb      	ldr	r3, [r7, #12]
 800fe54:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800fe56:	68fb      	ldr	r3, [r7, #12]
 800fe58:	683a      	ldr	r2, [r7, #0]
 800fe5a:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800fe5c:	3710      	adds	r7, #16
 800fe5e:	46bd      	mov	sp, r7
 800fe60:	bd80      	pop	{r7, pc}
 800fe62:	bf00      	nop
 800fe64:	0801cc84 	.word	0x0801cc84
 800fe68:	0801ce78 	.word	0x0801ce78
 800fe6c:	0801cce4 	.word	0x0801cce4
 800fe70:	0801ceb0 	.word	0x0801ceb0
 800fe74:	0801cee0 	.word	0x0801cee0

0800fe78 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800fe78:	b580      	push	{r7, lr}
 800fe7a:	b086      	sub	sp, #24
 800fe7c:	af00      	add	r7, sp, #0
 800fe7e:	6078      	str	r0, [r7, #4]
 800fe80:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800fe82:	2300      	movs	r3, #0
 800fe84:	617b      	str	r3, [r7, #20]
 800fe86:	2300      	movs	r3, #0
 800fe88:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	2b00      	cmp	r3, #0
 800fe8e:	d008      	beq.n	800fea2 <pbuf_copy+0x2a>
 800fe90:	683b      	ldr	r3, [r7, #0]
 800fe92:	2b00      	cmp	r3, #0
 800fe94:	d005      	beq.n	800fea2 <pbuf_copy+0x2a>
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	891a      	ldrh	r2, [r3, #8]
 800fe9a:	683b      	ldr	r3, [r7, #0]
 800fe9c:	891b      	ldrh	r3, [r3, #8]
 800fe9e:	429a      	cmp	r2, r3
 800fea0:	d209      	bcs.n	800feb6 <pbuf_copy+0x3e>
 800fea2:	4b57      	ldr	r3, [pc, #348]	; (8010000 <pbuf_copy+0x188>)
 800fea4:	f240 32c9 	movw	r2, #969	; 0x3c9
 800fea8:	4956      	ldr	r1, [pc, #344]	; (8010004 <pbuf_copy+0x18c>)
 800feaa:	4857      	ldr	r0, [pc, #348]	; (8010008 <pbuf_copy+0x190>)
 800feac:	f00a f82e 	bl	8019f0c <iprintf>
 800feb0:	f06f 030f 	mvn.w	r3, #15
 800feb4:	e09f      	b.n	800fff6 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	895b      	ldrh	r3, [r3, #10]
 800feba:	461a      	mov	r2, r3
 800febc:	697b      	ldr	r3, [r7, #20]
 800febe:	1ad2      	subs	r2, r2, r3
 800fec0:	683b      	ldr	r3, [r7, #0]
 800fec2:	895b      	ldrh	r3, [r3, #10]
 800fec4:	4619      	mov	r1, r3
 800fec6:	693b      	ldr	r3, [r7, #16]
 800fec8:	1acb      	subs	r3, r1, r3
 800feca:	429a      	cmp	r2, r3
 800fecc:	d306      	bcc.n	800fedc <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800fece:	683b      	ldr	r3, [r7, #0]
 800fed0:	895b      	ldrh	r3, [r3, #10]
 800fed2:	461a      	mov	r2, r3
 800fed4:	693b      	ldr	r3, [r7, #16]
 800fed6:	1ad3      	subs	r3, r2, r3
 800fed8:	60fb      	str	r3, [r7, #12]
 800feda:	e005      	b.n	800fee8 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	895b      	ldrh	r3, [r3, #10]
 800fee0:	461a      	mov	r2, r3
 800fee2:	697b      	ldr	r3, [r7, #20]
 800fee4:	1ad3      	subs	r3, r2, r3
 800fee6:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	685a      	ldr	r2, [r3, #4]
 800feec:	697b      	ldr	r3, [r7, #20]
 800feee:	18d0      	adds	r0, r2, r3
 800fef0:	683b      	ldr	r3, [r7, #0]
 800fef2:	685a      	ldr	r2, [r3, #4]
 800fef4:	693b      	ldr	r3, [r7, #16]
 800fef6:	4413      	add	r3, r2
 800fef8:	68fa      	ldr	r2, [r7, #12]
 800fefa:	4619      	mov	r1, r3
 800fefc:	f009 fadc 	bl	80194b8 <memcpy>
    offset_to += len;
 800ff00:	697a      	ldr	r2, [r7, #20]
 800ff02:	68fb      	ldr	r3, [r7, #12]
 800ff04:	4413      	add	r3, r2
 800ff06:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800ff08:	693a      	ldr	r2, [r7, #16]
 800ff0a:	68fb      	ldr	r3, [r7, #12]
 800ff0c:	4413      	add	r3, r2
 800ff0e:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	895b      	ldrh	r3, [r3, #10]
 800ff14:	461a      	mov	r2, r3
 800ff16:	697b      	ldr	r3, [r7, #20]
 800ff18:	4293      	cmp	r3, r2
 800ff1a:	d906      	bls.n	800ff2a <pbuf_copy+0xb2>
 800ff1c:	4b38      	ldr	r3, [pc, #224]	; (8010000 <pbuf_copy+0x188>)
 800ff1e:	f240 32d9 	movw	r2, #985	; 0x3d9
 800ff22:	493a      	ldr	r1, [pc, #232]	; (801000c <pbuf_copy+0x194>)
 800ff24:	4838      	ldr	r0, [pc, #224]	; (8010008 <pbuf_copy+0x190>)
 800ff26:	f009 fff1 	bl	8019f0c <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800ff2a:	683b      	ldr	r3, [r7, #0]
 800ff2c:	895b      	ldrh	r3, [r3, #10]
 800ff2e:	461a      	mov	r2, r3
 800ff30:	693b      	ldr	r3, [r7, #16]
 800ff32:	4293      	cmp	r3, r2
 800ff34:	d906      	bls.n	800ff44 <pbuf_copy+0xcc>
 800ff36:	4b32      	ldr	r3, [pc, #200]	; (8010000 <pbuf_copy+0x188>)
 800ff38:	f240 32da 	movw	r2, #986	; 0x3da
 800ff3c:	4934      	ldr	r1, [pc, #208]	; (8010010 <pbuf_copy+0x198>)
 800ff3e:	4832      	ldr	r0, [pc, #200]	; (8010008 <pbuf_copy+0x190>)
 800ff40:	f009 ffe4 	bl	8019f0c <iprintf>
    if (offset_from >= p_from->len) {
 800ff44:	683b      	ldr	r3, [r7, #0]
 800ff46:	895b      	ldrh	r3, [r3, #10]
 800ff48:	461a      	mov	r2, r3
 800ff4a:	693b      	ldr	r3, [r7, #16]
 800ff4c:	4293      	cmp	r3, r2
 800ff4e:	d304      	bcc.n	800ff5a <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 800ff50:	2300      	movs	r3, #0
 800ff52:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800ff54:	683b      	ldr	r3, [r7, #0]
 800ff56:	681b      	ldr	r3, [r3, #0]
 800ff58:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	895b      	ldrh	r3, [r3, #10]
 800ff5e:	461a      	mov	r2, r3
 800ff60:	697b      	ldr	r3, [r7, #20]
 800ff62:	4293      	cmp	r3, r2
 800ff64:	d114      	bne.n	800ff90 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800ff66:	2300      	movs	r3, #0
 800ff68:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 800ff6a:	687b      	ldr	r3, [r7, #4]
 800ff6c:	681b      	ldr	r3, [r3, #0]
 800ff6e:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	2b00      	cmp	r3, #0
 800ff74:	d10c      	bne.n	800ff90 <pbuf_copy+0x118>
 800ff76:	683b      	ldr	r3, [r7, #0]
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	d009      	beq.n	800ff90 <pbuf_copy+0x118>
 800ff7c:	4b20      	ldr	r3, [pc, #128]	; (8010000 <pbuf_copy+0x188>)
 800ff7e:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 800ff82:	4924      	ldr	r1, [pc, #144]	; (8010014 <pbuf_copy+0x19c>)
 800ff84:	4820      	ldr	r0, [pc, #128]	; (8010008 <pbuf_copy+0x190>)
 800ff86:	f009 ffc1 	bl	8019f0c <iprintf>
 800ff8a:	f06f 030f 	mvn.w	r3, #15
 800ff8e:	e032      	b.n	800fff6 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800ff90:	683b      	ldr	r3, [r7, #0]
 800ff92:	2b00      	cmp	r3, #0
 800ff94:	d013      	beq.n	800ffbe <pbuf_copy+0x146>
 800ff96:	683b      	ldr	r3, [r7, #0]
 800ff98:	895a      	ldrh	r2, [r3, #10]
 800ff9a:	683b      	ldr	r3, [r7, #0]
 800ff9c:	891b      	ldrh	r3, [r3, #8]
 800ff9e:	429a      	cmp	r2, r3
 800ffa0:	d10d      	bne.n	800ffbe <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800ffa2:	683b      	ldr	r3, [r7, #0]
 800ffa4:	681b      	ldr	r3, [r3, #0]
 800ffa6:	2b00      	cmp	r3, #0
 800ffa8:	d009      	beq.n	800ffbe <pbuf_copy+0x146>
 800ffaa:	4b15      	ldr	r3, [pc, #84]	; (8010000 <pbuf_copy+0x188>)
 800ffac:	f240 32e9 	movw	r2, #1001	; 0x3e9
 800ffb0:	4919      	ldr	r1, [pc, #100]	; (8010018 <pbuf_copy+0x1a0>)
 800ffb2:	4815      	ldr	r0, [pc, #84]	; (8010008 <pbuf_copy+0x190>)
 800ffb4:	f009 ffaa 	bl	8019f0c <iprintf>
 800ffb8:	f06f 0305 	mvn.w	r3, #5
 800ffbc:	e01b      	b.n	800fff6 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	2b00      	cmp	r3, #0
 800ffc2:	d013      	beq.n	800ffec <pbuf_copy+0x174>
 800ffc4:	687b      	ldr	r3, [r7, #4]
 800ffc6:	895a      	ldrh	r2, [r3, #10]
 800ffc8:	687b      	ldr	r3, [r7, #4]
 800ffca:	891b      	ldrh	r3, [r3, #8]
 800ffcc:	429a      	cmp	r2, r3
 800ffce:	d10d      	bne.n	800ffec <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	681b      	ldr	r3, [r3, #0]
 800ffd4:	2b00      	cmp	r3, #0
 800ffd6:	d009      	beq.n	800ffec <pbuf_copy+0x174>
 800ffd8:	4b09      	ldr	r3, [pc, #36]	; (8010000 <pbuf_copy+0x188>)
 800ffda:	f240 32ee 	movw	r2, #1006	; 0x3ee
 800ffde:	490e      	ldr	r1, [pc, #56]	; (8010018 <pbuf_copy+0x1a0>)
 800ffe0:	4809      	ldr	r0, [pc, #36]	; (8010008 <pbuf_copy+0x190>)
 800ffe2:	f009 ff93 	bl	8019f0c <iprintf>
 800ffe6:	f06f 0305 	mvn.w	r3, #5
 800ffea:	e004      	b.n	800fff6 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800ffec:	683b      	ldr	r3, [r7, #0]
 800ffee:	2b00      	cmp	r3, #0
 800fff0:	f47f af61 	bne.w	800feb6 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800fff4:	2300      	movs	r3, #0
}
 800fff6:	4618      	mov	r0, r3
 800fff8:	3718      	adds	r7, #24
 800fffa:	46bd      	mov	sp, r7
 800fffc:	bd80      	pop	{r7, pc}
 800fffe:	bf00      	nop
 8010000:	0801cc84 	.word	0x0801cc84
 8010004:	0801cf2c 	.word	0x0801cf2c
 8010008:	0801cce4 	.word	0x0801cce4
 801000c:	0801cf5c 	.word	0x0801cf5c
 8010010:	0801cf74 	.word	0x0801cf74
 8010014:	0801cf90 	.word	0x0801cf90
 8010018:	0801cfa0 	.word	0x0801cfa0

0801001c <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 801001c:	b580      	push	{r7, lr}
 801001e:	b088      	sub	sp, #32
 8010020:	af00      	add	r7, sp, #0
 8010022:	60f8      	str	r0, [r7, #12]
 8010024:	60b9      	str	r1, [r7, #8]
 8010026:	4611      	mov	r1, r2
 8010028:	461a      	mov	r2, r3
 801002a:	460b      	mov	r3, r1
 801002c:	80fb      	strh	r3, [r7, #6]
 801002e:	4613      	mov	r3, r2
 8010030:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 8010032:	2300      	movs	r3, #0
 8010034:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8010036:	2300      	movs	r3, #0
 8010038:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 801003a:	68fb      	ldr	r3, [r7, #12]
 801003c:	2b00      	cmp	r3, #0
 801003e:	d108      	bne.n	8010052 <pbuf_copy_partial+0x36>
 8010040:	4b2b      	ldr	r3, [pc, #172]	; (80100f0 <pbuf_copy_partial+0xd4>)
 8010042:	f240 420a 	movw	r2, #1034	; 0x40a
 8010046:	492b      	ldr	r1, [pc, #172]	; (80100f4 <pbuf_copy_partial+0xd8>)
 8010048:	482b      	ldr	r0, [pc, #172]	; (80100f8 <pbuf_copy_partial+0xdc>)
 801004a:	f009 ff5f 	bl	8019f0c <iprintf>
 801004e:	2300      	movs	r3, #0
 8010050:	e04a      	b.n	80100e8 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8010052:	68bb      	ldr	r3, [r7, #8]
 8010054:	2b00      	cmp	r3, #0
 8010056:	d108      	bne.n	801006a <pbuf_copy_partial+0x4e>
 8010058:	4b25      	ldr	r3, [pc, #148]	; (80100f0 <pbuf_copy_partial+0xd4>)
 801005a:	f240 420b 	movw	r2, #1035	; 0x40b
 801005e:	4927      	ldr	r1, [pc, #156]	; (80100fc <pbuf_copy_partial+0xe0>)
 8010060:	4825      	ldr	r0, [pc, #148]	; (80100f8 <pbuf_copy_partial+0xdc>)
 8010062:	f009 ff53 	bl	8019f0c <iprintf>
 8010066:	2300      	movs	r3, #0
 8010068:	e03e      	b.n	80100e8 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 801006a:	68fb      	ldr	r3, [r7, #12]
 801006c:	61fb      	str	r3, [r7, #28]
 801006e:	e034      	b.n	80100da <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8010070:	88bb      	ldrh	r3, [r7, #4]
 8010072:	2b00      	cmp	r3, #0
 8010074:	d00a      	beq.n	801008c <pbuf_copy_partial+0x70>
 8010076:	69fb      	ldr	r3, [r7, #28]
 8010078:	895b      	ldrh	r3, [r3, #10]
 801007a:	88ba      	ldrh	r2, [r7, #4]
 801007c:	429a      	cmp	r2, r3
 801007e:	d305      	bcc.n	801008c <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8010080:	69fb      	ldr	r3, [r7, #28]
 8010082:	895b      	ldrh	r3, [r3, #10]
 8010084:	88ba      	ldrh	r2, [r7, #4]
 8010086:	1ad3      	subs	r3, r2, r3
 8010088:	80bb      	strh	r3, [r7, #4]
 801008a:	e023      	b.n	80100d4 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 801008c:	69fb      	ldr	r3, [r7, #28]
 801008e:	895a      	ldrh	r2, [r3, #10]
 8010090:	88bb      	ldrh	r3, [r7, #4]
 8010092:	1ad3      	subs	r3, r2, r3
 8010094:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8010096:	8b3a      	ldrh	r2, [r7, #24]
 8010098:	88fb      	ldrh	r3, [r7, #6]
 801009a:	429a      	cmp	r2, r3
 801009c:	d901      	bls.n	80100a2 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 801009e:	88fb      	ldrh	r3, [r7, #6]
 80100a0:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 80100a2:	8b7b      	ldrh	r3, [r7, #26]
 80100a4:	68ba      	ldr	r2, [r7, #8]
 80100a6:	18d0      	adds	r0, r2, r3
 80100a8:	69fb      	ldr	r3, [r7, #28]
 80100aa:	685a      	ldr	r2, [r3, #4]
 80100ac:	88bb      	ldrh	r3, [r7, #4]
 80100ae:	4413      	add	r3, r2
 80100b0:	8b3a      	ldrh	r2, [r7, #24]
 80100b2:	4619      	mov	r1, r3
 80100b4:	f009 fa00 	bl	80194b8 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 80100b8:	8afa      	ldrh	r2, [r7, #22]
 80100ba:	8b3b      	ldrh	r3, [r7, #24]
 80100bc:	4413      	add	r3, r2
 80100be:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 80100c0:	8b7a      	ldrh	r2, [r7, #26]
 80100c2:	8b3b      	ldrh	r3, [r7, #24]
 80100c4:	4413      	add	r3, r2
 80100c6:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 80100c8:	88fa      	ldrh	r2, [r7, #6]
 80100ca:	8b3b      	ldrh	r3, [r7, #24]
 80100cc:	1ad3      	subs	r3, r2, r3
 80100ce:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 80100d0:	2300      	movs	r3, #0
 80100d2:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 80100d4:	69fb      	ldr	r3, [r7, #28]
 80100d6:	681b      	ldr	r3, [r3, #0]
 80100d8:	61fb      	str	r3, [r7, #28]
 80100da:	88fb      	ldrh	r3, [r7, #6]
 80100dc:	2b00      	cmp	r3, #0
 80100de:	d002      	beq.n	80100e6 <pbuf_copy_partial+0xca>
 80100e0:	69fb      	ldr	r3, [r7, #28]
 80100e2:	2b00      	cmp	r3, #0
 80100e4:	d1c4      	bne.n	8010070 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 80100e6:	8afb      	ldrh	r3, [r7, #22]
}
 80100e8:	4618      	mov	r0, r3
 80100ea:	3720      	adds	r7, #32
 80100ec:	46bd      	mov	sp, r7
 80100ee:	bd80      	pop	{r7, pc}
 80100f0:	0801cc84 	.word	0x0801cc84
 80100f4:	0801cfcc 	.word	0x0801cfcc
 80100f8:	0801cce4 	.word	0x0801cce4
 80100fc:	0801cfec 	.word	0x0801cfec

08010100 <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 8010100:	b580      	push	{r7, lr}
 8010102:	b088      	sub	sp, #32
 8010104:	af00      	add	r7, sp, #0
 8010106:	60f8      	str	r0, [r7, #12]
 8010108:	60b9      	str	r1, [r7, #8]
 801010a:	4613      	mov	r3, r2
 801010c:	80fb      	strh	r3, [r7, #6]
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
 801010e:	88fb      	ldrh	r3, [r7, #6]
 8010110:	617b      	str	r3, [r7, #20]
  size_t copied_total = 0;
 8010112:	2300      	movs	r3, #0
 8010114:	613b      	str	r3, [r7, #16]

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 8010116:	68fb      	ldr	r3, [r7, #12]
 8010118:	2b00      	cmp	r3, #0
 801011a:	d109      	bne.n	8010130 <pbuf_take+0x30>
 801011c:	4b3a      	ldr	r3, [pc, #232]	; (8010208 <pbuf_take+0x108>)
 801011e:	f240 42b3 	movw	r2, #1203	; 0x4b3
 8010122:	493a      	ldr	r1, [pc, #232]	; (801020c <pbuf_take+0x10c>)
 8010124:	483a      	ldr	r0, [pc, #232]	; (8010210 <pbuf_take+0x110>)
 8010126:	f009 fef1 	bl	8019f0c <iprintf>
 801012a:	f06f 030f 	mvn.w	r3, #15
 801012e:	e067      	b.n	8010200 <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 8010130:	68bb      	ldr	r3, [r7, #8]
 8010132:	2b00      	cmp	r3, #0
 8010134:	d109      	bne.n	801014a <pbuf_take+0x4a>
 8010136:	4b34      	ldr	r3, [pc, #208]	; (8010208 <pbuf_take+0x108>)
 8010138:	f240 42b4 	movw	r2, #1204	; 0x4b4
 801013c:	4935      	ldr	r1, [pc, #212]	; (8010214 <pbuf_take+0x114>)
 801013e:	4834      	ldr	r0, [pc, #208]	; (8010210 <pbuf_take+0x110>)
 8010140:	f009 fee4 	bl	8019f0c <iprintf>
 8010144:	f06f 030f 	mvn.w	r3, #15
 8010148:	e05a      	b.n	8010200 <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 801014a:	68fb      	ldr	r3, [r7, #12]
 801014c:	891b      	ldrh	r3, [r3, #8]
 801014e:	88fa      	ldrh	r2, [r7, #6]
 8010150:	429a      	cmp	r2, r3
 8010152:	d909      	bls.n	8010168 <pbuf_take+0x68>
 8010154:	4b2c      	ldr	r3, [pc, #176]	; (8010208 <pbuf_take+0x108>)
 8010156:	f240 42b5 	movw	r2, #1205	; 0x4b5
 801015a:	492f      	ldr	r1, [pc, #188]	; (8010218 <pbuf_take+0x118>)
 801015c:	482c      	ldr	r0, [pc, #176]	; (8010210 <pbuf_take+0x110>)
 801015e:	f009 fed5 	bl	8019f0c <iprintf>
 8010162:	f04f 33ff 	mov.w	r3, #4294967295
 8010166:	e04b      	b.n	8010200 <pbuf_take+0x100>

  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
 8010168:	68fb      	ldr	r3, [r7, #12]
 801016a:	2b00      	cmp	r3, #0
 801016c:	d007      	beq.n	801017e <pbuf_take+0x7e>
 801016e:	68bb      	ldr	r3, [r7, #8]
 8010170:	2b00      	cmp	r3, #0
 8010172:	d004      	beq.n	801017e <pbuf_take+0x7e>
 8010174:	68fb      	ldr	r3, [r7, #12]
 8010176:	891b      	ldrh	r3, [r3, #8]
 8010178:	88fa      	ldrh	r2, [r7, #6]
 801017a:	429a      	cmp	r2, r3
 801017c:	d902      	bls.n	8010184 <pbuf_take+0x84>
    return ERR_ARG;
 801017e:	f06f 030f 	mvn.w	r3, #15
 8010182:	e03d      	b.n	8010200 <pbuf_take+0x100>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 8010184:	68fb      	ldr	r3, [r7, #12]
 8010186:	61fb      	str	r3, [r7, #28]
 8010188:	e028      	b.n	80101dc <pbuf_take+0xdc>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 801018a:	69fb      	ldr	r3, [r7, #28]
 801018c:	2b00      	cmp	r3, #0
 801018e:	d106      	bne.n	801019e <pbuf_take+0x9e>
 8010190:	4b1d      	ldr	r3, [pc, #116]	; (8010208 <pbuf_take+0x108>)
 8010192:	f240 42bd 	movw	r2, #1213	; 0x4bd
 8010196:	4921      	ldr	r1, [pc, #132]	; (801021c <pbuf_take+0x11c>)
 8010198:	481d      	ldr	r0, [pc, #116]	; (8010210 <pbuf_take+0x110>)
 801019a:	f009 feb7 	bl	8019f0c <iprintf>
    buf_copy_len = total_copy_len;
 801019e:	697b      	ldr	r3, [r7, #20]
 80101a0:	61bb      	str	r3, [r7, #24]
    if (buf_copy_len > p->len) {
 80101a2:	69fb      	ldr	r3, [r7, #28]
 80101a4:	895b      	ldrh	r3, [r3, #10]
 80101a6:	461a      	mov	r2, r3
 80101a8:	69bb      	ldr	r3, [r7, #24]
 80101aa:	4293      	cmp	r3, r2
 80101ac:	d902      	bls.n	80101b4 <pbuf_take+0xb4>
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
 80101ae:	69fb      	ldr	r3, [r7, #28]
 80101b0:	895b      	ldrh	r3, [r3, #10]
 80101b2:	61bb      	str	r3, [r7, #24]
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 80101b4:	69fb      	ldr	r3, [r7, #28]
 80101b6:	6858      	ldr	r0, [r3, #4]
 80101b8:	68ba      	ldr	r2, [r7, #8]
 80101ba:	693b      	ldr	r3, [r7, #16]
 80101bc:	4413      	add	r3, r2
 80101be:	69ba      	ldr	r2, [r7, #24]
 80101c0:	4619      	mov	r1, r3
 80101c2:	f009 f979 	bl	80194b8 <memcpy>
    total_copy_len -= buf_copy_len;
 80101c6:	697a      	ldr	r2, [r7, #20]
 80101c8:	69bb      	ldr	r3, [r7, #24]
 80101ca:	1ad3      	subs	r3, r2, r3
 80101cc:	617b      	str	r3, [r7, #20]
    copied_total += buf_copy_len;
 80101ce:	693a      	ldr	r2, [r7, #16]
 80101d0:	69bb      	ldr	r3, [r7, #24]
 80101d2:	4413      	add	r3, r2
 80101d4:	613b      	str	r3, [r7, #16]
  for (p = buf; total_copy_len != 0; p = p->next) {
 80101d6:	69fb      	ldr	r3, [r7, #28]
 80101d8:	681b      	ldr	r3, [r3, #0]
 80101da:	61fb      	str	r3, [r7, #28]
 80101dc:	697b      	ldr	r3, [r7, #20]
 80101de:	2b00      	cmp	r3, #0
 80101e0:	d1d3      	bne.n	801018a <pbuf_take+0x8a>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 80101e2:	697b      	ldr	r3, [r7, #20]
 80101e4:	2b00      	cmp	r3, #0
 80101e6:	d103      	bne.n	80101f0 <pbuf_take+0xf0>
 80101e8:	88fb      	ldrh	r3, [r7, #6]
 80101ea:	693a      	ldr	r2, [r7, #16]
 80101ec:	429a      	cmp	r2, r3
 80101ee:	d006      	beq.n	80101fe <pbuf_take+0xfe>
 80101f0:	4b05      	ldr	r3, [pc, #20]	; (8010208 <pbuf_take+0x108>)
 80101f2:	f44f 6299 	mov.w	r2, #1224	; 0x4c8
 80101f6:	490a      	ldr	r1, [pc, #40]	; (8010220 <pbuf_take+0x120>)
 80101f8:	4805      	ldr	r0, [pc, #20]	; (8010210 <pbuf_take+0x110>)
 80101fa:	f009 fe87 	bl	8019f0c <iprintf>
  return ERR_OK;
 80101fe:	2300      	movs	r3, #0
}
 8010200:	4618      	mov	r0, r3
 8010202:	3720      	adds	r7, #32
 8010204:	46bd      	mov	sp, r7
 8010206:	bd80      	pop	{r7, pc}
 8010208:	0801cc84 	.word	0x0801cc84
 801020c:	0801d05c 	.word	0x0801d05c
 8010210:	0801cce4 	.word	0x0801cce4
 8010214:	0801d074 	.word	0x0801d074
 8010218:	0801d090 	.word	0x0801d090
 801021c:	0801d0b0 	.word	0x0801d0b0
 8010220:	0801d0c8 	.word	0x0801d0c8

08010224 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8010224:	b580      	push	{r7, lr}
 8010226:	b084      	sub	sp, #16
 8010228:	af00      	add	r7, sp, #0
 801022a:	4603      	mov	r3, r0
 801022c:	603a      	str	r2, [r7, #0]
 801022e:	71fb      	strb	r3, [r7, #7]
 8010230:	460b      	mov	r3, r1
 8010232:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8010234:	683b      	ldr	r3, [r7, #0]
 8010236:	8919      	ldrh	r1, [r3, #8]
 8010238:	88ba      	ldrh	r2, [r7, #4]
 801023a:	79fb      	ldrb	r3, [r7, #7]
 801023c:	4618      	mov	r0, r3
 801023e:	f7ff fa1f 	bl	800f680 <pbuf_alloc>
 8010242:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8010244:	68fb      	ldr	r3, [r7, #12]
 8010246:	2b00      	cmp	r3, #0
 8010248:	d101      	bne.n	801024e <pbuf_clone+0x2a>
    return NULL;
 801024a:	2300      	movs	r3, #0
 801024c:	e011      	b.n	8010272 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 801024e:	6839      	ldr	r1, [r7, #0]
 8010250:	68f8      	ldr	r0, [r7, #12]
 8010252:	f7ff fe11 	bl	800fe78 <pbuf_copy>
 8010256:	4603      	mov	r3, r0
 8010258:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 801025a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 801025e:	2b00      	cmp	r3, #0
 8010260:	d006      	beq.n	8010270 <pbuf_clone+0x4c>
 8010262:	4b06      	ldr	r3, [pc, #24]	; (801027c <pbuf_clone+0x58>)
 8010264:	f240 5224 	movw	r2, #1316	; 0x524
 8010268:	4905      	ldr	r1, [pc, #20]	; (8010280 <pbuf_clone+0x5c>)
 801026a:	4806      	ldr	r0, [pc, #24]	; (8010284 <pbuf_clone+0x60>)
 801026c:	f009 fe4e 	bl	8019f0c <iprintf>
  return q;
 8010270:	68fb      	ldr	r3, [r7, #12]
}
 8010272:	4618      	mov	r0, r3
 8010274:	3710      	adds	r7, #16
 8010276:	46bd      	mov	sp, r7
 8010278:	bd80      	pop	{r7, pc}
 801027a:	bf00      	nop
 801027c:	0801cc84 	.word	0x0801cc84
 8010280:	0801d0f8 	.word	0x0801d0f8
 8010284:	0801cce4 	.word	0x0801cce4

08010288 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8010288:	b580      	push	{r7, lr}
 801028a:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801028c:	f009 fe6c 	bl	8019f68 <rand>
 8010290:	4603      	mov	r3, r0
 8010292:	b29b      	uxth	r3, r3
 8010294:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8010298:	b29b      	uxth	r3, r3
 801029a:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 801029e:	b29a      	uxth	r2, r3
 80102a0:	4b01      	ldr	r3, [pc, #4]	; (80102a8 <tcp_init+0x20>)
 80102a2:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 80102a4:	bf00      	nop
 80102a6:	bd80      	pop	{r7, pc}
 80102a8:	20000030 	.word	0x20000030

080102ac <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 80102ac:	b580      	push	{r7, lr}
 80102ae:	b082      	sub	sp, #8
 80102b0:	af00      	add	r7, sp, #0
 80102b2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 80102b4:	687b      	ldr	r3, [r7, #4]
 80102b6:	7d1b      	ldrb	r3, [r3, #20]
 80102b8:	2b01      	cmp	r3, #1
 80102ba:	d105      	bne.n	80102c8 <tcp_free+0x1c>
 80102bc:	4b06      	ldr	r3, [pc, #24]	; (80102d8 <tcp_free+0x2c>)
 80102be:	22d4      	movs	r2, #212	; 0xd4
 80102c0:	4906      	ldr	r1, [pc, #24]	; (80102dc <tcp_free+0x30>)
 80102c2:	4807      	ldr	r0, [pc, #28]	; (80102e0 <tcp_free+0x34>)
 80102c4:	f009 fe22 	bl	8019f0c <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 80102c8:	6879      	ldr	r1, [r7, #4]
 80102ca:	2001      	movs	r0, #1
 80102cc:	f7fe feaa 	bl	800f024 <memp_free>
}
 80102d0:	bf00      	nop
 80102d2:	3708      	adds	r7, #8
 80102d4:	46bd      	mov	sp, r7
 80102d6:	bd80      	pop	{r7, pc}
 80102d8:	0801d184 	.word	0x0801d184
 80102dc:	0801d1b4 	.word	0x0801d1b4
 80102e0:	0801d1c8 	.word	0x0801d1c8

080102e4 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 80102e4:	b580      	push	{r7, lr}
 80102e6:	b082      	sub	sp, #8
 80102e8:	af00      	add	r7, sp, #0
 80102ea:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 80102ec:	687b      	ldr	r3, [r7, #4]
 80102ee:	7d1b      	ldrb	r3, [r3, #20]
 80102f0:	2b01      	cmp	r3, #1
 80102f2:	d105      	bne.n	8010300 <tcp_free_listen+0x1c>
 80102f4:	4b06      	ldr	r3, [pc, #24]	; (8010310 <tcp_free_listen+0x2c>)
 80102f6:	22df      	movs	r2, #223	; 0xdf
 80102f8:	4906      	ldr	r1, [pc, #24]	; (8010314 <tcp_free_listen+0x30>)
 80102fa:	4807      	ldr	r0, [pc, #28]	; (8010318 <tcp_free_listen+0x34>)
 80102fc:	f009 fe06 	bl	8019f0c <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8010300:	6879      	ldr	r1, [r7, #4]
 8010302:	2002      	movs	r0, #2
 8010304:	f7fe fe8e 	bl	800f024 <memp_free>
}
 8010308:	bf00      	nop
 801030a:	3708      	adds	r7, #8
 801030c:	46bd      	mov	sp, r7
 801030e:	bd80      	pop	{r7, pc}
 8010310:	0801d184 	.word	0x0801d184
 8010314:	0801d1f0 	.word	0x0801d1f0
 8010318:	0801d1c8 	.word	0x0801d1c8

0801031c <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 801031c:	b580      	push	{r7, lr}
 801031e:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8010320:	f001 f802 	bl	8011328 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8010324:	4b07      	ldr	r3, [pc, #28]	; (8010344 <tcp_tmr+0x28>)
 8010326:	781b      	ldrb	r3, [r3, #0]
 8010328:	3301      	adds	r3, #1
 801032a:	b2da      	uxtb	r2, r3
 801032c:	4b05      	ldr	r3, [pc, #20]	; (8010344 <tcp_tmr+0x28>)
 801032e:	701a      	strb	r2, [r3, #0]
 8010330:	4b04      	ldr	r3, [pc, #16]	; (8010344 <tcp_tmr+0x28>)
 8010332:	781b      	ldrb	r3, [r3, #0]
 8010334:	f003 0301 	and.w	r3, r3, #1
 8010338:	2b00      	cmp	r3, #0
 801033a:	d001      	beq.n	8010340 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 801033c:	f000 fcb4 	bl	8010ca8 <tcp_slowtmr>
  }
}
 8010340:	bf00      	nop
 8010342:	bd80      	pop	{r7, pc}
 8010344:	20000291 	.word	0x20000291

08010348 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8010348:	b580      	push	{r7, lr}
 801034a:	b084      	sub	sp, #16
 801034c:	af00      	add	r7, sp, #0
 801034e:	6078      	str	r0, [r7, #4]
 8010350:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8010352:	683b      	ldr	r3, [r7, #0]
 8010354:	2b00      	cmp	r3, #0
 8010356:	d105      	bne.n	8010364 <tcp_remove_listener+0x1c>
 8010358:	4b0d      	ldr	r3, [pc, #52]	; (8010390 <tcp_remove_listener+0x48>)
 801035a:	22ff      	movs	r2, #255	; 0xff
 801035c:	490d      	ldr	r1, [pc, #52]	; (8010394 <tcp_remove_listener+0x4c>)
 801035e:	480e      	ldr	r0, [pc, #56]	; (8010398 <tcp_remove_listener+0x50>)
 8010360:	f009 fdd4 	bl	8019f0c <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	60fb      	str	r3, [r7, #12]
 8010368:	e00a      	b.n	8010380 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 801036a:	68fb      	ldr	r3, [r7, #12]
 801036c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801036e:	683a      	ldr	r2, [r7, #0]
 8010370:	429a      	cmp	r2, r3
 8010372:	d102      	bne.n	801037a <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8010374:	68fb      	ldr	r3, [r7, #12]
 8010376:	2200      	movs	r2, #0
 8010378:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 801037a:	68fb      	ldr	r3, [r7, #12]
 801037c:	68db      	ldr	r3, [r3, #12]
 801037e:	60fb      	str	r3, [r7, #12]
 8010380:	68fb      	ldr	r3, [r7, #12]
 8010382:	2b00      	cmp	r3, #0
 8010384:	d1f1      	bne.n	801036a <tcp_remove_listener+0x22>
    }
  }
}
 8010386:	bf00      	nop
 8010388:	bf00      	nop
 801038a:	3710      	adds	r7, #16
 801038c:	46bd      	mov	sp, r7
 801038e:	bd80      	pop	{r7, pc}
 8010390:	0801d184 	.word	0x0801d184
 8010394:	0801d20c 	.word	0x0801d20c
 8010398:	0801d1c8 	.word	0x0801d1c8

0801039c <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 801039c:	b580      	push	{r7, lr}
 801039e:	b084      	sub	sp, #16
 80103a0:	af00      	add	r7, sp, #0
 80103a2:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 80103a4:	687b      	ldr	r3, [r7, #4]
 80103a6:	2b00      	cmp	r3, #0
 80103a8:	d106      	bne.n	80103b8 <tcp_listen_closed+0x1c>
 80103aa:	4b14      	ldr	r3, [pc, #80]	; (80103fc <tcp_listen_closed+0x60>)
 80103ac:	f240 1211 	movw	r2, #273	; 0x111
 80103b0:	4913      	ldr	r1, [pc, #76]	; (8010400 <tcp_listen_closed+0x64>)
 80103b2:	4814      	ldr	r0, [pc, #80]	; (8010404 <tcp_listen_closed+0x68>)
 80103b4:	f009 fdaa 	bl	8019f0c <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 80103b8:	687b      	ldr	r3, [r7, #4]
 80103ba:	7d1b      	ldrb	r3, [r3, #20]
 80103bc:	2b01      	cmp	r3, #1
 80103be:	d006      	beq.n	80103ce <tcp_listen_closed+0x32>
 80103c0:	4b0e      	ldr	r3, [pc, #56]	; (80103fc <tcp_listen_closed+0x60>)
 80103c2:	f44f 7289 	mov.w	r2, #274	; 0x112
 80103c6:	4910      	ldr	r1, [pc, #64]	; (8010408 <tcp_listen_closed+0x6c>)
 80103c8:	480e      	ldr	r0, [pc, #56]	; (8010404 <tcp_listen_closed+0x68>)
 80103ca:	f009 fd9f 	bl	8019f0c <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 80103ce:	2301      	movs	r3, #1
 80103d0:	60fb      	str	r3, [r7, #12]
 80103d2:	e00b      	b.n	80103ec <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 80103d4:	4a0d      	ldr	r2, [pc, #52]	; (801040c <tcp_listen_closed+0x70>)
 80103d6:	68fb      	ldr	r3, [r7, #12]
 80103d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80103dc:	681b      	ldr	r3, [r3, #0]
 80103de:	6879      	ldr	r1, [r7, #4]
 80103e0:	4618      	mov	r0, r3
 80103e2:	f7ff ffb1 	bl	8010348 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 80103e6:	68fb      	ldr	r3, [r7, #12]
 80103e8:	3301      	adds	r3, #1
 80103ea:	60fb      	str	r3, [r7, #12]
 80103ec:	68fb      	ldr	r3, [r7, #12]
 80103ee:	2b03      	cmp	r3, #3
 80103f0:	d9f0      	bls.n	80103d4 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 80103f2:	bf00      	nop
 80103f4:	bf00      	nop
 80103f6:	3710      	adds	r7, #16
 80103f8:	46bd      	mov	sp, r7
 80103fa:	bd80      	pop	{r7, pc}
 80103fc:	0801d184 	.word	0x0801d184
 8010400:	0801d234 	.word	0x0801d234
 8010404:	0801d1c8 	.word	0x0801d1c8
 8010408:	0801d240 	.word	0x0801d240
 801040c:	0801f2e8 	.word	0x0801f2e8

08010410 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8010410:	b5b0      	push	{r4, r5, r7, lr}
 8010412:	b088      	sub	sp, #32
 8010414:	af04      	add	r7, sp, #16
 8010416:	6078      	str	r0, [r7, #4]
 8010418:	460b      	mov	r3, r1
 801041a:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 801041c:	687b      	ldr	r3, [r7, #4]
 801041e:	2b00      	cmp	r3, #0
 8010420:	d106      	bne.n	8010430 <tcp_close_shutdown+0x20>
 8010422:	4b63      	ldr	r3, [pc, #396]	; (80105b0 <tcp_close_shutdown+0x1a0>)
 8010424:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8010428:	4962      	ldr	r1, [pc, #392]	; (80105b4 <tcp_close_shutdown+0x1a4>)
 801042a:	4863      	ldr	r0, [pc, #396]	; (80105b8 <tcp_close_shutdown+0x1a8>)
 801042c:	f009 fd6e 	bl	8019f0c <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8010430:	78fb      	ldrb	r3, [r7, #3]
 8010432:	2b00      	cmp	r3, #0
 8010434:	d067      	beq.n	8010506 <tcp_close_shutdown+0xf6>
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	7d1b      	ldrb	r3, [r3, #20]
 801043a:	2b04      	cmp	r3, #4
 801043c:	d003      	beq.n	8010446 <tcp_close_shutdown+0x36>
 801043e:	687b      	ldr	r3, [r7, #4]
 8010440:	7d1b      	ldrb	r3, [r3, #20]
 8010442:	2b07      	cmp	r3, #7
 8010444:	d15f      	bne.n	8010506 <tcp_close_shutdown+0xf6>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801044a:	2b00      	cmp	r3, #0
 801044c:	d105      	bne.n	801045a <tcp_close_shutdown+0x4a>
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8010452:	f241 0268 	movw	r2, #4200	; 0x1068
 8010456:	4293      	cmp	r3, r2
 8010458:	d055      	beq.n	8010506 <tcp_close_shutdown+0xf6>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 801045a:	687b      	ldr	r3, [r7, #4]
 801045c:	8b5b      	ldrh	r3, [r3, #26]
 801045e:	f003 0310 	and.w	r3, r3, #16
 8010462:	2b00      	cmp	r3, #0
 8010464:	d106      	bne.n	8010474 <tcp_close_shutdown+0x64>
 8010466:	4b52      	ldr	r3, [pc, #328]	; (80105b0 <tcp_close_shutdown+0x1a0>)
 8010468:	f44f 72b2 	mov.w	r2, #356	; 0x164
 801046c:	4953      	ldr	r1, [pc, #332]	; (80105bc <tcp_close_shutdown+0x1ac>)
 801046e:	4852      	ldr	r0, [pc, #328]	; (80105b8 <tcp_close_shutdown+0x1a8>)
 8010470:	f009 fd4c 	bl	8019f0c <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 801047c:	687d      	ldr	r5, [r7, #4]
 801047e:	687b      	ldr	r3, [r7, #4]
 8010480:	3304      	adds	r3, #4
 8010482:	687a      	ldr	r2, [r7, #4]
 8010484:	8ad2      	ldrh	r2, [r2, #22]
 8010486:	6879      	ldr	r1, [r7, #4]
 8010488:	8b09      	ldrh	r1, [r1, #24]
 801048a:	9102      	str	r1, [sp, #8]
 801048c:	9201      	str	r2, [sp, #4]
 801048e:	9300      	str	r3, [sp, #0]
 8010490:	462b      	mov	r3, r5
 8010492:	4622      	mov	r2, r4
 8010494:	4601      	mov	r1, r0
 8010496:	6878      	ldr	r0, [r7, #4]
 8010498:	f005 fcfc 	bl	8015e94 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 801049c:	6878      	ldr	r0, [r7, #4]
 801049e:	f001 fad7 	bl	8011a50 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 80104a2:	4b47      	ldr	r3, [pc, #284]	; (80105c0 <tcp_close_shutdown+0x1b0>)
 80104a4:	681b      	ldr	r3, [r3, #0]
 80104a6:	687a      	ldr	r2, [r7, #4]
 80104a8:	429a      	cmp	r2, r3
 80104aa:	d105      	bne.n	80104b8 <tcp_close_shutdown+0xa8>
 80104ac:	4b44      	ldr	r3, [pc, #272]	; (80105c0 <tcp_close_shutdown+0x1b0>)
 80104ae:	681b      	ldr	r3, [r3, #0]
 80104b0:	68db      	ldr	r3, [r3, #12]
 80104b2:	4a43      	ldr	r2, [pc, #268]	; (80105c0 <tcp_close_shutdown+0x1b0>)
 80104b4:	6013      	str	r3, [r2, #0]
 80104b6:	e013      	b.n	80104e0 <tcp_close_shutdown+0xd0>
 80104b8:	4b41      	ldr	r3, [pc, #260]	; (80105c0 <tcp_close_shutdown+0x1b0>)
 80104ba:	681b      	ldr	r3, [r3, #0]
 80104bc:	60fb      	str	r3, [r7, #12]
 80104be:	e00c      	b.n	80104da <tcp_close_shutdown+0xca>
 80104c0:	68fb      	ldr	r3, [r7, #12]
 80104c2:	68db      	ldr	r3, [r3, #12]
 80104c4:	687a      	ldr	r2, [r7, #4]
 80104c6:	429a      	cmp	r2, r3
 80104c8:	d104      	bne.n	80104d4 <tcp_close_shutdown+0xc4>
 80104ca:	687b      	ldr	r3, [r7, #4]
 80104cc:	68da      	ldr	r2, [r3, #12]
 80104ce:	68fb      	ldr	r3, [r7, #12]
 80104d0:	60da      	str	r2, [r3, #12]
 80104d2:	e005      	b.n	80104e0 <tcp_close_shutdown+0xd0>
 80104d4:	68fb      	ldr	r3, [r7, #12]
 80104d6:	68db      	ldr	r3, [r3, #12]
 80104d8:	60fb      	str	r3, [r7, #12]
 80104da:	68fb      	ldr	r3, [r7, #12]
 80104dc:	2b00      	cmp	r3, #0
 80104de:	d1ef      	bne.n	80104c0 <tcp_close_shutdown+0xb0>
 80104e0:	687b      	ldr	r3, [r7, #4]
 80104e2:	2200      	movs	r2, #0
 80104e4:	60da      	str	r2, [r3, #12]
 80104e6:	4b37      	ldr	r3, [pc, #220]	; (80105c4 <tcp_close_shutdown+0x1b4>)
 80104e8:	2201      	movs	r2, #1
 80104ea:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 80104ec:	4b36      	ldr	r3, [pc, #216]	; (80105c8 <tcp_close_shutdown+0x1b8>)
 80104ee:	681b      	ldr	r3, [r3, #0]
 80104f0:	687a      	ldr	r2, [r7, #4]
 80104f2:	429a      	cmp	r2, r3
 80104f4:	d102      	bne.n	80104fc <tcp_close_shutdown+0xec>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 80104f6:	f003 ff6d 	bl	80143d4 <tcp_trigger_input_pcb_close>
 80104fa:	e002      	b.n	8010502 <tcp_close_shutdown+0xf2>
      } else {
        tcp_free(pcb);
 80104fc:	6878      	ldr	r0, [r7, #4]
 80104fe:	f7ff fed5 	bl	80102ac <tcp_free>
      }
      return ERR_OK;
 8010502:	2300      	movs	r3, #0
 8010504:	e050      	b.n	80105a8 <tcp_close_shutdown+0x198>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8010506:	687b      	ldr	r3, [r7, #4]
 8010508:	7d1b      	ldrb	r3, [r3, #20]
 801050a:	2b02      	cmp	r3, #2
 801050c:	d03b      	beq.n	8010586 <tcp_close_shutdown+0x176>
 801050e:	2b02      	cmp	r3, #2
 8010510:	dc44      	bgt.n	801059c <tcp_close_shutdown+0x18c>
 8010512:	2b00      	cmp	r3, #0
 8010514:	d002      	beq.n	801051c <tcp_close_shutdown+0x10c>
 8010516:	2b01      	cmp	r3, #1
 8010518:	d02a      	beq.n	8010570 <tcp_close_shutdown+0x160>
 801051a:	e03f      	b.n	801059c <tcp_close_shutdown+0x18c>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 801051c:	687b      	ldr	r3, [r7, #4]
 801051e:	8adb      	ldrh	r3, [r3, #22]
 8010520:	2b00      	cmp	r3, #0
 8010522:	d021      	beq.n	8010568 <tcp_close_shutdown+0x158>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8010524:	4b29      	ldr	r3, [pc, #164]	; (80105cc <tcp_close_shutdown+0x1bc>)
 8010526:	681b      	ldr	r3, [r3, #0]
 8010528:	687a      	ldr	r2, [r7, #4]
 801052a:	429a      	cmp	r2, r3
 801052c:	d105      	bne.n	801053a <tcp_close_shutdown+0x12a>
 801052e:	4b27      	ldr	r3, [pc, #156]	; (80105cc <tcp_close_shutdown+0x1bc>)
 8010530:	681b      	ldr	r3, [r3, #0]
 8010532:	68db      	ldr	r3, [r3, #12]
 8010534:	4a25      	ldr	r2, [pc, #148]	; (80105cc <tcp_close_shutdown+0x1bc>)
 8010536:	6013      	str	r3, [r2, #0]
 8010538:	e013      	b.n	8010562 <tcp_close_shutdown+0x152>
 801053a:	4b24      	ldr	r3, [pc, #144]	; (80105cc <tcp_close_shutdown+0x1bc>)
 801053c:	681b      	ldr	r3, [r3, #0]
 801053e:	60bb      	str	r3, [r7, #8]
 8010540:	e00c      	b.n	801055c <tcp_close_shutdown+0x14c>
 8010542:	68bb      	ldr	r3, [r7, #8]
 8010544:	68db      	ldr	r3, [r3, #12]
 8010546:	687a      	ldr	r2, [r7, #4]
 8010548:	429a      	cmp	r2, r3
 801054a:	d104      	bne.n	8010556 <tcp_close_shutdown+0x146>
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	68da      	ldr	r2, [r3, #12]
 8010550:	68bb      	ldr	r3, [r7, #8]
 8010552:	60da      	str	r2, [r3, #12]
 8010554:	e005      	b.n	8010562 <tcp_close_shutdown+0x152>
 8010556:	68bb      	ldr	r3, [r7, #8]
 8010558:	68db      	ldr	r3, [r3, #12]
 801055a:	60bb      	str	r3, [r7, #8]
 801055c:	68bb      	ldr	r3, [r7, #8]
 801055e:	2b00      	cmp	r3, #0
 8010560:	d1ef      	bne.n	8010542 <tcp_close_shutdown+0x132>
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	2200      	movs	r2, #0
 8010566:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8010568:	6878      	ldr	r0, [r7, #4]
 801056a:	f7ff fe9f 	bl	80102ac <tcp_free>
      break;
 801056e:	e01a      	b.n	80105a6 <tcp_close_shutdown+0x196>
    case LISTEN:
      tcp_listen_closed(pcb);
 8010570:	6878      	ldr	r0, [r7, #4]
 8010572:	f7ff ff13 	bl	801039c <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8010576:	6879      	ldr	r1, [r7, #4]
 8010578:	4815      	ldr	r0, [pc, #84]	; (80105d0 <tcp_close_shutdown+0x1c0>)
 801057a:	f001 fab9 	bl	8011af0 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 801057e:	6878      	ldr	r0, [r7, #4]
 8010580:	f7ff feb0 	bl	80102e4 <tcp_free_listen>
      break;
 8010584:	e00f      	b.n	80105a6 <tcp_close_shutdown+0x196>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8010586:	6879      	ldr	r1, [r7, #4]
 8010588:	480d      	ldr	r0, [pc, #52]	; (80105c0 <tcp_close_shutdown+0x1b0>)
 801058a:	f001 fab1 	bl	8011af0 <tcp_pcb_remove>
 801058e:	4b0d      	ldr	r3, [pc, #52]	; (80105c4 <tcp_close_shutdown+0x1b4>)
 8010590:	2201      	movs	r2, #1
 8010592:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8010594:	6878      	ldr	r0, [r7, #4]
 8010596:	f7ff fe89 	bl	80102ac <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 801059a:	e004      	b.n	80105a6 <tcp_close_shutdown+0x196>
    default:
      return tcp_close_shutdown_fin(pcb);
 801059c:	6878      	ldr	r0, [r7, #4]
 801059e:	f000 f819 	bl	80105d4 <tcp_close_shutdown_fin>
 80105a2:	4603      	mov	r3, r0
 80105a4:	e000      	b.n	80105a8 <tcp_close_shutdown+0x198>
  }
  return ERR_OK;
 80105a6:	2300      	movs	r3, #0
}
 80105a8:	4618      	mov	r0, r3
 80105aa:	3710      	adds	r7, #16
 80105ac:	46bd      	mov	sp, r7
 80105ae:	bdb0      	pop	{r4, r5, r7, pc}
 80105b0:	0801d184 	.word	0x0801d184
 80105b4:	0801d258 	.word	0x0801d258
 80105b8:	0801d1c8 	.word	0x0801d1c8
 80105bc:	0801d278 	.word	0x0801d278
 80105c0:	20018388 	.word	0x20018388
 80105c4:	20018384 	.word	0x20018384
 80105c8:	2001839c 	.word	0x2001839c
 80105cc:	20018394 	.word	0x20018394
 80105d0:	20018390 	.word	0x20018390

080105d4 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 80105d4:	b580      	push	{r7, lr}
 80105d6:	b084      	sub	sp, #16
 80105d8:	af00      	add	r7, sp, #0
 80105da:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 80105dc:	687b      	ldr	r3, [r7, #4]
 80105de:	2b00      	cmp	r3, #0
 80105e0:	d106      	bne.n	80105f0 <tcp_close_shutdown_fin+0x1c>
 80105e2:	4b2e      	ldr	r3, [pc, #184]	; (801069c <tcp_close_shutdown_fin+0xc8>)
 80105e4:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 80105e8:	492d      	ldr	r1, [pc, #180]	; (80106a0 <tcp_close_shutdown_fin+0xcc>)
 80105ea:	482e      	ldr	r0, [pc, #184]	; (80106a4 <tcp_close_shutdown_fin+0xd0>)
 80105ec:	f009 fc8e 	bl	8019f0c <iprintf>

  switch (pcb->state) {
 80105f0:	687b      	ldr	r3, [r7, #4]
 80105f2:	7d1b      	ldrb	r3, [r3, #20]
 80105f4:	2b07      	cmp	r3, #7
 80105f6:	d020      	beq.n	801063a <tcp_close_shutdown_fin+0x66>
 80105f8:	2b07      	cmp	r3, #7
 80105fa:	dc2b      	bgt.n	8010654 <tcp_close_shutdown_fin+0x80>
 80105fc:	2b03      	cmp	r3, #3
 80105fe:	d002      	beq.n	8010606 <tcp_close_shutdown_fin+0x32>
 8010600:	2b04      	cmp	r3, #4
 8010602:	d00d      	beq.n	8010620 <tcp_close_shutdown_fin+0x4c>
 8010604:	e026      	b.n	8010654 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 8010606:	6878      	ldr	r0, [r7, #4]
 8010608:	f004 fd52 	bl	80150b0 <tcp_send_fin>
 801060c:	4603      	mov	r3, r0
 801060e:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8010610:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010614:	2b00      	cmp	r3, #0
 8010616:	d11f      	bne.n	8010658 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8010618:	687b      	ldr	r3, [r7, #4]
 801061a:	2205      	movs	r2, #5
 801061c:	751a      	strb	r2, [r3, #20]
      }
      break;
 801061e:	e01b      	b.n	8010658 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8010620:	6878      	ldr	r0, [r7, #4]
 8010622:	f004 fd45 	bl	80150b0 <tcp_send_fin>
 8010626:	4603      	mov	r3, r0
 8010628:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 801062a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801062e:	2b00      	cmp	r3, #0
 8010630:	d114      	bne.n	801065c <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 8010632:	687b      	ldr	r3, [r7, #4]
 8010634:	2205      	movs	r2, #5
 8010636:	751a      	strb	r2, [r3, #20]
      }
      break;
 8010638:	e010      	b.n	801065c <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 801063a:	6878      	ldr	r0, [r7, #4]
 801063c:	f004 fd38 	bl	80150b0 <tcp_send_fin>
 8010640:	4603      	mov	r3, r0
 8010642:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8010644:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010648:	2b00      	cmp	r3, #0
 801064a:	d109      	bne.n	8010660 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 801064c:	687b      	ldr	r3, [r7, #4]
 801064e:	2209      	movs	r2, #9
 8010650:	751a      	strb	r2, [r3, #20]
      }
      break;
 8010652:	e005      	b.n	8010660 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 8010654:	2300      	movs	r3, #0
 8010656:	e01c      	b.n	8010692 <tcp_close_shutdown_fin+0xbe>
      break;
 8010658:	bf00      	nop
 801065a:	e002      	b.n	8010662 <tcp_close_shutdown_fin+0x8e>
      break;
 801065c:	bf00      	nop
 801065e:	e000      	b.n	8010662 <tcp_close_shutdown_fin+0x8e>
      break;
 8010660:	bf00      	nop
  }

  if (err == ERR_OK) {
 8010662:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010666:	2b00      	cmp	r3, #0
 8010668:	d103      	bne.n	8010672 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 801066a:	6878      	ldr	r0, [r7, #4]
 801066c:	f004 fe5e 	bl	801532c <tcp_output>
 8010670:	e00d      	b.n	801068e <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 8010672:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010676:	f1b3 3fff 	cmp.w	r3, #4294967295
 801067a:	d108      	bne.n	801068e <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 801067c:	687b      	ldr	r3, [r7, #4]
 801067e:	8b5b      	ldrh	r3, [r3, #26]
 8010680:	f043 0308 	orr.w	r3, r3, #8
 8010684:	b29a      	uxth	r2, r3
 8010686:	687b      	ldr	r3, [r7, #4]
 8010688:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 801068a:	2300      	movs	r3, #0
 801068c:	e001      	b.n	8010692 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 801068e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010692:	4618      	mov	r0, r3
 8010694:	3710      	adds	r7, #16
 8010696:	46bd      	mov	sp, r7
 8010698:	bd80      	pop	{r7, pc}
 801069a:	bf00      	nop
 801069c:	0801d184 	.word	0x0801d184
 80106a0:	0801d234 	.word	0x0801d234
 80106a4:	0801d1c8 	.word	0x0801d1c8

080106a8 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 80106a8:	b580      	push	{r7, lr}
 80106aa:	b082      	sub	sp, #8
 80106ac:	af00      	add	r7, sp, #0
 80106ae:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 80106b0:	687b      	ldr	r3, [r7, #4]
 80106b2:	2b00      	cmp	r3, #0
 80106b4:	d109      	bne.n	80106ca <tcp_close+0x22>
 80106b6:	4b0f      	ldr	r3, [pc, #60]	; (80106f4 <tcp_close+0x4c>)
 80106b8:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 80106bc:	490e      	ldr	r1, [pc, #56]	; (80106f8 <tcp_close+0x50>)
 80106be:	480f      	ldr	r0, [pc, #60]	; (80106fc <tcp_close+0x54>)
 80106c0:	f009 fc24 	bl	8019f0c <iprintf>
 80106c4:	f06f 030f 	mvn.w	r3, #15
 80106c8:	e00f      	b.n	80106ea <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 80106ca:	687b      	ldr	r3, [r7, #4]
 80106cc:	7d1b      	ldrb	r3, [r3, #20]
 80106ce:	2b01      	cmp	r3, #1
 80106d0:	d006      	beq.n	80106e0 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 80106d2:	687b      	ldr	r3, [r7, #4]
 80106d4:	8b5b      	ldrh	r3, [r3, #26]
 80106d6:	f043 0310 	orr.w	r3, r3, #16
 80106da:	b29a      	uxth	r2, r3
 80106dc:	687b      	ldr	r3, [r7, #4]
 80106de:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 80106e0:	2101      	movs	r1, #1
 80106e2:	6878      	ldr	r0, [r7, #4]
 80106e4:	f7ff fe94 	bl	8010410 <tcp_close_shutdown>
 80106e8:	4603      	mov	r3, r0
}
 80106ea:	4618      	mov	r0, r3
 80106ec:	3708      	adds	r7, #8
 80106ee:	46bd      	mov	sp, r7
 80106f0:	bd80      	pop	{r7, pc}
 80106f2:	bf00      	nop
 80106f4:	0801d184 	.word	0x0801d184
 80106f8:	0801d294 	.word	0x0801d294
 80106fc:	0801d1c8 	.word	0x0801d1c8

08010700 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8010700:	b580      	push	{r7, lr}
 8010702:	b08e      	sub	sp, #56	; 0x38
 8010704:	af04      	add	r7, sp, #16
 8010706:	6078      	str	r0, [r7, #4]
 8010708:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 801070a:	687b      	ldr	r3, [r7, #4]
 801070c:	2b00      	cmp	r3, #0
 801070e:	d107      	bne.n	8010720 <tcp_abandon+0x20>
 8010710:	4b52      	ldr	r3, [pc, #328]	; (801085c <tcp_abandon+0x15c>)
 8010712:	f240 223d 	movw	r2, #573	; 0x23d
 8010716:	4952      	ldr	r1, [pc, #328]	; (8010860 <tcp_abandon+0x160>)
 8010718:	4852      	ldr	r0, [pc, #328]	; (8010864 <tcp_abandon+0x164>)
 801071a:	f009 fbf7 	bl	8019f0c <iprintf>
 801071e:	e099      	b.n	8010854 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	7d1b      	ldrb	r3, [r3, #20]
 8010724:	2b01      	cmp	r3, #1
 8010726:	d106      	bne.n	8010736 <tcp_abandon+0x36>
 8010728:	4b4c      	ldr	r3, [pc, #304]	; (801085c <tcp_abandon+0x15c>)
 801072a:	f44f 7210 	mov.w	r2, #576	; 0x240
 801072e:	494e      	ldr	r1, [pc, #312]	; (8010868 <tcp_abandon+0x168>)
 8010730:	484c      	ldr	r0, [pc, #304]	; (8010864 <tcp_abandon+0x164>)
 8010732:	f009 fbeb 	bl	8019f0c <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8010736:	687b      	ldr	r3, [r7, #4]
 8010738:	7d1b      	ldrb	r3, [r3, #20]
 801073a:	2b0a      	cmp	r3, #10
 801073c:	d107      	bne.n	801074e <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 801073e:	6879      	ldr	r1, [r7, #4]
 8010740:	484a      	ldr	r0, [pc, #296]	; (801086c <tcp_abandon+0x16c>)
 8010742:	f001 f9d5 	bl	8011af0 <tcp_pcb_remove>
    tcp_free(pcb);
 8010746:	6878      	ldr	r0, [r7, #4]
 8010748:	f7ff fdb0 	bl	80102ac <tcp_free>
 801074c:	e082      	b.n	8010854 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 801074e:	2300      	movs	r3, #0
 8010750:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 8010752:	2300      	movs	r3, #0
 8010754:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8010756:	687b      	ldr	r3, [r7, #4]
 8010758:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801075a:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010760:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 8010762:	687b      	ldr	r3, [r7, #4]
 8010764:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010768:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 801076a:	687b      	ldr	r3, [r7, #4]
 801076c:	691b      	ldr	r3, [r3, #16]
 801076e:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8010770:	687b      	ldr	r3, [r7, #4]
 8010772:	7d1b      	ldrb	r3, [r3, #20]
 8010774:	2b00      	cmp	r3, #0
 8010776:	d126      	bne.n	80107c6 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8010778:	687b      	ldr	r3, [r7, #4]
 801077a:	8adb      	ldrh	r3, [r3, #22]
 801077c:	2b00      	cmp	r3, #0
 801077e:	d02e      	beq.n	80107de <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8010780:	4b3b      	ldr	r3, [pc, #236]	; (8010870 <tcp_abandon+0x170>)
 8010782:	681b      	ldr	r3, [r3, #0]
 8010784:	687a      	ldr	r2, [r7, #4]
 8010786:	429a      	cmp	r2, r3
 8010788:	d105      	bne.n	8010796 <tcp_abandon+0x96>
 801078a:	4b39      	ldr	r3, [pc, #228]	; (8010870 <tcp_abandon+0x170>)
 801078c:	681b      	ldr	r3, [r3, #0]
 801078e:	68db      	ldr	r3, [r3, #12]
 8010790:	4a37      	ldr	r2, [pc, #220]	; (8010870 <tcp_abandon+0x170>)
 8010792:	6013      	str	r3, [r2, #0]
 8010794:	e013      	b.n	80107be <tcp_abandon+0xbe>
 8010796:	4b36      	ldr	r3, [pc, #216]	; (8010870 <tcp_abandon+0x170>)
 8010798:	681b      	ldr	r3, [r3, #0]
 801079a:	61fb      	str	r3, [r7, #28]
 801079c:	e00c      	b.n	80107b8 <tcp_abandon+0xb8>
 801079e:	69fb      	ldr	r3, [r7, #28]
 80107a0:	68db      	ldr	r3, [r3, #12]
 80107a2:	687a      	ldr	r2, [r7, #4]
 80107a4:	429a      	cmp	r2, r3
 80107a6:	d104      	bne.n	80107b2 <tcp_abandon+0xb2>
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	68da      	ldr	r2, [r3, #12]
 80107ac:	69fb      	ldr	r3, [r7, #28]
 80107ae:	60da      	str	r2, [r3, #12]
 80107b0:	e005      	b.n	80107be <tcp_abandon+0xbe>
 80107b2:	69fb      	ldr	r3, [r7, #28]
 80107b4:	68db      	ldr	r3, [r3, #12]
 80107b6:	61fb      	str	r3, [r7, #28]
 80107b8:	69fb      	ldr	r3, [r7, #28]
 80107ba:	2b00      	cmp	r3, #0
 80107bc:	d1ef      	bne.n	801079e <tcp_abandon+0x9e>
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	2200      	movs	r2, #0
 80107c2:	60da      	str	r2, [r3, #12]
 80107c4:	e00b      	b.n	80107de <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 80107c6:	683b      	ldr	r3, [r7, #0]
 80107c8:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	8adb      	ldrh	r3, [r3, #22]
 80107ce:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 80107d0:	6879      	ldr	r1, [r7, #4]
 80107d2:	4828      	ldr	r0, [pc, #160]	; (8010874 <tcp_abandon+0x174>)
 80107d4:	f001 f98c 	bl	8011af0 <tcp_pcb_remove>
 80107d8:	4b27      	ldr	r3, [pc, #156]	; (8010878 <tcp_abandon+0x178>)
 80107da:	2201      	movs	r2, #1
 80107dc:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 80107de:	687b      	ldr	r3, [r7, #4]
 80107e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80107e2:	2b00      	cmp	r3, #0
 80107e4:	d004      	beq.n	80107f0 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80107ea:	4618      	mov	r0, r3
 80107ec:	f000 fe7e 	bl	80114ec <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 80107f0:	687b      	ldr	r3, [r7, #4]
 80107f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	d004      	beq.n	8010802 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80107fc:	4618      	mov	r0, r3
 80107fe:	f000 fe75 	bl	80114ec <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010806:	2b00      	cmp	r3, #0
 8010808:	d004      	beq.n	8010814 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 801080a:	687b      	ldr	r3, [r7, #4]
 801080c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801080e:	4618      	mov	r0, r3
 8010810:	f000 fe6c 	bl	80114ec <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8010814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010816:	2b00      	cmp	r3, #0
 8010818:	d00e      	beq.n	8010838 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 801081a:	6879      	ldr	r1, [r7, #4]
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	3304      	adds	r3, #4
 8010820:	687a      	ldr	r2, [r7, #4]
 8010822:	8b12      	ldrh	r2, [r2, #24]
 8010824:	9202      	str	r2, [sp, #8]
 8010826:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8010828:	9201      	str	r2, [sp, #4]
 801082a:	9300      	str	r3, [sp, #0]
 801082c:	460b      	mov	r3, r1
 801082e:	697a      	ldr	r2, [r7, #20]
 8010830:	69b9      	ldr	r1, [r7, #24]
 8010832:	6878      	ldr	r0, [r7, #4]
 8010834:	f005 fb2e 	bl	8015e94 <tcp_rst>
    }
    last_state = pcb->state;
 8010838:	687b      	ldr	r3, [r7, #4]
 801083a:	7d1b      	ldrb	r3, [r3, #20]
 801083c:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 801083e:	6878      	ldr	r0, [r7, #4]
 8010840:	f7ff fd34 	bl	80102ac <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8010844:	693b      	ldr	r3, [r7, #16]
 8010846:	2b00      	cmp	r3, #0
 8010848:	d004      	beq.n	8010854 <tcp_abandon+0x154>
 801084a:	693b      	ldr	r3, [r7, #16]
 801084c:	f06f 010c 	mvn.w	r1, #12
 8010850:	68f8      	ldr	r0, [r7, #12]
 8010852:	4798      	blx	r3
  }
}
 8010854:	3728      	adds	r7, #40	; 0x28
 8010856:	46bd      	mov	sp, r7
 8010858:	bd80      	pop	{r7, pc}
 801085a:	bf00      	nop
 801085c:	0801d184 	.word	0x0801d184
 8010860:	0801d2c8 	.word	0x0801d2c8
 8010864:	0801d1c8 	.word	0x0801d1c8
 8010868:	0801d2e4 	.word	0x0801d2e4
 801086c:	20018398 	.word	0x20018398
 8010870:	20018394 	.word	0x20018394
 8010874:	20018388 	.word	0x20018388
 8010878:	20018384 	.word	0x20018384

0801087c <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 801087c:	b580      	push	{r7, lr}
 801087e:	b082      	sub	sp, #8
 8010880:	af00      	add	r7, sp, #0
 8010882:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8010884:	2101      	movs	r1, #1
 8010886:	6878      	ldr	r0, [r7, #4]
 8010888:	f7ff ff3a 	bl	8010700 <tcp_abandon>
}
 801088c:	bf00      	nop
 801088e:	3708      	adds	r7, #8
 8010890:	46bd      	mov	sp, r7
 8010892:	bd80      	pop	{r7, pc}

08010894 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8010894:	b580      	push	{r7, lr}
 8010896:	b084      	sub	sp, #16
 8010898:	af00      	add	r7, sp, #0
 801089a:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	2b00      	cmp	r3, #0
 80108a0:	d106      	bne.n	80108b0 <tcp_update_rcv_ann_wnd+0x1c>
 80108a2:	4b25      	ldr	r3, [pc, #148]	; (8010938 <tcp_update_rcv_ann_wnd+0xa4>)
 80108a4:	f240 32a6 	movw	r2, #934	; 0x3a6
 80108a8:	4924      	ldr	r1, [pc, #144]	; (801093c <tcp_update_rcv_ann_wnd+0xa8>)
 80108aa:	4825      	ldr	r0, [pc, #148]	; (8010940 <tcp_update_rcv_ann_wnd+0xac>)
 80108ac:	f009 fb2e 	bl	8019f0c <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 80108b0:	687b      	ldr	r3, [r7, #4]
 80108b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80108b4:	687a      	ldr	r2, [r7, #4]
 80108b6:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 80108b8:	4413      	add	r3, r2
 80108ba:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 80108bc:	687b      	ldr	r3, [r7, #4]
 80108be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80108c0:	687a      	ldr	r2, [r7, #4]
 80108c2:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 80108c4:	f640 0134 	movw	r1, #2100	; 0x834
 80108c8:	428a      	cmp	r2, r1
 80108ca:	bf28      	it	cs
 80108cc:	460a      	movcs	r2, r1
 80108ce:	b292      	uxth	r2, r2
 80108d0:	4413      	add	r3, r2
 80108d2:	68fa      	ldr	r2, [r7, #12]
 80108d4:	1ad3      	subs	r3, r2, r3
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	db08      	blt.n	80108ec <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 80108da:	687b      	ldr	r3, [r7, #4]
 80108dc:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80108de:	687b      	ldr	r3, [r7, #4]
 80108e0:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 80108e2:	687b      	ldr	r3, [r7, #4]
 80108e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80108e6:	68fa      	ldr	r2, [r7, #12]
 80108e8:	1ad3      	subs	r3, r2, r3
 80108ea:	e020      	b.n	801092e <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 80108ec:	687b      	ldr	r3, [r7, #4]
 80108ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80108f0:	687b      	ldr	r3, [r7, #4]
 80108f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80108f4:	1ad3      	subs	r3, r2, r3
 80108f6:	2b00      	cmp	r3, #0
 80108f8:	dd03      	ble.n	8010902 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	2200      	movs	r2, #0
 80108fe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8010900:	e014      	b.n	801092c <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801090a:	1ad3      	subs	r3, r2, r3
 801090c:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 801090e:	68bb      	ldr	r3, [r7, #8]
 8010910:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010914:	d306      	bcc.n	8010924 <tcp_update_rcv_ann_wnd+0x90>
 8010916:	4b08      	ldr	r3, [pc, #32]	; (8010938 <tcp_update_rcv_ann_wnd+0xa4>)
 8010918:	f240 32b6 	movw	r2, #950	; 0x3b6
 801091c:	4909      	ldr	r1, [pc, #36]	; (8010944 <tcp_update_rcv_ann_wnd+0xb0>)
 801091e:	4808      	ldr	r0, [pc, #32]	; (8010940 <tcp_update_rcv_ann_wnd+0xac>)
 8010920:	f009 faf4 	bl	8019f0c <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8010924:	68bb      	ldr	r3, [r7, #8]
 8010926:	b29a      	uxth	r2, r3
 8010928:	687b      	ldr	r3, [r7, #4]
 801092a:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 801092c:	2300      	movs	r3, #0
  }
}
 801092e:	4618      	mov	r0, r3
 8010930:	3710      	adds	r7, #16
 8010932:	46bd      	mov	sp, r7
 8010934:	bd80      	pop	{r7, pc}
 8010936:	bf00      	nop
 8010938:	0801d184 	.word	0x0801d184
 801093c:	0801d3e0 	.word	0x0801d3e0
 8010940:	0801d1c8 	.word	0x0801d1c8
 8010944:	0801d404 	.word	0x0801d404

08010948 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8010948:	b580      	push	{r7, lr}
 801094a:	b084      	sub	sp, #16
 801094c:	af00      	add	r7, sp, #0
 801094e:	6078      	str	r0, [r7, #4]
 8010950:	460b      	mov	r3, r1
 8010952:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8010954:	687b      	ldr	r3, [r7, #4]
 8010956:	2b00      	cmp	r3, #0
 8010958:	d107      	bne.n	801096a <tcp_recved+0x22>
 801095a:	4b20      	ldr	r3, [pc, #128]	; (80109dc <tcp_recved+0x94>)
 801095c:	f240 32cf 	movw	r2, #975	; 0x3cf
 8010960:	491f      	ldr	r1, [pc, #124]	; (80109e0 <tcp_recved+0x98>)
 8010962:	4820      	ldr	r0, [pc, #128]	; (80109e4 <tcp_recved+0x9c>)
 8010964:	f009 fad2 	bl	8019f0c <iprintf>
 8010968:	e034      	b.n	80109d4 <tcp_recved+0x8c>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 801096a:	687b      	ldr	r3, [r7, #4]
 801096c:	7d1b      	ldrb	r3, [r3, #20]
 801096e:	2b01      	cmp	r3, #1
 8010970:	d106      	bne.n	8010980 <tcp_recved+0x38>
 8010972:	4b1a      	ldr	r3, [pc, #104]	; (80109dc <tcp_recved+0x94>)
 8010974:	f240 32d2 	movw	r2, #978	; 0x3d2
 8010978:	491b      	ldr	r1, [pc, #108]	; (80109e8 <tcp_recved+0xa0>)
 801097a:	481a      	ldr	r0, [pc, #104]	; (80109e4 <tcp_recved+0x9c>)
 801097c:	f009 fac6 	bl	8019f0c <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8010980:	687b      	ldr	r3, [r7, #4]
 8010982:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8010984:	887b      	ldrh	r3, [r7, #2]
 8010986:	4413      	add	r3, r2
 8010988:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 801098a:	89fb      	ldrh	r3, [r7, #14]
 801098c:	f241 0268 	movw	r2, #4200	; 0x1068
 8010990:	4293      	cmp	r3, r2
 8010992:	d804      	bhi.n	801099e <tcp_recved+0x56>
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8010998:	89fa      	ldrh	r2, [r7, #14]
 801099a:	429a      	cmp	r2, r3
 801099c:	d204      	bcs.n	80109a8 <tcp_recved+0x60>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 801099e:	687b      	ldr	r3, [r7, #4]
 80109a0:	f241 0268 	movw	r2, #4200	; 0x1068
 80109a4:	851a      	strh	r2, [r3, #40]	; 0x28
 80109a6:	e002      	b.n	80109ae <tcp_recved+0x66>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 80109a8:	687b      	ldr	r3, [r7, #4]
 80109aa:	89fa      	ldrh	r2, [r7, #14]
 80109ac:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 80109ae:	6878      	ldr	r0, [r7, #4]
 80109b0:	f7ff ff70 	bl	8010894 <tcp_update_rcv_ann_wnd>
 80109b4:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 80109b6:	68bb      	ldr	r3, [r7, #8]
 80109b8:	f240 4219 	movw	r2, #1049	; 0x419
 80109bc:	4293      	cmp	r3, r2
 80109be:	d909      	bls.n	80109d4 <tcp_recved+0x8c>
    tcp_ack_now(pcb);
 80109c0:	687b      	ldr	r3, [r7, #4]
 80109c2:	8b5b      	ldrh	r3, [r3, #26]
 80109c4:	f043 0302 	orr.w	r3, r3, #2
 80109c8:	b29a      	uxth	r2, r3
 80109ca:	687b      	ldr	r3, [r7, #4]
 80109cc:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80109ce:	6878      	ldr	r0, [r7, #4]
 80109d0:	f004 fcac 	bl	801532c <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 80109d4:	3710      	adds	r7, #16
 80109d6:	46bd      	mov	sp, r7
 80109d8:	bd80      	pop	{r7, pc}
 80109da:	bf00      	nop
 80109dc:	0801d184 	.word	0x0801d184
 80109e0:	0801d420 	.word	0x0801d420
 80109e4:	0801d1c8 	.word	0x0801d1c8
 80109e8:	0801d438 	.word	0x0801d438

080109ec <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 80109ec:	b480      	push	{r7}
 80109ee:	b083      	sub	sp, #12
 80109f0:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 80109f2:	2300      	movs	r3, #0
 80109f4:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 80109f6:	4b1e      	ldr	r3, [pc, #120]	; (8010a70 <tcp_new_port+0x84>)
 80109f8:	881b      	ldrh	r3, [r3, #0]
 80109fa:	3301      	adds	r3, #1
 80109fc:	b29a      	uxth	r2, r3
 80109fe:	4b1c      	ldr	r3, [pc, #112]	; (8010a70 <tcp_new_port+0x84>)
 8010a00:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 8010a02:	4b1b      	ldr	r3, [pc, #108]	; (8010a70 <tcp_new_port+0x84>)
 8010a04:	881b      	ldrh	r3, [r3, #0]
 8010a06:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8010a0a:	4293      	cmp	r3, r2
 8010a0c:	d103      	bne.n	8010a16 <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8010a0e:	4b18      	ldr	r3, [pc, #96]	; (8010a70 <tcp_new_port+0x84>)
 8010a10:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8010a14:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8010a16:	2300      	movs	r3, #0
 8010a18:	71fb      	strb	r3, [r7, #7]
 8010a1a:	e01e      	b.n	8010a5a <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8010a1c:	79fb      	ldrb	r3, [r7, #7]
 8010a1e:	4a15      	ldr	r2, [pc, #84]	; (8010a74 <tcp_new_port+0x88>)
 8010a20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010a24:	681b      	ldr	r3, [r3, #0]
 8010a26:	603b      	str	r3, [r7, #0]
 8010a28:	e011      	b.n	8010a4e <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 8010a2a:	683b      	ldr	r3, [r7, #0]
 8010a2c:	8ada      	ldrh	r2, [r3, #22]
 8010a2e:	4b10      	ldr	r3, [pc, #64]	; (8010a70 <tcp_new_port+0x84>)
 8010a30:	881b      	ldrh	r3, [r3, #0]
 8010a32:	429a      	cmp	r2, r3
 8010a34:	d108      	bne.n	8010a48 <tcp_new_port+0x5c>
        n++;
 8010a36:	88bb      	ldrh	r3, [r7, #4]
 8010a38:	3301      	adds	r3, #1
 8010a3a:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 8010a3c:	88bb      	ldrh	r3, [r7, #4]
 8010a3e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8010a42:	d3d8      	bcc.n	80109f6 <tcp_new_port+0xa>
          return 0;
 8010a44:	2300      	movs	r3, #0
 8010a46:	e00d      	b.n	8010a64 <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8010a48:	683b      	ldr	r3, [r7, #0]
 8010a4a:	68db      	ldr	r3, [r3, #12]
 8010a4c:	603b      	str	r3, [r7, #0]
 8010a4e:	683b      	ldr	r3, [r7, #0]
 8010a50:	2b00      	cmp	r3, #0
 8010a52:	d1ea      	bne.n	8010a2a <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8010a54:	79fb      	ldrb	r3, [r7, #7]
 8010a56:	3301      	adds	r3, #1
 8010a58:	71fb      	strb	r3, [r7, #7]
 8010a5a:	79fb      	ldrb	r3, [r7, #7]
 8010a5c:	2b03      	cmp	r3, #3
 8010a5e:	d9dd      	bls.n	8010a1c <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 8010a60:	4b03      	ldr	r3, [pc, #12]	; (8010a70 <tcp_new_port+0x84>)
 8010a62:	881b      	ldrh	r3, [r3, #0]
}
 8010a64:	4618      	mov	r0, r3
 8010a66:	370c      	adds	r7, #12
 8010a68:	46bd      	mov	sp, r7
 8010a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a6e:	4770      	bx	lr
 8010a70:	20000030 	.word	0x20000030
 8010a74:	0801f2e8 	.word	0x0801f2e8

08010a78 <tcp_connect>:
 *         other err_t values if connect request couldn't be sent
 */
err_t
tcp_connect(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port,
            tcp_connected_fn connected)
{
 8010a78:	b580      	push	{r7, lr}
 8010a7a:	b08a      	sub	sp, #40	; 0x28
 8010a7c:	af00      	add	r7, sp, #0
 8010a7e:	60f8      	str	r0, [r7, #12]
 8010a80:	60b9      	str	r1, [r7, #8]
 8010a82:	603b      	str	r3, [r7, #0]
 8010a84:	4613      	mov	r3, r2
 8010a86:	80fb      	strh	r3, [r7, #6]
  struct netif *netif = NULL;
 8010a88:	2300      	movs	r3, #0
 8010a8a:	627b      	str	r3, [r7, #36]	; 0x24
  u32_t iss;
  u16_t old_local_port;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 8010a8c:	68fb      	ldr	r3, [r7, #12]
 8010a8e:	2b00      	cmp	r3, #0
 8010a90:	d109      	bne.n	8010aa6 <tcp_connect+0x2e>
 8010a92:	4b7d      	ldr	r3, [pc, #500]	; (8010c88 <tcp_connect+0x210>)
 8010a94:	f240 4235 	movw	r2, #1077	; 0x435
 8010a98:	497c      	ldr	r1, [pc, #496]	; (8010c8c <tcp_connect+0x214>)
 8010a9a:	487d      	ldr	r0, [pc, #500]	; (8010c90 <tcp_connect+0x218>)
 8010a9c:	f009 fa36 	bl	8019f0c <iprintf>
 8010aa0:	f06f 030f 	mvn.w	r3, #15
 8010aa4:	e0ec      	b.n	8010c80 <tcp_connect+0x208>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 8010aa6:	68bb      	ldr	r3, [r7, #8]
 8010aa8:	2b00      	cmp	r3, #0
 8010aaa:	d109      	bne.n	8010ac0 <tcp_connect+0x48>
 8010aac:	4b76      	ldr	r3, [pc, #472]	; (8010c88 <tcp_connect+0x210>)
 8010aae:	f240 4236 	movw	r2, #1078	; 0x436
 8010ab2:	4978      	ldr	r1, [pc, #480]	; (8010c94 <tcp_connect+0x21c>)
 8010ab4:	4876      	ldr	r0, [pc, #472]	; (8010c90 <tcp_connect+0x218>)
 8010ab6:	f009 fa29 	bl	8019f0c <iprintf>
 8010aba:	f06f 030f 	mvn.w	r3, #15
 8010abe:	e0df      	b.n	8010c80 <tcp_connect+0x208>

  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 8010ac0:	68fb      	ldr	r3, [r7, #12]
 8010ac2:	7d1b      	ldrb	r3, [r3, #20]
 8010ac4:	2b00      	cmp	r3, #0
 8010ac6:	d009      	beq.n	8010adc <tcp_connect+0x64>
 8010ac8:	4b6f      	ldr	r3, [pc, #444]	; (8010c88 <tcp_connect+0x210>)
 8010aca:	f44f 6287 	mov.w	r2, #1080	; 0x438
 8010ace:	4972      	ldr	r1, [pc, #456]	; (8010c98 <tcp_connect+0x220>)
 8010ad0:	486f      	ldr	r0, [pc, #444]	; (8010c90 <tcp_connect+0x218>)
 8010ad2:	f009 fa1b 	bl	8019f0c <iprintf>
 8010ad6:	f06f 0309 	mvn.w	r3, #9
 8010ada:	e0d1      	b.n	8010c80 <tcp_connect+0x208>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_connect to port %"U16_F"\n", port));
  ip_addr_set(&pcb->remote_ip, ipaddr);
 8010adc:	68bb      	ldr	r3, [r7, #8]
 8010ade:	2b00      	cmp	r3, #0
 8010ae0:	d002      	beq.n	8010ae8 <tcp_connect+0x70>
 8010ae2:	68bb      	ldr	r3, [r7, #8]
 8010ae4:	681b      	ldr	r3, [r3, #0]
 8010ae6:	e000      	b.n	8010aea <tcp_connect+0x72>
 8010ae8:	2300      	movs	r3, #0
 8010aea:	68fa      	ldr	r2, [r7, #12]
 8010aec:	6053      	str	r3, [r2, #4]
  pcb->remote_port = port;
 8010aee:	68fb      	ldr	r3, [r7, #12]
 8010af0:	88fa      	ldrh	r2, [r7, #6]
 8010af2:	831a      	strh	r2, [r3, #24]

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8010af4:	68fb      	ldr	r3, [r7, #12]
 8010af6:	7a1b      	ldrb	r3, [r3, #8]
 8010af8:	2b00      	cmp	r3, #0
 8010afa:	d006      	beq.n	8010b0a <tcp_connect+0x92>
    netif = netif_get_by_index(pcb->netif_idx);
 8010afc:	68fb      	ldr	r3, [r7, #12]
 8010afe:	7a1b      	ldrb	r3, [r3, #8]
 8010b00:	4618      	mov	r0, r3
 8010b02:	f7fe fd41 	bl	800f588 <netif_get_by_index>
 8010b06:	6278      	str	r0, [r7, #36]	; 0x24
 8010b08:	e005      	b.n	8010b16 <tcp_connect+0x9e>
  } else {
    /* check if we have a route to the remote host */
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 8010b0a:	68fb      	ldr	r3, [r7, #12]
 8010b0c:	3304      	adds	r3, #4
 8010b0e:	4618      	mov	r0, r3
 8010b10:	f006 ff60 	bl	80179d4 <ip4_route>
 8010b14:	6278      	str	r0, [r7, #36]	; 0x24
  }
  if (netif == NULL) {
 8010b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b18:	2b00      	cmp	r3, #0
 8010b1a:	d102      	bne.n	8010b22 <tcp_connect+0xaa>
    /* Don't even try to send a SYN packet if we have no route since that will fail. */
    return ERR_RTE;
 8010b1c:	f06f 0303 	mvn.w	r3, #3
 8010b20:	e0ae      	b.n	8010c80 <tcp_connect+0x208>
  }

  /* check if local IP has been assigned to pcb, if not, get one */
  if (ip_addr_isany(&pcb->local_ip)) {
 8010b22:	68fb      	ldr	r3, [r7, #12]
 8010b24:	2b00      	cmp	r3, #0
 8010b26:	d003      	beq.n	8010b30 <tcp_connect+0xb8>
 8010b28:	68fb      	ldr	r3, [r7, #12]
 8010b2a:	681b      	ldr	r3, [r3, #0]
 8010b2c:	2b00      	cmp	r3, #0
 8010b2e:	d111      	bne.n	8010b54 <tcp_connect+0xdc>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, ipaddr);
 8010b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b32:	2b00      	cmp	r3, #0
 8010b34:	d002      	beq.n	8010b3c <tcp_connect+0xc4>
 8010b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b38:	3304      	adds	r3, #4
 8010b3a:	e000      	b.n	8010b3e <tcp_connect+0xc6>
 8010b3c:	2300      	movs	r3, #0
 8010b3e:	61fb      	str	r3, [r7, #28]
    if (local_ip == NULL) {
 8010b40:	69fb      	ldr	r3, [r7, #28]
 8010b42:	2b00      	cmp	r3, #0
 8010b44:	d102      	bne.n	8010b4c <tcp_connect+0xd4>
      return ERR_RTE;
 8010b46:	f06f 0303 	mvn.w	r3, #3
 8010b4a:	e099      	b.n	8010c80 <tcp_connect+0x208>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8010b4c:	69fb      	ldr	r3, [r7, #28]
 8010b4e:	681a      	ldr	r2, [r3, #0]
 8010b50:	68fb      	ldr	r3, [r7, #12]
 8010b52:	601a      	str	r2, [r3, #0]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST)) {
    ip6_addr_assign_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST, netif);
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  old_local_port = pcb->local_port;
 8010b54:	68fb      	ldr	r3, [r7, #12]
 8010b56:	8adb      	ldrh	r3, [r3, #22]
 8010b58:	837b      	strh	r3, [r7, #26]
  if (pcb->local_port == 0) {
 8010b5a:	68fb      	ldr	r3, [r7, #12]
 8010b5c:	8adb      	ldrh	r3, [r3, #22]
 8010b5e:	2b00      	cmp	r3, #0
 8010b60:	d10c      	bne.n	8010b7c <tcp_connect+0x104>
    pcb->local_port = tcp_new_port();
 8010b62:	f7ff ff43 	bl	80109ec <tcp_new_port>
 8010b66:	4603      	mov	r3, r0
 8010b68:	461a      	mov	r2, r3
 8010b6a:	68fb      	ldr	r3, [r7, #12]
 8010b6c:	82da      	strh	r2, [r3, #22]
    if (pcb->local_port == 0) {
 8010b6e:	68fb      	ldr	r3, [r7, #12]
 8010b70:	8adb      	ldrh	r3, [r3, #22]
 8010b72:	2b00      	cmp	r3, #0
 8010b74:	d102      	bne.n	8010b7c <tcp_connect+0x104>
      return ERR_BUF;
 8010b76:	f06f 0301 	mvn.w	r3, #1
 8010b7a:	e081      	b.n	8010c80 <tcp_connect+0x208>
      }
    }
#endif /* SO_REUSE */
  }

  iss = tcp_next_iss(pcb);
 8010b7c:	68f8      	ldr	r0, [r7, #12]
 8010b7e:	f001 f84b 	bl	8011c18 <tcp_next_iss>
 8010b82:	6178      	str	r0, [r7, #20]
  pcb->rcv_nxt = 0;
 8010b84:	68fb      	ldr	r3, [r7, #12]
 8010b86:	2200      	movs	r2, #0
 8010b88:	625a      	str	r2, [r3, #36]	; 0x24
  pcb->snd_nxt = iss;
 8010b8a:	68fb      	ldr	r3, [r7, #12]
 8010b8c:	697a      	ldr	r2, [r7, #20]
 8010b8e:	651a      	str	r2, [r3, #80]	; 0x50
  pcb->lastack = iss - 1;
 8010b90:	697b      	ldr	r3, [r7, #20]
 8010b92:	1e5a      	subs	r2, r3, #1
 8010b94:	68fb      	ldr	r3, [r7, #12]
 8010b96:	645a      	str	r2, [r3, #68]	; 0x44
  pcb->snd_wl2 = iss - 1;
 8010b98:	697b      	ldr	r3, [r7, #20]
 8010b9a:	1e5a      	subs	r2, r3, #1
 8010b9c:	68fb      	ldr	r3, [r7, #12]
 8010b9e:	659a      	str	r2, [r3, #88]	; 0x58
  pcb->snd_lbb = iss - 1;
 8010ba0:	697b      	ldr	r3, [r7, #20]
 8010ba2:	1e5a      	subs	r2, r3, #1
 8010ba4:	68fb      	ldr	r3, [r7, #12]
 8010ba6:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Start with a window that does not need scaling. When window scaling is
     enabled and used, the window is enlarged when both sides agree on scaling. */
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8010ba8:	68fb      	ldr	r3, [r7, #12]
 8010baa:	f241 0268 	movw	r2, #4200	; 0x1068
 8010bae:	855a      	strh	r2, [r3, #42]	; 0x2a
 8010bb0:	68fb      	ldr	r3, [r7, #12]
 8010bb2:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8010bb4:	68fb      	ldr	r3, [r7, #12]
 8010bb6:	851a      	strh	r2, [r3, #40]	; 0x28
  pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8010bb8:	68fb      	ldr	r3, [r7, #12]
 8010bba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010bbc:	68fb      	ldr	r3, [r7, #12]
 8010bbe:	62da      	str	r2, [r3, #44]	; 0x2c
  pcb->snd_wnd = TCP_WND;
 8010bc0:	68fb      	ldr	r3, [r7, #12]
 8010bc2:	f241 0268 	movw	r2, #4200	; 0x1068
 8010bc6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  /* As initial send MSS, we use TCP_MSS but limit it to 536.
     The send MSS is updated when an MSS option is received. */
  pcb->mss = INITIAL_MSS;
 8010bca:	68fb      	ldr	r3, [r7, #12]
 8010bcc:	f44f 7206 	mov.w	r2, #536	; 0x218
 8010bd0:	865a      	strh	r2, [r3, #50]	; 0x32
#if TCP_CALCULATE_EFF_SEND_MSS
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 8010bd2:	68fb      	ldr	r3, [r7, #12]
 8010bd4:	8e58      	ldrh	r0, [r3, #50]	; 0x32
 8010bd6:	68fb      	ldr	r3, [r7, #12]
 8010bd8:	3304      	adds	r3, #4
 8010bda:	461a      	mov	r2, r3
 8010bdc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010bde:	f001 f841 	bl	8011c64 <tcp_eff_send_mss_netif>
 8010be2:	4603      	mov	r3, r0
 8010be4:	461a      	mov	r2, r3
 8010be6:	68fb      	ldr	r3, [r7, #12]
 8010be8:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
  pcb->cwnd = 1;
 8010bea:	68fb      	ldr	r3, [r7, #12]
 8010bec:	2201      	movs	r2, #1
 8010bee:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
#if LWIP_CALLBACK_API
  pcb->connected = connected;
 8010bf2:	68fb      	ldr	r3, [r7, #12]
 8010bf4:	683a      	ldr	r2, [r7, #0]
 8010bf6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(connected);
#endif /* LWIP_CALLBACK_API */

  /* Send a SYN together with the MSS option. */
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 8010bfa:	2102      	movs	r1, #2
 8010bfc:	68f8      	ldr	r0, [r7, #12]
 8010bfe:	f004 faa7 	bl	8015150 <tcp_enqueue_flags>
 8010c02:	4603      	mov	r3, r0
 8010c04:	74fb      	strb	r3, [r7, #19]
  if (ret == ERR_OK) {
 8010c06:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8010c0a:	2b00      	cmp	r3, #0
 8010c0c:	d136      	bne.n	8010c7c <tcp_connect+0x204>
    /* SYN segment was enqueued, changed the pcbs state now */
    pcb->state = SYN_SENT;
 8010c0e:	68fb      	ldr	r3, [r7, #12]
 8010c10:	2202      	movs	r2, #2
 8010c12:	751a      	strb	r2, [r3, #20]
    if (old_local_port != 0) {
 8010c14:	8b7b      	ldrh	r3, [r7, #26]
 8010c16:	2b00      	cmp	r3, #0
 8010c18:	d021      	beq.n	8010c5e <tcp_connect+0x1e6>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 8010c1a:	4b20      	ldr	r3, [pc, #128]	; (8010c9c <tcp_connect+0x224>)
 8010c1c:	681b      	ldr	r3, [r3, #0]
 8010c1e:	68fa      	ldr	r2, [r7, #12]
 8010c20:	429a      	cmp	r2, r3
 8010c22:	d105      	bne.n	8010c30 <tcp_connect+0x1b8>
 8010c24:	4b1d      	ldr	r3, [pc, #116]	; (8010c9c <tcp_connect+0x224>)
 8010c26:	681b      	ldr	r3, [r3, #0]
 8010c28:	68db      	ldr	r3, [r3, #12]
 8010c2a:	4a1c      	ldr	r2, [pc, #112]	; (8010c9c <tcp_connect+0x224>)
 8010c2c:	6013      	str	r3, [r2, #0]
 8010c2e:	e013      	b.n	8010c58 <tcp_connect+0x1e0>
 8010c30:	4b1a      	ldr	r3, [pc, #104]	; (8010c9c <tcp_connect+0x224>)
 8010c32:	681b      	ldr	r3, [r3, #0]
 8010c34:	623b      	str	r3, [r7, #32]
 8010c36:	e00c      	b.n	8010c52 <tcp_connect+0x1da>
 8010c38:	6a3b      	ldr	r3, [r7, #32]
 8010c3a:	68db      	ldr	r3, [r3, #12]
 8010c3c:	68fa      	ldr	r2, [r7, #12]
 8010c3e:	429a      	cmp	r2, r3
 8010c40:	d104      	bne.n	8010c4c <tcp_connect+0x1d4>
 8010c42:	68fb      	ldr	r3, [r7, #12]
 8010c44:	68da      	ldr	r2, [r3, #12]
 8010c46:	6a3b      	ldr	r3, [r7, #32]
 8010c48:	60da      	str	r2, [r3, #12]
 8010c4a:	e005      	b.n	8010c58 <tcp_connect+0x1e0>
 8010c4c:	6a3b      	ldr	r3, [r7, #32]
 8010c4e:	68db      	ldr	r3, [r3, #12]
 8010c50:	623b      	str	r3, [r7, #32]
 8010c52:	6a3b      	ldr	r3, [r7, #32]
 8010c54:	2b00      	cmp	r3, #0
 8010c56:	d1ef      	bne.n	8010c38 <tcp_connect+0x1c0>
 8010c58:	68fb      	ldr	r3, [r7, #12]
 8010c5a:	2200      	movs	r2, #0
 8010c5c:	60da      	str	r2, [r3, #12]
    }
    TCP_REG_ACTIVE(pcb);
 8010c5e:	4b10      	ldr	r3, [pc, #64]	; (8010ca0 <tcp_connect+0x228>)
 8010c60:	681a      	ldr	r2, [r3, #0]
 8010c62:	68fb      	ldr	r3, [r7, #12]
 8010c64:	60da      	str	r2, [r3, #12]
 8010c66:	4a0e      	ldr	r2, [pc, #56]	; (8010ca0 <tcp_connect+0x228>)
 8010c68:	68fb      	ldr	r3, [r7, #12]
 8010c6a:	6013      	str	r3, [r2, #0]
 8010c6c:	f005 fad4 	bl	8016218 <tcp_timer_needed>
 8010c70:	4b0c      	ldr	r3, [pc, #48]	; (8010ca4 <tcp_connect+0x22c>)
 8010c72:	2201      	movs	r2, #1
 8010c74:	701a      	strb	r2, [r3, #0]
    MIB2_STATS_INC(mib2.tcpactiveopens);

    tcp_output(pcb);
 8010c76:	68f8      	ldr	r0, [r7, #12]
 8010c78:	f004 fb58 	bl	801532c <tcp_output>
  }
  return ret;
 8010c7c:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 8010c80:	4618      	mov	r0, r3
 8010c82:	3728      	adds	r7, #40	; 0x28
 8010c84:	46bd      	mov	sp, r7
 8010c86:	bd80      	pop	{r7, pc}
 8010c88:	0801d184 	.word	0x0801d184
 8010c8c:	0801d460 	.word	0x0801d460
 8010c90:	0801d1c8 	.word	0x0801d1c8
 8010c94:	0801d47c 	.word	0x0801d47c
 8010c98:	0801d498 	.word	0x0801d498
 8010c9c:	20018394 	.word	0x20018394
 8010ca0:	20018388 	.word	0x20018388
 8010ca4:	20018384 	.word	0x20018384

08010ca8 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8010ca8:	b5b0      	push	{r4, r5, r7, lr}
 8010caa:	b090      	sub	sp, #64	; 0x40
 8010cac:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 8010cae:	2300      	movs	r3, #0
 8010cb0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 8010cb4:	4b94      	ldr	r3, [pc, #592]	; (8010f08 <tcp_slowtmr+0x260>)
 8010cb6:	681b      	ldr	r3, [r3, #0]
 8010cb8:	3301      	adds	r3, #1
 8010cba:	4a93      	ldr	r2, [pc, #588]	; (8010f08 <tcp_slowtmr+0x260>)
 8010cbc:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 8010cbe:	4b93      	ldr	r3, [pc, #588]	; (8010f0c <tcp_slowtmr+0x264>)
 8010cc0:	781b      	ldrb	r3, [r3, #0]
 8010cc2:	3301      	adds	r3, #1
 8010cc4:	b2da      	uxtb	r2, r3
 8010cc6:	4b91      	ldr	r3, [pc, #580]	; (8010f0c <tcp_slowtmr+0x264>)
 8010cc8:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 8010cca:	2300      	movs	r3, #0
 8010ccc:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 8010cce:	4b90      	ldr	r3, [pc, #576]	; (8010f10 <tcp_slowtmr+0x268>)
 8010cd0:	681b      	ldr	r3, [r3, #0]
 8010cd2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 8010cd4:	e29f      	b.n	8011216 <tcp_slowtmr+0x56e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8010cd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010cd8:	7d1b      	ldrb	r3, [r3, #20]
 8010cda:	2b00      	cmp	r3, #0
 8010cdc:	d106      	bne.n	8010cec <tcp_slowtmr+0x44>
 8010cde:	4b8d      	ldr	r3, [pc, #564]	; (8010f14 <tcp_slowtmr+0x26c>)
 8010ce0:	f240 42be 	movw	r2, #1214	; 0x4be
 8010ce4:	498c      	ldr	r1, [pc, #560]	; (8010f18 <tcp_slowtmr+0x270>)
 8010ce6:	488d      	ldr	r0, [pc, #564]	; (8010f1c <tcp_slowtmr+0x274>)
 8010ce8:	f009 f910 	bl	8019f0c <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8010cec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010cee:	7d1b      	ldrb	r3, [r3, #20]
 8010cf0:	2b01      	cmp	r3, #1
 8010cf2:	d106      	bne.n	8010d02 <tcp_slowtmr+0x5a>
 8010cf4:	4b87      	ldr	r3, [pc, #540]	; (8010f14 <tcp_slowtmr+0x26c>)
 8010cf6:	f240 42bf 	movw	r2, #1215	; 0x4bf
 8010cfa:	4989      	ldr	r1, [pc, #548]	; (8010f20 <tcp_slowtmr+0x278>)
 8010cfc:	4887      	ldr	r0, [pc, #540]	; (8010f1c <tcp_slowtmr+0x274>)
 8010cfe:	f009 f905 	bl	8019f0c <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 8010d02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010d04:	7d1b      	ldrb	r3, [r3, #20]
 8010d06:	2b0a      	cmp	r3, #10
 8010d08:	d106      	bne.n	8010d18 <tcp_slowtmr+0x70>
 8010d0a:	4b82      	ldr	r3, [pc, #520]	; (8010f14 <tcp_slowtmr+0x26c>)
 8010d0c:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 8010d10:	4984      	ldr	r1, [pc, #528]	; (8010f24 <tcp_slowtmr+0x27c>)
 8010d12:	4882      	ldr	r0, [pc, #520]	; (8010f1c <tcp_slowtmr+0x274>)
 8010d14:	f009 f8fa 	bl	8019f0c <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8010d18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010d1a:	7f9a      	ldrb	r2, [r3, #30]
 8010d1c:	4b7b      	ldr	r3, [pc, #492]	; (8010f0c <tcp_slowtmr+0x264>)
 8010d1e:	781b      	ldrb	r3, [r3, #0]
 8010d20:	429a      	cmp	r2, r3
 8010d22:	d105      	bne.n	8010d30 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 8010d24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010d26:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8010d28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010d2a:	68db      	ldr	r3, [r3, #12]
 8010d2c:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 8010d2e:	e272      	b.n	8011216 <tcp_slowtmr+0x56e>
    }
    pcb->last_timer = tcp_timer_ctr;
 8010d30:	4b76      	ldr	r3, [pc, #472]	; (8010f0c <tcp_slowtmr+0x264>)
 8010d32:	781a      	ldrb	r2, [r3, #0]
 8010d34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010d36:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 8010d38:	2300      	movs	r3, #0
 8010d3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 8010d3e:	2300      	movs	r3, #0
 8010d40:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8010d44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010d46:	7d1b      	ldrb	r3, [r3, #20]
 8010d48:	2b02      	cmp	r3, #2
 8010d4a:	d10a      	bne.n	8010d62 <tcp_slowtmr+0xba>
 8010d4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010d4e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8010d52:	2b05      	cmp	r3, #5
 8010d54:	d905      	bls.n	8010d62 <tcp_slowtmr+0xba>
      ++pcb_remove;
 8010d56:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010d5a:	3301      	adds	r3, #1
 8010d5c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8010d60:	e11e      	b.n	8010fa0 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 8010d62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010d64:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8010d68:	2b0b      	cmp	r3, #11
 8010d6a:	d905      	bls.n	8010d78 <tcp_slowtmr+0xd0>
      ++pcb_remove;
 8010d6c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010d70:	3301      	adds	r3, #1
 8010d72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8010d76:	e113      	b.n	8010fa0 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 8010d78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010d7a:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8010d7e:	2b00      	cmp	r3, #0
 8010d80:	d075      	beq.n	8010e6e <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 8010d82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010d84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010d86:	2b00      	cmp	r3, #0
 8010d88:	d006      	beq.n	8010d98 <tcp_slowtmr+0xf0>
 8010d8a:	4b62      	ldr	r3, [pc, #392]	; (8010f14 <tcp_slowtmr+0x26c>)
 8010d8c:	f240 42d4 	movw	r2, #1236	; 0x4d4
 8010d90:	4965      	ldr	r1, [pc, #404]	; (8010f28 <tcp_slowtmr+0x280>)
 8010d92:	4862      	ldr	r0, [pc, #392]	; (8010f1c <tcp_slowtmr+0x274>)
 8010d94:	f009 f8ba 	bl	8019f0c <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8010d98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010d9a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010d9c:	2b00      	cmp	r3, #0
 8010d9e:	d106      	bne.n	8010dae <tcp_slowtmr+0x106>
 8010da0:	4b5c      	ldr	r3, [pc, #368]	; (8010f14 <tcp_slowtmr+0x26c>)
 8010da2:	f240 42d5 	movw	r2, #1237	; 0x4d5
 8010da6:	4961      	ldr	r1, [pc, #388]	; (8010f2c <tcp_slowtmr+0x284>)
 8010da8:	485c      	ldr	r0, [pc, #368]	; (8010f1c <tcp_slowtmr+0x274>)
 8010daa:	f009 f8af 	bl	8019f0c <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 8010dae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010db0:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8010db4:	2b0b      	cmp	r3, #11
 8010db6:	d905      	bls.n	8010dc4 <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 8010db8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010dbc:	3301      	adds	r3, #1
 8010dbe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8010dc2:	e0ed      	b.n	8010fa0 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8010dc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010dc6:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8010dca:	3b01      	subs	r3, #1
 8010dcc:	4a58      	ldr	r2, [pc, #352]	; (8010f30 <tcp_slowtmr+0x288>)
 8010dce:	5cd3      	ldrb	r3, [r2, r3]
 8010dd0:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 8010dd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010dd4:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8010dd8:	7c7a      	ldrb	r2, [r7, #17]
 8010dda:	429a      	cmp	r2, r3
 8010ddc:	d907      	bls.n	8010dee <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 8010dde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010de0:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8010de4:	3301      	adds	r3, #1
 8010de6:	b2da      	uxtb	r2, r3
 8010de8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010dea:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 8010dee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010df0:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8010df4:	7c7a      	ldrb	r2, [r7, #17]
 8010df6:	429a      	cmp	r2, r3
 8010df8:	f200 80d2 	bhi.w	8010fa0 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 8010dfc:	2301      	movs	r3, #1
 8010dfe:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 8010e00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e02:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8010e06:	2b00      	cmp	r3, #0
 8010e08:	d108      	bne.n	8010e1c <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8010e0a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010e0c:	f005 f936 	bl	801607c <tcp_zero_window_probe>
 8010e10:	4603      	mov	r3, r0
 8010e12:	2b00      	cmp	r3, #0
 8010e14:	d014      	beq.n	8010e40 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 8010e16:	2300      	movs	r3, #0
 8010e18:	623b      	str	r3, [r7, #32]
 8010e1a:	e011      	b.n	8010e40 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8010e1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e1e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8010e22:	4619      	mov	r1, r3
 8010e24:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010e26:	f003 fffb 	bl	8014e20 <tcp_split_unsent_seg>
 8010e2a:	4603      	mov	r3, r0
 8010e2c:	2b00      	cmp	r3, #0
 8010e2e:	d107      	bne.n	8010e40 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 8010e30:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010e32:	f004 fa7b 	bl	801532c <tcp_output>
 8010e36:	4603      	mov	r3, r0
 8010e38:	2b00      	cmp	r3, #0
 8010e3a:	d101      	bne.n	8010e40 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 8010e3c:	2300      	movs	r3, #0
 8010e3e:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 8010e40:	6a3b      	ldr	r3, [r7, #32]
 8010e42:	2b00      	cmp	r3, #0
 8010e44:	f000 80ac 	beq.w	8010fa0 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 8010e48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e4a:	2200      	movs	r2, #0
 8010e4c:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8010e50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e52:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8010e56:	2b06      	cmp	r3, #6
 8010e58:	f200 80a2 	bhi.w	8010fa0 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 8010e5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e5e:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8010e62:	3301      	adds	r3, #1
 8010e64:	b2da      	uxtb	r2, r3
 8010e66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e68:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 8010e6c:	e098      	b.n	8010fa0 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8010e6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e70:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8010e74:	2b00      	cmp	r3, #0
 8010e76:	db0f      	blt.n	8010e98 <tcp_slowtmr+0x1f0>
 8010e78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e7a:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8010e7e:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8010e82:	4293      	cmp	r3, r2
 8010e84:	d008      	beq.n	8010e98 <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 8010e86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e88:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8010e8c:	b29b      	uxth	r3, r3
 8010e8e:	3301      	adds	r3, #1
 8010e90:	b29b      	uxth	r3, r3
 8010e92:	b21a      	sxth	r2, r3
 8010e94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e96:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 8010e98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e9a:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 8010e9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010ea0:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8010ea4:	429a      	cmp	r2, r3
 8010ea6:	db7b      	blt.n	8010fa0 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8010ea8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010eaa:	f004 fd31 	bl	8015910 <tcp_rexmit_rto_prepare>
 8010eae:	4603      	mov	r3, r0
 8010eb0:	2b00      	cmp	r3, #0
 8010eb2:	d007      	beq.n	8010ec4 <tcp_slowtmr+0x21c>
 8010eb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010eb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010eb8:	2b00      	cmp	r3, #0
 8010eba:	d171      	bne.n	8010fa0 <tcp_slowtmr+0x2f8>
 8010ebc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010ebe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010ec0:	2b00      	cmp	r3, #0
 8010ec2:	d06d      	beq.n	8010fa0 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 8010ec4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010ec6:	7d1b      	ldrb	r3, [r3, #20]
 8010ec8:	2b02      	cmp	r3, #2
 8010eca:	d03a      	beq.n	8010f42 <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8010ecc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010ece:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8010ed2:	2b0c      	cmp	r3, #12
 8010ed4:	bf28      	it	cs
 8010ed6:	230c      	movcs	r3, #12
 8010ed8:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8010eda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010edc:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8010ee0:	10db      	asrs	r3, r3, #3
 8010ee2:	b21b      	sxth	r3, r3
 8010ee4:	461a      	mov	r2, r3
 8010ee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010ee8:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8010eec:	4413      	add	r3, r2
 8010eee:	7efa      	ldrb	r2, [r7, #27]
 8010ef0:	4910      	ldr	r1, [pc, #64]	; (8010f34 <tcp_slowtmr+0x28c>)
 8010ef2:	5c8a      	ldrb	r2, [r1, r2]
 8010ef4:	4093      	lsls	r3, r2
 8010ef6:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8010ef8:	697b      	ldr	r3, [r7, #20]
 8010efa:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 8010efe:	4293      	cmp	r3, r2
 8010f00:	dc1a      	bgt.n	8010f38 <tcp_slowtmr+0x290>
 8010f02:	697b      	ldr	r3, [r7, #20]
 8010f04:	b21a      	sxth	r2, r3
 8010f06:	e019      	b.n	8010f3c <tcp_slowtmr+0x294>
 8010f08:	2001838c 	.word	0x2001838c
 8010f0c:	20000292 	.word	0x20000292
 8010f10:	20018388 	.word	0x20018388
 8010f14:	0801d184 	.word	0x0801d184
 8010f18:	0801d4c8 	.word	0x0801d4c8
 8010f1c:	0801d1c8 	.word	0x0801d1c8
 8010f20:	0801d4f4 	.word	0x0801d4f4
 8010f24:	0801d520 	.word	0x0801d520
 8010f28:	0801d550 	.word	0x0801d550
 8010f2c:	0801d584 	.word	0x0801d584
 8010f30:	0801f2e0 	.word	0x0801f2e0
 8010f34:	0801f2d0 	.word	0x0801f2d0
 8010f38:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8010f3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f3e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 8010f42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f44:	2200      	movs	r2, #0
 8010f46:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8010f48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f4a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8010f4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f50:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8010f54:	4293      	cmp	r3, r2
 8010f56:	bf28      	it	cs
 8010f58:	4613      	movcs	r3, r2
 8010f5a:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8010f5c:	8a7b      	ldrh	r3, [r7, #18]
 8010f5e:	085b      	lsrs	r3, r3, #1
 8010f60:	b29a      	uxth	r2, r3
 8010f62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f64:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8010f68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f6a:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8010f6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f70:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010f72:	005b      	lsls	r3, r3, #1
 8010f74:	b29b      	uxth	r3, r3
 8010f76:	429a      	cmp	r2, r3
 8010f78:	d206      	bcs.n	8010f88 <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8010f7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f7c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010f7e:	005b      	lsls	r3, r3, #1
 8010f80:	b29a      	uxth	r2, r3
 8010f82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f84:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 8010f88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f8a:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8010f8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f8e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 8010f92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f94:	2200      	movs	r2, #0
 8010f96:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 8010f9a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010f9c:	f004 fd28 	bl	80159f0 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 8010fa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010fa2:	7d1b      	ldrb	r3, [r3, #20]
 8010fa4:	2b06      	cmp	r3, #6
 8010fa6:	d111      	bne.n	8010fcc <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 8010fa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010faa:	8b5b      	ldrh	r3, [r3, #26]
 8010fac:	f003 0310 	and.w	r3, r3, #16
 8010fb0:	2b00      	cmp	r3, #0
 8010fb2:	d00b      	beq.n	8010fcc <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8010fb4:	4b9d      	ldr	r3, [pc, #628]	; (801122c <tcp_slowtmr+0x584>)
 8010fb6:	681a      	ldr	r2, [r3, #0]
 8010fb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010fba:	6a1b      	ldr	r3, [r3, #32]
 8010fbc:	1ad3      	subs	r3, r2, r3
 8010fbe:	2b28      	cmp	r3, #40	; 0x28
 8010fc0:	d904      	bls.n	8010fcc <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 8010fc2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010fc6:	3301      	adds	r3, #1
 8010fc8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8010fcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010fce:	7a5b      	ldrb	r3, [r3, #9]
 8010fd0:	f003 0308 	and.w	r3, r3, #8
 8010fd4:	2b00      	cmp	r3, #0
 8010fd6:	d04c      	beq.n	8011072 <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 8010fd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010fda:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8010fdc:	2b04      	cmp	r3, #4
 8010fde:	d003      	beq.n	8010fe8 <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 8010fe0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010fe2:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8010fe4:	2b07      	cmp	r3, #7
 8010fe6:	d144      	bne.n	8011072 <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8010fe8:	4b90      	ldr	r3, [pc, #576]	; (801122c <tcp_slowtmr+0x584>)
 8010fea:	681a      	ldr	r2, [r3, #0]
 8010fec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010fee:	6a1b      	ldr	r3, [r3, #32]
 8010ff0:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8010ff2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010ff4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8010ff8:	f503 2324 	add.w	r3, r3, #671744	; 0xa4000
 8010ffc:	f603 43b8 	addw	r3, r3, #3256	; 0xcb8
 8011000:	498b      	ldr	r1, [pc, #556]	; (8011230 <tcp_slowtmr+0x588>)
 8011002:	fba1 1303 	umull	r1, r3, r1, r3
 8011006:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011008:	429a      	cmp	r2, r3
 801100a:	d90a      	bls.n	8011022 <tcp_slowtmr+0x37a>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 801100c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011010:	3301      	adds	r3, #1
 8011012:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 8011016:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801101a:	3301      	adds	r3, #1
 801101c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8011020:	e027      	b.n	8011072 <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011022:	4b82      	ldr	r3, [pc, #520]	; (801122c <tcp_slowtmr+0x584>)
 8011024:	681a      	ldr	r2, [r3, #0]
 8011026:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011028:	6a1b      	ldr	r3, [r3, #32]
 801102a:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 801102c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801102e:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8011032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011034:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8011038:	4618      	mov	r0, r3
 801103a:	4b7e      	ldr	r3, [pc, #504]	; (8011234 <tcp_slowtmr+0x58c>)
 801103c:	fb03 f300 	mul.w	r3, r3, r0
 8011040:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 8011042:	497b      	ldr	r1, [pc, #492]	; (8011230 <tcp_slowtmr+0x588>)
 8011044:	fba1 1303 	umull	r1, r3, r1, r3
 8011048:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 801104a:	429a      	cmp	r2, r3
 801104c:	d911      	bls.n	8011072 <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 801104e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011050:	f004 ffd4 	bl	8015ffc <tcp_keepalive>
 8011054:	4603      	mov	r3, r0
 8011056:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 801105a:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 801105e:	2b00      	cmp	r3, #0
 8011060:	d107      	bne.n	8011072 <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 8011062:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011064:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8011068:	3301      	adds	r3, #1
 801106a:	b2da      	uxtb	r2, r3
 801106c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801106e:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 8011072:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011074:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011076:	2b00      	cmp	r3, #0
 8011078:	d011      	beq.n	801109e <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 801107a:	4b6c      	ldr	r3, [pc, #432]	; (801122c <tcp_slowtmr+0x584>)
 801107c:	681a      	ldr	r2, [r3, #0]
 801107e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011080:	6a1b      	ldr	r3, [r3, #32]
 8011082:	1ad2      	subs	r2, r2, r3
 8011084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011086:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 801108a:	4619      	mov	r1, r3
 801108c:	460b      	mov	r3, r1
 801108e:	005b      	lsls	r3, r3, #1
 8011090:	440b      	add	r3, r1
 8011092:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8011094:	429a      	cmp	r2, r3
 8011096:	d302      	bcc.n	801109e <tcp_slowtmr+0x3f6>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 8011098:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801109a:	f000 fe8d 	bl	8011db8 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 801109e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80110a0:	7d1b      	ldrb	r3, [r3, #20]
 80110a2:	2b03      	cmp	r3, #3
 80110a4:	d10b      	bne.n	80110be <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80110a6:	4b61      	ldr	r3, [pc, #388]	; (801122c <tcp_slowtmr+0x584>)
 80110a8:	681a      	ldr	r2, [r3, #0]
 80110aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80110ac:	6a1b      	ldr	r3, [r3, #32]
 80110ae:	1ad3      	subs	r3, r2, r3
 80110b0:	2b28      	cmp	r3, #40	; 0x28
 80110b2:	d904      	bls.n	80110be <tcp_slowtmr+0x416>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 80110b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80110b8:	3301      	adds	r3, #1
 80110ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 80110be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80110c0:	7d1b      	ldrb	r3, [r3, #20]
 80110c2:	2b09      	cmp	r3, #9
 80110c4:	d10b      	bne.n	80110de <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 80110c6:	4b59      	ldr	r3, [pc, #356]	; (801122c <tcp_slowtmr+0x584>)
 80110c8:	681a      	ldr	r2, [r3, #0]
 80110ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80110cc:	6a1b      	ldr	r3, [r3, #32]
 80110ce:	1ad3      	subs	r3, r2, r3
 80110d0:	2bf0      	cmp	r3, #240	; 0xf0
 80110d2:	d904      	bls.n	80110de <tcp_slowtmr+0x436>
        ++pcb_remove;
 80110d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80110d8:	3301      	adds	r3, #1
 80110da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 80110de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80110e2:	2b00      	cmp	r3, #0
 80110e4:	d060      	beq.n	80111a8 <tcp_slowtmr+0x500>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 80110e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80110e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80110ec:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 80110ee:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80110f0:	f000 fcae 	bl	8011a50 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 80110f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80110f6:	2b00      	cmp	r3, #0
 80110f8:	d010      	beq.n	801111c <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 80110fa:	4b4f      	ldr	r3, [pc, #316]	; (8011238 <tcp_slowtmr+0x590>)
 80110fc:	681b      	ldr	r3, [r3, #0]
 80110fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011100:	429a      	cmp	r2, r3
 8011102:	d106      	bne.n	8011112 <tcp_slowtmr+0x46a>
 8011104:	4b4d      	ldr	r3, [pc, #308]	; (801123c <tcp_slowtmr+0x594>)
 8011106:	f240 526d 	movw	r2, #1389	; 0x56d
 801110a:	494d      	ldr	r1, [pc, #308]	; (8011240 <tcp_slowtmr+0x598>)
 801110c:	484d      	ldr	r0, [pc, #308]	; (8011244 <tcp_slowtmr+0x59c>)
 801110e:	f008 fefd 	bl	8019f0c <iprintf>
        prev->next = pcb->next;
 8011112:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011114:	68da      	ldr	r2, [r3, #12]
 8011116:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011118:	60da      	str	r2, [r3, #12]
 801111a:	e00f      	b.n	801113c <tcp_slowtmr+0x494>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 801111c:	4b46      	ldr	r3, [pc, #280]	; (8011238 <tcp_slowtmr+0x590>)
 801111e:	681b      	ldr	r3, [r3, #0]
 8011120:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011122:	429a      	cmp	r2, r3
 8011124:	d006      	beq.n	8011134 <tcp_slowtmr+0x48c>
 8011126:	4b45      	ldr	r3, [pc, #276]	; (801123c <tcp_slowtmr+0x594>)
 8011128:	f240 5271 	movw	r2, #1393	; 0x571
 801112c:	4946      	ldr	r1, [pc, #280]	; (8011248 <tcp_slowtmr+0x5a0>)
 801112e:	4845      	ldr	r0, [pc, #276]	; (8011244 <tcp_slowtmr+0x59c>)
 8011130:	f008 feec 	bl	8019f0c <iprintf>
        tcp_active_pcbs = pcb->next;
 8011134:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011136:	68db      	ldr	r3, [r3, #12]
 8011138:	4a3f      	ldr	r2, [pc, #252]	; (8011238 <tcp_slowtmr+0x590>)
 801113a:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 801113c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011140:	2b00      	cmp	r3, #0
 8011142:	d013      	beq.n	801116c <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8011144:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011146:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8011148:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801114a:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 801114c:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 801114e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011150:	3304      	adds	r3, #4
 8011152:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011154:	8ad2      	ldrh	r2, [r2, #22]
 8011156:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011158:	8b09      	ldrh	r1, [r1, #24]
 801115a:	9102      	str	r1, [sp, #8]
 801115c:	9201      	str	r2, [sp, #4]
 801115e:	9300      	str	r3, [sp, #0]
 8011160:	462b      	mov	r3, r5
 8011162:	4622      	mov	r2, r4
 8011164:	4601      	mov	r1, r0
 8011166:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011168:	f004 fe94 	bl	8015e94 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 801116c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801116e:	691b      	ldr	r3, [r3, #16]
 8011170:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8011172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011174:	7d1b      	ldrb	r3, [r3, #20]
 8011176:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8011178:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801117a:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 801117c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801117e:	68db      	ldr	r3, [r3, #12]
 8011180:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8011182:	6838      	ldr	r0, [r7, #0]
 8011184:	f7ff f892 	bl	80102ac <tcp_free>

      tcp_active_pcbs_changed = 0;
 8011188:	4b30      	ldr	r3, [pc, #192]	; (801124c <tcp_slowtmr+0x5a4>)
 801118a:	2200      	movs	r2, #0
 801118c:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 801118e:	68fb      	ldr	r3, [r7, #12]
 8011190:	2b00      	cmp	r3, #0
 8011192:	d004      	beq.n	801119e <tcp_slowtmr+0x4f6>
 8011194:	68fb      	ldr	r3, [r7, #12]
 8011196:	f06f 010c 	mvn.w	r1, #12
 801119a:	68b8      	ldr	r0, [r7, #8]
 801119c:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 801119e:	4b2b      	ldr	r3, [pc, #172]	; (801124c <tcp_slowtmr+0x5a4>)
 80111a0:	781b      	ldrb	r3, [r3, #0]
 80111a2:	2b00      	cmp	r3, #0
 80111a4:	d037      	beq.n	8011216 <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 80111a6:	e590      	b.n	8010cca <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 80111a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80111aa:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 80111ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80111ae:	68db      	ldr	r3, [r3, #12]
 80111b0:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 80111b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80111b4:	7f1b      	ldrb	r3, [r3, #28]
 80111b6:	3301      	adds	r3, #1
 80111b8:	b2da      	uxtb	r2, r3
 80111ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80111bc:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 80111be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80111c0:	7f1a      	ldrb	r2, [r3, #28]
 80111c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80111c4:	7f5b      	ldrb	r3, [r3, #29]
 80111c6:	429a      	cmp	r2, r3
 80111c8:	d325      	bcc.n	8011216 <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 80111ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80111cc:	2200      	movs	r2, #0
 80111ce:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 80111d0:	4b1e      	ldr	r3, [pc, #120]	; (801124c <tcp_slowtmr+0x5a4>)
 80111d2:	2200      	movs	r2, #0
 80111d4:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 80111d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80111d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80111dc:	2b00      	cmp	r3, #0
 80111de:	d00b      	beq.n	80111f8 <tcp_slowtmr+0x550>
 80111e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80111e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80111e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80111e8:	6912      	ldr	r2, [r2, #16]
 80111ea:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80111ec:	4610      	mov	r0, r2
 80111ee:	4798      	blx	r3
 80111f0:	4603      	mov	r3, r0
 80111f2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80111f6:	e002      	b.n	80111fe <tcp_slowtmr+0x556>
 80111f8:	2300      	movs	r3, #0
 80111fa:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 80111fe:	4b13      	ldr	r3, [pc, #76]	; (801124c <tcp_slowtmr+0x5a4>)
 8011200:	781b      	ldrb	r3, [r3, #0]
 8011202:	2b00      	cmp	r3, #0
 8011204:	d000      	beq.n	8011208 <tcp_slowtmr+0x560>
          goto tcp_slowtmr_start;
 8011206:	e560      	b.n	8010cca <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8011208:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 801120c:	2b00      	cmp	r3, #0
 801120e:	d102      	bne.n	8011216 <tcp_slowtmr+0x56e>
          tcp_output(prev);
 8011210:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011212:	f004 f88b 	bl	801532c <tcp_output>
  while (pcb != NULL) {
 8011216:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011218:	2b00      	cmp	r3, #0
 801121a:	f47f ad5c 	bne.w	8010cd6 <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 801121e:	2300      	movs	r3, #0
 8011220:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 8011222:	4b0b      	ldr	r3, [pc, #44]	; (8011250 <tcp_slowtmr+0x5a8>)
 8011224:	681b      	ldr	r3, [r3, #0]
 8011226:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8011228:	e067      	b.n	80112fa <tcp_slowtmr+0x652>
 801122a:	bf00      	nop
 801122c:	2001838c 	.word	0x2001838c
 8011230:	10624dd3 	.word	0x10624dd3
 8011234:	000124f8 	.word	0x000124f8
 8011238:	20018388 	.word	0x20018388
 801123c:	0801d184 	.word	0x0801d184
 8011240:	0801d5bc 	.word	0x0801d5bc
 8011244:	0801d1c8 	.word	0x0801d1c8
 8011248:	0801d5e8 	.word	0x0801d5e8
 801124c:	20018384 	.word	0x20018384
 8011250:	20018398 	.word	0x20018398
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8011254:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011256:	7d1b      	ldrb	r3, [r3, #20]
 8011258:	2b0a      	cmp	r3, #10
 801125a:	d006      	beq.n	801126a <tcp_slowtmr+0x5c2>
 801125c:	4b2b      	ldr	r3, [pc, #172]	; (801130c <tcp_slowtmr+0x664>)
 801125e:	f240 52a1 	movw	r2, #1441	; 0x5a1
 8011262:	492b      	ldr	r1, [pc, #172]	; (8011310 <tcp_slowtmr+0x668>)
 8011264:	482b      	ldr	r0, [pc, #172]	; (8011314 <tcp_slowtmr+0x66c>)
 8011266:	f008 fe51 	bl	8019f0c <iprintf>
    pcb_remove = 0;
 801126a:	2300      	movs	r3, #0
 801126c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8011270:	4b29      	ldr	r3, [pc, #164]	; (8011318 <tcp_slowtmr+0x670>)
 8011272:	681a      	ldr	r2, [r3, #0]
 8011274:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011276:	6a1b      	ldr	r3, [r3, #32]
 8011278:	1ad3      	subs	r3, r2, r3
 801127a:	2bf0      	cmp	r3, #240	; 0xf0
 801127c:	d904      	bls.n	8011288 <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 801127e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011282:	3301      	adds	r3, #1
 8011284:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8011288:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801128c:	2b00      	cmp	r3, #0
 801128e:	d02f      	beq.n	80112f0 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8011290:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011292:	f000 fbdd 	bl	8011a50 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8011296:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011298:	2b00      	cmp	r3, #0
 801129a:	d010      	beq.n	80112be <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 801129c:	4b1f      	ldr	r3, [pc, #124]	; (801131c <tcp_slowtmr+0x674>)
 801129e:	681b      	ldr	r3, [r3, #0]
 80112a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80112a2:	429a      	cmp	r2, r3
 80112a4:	d106      	bne.n	80112b4 <tcp_slowtmr+0x60c>
 80112a6:	4b19      	ldr	r3, [pc, #100]	; (801130c <tcp_slowtmr+0x664>)
 80112a8:	f240 52af 	movw	r2, #1455	; 0x5af
 80112ac:	491c      	ldr	r1, [pc, #112]	; (8011320 <tcp_slowtmr+0x678>)
 80112ae:	4819      	ldr	r0, [pc, #100]	; (8011314 <tcp_slowtmr+0x66c>)
 80112b0:	f008 fe2c 	bl	8019f0c <iprintf>
        prev->next = pcb->next;
 80112b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112b6:	68da      	ldr	r2, [r3, #12]
 80112b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80112ba:	60da      	str	r2, [r3, #12]
 80112bc:	e00f      	b.n	80112de <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 80112be:	4b17      	ldr	r3, [pc, #92]	; (801131c <tcp_slowtmr+0x674>)
 80112c0:	681b      	ldr	r3, [r3, #0]
 80112c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80112c4:	429a      	cmp	r2, r3
 80112c6:	d006      	beq.n	80112d6 <tcp_slowtmr+0x62e>
 80112c8:	4b10      	ldr	r3, [pc, #64]	; (801130c <tcp_slowtmr+0x664>)
 80112ca:	f240 52b3 	movw	r2, #1459	; 0x5b3
 80112ce:	4915      	ldr	r1, [pc, #84]	; (8011324 <tcp_slowtmr+0x67c>)
 80112d0:	4810      	ldr	r0, [pc, #64]	; (8011314 <tcp_slowtmr+0x66c>)
 80112d2:	f008 fe1b 	bl	8019f0c <iprintf>
        tcp_tw_pcbs = pcb->next;
 80112d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112d8:	68db      	ldr	r3, [r3, #12]
 80112da:	4a10      	ldr	r2, [pc, #64]	; (801131c <tcp_slowtmr+0x674>)
 80112dc:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 80112de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112e0:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 80112e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112e4:	68db      	ldr	r3, [r3, #12]
 80112e6:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 80112e8:	69f8      	ldr	r0, [r7, #28]
 80112ea:	f7fe ffdf 	bl	80102ac <tcp_free>
 80112ee:	e004      	b.n	80112fa <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 80112f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112f2:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 80112f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112f6:	68db      	ldr	r3, [r3, #12]
 80112f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 80112fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112fc:	2b00      	cmp	r3, #0
 80112fe:	d1a9      	bne.n	8011254 <tcp_slowtmr+0x5ac>
    }
  }
}
 8011300:	bf00      	nop
 8011302:	bf00      	nop
 8011304:	3730      	adds	r7, #48	; 0x30
 8011306:	46bd      	mov	sp, r7
 8011308:	bdb0      	pop	{r4, r5, r7, pc}
 801130a:	bf00      	nop
 801130c:	0801d184 	.word	0x0801d184
 8011310:	0801d614 	.word	0x0801d614
 8011314:	0801d1c8 	.word	0x0801d1c8
 8011318:	2001838c 	.word	0x2001838c
 801131c:	20018398 	.word	0x20018398
 8011320:	0801d644 	.word	0x0801d644
 8011324:	0801d66c 	.word	0x0801d66c

08011328 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8011328:	b580      	push	{r7, lr}
 801132a:	b082      	sub	sp, #8
 801132c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 801132e:	4b2d      	ldr	r3, [pc, #180]	; (80113e4 <tcp_fasttmr+0xbc>)
 8011330:	781b      	ldrb	r3, [r3, #0]
 8011332:	3301      	adds	r3, #1
 8011334:	b2da      	uxtb	r2, r3
 8011336:	4b2b      	ldr	r3, [pc, #172]	; (80113e4 <tcp_fasttmr+0xbc>)
 8011338:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 801133a:	4b2b      	ldr	r3, [pc, #172]	; (80113e8 <tcp_fasttmr+0xc0>)
 801133c:	681b      	ldr	r3, [r3, #0]
 801133e:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8011340:	e048      	b.n	80113d4 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8011342:	687b      	ldr	r3, [r7, #4]
 8011344:	7f9a      	ldrb	r2, [r3, #30]
 8011346:	4b27      	ldr	r3, [pc, #156]	; (80113e4 <tcp_fasttmr+0xbc>)
 8011348:	781b      	ldrb	r3, [r3, #0]
 801134a:	429a      	cmp	r2, r3
 801134c:	d03f      	beq.n	80113ce <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 801134e:	4b25      	ldr	r3, [pc, #148]	; (80113e4 <tcp_fasttmr+0xbc>)
 8011350:	781a      	ldrb	r2, [r3, #0]
 8011352:	687b      	ldr	r3, [r7, #4]
 8011354:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8011356:	687b      	ldr	r3, [r7, #4]
 8011358:	8b5b      	ldrh	r3, [r3, #26]
 801135a:	f003 0301 	and.w	r3, r3, #1
 801135e:	2b00      	cmp	r3, #0
 8011360:	d010      	beq.n	8011384 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8011362:	687b      	ldr	r3, [r7, #4]
 8011364:	8b5b      	ldrh	r3, [r3, #26]
 8011366:	f043 0302 	orr.w	r3, r3, #2
 801136a:	b29a      	uxth	r2, r3
 801136c:	687b      	ldr	r3, [r7, #4]
 801136e:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8011370:	6878      	ldr	r0, [r7, #4]
 8011372:	f003 ffdb 	bl	801532c <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011376:	687b      	ldr	r3, [r7, #4]
 8011378:	8b5b      	ldrh	r3, [r3, #26]
 801137a:	f023 0303 	bic.w	r3, r3, #3
 801137e:	b29a      	uxth	r2, r3
 8011380:	687b      	ldr	r3, [r7, #4]
 8011382:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8011384:	687b      	ldr	r3, [r7, #4]
 8011386:	8b5b      	ldrh	r3, [r3, #26]
 8011388:	f003 0308 	and.w	r3, r3, #8
 801138c:	2b00      	cmp	r3, #0
 801138e:	d009      	beq.n	80113a4 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8011390:	687b      	ldr	r3, [r7, #4]
 8011392:	8b5b      	ldrh	r3, [r3, #26]
 8011394:	f023 0308 	bic.w	r3, r3, #8
 8011398:	b29a      	uxth	r2, r3
 801139a:	687b      	ldr	r3, [r7, #4]
 801139c:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 801139e:	6878      	ldr	r0, [r7, #4]
 80113a0:	f7ff f918 	bl	80105d4 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 80113a4:	687b      	ldr	r3, [r7, #4]
 80113a6:	68db      	ldr	r3, [r3, #12]
 80113a8:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 80113aa:	687b      	ldr	r3, [r7, #4]
 80113ac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80113ae:	2b00      	cmp	r3, #0
 80113b0:	d00a      	beq.n	80113c8 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 80113b2:	4b0e      	ldr	r3, [pc, #56]	; (80113ec <tcp_fasttmr+0xc4>)
 80113b4:	2200      	movs	r2, #0
 80113b6:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 80113b8:	6878      	ldr	r0, [r7, #4]
 80113ba:	f000 f819 	bl	80113f0 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 80113be:	4b0b      	ldr	r3, [pc, #44]	; (80113ec <tcp_fasttmr+0xc4>)
 80113c0:	781b      	ldrb	r3, [r3, #0]
 80113c2:	2b00      	cmp	r3, #0
 80113c4:	d000      	beq.n	80113c8 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 80113c6:	e7b8      	b.n	801133a <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 80113c8:	683b      	ldr	r3, [r7, #0]
 80113ca:	607b      	str	r3, [r7, #4]
 80113cc:	e002      	b.n	80113d4 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 80113ce:	687b      	ldr	r3, [r7, #4]
 80113d0:	68db      	ldr	r3, [r3, #12]
 80113d2:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80113d4:	687b      	ldr	r3, [r7, #4]
 80113d6:	2b00      	cmp	r3, #0
 80113d8:	d1b3      	bne.n	8011342 <tcp_fasttmr+0x1a>
    }
  }
}
 80113da:	bf00      	nop
 80113dc:	bf00      	nop
 80113de:	3708      	adds	r7, #8
 80113e0:	46bd      	mov	sp, r7
 80113e2:	bd80      	pop	{r7, pc}
 80113e4:	20000292 	.word	0x20000292
 80113e8:	20018388 	.word	0x20018388
 80113ec:	20018384 	.word	0x20018384

080113f0 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 80113f0:	b590      	push	{r4, r7, lr}
 80113f2:	b085      	sub	sp, #20
 80113f4:	af00      	add	r7, sp, #0
 80113f6:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 80113f8:	687b      	ldr	r3, [r7, #4]
 80113fa:	2b00      	cmp	r3, #0
 80113fc:	d109      	bne.n	8011412 <tcp_process_refused_data+0x22>
 80113fe:	4b38      	ldr	r3, [pc, #224]	; (80114e0 <tcp_process_refused_data+0xf0>)
 8011400:	f240 6209 	movw	r2, #1545	; 0x609
 8011404:	4937      	ldr	r1, [pc, #220]	; (80114e4 <tcp_process_refused_data+0xf4>)
 8011406:	4838      	ldr	r0, [pc, #224]	; (80114e8 <tcp_process_refused_data+0xf8>)
 8011408:	f008 fd80 	bl	8019f0c <iprintf>
 801140c:	f06f 030f 	mvn.w	r3, #15
 8011410:	e061      	b.n	80114d6 <tcp_process_refused_data+0xe6>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011416:	7b5b      	ldrb	r3, [r3, #13]
 8011418:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801141e:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8011420:	687b      	ldr	r3, [r7, #4]
 8011422:	2200      	movs	r2, #0
 8011424:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8011426:	687b      	ldr	r3, [r7, #4]
 8011428:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801142c:	2b00      	cmp	r3, #0
 801142e:	d00b      	beq.n	8011448 <tcp_process_refused_data+0x58>
 8011430:	687b      	ldr	r3, [r7, #4]
 8011432:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8011436:	687b      	ldr	r3, [r7, #4]
 8011438:	6918      	ldr	r0, [r3, #16]
 801143a:	2300      	movs	r3, #0
 801143c:	68ba      	ldr	r2, [r7, #8]
 801143e:	6879      	ldr	r1, [r7, #4]
 8011440:	47a0      	blx	r4
 8011442:	4603      	mov	r3, r0
 8011444:	73fb      	strb	r3, [r7, #15]
 8011446:	e007      	b.n	8011458 <tcp_process_refused_data+0x68>
 8011448:	2300      	movs	r3, #0
 801144a:	68ba      	ldr	r2, [r7, #8]
 801144c:	6879      	ldr	r1, [r7, #4]
 801144e:	2000      	movs	r0, #0
 8011450:	f000 f8a6 	bl	80115a0 <tcp_recv_null>
 8011454:	4603      	mov	r3, r0
 8011456:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8011458:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801145c:	2b00      	cmp	r3, #0
 801145e:	d12b      	bne.n	80114b8 <tcp_process_refused_data+0xc8>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8011460:	7bbb      	ldrb	r3, [r7, #14]
 8011462:	f003 0320 	and.w	r3, r3, #32
 8011466:	2b00      	cmp	r3, #0
 8011468:	d034      	beq.n	80114d4 <tcp_process_refused_data+0xe4>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801146a:	687b      	ldr	r3, [r7, #4]
 801146c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801146e:	f241 0268 	movw	r2, #4200	; 0x1068
 8011472:	4293      	cmp	r3, r2
 8011474:	d005      	beq.n	8011482 <tcp_process_refused_data+0x92>
          pcb->rcv_wnd++;
 8011476:	687b      	ldr	r3, [r7, #4]
 8011478:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801147a:	3301      	adds	r3, #1
 801147c:	b29a      	uxth	r2, r3
 801147e:	687b      	ldr	r3, [r7, #4]
 8011480:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8011482:	687b      	ldr	r3, [r7, #4]
 8011484:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8011488:	2b00      	cmp	r3, #0
 801148a:	d00b      	beq.n	80114a4 <tcp_process_refused_data+0xb4>
 801148c:	687b      	ldr	r3, [r7, #4]
 801148e:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8011492:	687b      	ldr	r3, [r7, #4]
 8011494:	6918      	ldr	r0, [r3, #16]
 8011496:	2300      	movs	r3, #0
 8011498:	2200      	movs	r2, #0
 801149a:	6879      	ldr	r1, [r7, #4]
 801149c:	47a0      	blx	r4
 801149e:	4603      	mov	r3, r0
 80114a0:	73fb      	strb	r3, [r7, #15]
 80114a2:	e001      	b.n	80114a8 <tcp_process_refused_data+0xb8>
 80114a4:	2300      	movs	r3, #0
 80114a6:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 80114a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80114ac:	f113 0f0d 	cmn.w	r3, #13
 80114b0:	d110      	bne.n	80114d4 <tcp_process_refused_data+0xe4>
          return ERR_ABRT;
 80114b2:	f06f 030c 	mvn.w	r3, #12
 80114b6:	e00e      	b.n	80114d6 <tcp_process_refused_data+0xe6>
        }
      }
    } else if (err == ERR_ABRT) {
 80114b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80114bc:	f113 0f0d 	cmn.w	r3, #13
 80114c0:	d102      	bne.n	80114c8 <tcp_process_refused_data+0xd8>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 80114c2:	f06f 030c 	mvn.w	r3, #12
 80114c6:	e006      	b.n	80114d6 <tcp_process_refused_data+0xe6>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 80114c8:	687b      	ldr	r3, [r7, #4]
 80114ca:	68ba      	ldr	r2, [r7, #8]
 80114cc:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 80114ce:	f06f 0304 	mvn.w	r3, #4
 80114d2:	e000      	b.n	80114d6 <tcp_process_refused_data+0xe6>
    }
  }
  return ERR_OK;
 80114d4:	2300      	movs	r3, #0
}
 80114d6:	4618      	mov	r0, r3
 80114d8:	3714      	adds	r7, #20
 80114da:	46bd      	mov	sp, r7
 80114dc:	bd90      	pop	{r4, r7, pc}
 80114de:	bf00      	nop
 80114e0:	0801d184 	.word	0x0801d184
 80114e4:	0801d694 	.word	0x0801d694
 80114e8:	0801d1c8 	.word	0x0801d1c8

080114ec <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 80114ec:	b580      	push	{r7, lr}
 80114ee:	b084      	sub	sp, #16
 80114f0:	af00      	add	r7, sp, #0
 80114f2:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 80114f4:	e007      	b.n	8011506 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 80114f6:	687b      	ldr	r3, [r7, #4]
 80114f8:	681b      	ldr	r3, [r3, #0]
 80114fa:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 80114fc:	6878      	ldr	r0, [r7, #4]
 80114fe:	f000 f80a 	bl	8011516 <tcp_seg_free>
    seg = next;
 8011502:	68fb      	ldr	r3, [r7, #12]
 8011504:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8011506:	687b      	ldr	r3, [r7, #4]
 8011508:	2b00      	cmp	r3, #0
 801150a:	d1f4      	bne.n	80114f6 <tcp_segs_free+0xa>
  }
}
 801150c:	bf00      	nop
 801150e:	bf00      	nop
 8011510:	3710      	adds	r7, #16
 8011512:	46bd      	mov	sp, r7
 8011514:	bd80      	pop	{r7, pc}

08011516 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8011516:	b580      	push	{r7, lr}
 8011518:	b082      	sub	sp, #8
 801151a:	af00      	add	r7, sp, #0
 801151c:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 801151e:	687b      	ldr	r3, [r7, #4]
 8011520:	2b00      	cmp	r3, #0
 8011522:	d00c      	beq.n	801153e <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8011524:	687b      	ldr	r3, [r7, #4]
 8011526:	685b      	ldr	r3, [r3, #4]
 8011528:	2b00      	cmp	r3, #0
 801152a:	d004      	beq.n	8011536 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 801152c:	687b      	ldr	r3, [r7, #4]
 801152e:	685b      	ldr	r3, [r3, #4]
 8011530:	4618      	mov	r0, r3
 8011532:	f7fe fb89 	bl	800fc48 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8011536:	6879      	ldr	r1, [r7, #4]
 8011538:	2003      	movs	r0, #3
 801153a:	f7fd fd73 	bl	800f024 <memp_free>
  }
}
 801153e:	bf00      	nop
 8011540:	3708      	adds	r7, #8
 8011542:	46bd      	mov	sp, r7
 8011544:	bd80      	pop	{r7, pc}
	...

08011548 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8011548:	b580      	push	{r7, lr}
 801154a:	b084      	sub	sp, #16
 801154c:	af00      	add	r7, sp, #0
 801154e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8011550:	687b      	ldr	r3, [r7, #4]
 8011552:	2b00      	cmp	r3, #0
 8011554:	d106      	bne.n	8011564 <tcp_seg_copy+0x1c>
 8011556:	4b0f      	ldr	r3, [pc, #60]	; (8011594 <tcp_seg_copy+0x4c>)
 8011558:	f240 6282 	movw	r2, #1666	; 0x682
 801155c:	490e      	ldr	r1, [pc, #56]	; (8011598 <tcp_seg_copy+0x50>)
 801155e:	480f      	ldr	r0, [pc, #60]	; (801159c <tcp_seg_copy+0x54>)
 8011560:	f008 fcd4 	bl	8019f0c <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8011564:	2003      	movs	r0, #3
 8011566:	f7fd fd11 	bl	800ef8c <memp_malloc>
 801156a:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 801156c:	68fb      	ldr	r3, [r7, #12]
 801156e:	2b00      	cmp	r3, #0
 8011570:	d101      	bne.n	8011576 <tcp_seg_copy+0x2e>
    return NULL;
 8011572:	2300      	movs	r3, #0
 8011574:	e00a      	b.n	801158c <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8011576:	2210      	movs	r2, #16
 8011578:	6879      	ldr	r1, [r7, #4]
 801157a:	68f8      	ldr	r0, [r7, #12]
 801157c:	f007 ff9c 	bl	80194b8 <memcpy>
  pbuf_ref(cseg->p);
 8011580:	68fb      	ldr	r3, [r7, #12]
 8011582:	685b      	ldr	r3, [r3, #4]
 8011584:	4618      	mov	r0, r3
 8011586:	f7fe fbff 	bl	800fd88 <pbuf_ref>
  return cseg;
 801158a:	68fb      	ldr	r3, [r7, #12]
}
 801158c:	4618      	mov	r0, r3
 801158e:	3710      	adds	r7, #16
 8011590:	46bd      	mov	sp, r7
 8011592:	bd80      	pop	{r7, pc}
 8011594:	0801d184 	.word	0x0801d184
 8011598:	0801d6d8 	.word	0x0801d6d8
 801159c:	0801d1c8 	.word	0x0801d1c8

080115a0 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 80115a0:	b580      	push	{r7, lr}
 80115a2:	b084      	sub	sp, #16
 80115a4:	af00      	add	r7, sp, #0
 80115a6:	60f8      	str	r0, [r7, #12]
 80115a8:	60b9      	str	r1, [r7, #8]
 80115aa:	607a      	str	r2, [r7, #4]
 80115ac:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 80115ae:	68bb      	ldr	r3, [r7, #8]
 80115b0:	2b00      	cmp	r3, #0
 80115b2:	d109      	bne.n	80115c8 <tcp_recv_null+0x28>
 80115b4:	4b12      	ldr	r3, [pc, #72]	; (8011600 <tcp_recv_null+0x60>)
 80115b6:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 80115ba:	4912      	ldr	r1, [pc, #72]	; (8011604 <tcp_recv_null+0x64>)
 80115bc:	4812      	ldr	r0, [pc, #72]	; (8011608 <tcp_recv_null+0x68>)
 80115be:	f008 fca5 	bl	8019f0c <iprintf>
 80115c2:	f06f 030f 	mvn.w	r3, #15
 80115c6:	e016      	b.n	80115f6 <tcp_recv_null+0x56>

  if (p != NULL) {
 80115c8:	687b      	ldr	r3, [r7, #4]
 80115ca:	2b00      	cmp	r3, #0
 80115cc:	d009      	beq.n	80115e2 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 80115ce:	687b      	ldr	r3, [r7, #4]
 80115d0:	891b      	ldrh	r3, [r3, #8]
 80115d2:	4619      	mov	r1, r3
 80115d4:	68b8      	ldr	r0, [r7, #8]
 80115d6:	f7ff f9b7 	bl	8010948 <tcp_recved>
    pbuf_free(p);
 80115da:	6878      	ldr	r0, [r7, #4]
 80115dc:	f7fe fb34 	bl	800fc48 <pbuf_free>
 80115e0:	e008      	b.n	80115f4 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 80115e2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80115e6:	2b00      	cmp	r3, #0
 80115e8:	d104      	bne.n	80115f4 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 80115ea:	68b8      	ldr	r0, [r7, #8]
 80115ec:	f7ff f85c 	bl	80106a8 <tcp_close>
 80115f0:	4603      	mov	r3, r0
 80115f2:	e000      	b.n	80115f6 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 80115f4:	2300      	movs	r3, #0
}
 80115f6:	4618      	mov	r0, r3
 80115f8:	3710      	adds	r7, #16
 80115fa:	46bd      	mov	sp, r7
 80115fc:	bd80      	pop	{r7, pc}
 80115fe:	bf00      	nop
 8011600:	0801d184 	.word	0x0801d184
 8011604:	0801d6f4 	.word	0x0801d6f4
 8011608:	0801d1c8 	.word	0x0801d1c8

0801160c <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 801160c:	b580      	push	{r7, lr}
 801160e:	b086      	sub	sp, #24
 8011610:	af00      	add	r7, sp, #0
 8011612:	4603      	mov	r3, r0
 8011614:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8011616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801161a:	2b00      	cmp	r3, #0
 801161c:	db01      	blt.n	8011622 <tcp_kill_prio+0x16>
 801161e:	79fb      	ldrb	r3, [r7, #7]
 8011620:	e000      	b.n	8011624 <tcp_kill_prio+0x18>
 8011622:	237f      	movs	r3, #127	; 0x7f
 8011624:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8011626:	7afb      	ldrb	r3, [r7, #11]
 8011628:	2b00      	cmp	r3, #0
 801162a:	d034      	beq.n	8011696 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 801162c:	7afb      	ldrb	r3, [r7, #11]
 801162e:	3b01      	subs	r3, #1
 8011630:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8011632:	2300      	movs	r3, #0
 8011634:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8011636:	2300      	movs	r3, #0
 8011638:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801163a:	4b19      	ldr	r3, [pc, #100]	; (80116a0 <tcp_kill_prio+0x94>)
 801163c:	681b      	ldr	r3, [r3, #0]
 801163e:	617b      	str	r3, [r7, #20]
 8011640:	e01f      	b.n	8011682 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8011642:	697b      	ldr	r3, [r7, #20]
 8011644:	7d5b      	ldrb	r3, [r3, #21]
 8011646:	7afa      	ldrb	r2, [r7, #11]
 8011648:	429a      	cmp	r2, r3
 801164a:	d80c      	bhi.n	8011666 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 801164c:	697b      	ldr	r3, [r7, #20]
 801164e:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8011650:	7afa      	ldrb	r2, [r7, #11]
 8011652:	429a      	cmp	r2, r3
 8011654:	d112      	bne.n	801167c <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8011656:	4b13      	ldr	r3, [pc, #76]	; (80116a4 <tcp_kill_prio+0x98>)
 8011658:	681a      	ldr	r2, [r3, #0]
 801165a:	697b      	ldr	r3, [r7, #20]
 801165c:	6a1b      	ldr	r3, [r3, #32]
 801165e:	1ad3      	subs	r3, r2, r3
 8011660:	68fa      	ldr	r2, [r7, #12]
 8011662:	429a      	cmp	r2, r3
 8011664:	d80a      	bhi.n	801167c <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8011666:	4b0f      	ldr	r3, [pc, #60]	; (80116a4 <tcp_kill_prio+0x98>)
 8011668:	681a      	ldr	r2, [r3, #0]
 801166a:	697b      	ldr	r3, [r7, #20]
 801166c:	6a1b      	ldr	r3, [r3, #32]
 801166e:	1ad3      	subs	r3, r2, r3
 8011670:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8011672:	697b      	ldr	r3, [r7, #20]
 8011674:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8011676:	697b      	ldr	r3, [r7, #20]
 8011678:	7d5b      	ldrb	r3, [r3, #21]
 801167a:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801167c:	697b      	ldr	r3, [r7, #20]
 801167e:	68db      	ldr	r3, [r3, #12]
 8011680:	617b      	str	r3, [r7, #20]
 8011682:	697b      	ldr	r3, [r7, #20]
 8011684:	2b00      	cmp	r3, #0
 8011686:	d1dc      	bne.n	8011642 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8011688:	693b      	ldr	r3, [r7, #16]
 801168a:	2b00      	cmp	r3, #0
 801168c:	d004      	beq.n	8011698 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 801168e:	6938      	ldr	r0, [r7, #16]
 8011690:	f7ff f8f4 	bl	801087c <tcp_abort>
 8011694:	e000      	b.n	8011698 <tcp_kill_prio+0x8c>
    return;
 8011696:	bf00      	nop
  }
}
 8011698:	3718      	adds	r7, #24
 801169a:	46bd      	mov	sp, r7
 801169c:	bd80      	pop	{r7, pc}
 801169e:	bf00      	nop
 80116a0:	20018388 	.word	0x20018388
 80116a4:	2001838c 	.word	0x2001838c

080116a8 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 80116a8:	b580      	push	{r7, lr}
 80116aa:	b086      	sub	sp, #24
 80116ac:	af00      	add	r7, sp, #0
 80116ae:	4603      	mov	r3, r0
 80116b0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 80116b2:	79fb      	ldrb	r3, [r7, #7]
 80116b4:	2b08      	cmp	r3, #8
 80116b6:	d009      	beq.n	80116cc <tcp_kill_state+0x24>
 80116b8:	79fb      	ldrb	r3, [r7, #7]
 80116ba:	2b09      	cmp	r3, #9
 80116bc:	d006      	beq.n	80116cc <tcp_kill_state+0x24>
 80116be:	4b1a      	ldr	r3, [pc, #104]	; (8011728 <tcp_kill_state+0x80>)
 80116c0:	f240 62dd 	movw	r2, #1757	; 0x6dd
 80116c4:	4919      	ldr	r1, [pc, #100]	; (801172c <tcp_kill_state+0x84>)
 80116c6:	481a      	ldr	r0, [pc, #104]	; (8011730 <tcp_kill_state+0x88>)
 80116c8:	f008 fc20 	bl	8019f0c <iprintf>

  inactivity = 0;
 80116cc:	2300      	movs	r3, #0
 80116ce:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 80116d0:	2300      	movs	r3, #0
 80116d2:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80116d4:	4b17      	ldr	r3, [pc, #92]	; (8011734 <tcp_kill_state+0x8c>)
 80116d6:	681b      	ldr	r3, [r3, #0]
 80116d8:	617b      	str	r3, [r7, #20]
 80116da:	e017      	b.n	801170c <tcp_kill_state+0x64>
    if (pcb->state == state) {
 80116dc:	697b      	ldr	r3, [r7, #20]
 80116de:	7d1b      	ldrb	r3, [r3, #20]
 80116e0:	79fa      	ldrb	r2, [r7, #7]
 80116e2:	429a      	cmp	r2, r3
 80116e4:	d10f      	bne.n	8011706 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 80116e6:	4b14      	ldr	r3, [pc, #80]	; (8011738 <tcp_kill_state+0x90>)
 80116e8:	681a      	ldr	r2, [r3, #0]
 80116ea:	697b      	ldr	r3, [r7, #20]
 80116ec:	6a1b      	ldr	r3, [r3, #32]
 80116ee:	1ad3      	subs	r3, r2, r3
 80116f0:	68fa      	ldr	r2, [r7, #12]
 80116f2:	429a      	cmp	r2, r3
 80116f4:	d807      	bhi.n	8011706 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 80116f6:	4b10      	ldr	r3, [pc, #64]	; (8011738 <tcp_kill_state+0x90>)
 80116f8:	681a      	ldr	r2, [r3, #0]
 80116fa:	697b      	ldr	r3, [r7, #20]
 80116fc:	6a1b      	ldr	r3, [r3, #32]
 80116fe:	1ad3      	subs	r3, r2, r3
 8011700:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8011702:	697b      	ldr	r3, [r7, #20]
 8011704:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011706:	697b      	ldr	r3, [r7, #20]
 8011708:	68db      	ldr	r3, [r3, #12]
 801170a:	617b      	str	r3, [r7, #20]
 801170c:	697b      	ldr	r3, [r7, #20]
 801170e:	2b00      	cmp	r3, #0
 8011710:	d1e4      	bne.n	80116dc <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8011712:	693b      	ldr	r3, [r7, #16]
 8011714:	2b00      	cmp	r3, #0
 8011716:	d003      	beq.n	8011720 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8011718:	2100      	movs	r1, #0
 801171a:	6938      	ldr	r0, [r7, #16]
 801171c:	f7fe fff0 	bl	8010700 <tcp_abandon>
  }
}
 8011720:	bf00      	nop
 8011722:	3718      	adds	r7, #24
 8011724:	46bd      	mov	sp, r7
 8011726:	bd80      	pop	{r7, pc}
 8011728:	0801d184 	.word	0x0801d184
 801172c:	0801d710 	.word	0x0801d710
 8011730:	0801d1c8 	.word	0x0801d1c8
 8011734:	20018388 	.word	0x20018388
 8011738:	2001838c 	.word	0x2001838c

0801173c <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 801173c:	b580      	push	{r7, lr}
 801173e:	b084      	sub	sp, #16
 8011740:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8011742:	2300      	movs	r3, #0
 8011744:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8011746:	2300      	movs	r3, #0
 8011748:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801174a:	4b12      	ldr	r3, [pc, #72]	; (8011794 <tcp_kill_timewait+0x58>)
 801174c:	681b      	ldr	r3, [r3, #0]
 801174e:	60fb      	str	r3, [r7, #12]
 8011750:	e012      	b.n	8011778 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8011752:	4b11      	ldr	r3, [pc, #68]	; (8011798 <tcp_kill_timewait+0x5c>)
 8011754:	681a      	ldr	r2, [r3, #0]
 8011756:	68fb      	ldr	r3, [r7, #12]
 8011758:	6a1b      	ldr	r3, [r3, #32]
 801175a:	1ad3      	subs	r3, r2, r3
 801175c:	687a      	ldr	r2, [r7, #4]
 801175e:	429a      	cmp	r2, r3
 8011760:	d807      	bhi.n	8011772 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8011762:	4b0d      	ldr	r3, [pc, #52]	; (8011798 <tcp_kill_timewait+0x5c>)
 8011764:	681a      	ldr	r2, [r3, #0]
 8011766:	68fb      	ldr	r3, [r7, #12]
 8011768:	6a1b      	ldr	r3, [r3, #32]
 801176a:	1ad3      	subs	r3, r2, r3
 801176c:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 801176e:	68fb      	ldr	r3, [r7, #12]
 8011770:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8011772:	68fb      	ldr	r3, [r7, #12]
 8011774:	68db      	ldr	r3, [r3, #12]
 8011776:	60fb      	str	r3, [r7, #12]
 8011778:	68fb      	ldr	r3, [r7, #12]
 801177a:	2b00      	cmp	r3, #0
 801177c:	d1e9      	bne.n	8011752 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 801177e:	68bb      	ldr	r3, [r7, #8]
 8011780:	2b00      	cmp	r3, #0
 8011782:	d002      	beq.n	801178a <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8011784:	68b8      	ldr	r0, [r7, #8]
 8011786:	f7ff f879 	bl	801087c <tcp_abort>
  }
}
 801178a:	bf00      	nop
 801178c:	3710      	adds	r7, #16
 801178e:	46bd      	mov	sp, r7
 8011790:	bd80      	pop	{r7, pc}
 8011792:	bf00      	nop
 8011794:	20018398 	.word	0x20018398
 8011798:	2001838c 	.word	0x2001838c

0801179c <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 801179c:	b580      	push	{r7, lr}
 801179e:	b082      	sub	sp, #8
 80117a0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 80117a2:	4b10      	ldr	r3, [pc, #64]	; (80117e4 <tcp_handle_closepend+0x48>)
 80117a4:	681b      	ldr	r3, [r3, #0]
 80117a6:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 80117a8:	e014      	b.n	80117d4 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 80117aa:	687b      	ldr	r3, [r7, #4]
 80117ac:	68db      	ldr	r3, [r3, #12]
 80117ae:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 80117b0:	687b      	ldr	r3, [r7, #4]
 80117b2:	8b5b      	ldrh	r3, [r3, #26]
 80117b4:	f003 0308 	and.w	r3, r3, #8
 80117b8:	2b00      	cmp	r3, #0
 80117ba:	d009      	beq.n	80117d0 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 80117bc:	687b      	ldr	r3, [r7, #4]
 80117be:	8b5b      	ldrh	r3, [r3, #26]
 80117c0:	f023 0308 	bic.w	r3, r3, #8
 80117c4:	b29a      	uxth	r2, r3
 80117c6:	687b      	ldr	r3, [r7, #4]
 80117c8:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 80117ca:	6878      	ldr	r0, [r7, #4]
 80117cc:	f7fe ff02 	bl	80105d4 <tcp_close_shutdown_fin>
    }
    pcb = next;
 80117d0:	683b      	ldr	r3, [r7, #0]
 80117d2:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80117d4:	687b      	ldr	r3, [r7, #4]
 80117d6:	2b00      	cmp	r3, #0
 80117d8:	d1e7      	bne.n	80117aa <tcp_handle_closepend+0xe>
  }
}
 80117da:	bf00      	nop
 80117dc:	bf00      	nop
 80117de:	3708      	adds	r7, #8
 80117e0:	46bd      	mov	sp, r7
 80117e2:	bd80      	pop	{r7, pc}
 80117e4:	20018388 	.word	0x20018388

080117e8 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 80117e8:	b580      	push	{r7, lr}
 80117ea:	b084      	sub	sp, #16
 80117ec:	af00      	add	r7, sp, #0
 80117ee:	4603      	mov	r3, r0
 80117f0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80117f2:	2001      	movs	r0, #1
 80117f4:	f7fd fbca 	bl	800ef8c <memp_malloc>
 80117f8:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 80117fa:	68fb      	ldr	r3, [r7, #12]
 80117fc:	2b00      	cmp	r3, #0
 80117fe:	d126      	bne.n	801184e <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8011800:	f7ff ffcc 	bl	801179c <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8011804:	f7ff ff9a 	bl	801173c <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011808:	2001      	movs	r0, #1
 801180a:	f7fd fbbf 	bl	800ef8c <memp_malloc>
 801180e:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8011810:	68fb      	ldr	r3, [r7, #12]
 8011812:	2b00      	cmp	r3, #0
 8011814:	d11b      	bne.n	801184e <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8011816:	2009      	movs	r0, #9
 8011818:	f7ff ff46 	bl	80116a8 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801181c:	2001      	movs	r0, #1
 801181e:	f7fd fbb5 	bl	800ef8c <memp_malloc>
 8011822:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8011824:	68fb      	ldr	r3, [r7, #12]
 8011826:	2b00      	cmp	r3, #0
 8011828:	d111      	bne.n	801184e <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 801182a:	2008      	movs	r0, #8
 801182c:	f7ff ff3c 	bl	80116a8 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011830:	2001      	movs	r0, #1
 8011832:	f7fd fbab 	bl	800ef8c <memp_malloc>
 8011836:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8011838:	68fb      	ldr	r3, [r7, #12]
 801183a:	2b00      	cmp	r3, #0
 801183c:	d107      	bne.n	801184e <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 801183e:	79fb      	ldrb	r3, [r7, #7]
 8011840:	4618      	mov	r0, r3
 8011842:	f7ff fee3 	bl	801160c <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011846:	2001      	movs	r0, #1
 8011848:	f7fd fba0 	bl	800ef8c <memp_malloc>
 801184c:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 801184e:	68fb      	ldr	r3, [r7, #12]
 8011850:	2b00      	cmp	r3, #0
 8011852:	d03f      	beq.n	80118d4 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8011854:	229c      	movs	r2, #156	; 0x9c
 8011856:	2100      	movs	r1, #0
 8011858:	68f8      	ldr	r0, [r7, #12]
 801185a:	f007 fe3b 	bl	80194d4 <memset>
    pcb->prio = prio;
 801185e:	68fb      	ldr	r3, [r7, #12]
 8011860:	79fa      	ldrb	r2, [r7, #7]
 8011862:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8011864:	68fb      	ldr	r3, [r7, #12]
 8011866:	f241 0268 	movw	r2, #4200	; 0x1068
 801186a:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 801186e:	68fb      	ldr	r3, [r7, #12]
 8011870:	f241 0268 	movw	r2, #4200	; 0x1068
 8011874:	855a      	strh	r2, [r3, #42]	; 0x2a
 8011876:	68fb      	ldr	r3, [r7, #12]
 8011878:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 801187a:	68fb      	ldr	r3, [r7, #12]
 801187c:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 801187e:	68fb      	ldr	r3, [r7, #12]
 8011880:	22ff      	movs	r2, #255	; 0xff
 8011882:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8011884:	68fb      	ldr	r3, [r7, #12]
 8011886:	f44f 7206 	mov.w	r2, #536	; 0x218
 801188a:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 801188c:	68fb      	ldr	r3, [r7, #12]
 801188e:	2206      	movs	r2, #6
 8011890:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8011894:	68fb      	ldr	r3, [r7, #12]
 8011896:	2206      	movs	r2, #6
 8011898:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 801189a:	68fb      	ldr	r3, [r7, #12]
 801189c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80118a0:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 80118a2:	68fb      	ldr	r3, [r7, #12]
 80118a4:	2201      	movs	r2, #1
 80118a6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 80118aa:	4b0d      	ldr	r3, [pc, #52]	; (80118e0 <tcp_alloc+0xf8>)
 80118ac:	681a      	ldr	r2, [r3, #0]
 80118ae:	68fb      	ldr	r3, [r7, #12]
 80118b0:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 80118b2:	4b0c      	ldr	r3, [pc, #48]	; (80118e4 <tcp_alloc+0xfc>)
 80118b4:	781a      	ldrb	r2, [r3, #0]
 80118b6:	68fb      	ldr	r3, [r7, #12]
 80118b8:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 80118ba:	68fb      	ldr	r3, [r7, #12]
 80118bc:	f241 0268 	movw	r2, #4200	; 0x1068
 80118c0:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 80118c4:	68fb      	ldr	r3, [r7, #12]
 80118c6:	4a08      	ldr	r2, [pc, #32]	; (80118e8 <tcp_alloc+0x100>)
 80118c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 80118cc:	68fb      	ldr	r3, [r7, #12]
 80118ce:	4a07      	ldr	r2, [pc, #28]	; (80118ec <tcp_alloc+0x104>)
 80118d0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 80118d4:	68fb      	ldr	r3, [r7, #12]
}
 80118d6:	4618      	mov	r0, r3
 80118d8:	3710      	adds	r7, #16
 80118da:	46bd      	mov	sp, r7
 80118dc:	bd80      	pop	{r7, pc}
 80118de:	bf00      	nop
 80118e0:	2001838c 	.word	0x2001838c
 80118e4:	20000292 	.word	0x20000292
 80118e8:	080115a1 	.word	0x080115a1
 80118ec:	006ddd00 	.word	0x006ddd00

080118f0 <tcp_new>:
 *
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new(void)
{
 80118f0:	b580      	push	{r7, lr}
 80118f2:	af00      	add	r7, sp, #0
  return tcp_alloc(TCP_PRIO_NORMAL);
 80118f4:	2040      	movs	r0, #64	; 0x40
 80118f6:	f7ff ff77 	bl	80117e8 <tcp_alloc>
 80118fa:	4603      	mov	r3, r0
}
 80118fc:	4618      	mov	r0, r3
 80118fe:	bd80      	pop	{r7, pc}

08011900 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 8011900:	b480      	push	{r7}
 8011902:	b083      	sub	sp, #12
 8011904:	af00      	add	r7, sp, #0
 8011906:	6078      	str	r0, [r7, #4]
 8011908:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 801190a:	687b      	ldr	r3, [r7, #4]
 801190c:	2b00      	cmp	r3, #0
 801190e:	d002      	beq.n	8011916 <tcp_arg+0x16>
    pcb->callback_arg = arg;
 8011910:	687b      	ldr	r3, [r7, #4]
 8011912:	683a      	ldr	r2, [r7, #0]
 8011914:	611a      	str	r2, [r3, #16]
  }
}
 8011916:	bf00      	nop
 8011918:	370c      	adds	r7, #12
 801191a:	46bd      	mov	sp, r7
 801191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011920:	4770      	bx	lr
	...

08011924 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 8011924:	b580      	push	{r7, lr}
 8011926:	b082      	sub	sp, #8
 8011928:	af00      	add	r7, sp, #0
 801192a:	6078      	str	r0, [r7, #4]
 801192c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 801192e:	687b      	ldr	r3, [r7, #4]
 8011930:	2b00      	cmp	r3, #0
 8011932:	d00e      	beq.n	8011952 <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8011934:	687b      	ldr	r3, [r7, #4]
 8011936:	7d1b      	ldrb	r3, [r3, #20]
 8011938:	2b01      	cmp	r3, #1
 801193a:	d106      	bne.n	801194a <tcp_recv+0x26>
 801193c:	4b07      	ldr	r3, [pc, #28]	; (801195c <tcp_recv+0x38>)
 801193e:	f240 72df 	movw	r2, #2015	; 0x7df
 8011942:	4907      	ldr	r1, [pc, #28]	; (8011960 <tcp_recv+0x3c>)
 8011944:	4807      	ldr	r0, [pc, #28]	; (8011964 <tcp_recv+0x40>)
 8011946:	f008 fae1 	bl	8019f0c <iprintf>
    pcb->recv = recv;
 801194a:	687b      	ldr	r3, [r7, #4]
 801194c:	683a      	ldr	r2, [r7, #0]
 801194e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }
}
 8011952:	bf00      	nop
 8011954:	3708      	adds	r7, #8
 8011956:	46bd      	mov	sp, r7
 8011958:	bd80      	pop	{r7, pc}
 801195a:	bf00      	nop
 801195c:	0801d184 	.word	0x0801d184
 8011960:	0801d720 	.word	0x0801d720
 8011964:	0801d1c8 	.word	0x0801d1c8

08011968 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 8011968:	b580      	push	{r7, lr}
 801196a:	b082      	sub	sp, #8
 801196c:	af00      	add	r7, sp, #0
 801196e:	6078      	str	r0, [r7, #4]
 8011970:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8011972:	687b      	ldr	r3, [r7, #4]
 8011974:	2b00      	cmp	r3, #0
 8011976:	d00e      	beq.n	8011996 <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 8011978:	687b      	ldr	r3, [r7, #4]
 801197a:	7d1b      	ldrb	r3, [r3, #20]
 801197c:	2b01      	cmp	r3, #1
 801197e:	d106      	bne.n	801198e <tcp_sent+0x26>
 8011980:	4b07      	ldr	r3, [pc, #28]	; (80119a0 <tcp_sent+0x38>)
 8011982:	f240 72f3 	movw	r2, #2035	; 0x7f3
 8011986:	4907      	ldr	r1, [pc, #28]	; (80119a4 <tcp_sent+0x3c>)
 8011988:	4807      	ldr	r0, [pc, #28]	; (80119a8 <tcp_sent+0x40>)
 801198a:	f008 fabf 	bl	8019f0c <iprintf>
    pcb->sent = sent;
 801198e:	687b      	ldr	r3, [r7, #4]
 8011990:	683a      	ldr	r2, [r7, #0]
 8011992:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
}
 8011996:	bf00      	nop
 8011998:	3708      	adds	r7, #8
 801199a:	46bd      	mov	sp, r7
 801199c:	bd80      	pop	{r7, pc}
 801199e:	bf00      	nop
 80119a0:	0801d184 	.word	0x0801d184
 80119a4:	0801d748 	.word	0x0801d748
 80119a8:	0801d1c8 	.word	0x0801d1c8

080119ac <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 80119ac:	b580      	push	{r7, lr}
 80119ae:	b082      	sub	sp, #8
 80119b0:	af00      	add	r7, sp, #0
 80119b2:	6078      	str	r0, [r7, #4]
 80119b4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 80119b6:	687b      	ldr	r3, [r7, #4]
 80119b8:	2b00      	cmp	r3, #0
 80119ba:	d00e      	beq.n	80119da <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 80119bc:	687b      	ldr	r3, [r7, #4]
 80119be:	7d1b      	ldrb	r3, [r3, #20]
 80119c0:	2b01      	cmp	r3, #1
 80119c2:	d106      	bne.n	80119d2 <tcp_err+0x26>
 80119c4:	4b07      	ldr	r3, [pc, #28]	; (80119e4 <tcp_err+0x38>)
 80119c6:	f640 020d 	movw	r2, #2061	; 0x80d
 80119ca:	4907      	ldr	r1, [pc, #28]	; (80119e8 <tcp_err+0x3c>)
 80119cc:	4807      	ldr	r0, [pc, #28]	; (80119ec <tcp_err+0x40>)
 80119ce:	f008 fa9d 	bl	8019f0c <iprintf>
    pcb->errf = err;
 80119d2:	687b      	ldr	r3, [r7, #4]
 80119d4:	683a      	ldr	r2, [r7, #0]
 80119d6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  }
}
 80119da:	bf00      	nop
 80119dc:	3708      	adds	r7, #8
 80119de:	46bd      	mov	sp, r7
 80119e0:	bd80      	pop	{r7, pc}
 80119e2:	bf00      	nop
 80119e4:	0801d184 	.word	0x0801d184
 80119e8:	0801d770 	.word	0x0801d770
 80119ec:	0801d1c8 	.word	0x0801d1c8

080119f0 <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 80119f0:	b580      	push	{r7, lr}
 80119f2:	b084      	sub	sp, #16
 80119f4:	af00      	add	r7, sp, #0
 80119f6:	60f8      	str	r0, [r7, #12]
 80119f8:	60b9      	str	r1, [r7, #8]
 80119fa:	4613      	mov	r3, r2
 80119fc:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 80119fe:	68fb      	ldr	r3, [r7, #12]
 8011a00:	2b00      	cmp	r3, #0
 8011a02:	d107      	bne.n	8011a14 <tcp_poll+0x24>
 8011a04:	4b0e      	ldr	r3, [pc, #56]	; (8011a40 <tcp_poll+0x50>)
 8011a06:	f640 023d 	movw	r2, #2109	; 0x83d
 8011a0a:	490e      	ldr	r1, [pc, #56]	; (8011a44 <tcp_poll+0x54>)
 8011a0c:	480e      	ldr	r0, [pc, #56]	; (8011a48 <tcp_poll+0x58>)
 8011a0e:	f008 fa7d 	bl	8019f0c <iprintf>
 8011a12:	e011      	b.n	8011a38 <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8011a14:	68fb      	ldr	r3, [r7, #12]
 8011a16:	7d1b      	ldrb	r3, [r3, #20]
 8011a18:	2b01      	cmp	r3, #1
 8011a1a:	d106      	bne.n	8011a2a <tcp_poll+0x3a>
 8011a1c:	4b08      	ldr	r3, [pc, #32]	; (8011a40 <tcp_poll+0x50>)
 8011a1e:	f640 023e 	movw	r2, #2110	; 0x83e
 8011a22:	490a      	ldr	r1, [pc, #40]	; (8011a4c <tcp_poll+0x5c>)
 8011a24:	4808      	ldr	r0, [pc, #32]	; (8011a48 <tcp_poll+0x58>)
 8011a26:	f008 fa71 	bl	8019f0c <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 8011a2a:	68fb      	ldr	r3, [r7, #12]
 8011a2c:	68ba      	ldr	r2, [r7, #8]
 8011a2e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 8011a32:	68fb      	ldr	r3, [r7, #12]
 8011a34:	79fa      	ldrb	r2, [r7, #7]
 8011a36:	775a      	strb	r2, [r3, #29]
}
 8011a38:	3710      	adds	r7, #16
 8011a3a:	46bd      	mov	sp, r7
 8011a3c:	bd80      	pop	{r7, pc}
 8011a3e:	bf00      	nop
 8011a40:	0801d184 	.word	0x0801d184
 8011a44:	0801d798 	.word	0x0801d798
 8011a48:	0801d1c8 	.word	0x0801d1c8
 8011a4c:	0801d7b0 	.word	0x0801d7b0

08011a50 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8011a50:	b580      	push	{r7, lr}
 8011a52:	b082      	sub	sp, #8
 8011a54:	af00      	add	r7, sp, #0
 8011a56:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8011a58:	687b      	ldr	r3, [r7, #4]
 8011a5a:	2b00      	cmp	r3, #0
 8011a5c:	d107      	bne.n	8011a6e <tcp_pcb_purge+0x1e>
 8011a5e:	4b21      	ldr	r3, [pc, #132]	; (8011ae4 <tcp_pcb_purge+0x94>)
 8011a60:	f640 0251 	movw	r2, #2129	; 0x851
 8011a64:	4920      	ldr	r1, [pc, #128]	; (8011ae8 <tcp_pcb_purge+0x98>)
 8011a66:	4821      	ldr	r0, [pc, #132]	; (8011aec <tcp_pcb_purge+0x9c>)
 8011a68:	f008 fa50 	bl	8019f0c <iprintf>
 8011a6c:	e037      	b.n	8011ade <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8011a6e:	687b      	ldr	r3, [r7, #4]
 8011a70:	7d1b      	ldrb	r3, [r3, #20]
 8011a72:	2b00      	cmp	r3, #0
 8011a74:	d033      	beq.n	8011ade <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 8011a76:	687b      	ldr	r3, [r7, #4]
 8011a78:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8011a7a:	2b0a      	cmp	r3, #10
 8011a7c:	d02f      	beq.n	8011ade <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8011a7e:	687b      	ldr	r3, [r7, #4]
 8011a80:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 8011a82:	2b01      	cmp	r3, #1
 8011a84:	d02b      	beq.n	8011ade <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8011a86:	687b      	ldr	r3, [r7, #4]
 8011a88:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011a8a:	2b00      	cmp	r3, #0
 8011a8c:	d007      	beq.n	8011a9e <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8011a8e:	687b      	ldr	r3, [r7, #4]
 8011a90:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011a92:	4618      	mov	r0, r3
 8011a94:	f7fe f8d8 	bl	800fc48 <pbuf_free>
      pcb->refused_data = NULL;
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	2200      	movs	r2, #0
 8011a9c:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011aa2:	2b00      	cmp	r3, #0
 8011aa4:	d002      	beq.n	8011aac <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 8011aa6:	6878      	ldr	r0, [r7, #4]
 8011aa8:	f000 f986 	bl	8011db8 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011ab2:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 8011ab4:	687b      	ldr	r3, [r7, #4]
 8011ab6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011ab8:	4618      	mov	r0, r3
 8011aba:	f7ff fd17 	bl	80114ec <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8011abe:	687b      	ldr	r3, [r7, #4]
 8011ac0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011ac2:	4618      	mov	r0, r3
 8011ac4:	f7ff fd12 	bl	80114ec <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8011ac8:	687b      	ldr	r3, [r7, #4]
 8011aca:	2200      	movs	r2, #0
 8011acc:	66da      	str	r2, [r3, #108]	; 0x6c
 8011ace:	687b      	ldr	r3, [r7, #4]
 8011ad0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8011ad2:	687b      	ldr	r3, [r7, #4]
 8011ad4:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8011ad6:	687b      	ldr	r3, [r7, #4]
 8011ad8:	2200      	movs	r2, #0
 8011ada:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8011ade:	3708      	adds	r7, #8
 8011ae0:	46bd      	mov	sp, r7
 8011ae2:	bd80      	pop	{r7, pc}
 8011ae4:	0801d184 	.word	0x0801d184
 8011ae8:	0801d7d0 	.word	0x0801d7d0
 8011aec:	0801d1c8 	.word	0x0801d1c8

08011af0 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8011af0:	b580      	push	{r7, lr}
 8011af2:	b084      	sub	sp, #16
 8011af4:	af00      	add	r7, sp, #0
 8011af6:	6078      	str	r0, [r7, #4]
 8011af8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8011afa:	683b      	ldr	r3, [r7, #0]
 8011afc:	2b00      	cmp	r3, #0
 8011afe:	d106      	bne.n	8011b0e <tcp_pcb_remove+0x1e>
 8011b00:	4b3e      	ldr	r3, [pc, #248]	; (8011bfc <tcp_pcb_remove+0x10c>)
 8011b02:	f640 0283 	movw	r2, #2179	; 0x883
 8011b06:	493e      	ldr	r1, [pc, #248]	; (8011c00 <tcp_pcb_remove+0x110>)
 8011b08:	483e      	ldr	r0, [pc, #248]	; (8011c04 <tcp_pcb_remove+0x114>)
 8011b0a:	f008 f9ff 	bl	8019f0c <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8011b0e:	687b      	ldr	r3, [r7, #4]
 8011b10:	2b00      	cmp	r3, #0
 8011b12:	d106      	bne.n	8011b22 <tcp_pcb_remove+0x32>
 8011b14:	4b39      	ldr	r3, [pc, #228]	; (8011bfc <tcp_pcb_remove+0x10c>)
 8011b16:	f640 0284 	movw	r2, #2180	; 0x884
 8011b1a:	493b      	ldr	r1, [pc, #236]	; (8011c08 <tcp_pcb_remove+0x118>)
 8011b1c:	4839      	ldr	r0, [pc, #228]	; (8011c04 <tcp_pcb_remove+0x114>)
 8011b1e:	f008 f9f5 	bl	8019f0c <iprintf>

  TCP_RMV(pcblist, pcb);
 8011b22:	687b      	ldr	r3, [r7, #4]
 8011b24:	681b      	ldr	r3, [r3, #0]
 8011b26:	683a      	ldr	r2, [r7, #0]
 8011b28:	429a      	cmp	r2, r3
 8011b2a:	d105      	bne.n	8011b38 <tcp_pcb_remove+0x48>
 8011b2c:	687b      	ldr	r3, [r7, #4]
 8011b2e:	681b      	ldr	r3, [r3, #0]
 8011b30:	68da      	ldr	r2, [r3, #12]
 8011b32:	687b      	ldr	r3, [r7, #4]
 8011b34:	601a      	str	r2, [r3, #0]
 8011b36:	e013      	b.n	8011b60 <tcp_pcb_remove+0x70>
 8011b38:	687b      	ldr	r3, [r7, #4]
 8011b3a:	681b      	ldr	r3, [r3, #0]
 8011b3c:	60fb      	str	r3, [r7, #12]
 8011b3e:	e00c      	b.n	8011b5a <tcp_pcb_remove+0x6a>
 8011b40:	68fb      	ldr	r3, [r7, #12]
 8011b42:	68db      	ldr	r3, [r3, #12]
 8011b44:	683a      	ldr	r2, [r7, #0]
 8011b46:	429a      	cmp	r2, r3
 8011b48:	d104      	bne.n	8011b54 <tcp_pcb_remove+0x64>
 8011b4a:	683b      	ldr	r3, [r7, #0]
 8011b4c:	68da      	ldr	r2, [r3, #12]
 8011b4e:	68fb      	ldr	r3, [r7, #12]
 8011b50:	60da      	str	r2, [r3, #12]
 8011b52:	e005      	b.n	8011b60 <tcp_pcb_remove+0x70>
 8011b54:	68fb      	ldr	r3, [r7, #12]
 8011b56:	68db      	ldr	r3, [r3, #12]
 8011b58:	60fb      	str	r3, [r7, #12]
 8011b5a:	68fb      	ldr	r3, [r7, #12]
 8011b5c:	2b00      	cmp	r3, #0
 8011b5e:	d1ef      	bne.n	8011b40 <tcp_pcb_remove+0x50>
 8011b60:	683b      	ldr	r3, [r7, #0]
 8011b62:	2200      	movs	r2, #0
 8011b64:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8011b66:	6838      	ldr	r0, [r7, #0]
 8011b68:	f7ff ff72 	bl	8011a50 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8011b6c:	683b      	ldr	r3, [r7, #0]
 8011b6e:	7d1b      	ldrb	r3, [r3, #20]
 8011b70:	2b0a      	cmp	r3, #10
 8011b72:	d013      	beq.n	8011b9c <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8011b74:	683b      	ldr	r3, [r7, #0]
 8011b76:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8011b78:	2b01      	cmp	r3, #1
 8011b7a:	d00f      	beq.n	8011b9c <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8011b7c:	683b      	ldr	r3, [r7, #0]
 8011b7e:	8b5b      	ldrh	r3, [r3, #26]
 8011b80:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8011b84:	2b00      	cmp	r3, #0
 8011b86:	d009      	beq.n	8011b9c <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8011b88:	683b      	ldr	r3, [r7, #0]
 8011b8a:	8b5b      	ldrh	r3, [r3, #26]
 8011b8c:	f043 0302 	orr.w	r3, r3, #2
 8011b90:	b29a      	uxth	r2, r3
 8011b92:	683b      	ldr	r3, [r7, #0]
 8011b94:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8011b96:	6838      	ldr	r0, [r7, #0]
 8011b98:	f003 fbc8 	bl	801532c <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8011b9c:	683b      	ldr	r3, [r7, #0]
 8011b9e:	7d1b      	ldrb	r3, [r3, #20]
 8011ba0:	2b01      	cmp	r3, #1
 8011ba2:	d020      	beq.n	8011be6 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8011ba4:	683b      	ldr	r3, [r7, #0]
 8011ba6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011ba8:	2b00      	cmp	r3, #0
 8011baa:	d006      	beq.n	8011bba <tcp_pcb_remove+0xca>
 8011bac:	4b13      	ldr	r3, [pc, #76]	; (8011bfc <tcp_pcb_remove+0x10c>)
 8011bae:	f640 0293 	movw	r2, #2195	; 0x893
 8011bb2:	4916      	ldr	r1, [pc, #88]	; (8011c0c <tcp_pcb_remove+0x11c>)
 8011bb4:	4813      	ldr	r0, [pc, #76]	; (8011c04 <tcp_pcb_remove+0x114>)
 8011bb6:	f008 f9a9 	bl	8019f0c <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8011bba:	683b      	ldr	r3, [r7, #0]
 8011bbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011bbe:	2b00      	cmp	r3, #0
 8011bc0:	d006      	beq.n	8011bd0 <tcp_pcb_remove+0xe0>
 8011bc2:	4b0e      	ldr	r3, [pc, #56]	; (8011bfc <tcp_pcb_remove+0x10c>)
 8011bc4:	f640 0294 	movw	r2, #2196	; 0x894
 8011bc8:	4911      	ldr	r1, [pc, #68]	; (8011c10 <tcp_pcb_remove+0x120>)
 8011bca:	480e      	ldr	r0, [pc, #56]	; (8011c04 <tcp_pcb_remove+0x114>)
 8011bcc:	f008 f99e 	bl	8019f0c <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8011bd0:	683b      	ldr	r3, [r7, #0]
 8011bd2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011bd4:	2b00      	cmp	r3, #0
 8011bd6:	d006      	beq.n	8011be6 <tcp_pcb_remove+0xf6>
 8011bd8:	4b08      	ldr	r3, [pc, #32]	; (8011bfc <tcp_pcb_remove+0x10c>)
 8011bda:	f640 0296 	movw	r2, #2198	; 0x896
 8011bde:	490d      	ldr	r1, [pc, #52]	; (8011c14 <tcp_pcb_remove+0x124>)
 8011be0:	4808      	ldr	r0, [pc, #32]	; (8011c04 <tcp_pcb_remove+0x114>)
 8011be2:	f008 f993 	bl	8019f0c <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8011be6:	683b      	ldr	r3, [r7, #0]
 8011be8:	2200      	movs	r2, #0
 8011bea:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8011bec:	683b      	ldr	r3, [r7, #0]
 8011bee:	2200      	movs	r2, #0
 8011bf0:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8011bf2:	bf00      	nop
 8011bf4:	3710      	adds	r7, #16
 8011bf6:	46bd      	mov	sp, r7
 8011bf8:	bd80      	pop	{r7, pc}
 8011bfa:	bf00      	nop
 8011bfc:	0801d184 	.word	0x0801d184
 8011c00:	0801d7ec 	.word	0x0801d7ec
 8011c04:	0801d1c8 	.word	0x0801d1c8
 8011c08:	0801d808 	.word	0x0801d808
 8011c0c:	0801d828 	.word	0x0801d828
 8011c10:	0801d840 	.word	0x0801d840
 8011c14:	0801d85c 	.word	0x0801d85c

08011c18 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8011c18:	b580      	push	{r7, lr}
 8011c1a:	b082      	sub	sp, #8
 8011c1c:	af00      	add	r7, sp, #0
 8011c1e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8011c20:	687b      	ldr	r3, [r7, #4]
 8011c22:	2b00      	cmp	r3, #0
 8011c24:	d106      	bne.n	8011c34 <tcp_next_iss+0x1c>
 8011c26:	4b0a      	ldr	r3, [pc, #40]	; (8011c50 <tcp_next_iss+0x38>)
 8011c28:	f640 02af 	movw	r2, #2223	; 0x8af
 8011c2c:	4909      	ldr	r1, [pc, #36]	; (8011c54 <tcp_next_iss+0x3c>)
 8011c2e:	480a      	ldr	r0, [pc, #40]	; (8011c58 <tcp_next_iss+0x40>)
 8011c30:	f008 f96c 	bl	8019f0c <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8011c34:	4b09      	ldr	r3, [pc, #36]	; (8011c5c <tcp_next_iss+0x44>)
 8011c36:	681a      	ldr	r2, [r3, #0]
 8011c38:	4b09      	ldr	r3, [pc, #36]	; (8011c60 <tcp_next_iss+0x48>)
 8011c3a:	681b      	ldr	r3, [r3, #0]
 8011c3c:	4413      	add	r3, r2
 8011c3e:	4a07      	ldr	r2, [pc, #28]	; (8011c5c <tcp_next_iss+0x44>)
 8011c40:	6013      	str	r3, [r2, #0]
  return iss;
 8011c42:	4b06      	ldr	r3, [pc, #24]	; (8011c5c <tcp_next_iss+0x44>)
 8011c44:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 8011c46:	4618      	mov	r0, r3
 8011c48:	3708      	adds	r7, #8
 8011c4a:	46bd      	mov	sp, r7
 8011c4c:	bd80      	pop	{r7, pc}
 8011c4e:	bf00      	nop
 8011c50:	0801d184 	.word	0x0801d184
 8011c54:	0801d874 	.word	0x0801d874
 8011c58:	0801d1c8 	.word	0x0801d1c8
 8011c5c:	20000034 	.word	0x20000034
 8011c60:	2001838c 	.word	0x2001838c

08011c64 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8011c64:	b580      	push	{r7, lr}
 8011c66:	b086      	sub	sp, #24
 8011c68:	af00      	add	r7, sp, #0
 8011c6a:	4603      	mov	r3, r0
 8011c6c:	60b9      	str	r1, [r7, #8]
 8011c6e:	607a      	str	r2, [r7, #4]
 8011c70:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8011c72:	687b      	ldr	r3, [r7, #4]
 8011c74:	2b00      	cmp	r3, #0
 8011c76:	d106      	bne.n	8011c86 <tcp_eff_send_mss_netif+0x22>
 8011c78:	4b14      	ldr	r3, [pc, #80]	; (8011ccc <tcp_eff_send_mss_netif+0x68>)
 8011c7a:	f640 02c5 	movw	r2, #2245	; 0x8c5
 8011c7e:	4914      	ldr	r1, [pc, #80]	; (8011cd0 <tcp_eff_send_mss_netif+0x6c>)
 8011c80:	4814      	ldr	r0, [pc, #80]	; (8011cd4 <tcp_eff_send_mss_netif+0x70>)
 8011c82:	f008 f943 	bl	8019f0c <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 8011c86:	68bb      	ldr	r3, [r7, #8]
 8011c88:	2b00      	cmp	r3, #0
 8011c8a:	d101      	bne.n	8011c90 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8011c8c:	89fb      	ldrh	r3, [r7, #14]
 8011c8e:	e019      	b.n	8011cc4 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8011c90:	68bb      	ldr	r3, [r7, #8]
 8011c92:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8011c94:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8011c96:	8afb      	ldrh	r3, [r7, #22]
 8011c98:	2b00      	cmp	r3, #0
 8011c9a:	d012      	beq.n	8011cc2 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8011c9c:	2328      	movs	r3, #40	; 0x28
 8011c9e:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8011ca0:	8afa      	ldrh	r2, [r7, #22]
 8011ca2:	8abb      	ldrh	r3, [r7, #20]
 8011ca4:	429a      	cmp	r2, r3
 8011ca6:	d904      	bls.n	8011cb2 <tcp_eff_send_mss_netif+0x4e>
 8011ca8:	8afa      	ldrh	r2, [r7, #22]
 8011caa:	8abb      	ldrh	r3, [r7, #20]
 8011cac:	1ad3      	subs	r3, r2, r3
 8011cae:	b29b      	uxth	r3, r3
 8011cb0:	e000      	b.n	8011cb4 <tcp_eff_send_mss_netif+0x50>
 8011cb2:	2300      	movs	r3, #0
 8011cb4:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8011cb6:	8a7a      	ldrh	r2, [r7, #18]
 8011cb8:	89fb      	ldrh	r3, [r7, #14]
 8011cba:	4293      	cmp	r3, r2
 8011cbc:	bf28      	it	cs
 8011cbe:	4613      	movcs	r3, r2
 8011cc0:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 8011cc2:	89fb      	ldrh	r3, [r7, #14]
}
 8011cc4:	4618      	mov	r0, r3
 8011cc6:	3718      	adds	r7, #24
 8011cc8:	46bd      	mov	sp, r7
 8011cca:	bd80      	pop	{r7, pc}
 8011ccc:	0801d184 	.word	0x0801d184
 8011cd0:	0801d890 	.word	0x0801d890
 8011cd4:	0801d1c8 	.word	0x0801d1c8

08011cd8 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8011cd8:	b580      	push	{r7, lr}
 8011cda:	b084      	sub	sp, #16
 8011cdc:	af00      	add	r7, sp, #0
 8011cde:	6078      	str	r0, [r7, #4]
 8011ce0:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 8011ce2:	683b      	ldr	r3, [r7, #0]
 8011ce4:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	2b00      	cmp	r3, #0
 8011cea:	d119      	bne.n	8011d20 <tcp_netif_ip_addr_changed_pcblist+0x48>
 8011cec:	4b10      	ldr	r3, [pc, #64]	; (8011d30 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 8011cee:	f44f 6210 	mov.w	r2, #2304	; 0x900
 8011cf2:	4910      	ldr	r1, [pc, #64]	; (8011d34 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8011cf4:	4810      	ldr	r0, [pc, #64]	; (8011d38 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 8011cf6:	f008 f909 	bl	8019f0c <iprintf>

  while (pcb != NULL) {
 8011cfa:	e011      	b.n	8011d20 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8011cfc:	68fb      	ldr	r3, [r7, #12]
 8011cfe:	681a      	ldr	r2, [r3, #0]
 8011d00:	687b      	ldr	r3, [r7, #4]
 8011d02:	681b      	ldr	r3, [r3, #0]
 8011d04:	429a      	cmp	r2, r3
 8011d06:	d108      	bne.n	8011d1a <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8011d08:	68fb      	ldr	r3, [r7, #12]
 8011d0a:	68db      	ldr	r3, [r3, #12]
 8011d0c:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8011d0e:	68f8      	ldr	r0, [r7, #12]
 8011d10:	f7fe fdb4 	bl	801087c <tcp_abort>
      pcb = next;
 8011d14:	68bb      	ldr	r3, [r7, #8]
 8011d16:	60fb      	str	r3, [r7, #12]
 8011d18:	e002      	b.n	8011d20 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 8011d1a:	68fb      	ldr	r3, [r7, #12]
 8011d1c:	68db      	ldr	r3, [r3, #12]
 8011d1e:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8011d20:	68fb      	ldr	r3, [r7, #12]
 8011d22:	2b00      	cmp	r3, #0
 8011d24:	d1ea      	bne.n	8011cfc <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 8011d26:	bf00      	nop
 8011d28:	bf00      	nop
 8011d2a:	3710      	adds	r7, #16
 8011d2c:	46bd      	mov	sp, r7
 8011d2e:	bd80      	pop	{r7, pc}
 8011d30:	0801d184 	.word	0x0801d184
 8011d34:	0801d8b8 	.word	0x0801d8b8
 8011d38:	0801d1c8 	.word	0x0801d1c8

08011d3c <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8011d3c:	b580      	push	{r7, lr}
 8011d3e:	b084      	sub	sp, #16
 8011d40:	af00      	add	r7, sp, #0
 8011d42:	6078      	str	r0, [r7, #4]
 8011d44:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 8011d46:	687b      	ldr	r3, [r7, #4]
 8011d48:	2b00      	cmp	r3, #0
 8011d4a:	d02a      	beq.n	8011da2 <tcp_netif_ip_addr_changed+0x66>
 8011d4c:	687b      	ldr	r3, [r7, #4]
 8011d4e:	681b      	ldr	r3, [r3, #0]
 8011d50:	2b00      	cmp	r3, #0
 8011d52:	d026      	beq.n	8011da2 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8011d54:	4b15      	ldr	r3, [pc, #84]	; (8011dac <tcp_netif_ip_addr_changed+0x70>)
 8011d56:	681b      	ldr	r3, [r3, #0]
 8011d58:	4619      	mov	r1, r3
 8011d5a:	6878      	ldr	r0, [r7, #4]
 8011d5c:	f7ff ffbc 	bl	8011cd8 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8011d60:	4b13      	ldr	r3, [pc, #76]	; (8011db0 <tcp_netif_ip_addr_changed+0x74>)
 8011d62:	681b      	ldr	r3, [r3, #0]
 8011d64:	4619      	mov	r1, r3
 8011d66:	6878      	ldr	r0, [r7, #4]
 8011d68:	f7ff ffb6 	bl	8011cd8 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8011d6c:	683b      	ldr	r3, [r7, #0]
 8011d6e:	2b00      	cmp	r3, #0
 8011d70:	d017      	beq.n	8011da2 <tcp_netif_ip_addr_changed+0x66>
 8011d72:	683b      	ldr	r3, [r7, #0]
 8011d74:	681b      	ldr	r3, [r3, #0]
 8011d76:	2b00      	cmp	r3, #0
 8011d78:	d013      	beq.n	8011da2 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8011d7a:	4b0e      	ldr	r3, [pc, #56]	; (8011db4 <tcp_netif_ip_addr_changed+0x78>)
 8011d7c:	681b      	ldr	r3, [r3, #0]
 8011d7e:	60fb      	str	r3, [r7, #12]
 8011d80:	e00c      	b.n	8011d9c <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 8011d82:	68fb      	ldr	r3, [r7, #12]
 8011d84:	681a      	ldr	r2, [r3, #0]
 8011d86:	687b      	ldr	r3, [r7, #4]
 8011d88:	681b      	ldr	r3, [r3, #0]
 8011d8a:	429a      	cmp	r2, r3
 8011d8c:	d103      	bne.n	8011d96 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8011d8e:	683b      	ldr	r3, [r7, #0]
 8011d90:	681a      	ldr	r2, [r3, #0]
 8011d92:	68fb      	ldr	r3, [r7, #12]
 8011d94:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8011d96:	68fb      	ldr	r3, [r7, #12]
 8011d98:	68db      	ldr	r3, [r3, #12]
 8011d9a:	60fb      	str	r3, [r7, #12]
 8011d9c:	68fb      	ldr	r3, [r7, #12]
 8011d9e:	2b00      	cmp	r3, #0
 8011da0:	d1ef      	bne.n	8011d82 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 8011da2:	bf00      	nop
 8011da4:	3710      	adds	r7, #16
 8011da6:	46bd      	mov	sp, r7
 8011da8:	bd80      	pop	{r7, pc}
 8011daa:	bf00      	nop
 8011dac:	20018388 	.word	0x20018388
 8011db0:	20018394 	.word	0x20018394
 8011db4:	20018390 	.word	0x20018390

08011db8 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8011db8:	b580      	push	{r7, lr}
 8011dba:	b082      	sub	sp, #8
 8011dbc:	af00      	add	r7, sp, #0
 8011dbe:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 8011dc0:	687b      	ldr	r3, [r7, #4]
 8011dc2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011dc4:	2b00      	cmp	r3, #0
 8011dc6:	d007      	beq.n	8011dd8 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8011dc8:	687b      	ldr	r3, [r7, #4]
 8011dca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011dcc:	4618      	mov	r0, r3
 8011dce:	f7ff fb8d 	bl	80114ec <tcp_segs_free>
    pcb->ooseq = NULL;
 8011dd2:	687b      	ldr	r3, [r7, #4]
 8011dd4:	2200      	movs	r2, #0
 8011dd6:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8011dd8:	bf00      	nop
 8011dda:	3708      	adds	r7, #8
 8011ddc:	46bd      	mov	sp, r7
 8011dde:	bd80      	pop	{r7, pc}

08011de0 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8011de0:	b590      	push	{r4, r7, lr}
 8011de2:	b08d      	sub	sp, #52	; 0x34
 8011de4:	af04      	add	r7, sp, #16
 8011de6:	6078      	str	r0, [r7, #4]
 8011de8:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8011dea:	687b      	ldr	r3, [r7, #4]
 8011dec:	2b00      	cmp	r3, #0
 8011dee:	d105      	bne.n	8011dfc <tcp_input+0x1c>
 8011df0:	4b9b      	ldr	r3, [pc, #620]	; (8012060 <tcp_input+0x280>)
 8011df2:	2283      	movs	r2, #131	; 0x83
 8011df4:	499b      	ldr	r1, [pc, #620]	; (8012064 <tcp_input+0x284>)
 8011df6:	489c      	ldr	r0, [pc, #624]	; (8012068 <tcp_input+0x288>)
 8011df8:	f008 f888 	bl	8019f0c <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8011dfc:	687b      	ldr	r3, [r7, #4]
 8011dfe:	685b      	ldr	r3, [r3, #4]
 8011e00:	4a9a      	ldr	r2, [pc, #616]	; (801206c <tcp_input+0x28c>)
 8011e02:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8011e04:	687b      	ldr	r3, [r7, #4]
 8011e06:	895b      	ldrh	r3, [r3, #10]
 8011e08:	2b13      	cmp	r3, #19
 8011e0a:	f240 83c5 	bls.w	8012598 <tcp_input+0x7b8>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8011e0e:	4b98      	ldr	r3, [pc, #608]	; (8012070 <tcp_input+0x290>)
 8011e10:	695b      	ldr	r3, [r3, #20]
 8011e12:	4a97      	ldr	r2, [pc, #604]	; (8012070 <tcp_input+0x290>)
 8011e14:	6812      	ldr	r2, [r2, #0]
 8011e16:	4611      	mov	r1, r2
 8011e18:	4618      	mov	r0, r3
 8011e1a:	f006 f871 	bl	8017f00 <ip4_addr_isbroadcast_u32>
 8011e1e:	4603      	mov	r3, r0
 8011e20:	2b00      	cmp	r3, #0
 8011e22:	f040 83bb 	bne.w	801259c <tcp_input+0x7bc>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8011e26:	4b92      	ldr	r3, [pc, #584]	; (8012070 <tcp_input+0x290>)
 8011e28:	695b      	ldr	r3, [r3, #20]
 8011e2a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8011e2e:	2be0      	cmp	r3, #224	; 0xe0
 8011e30:	f000 83b4 	beq.w	801259c <tcp_input+0x7bc>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8011e34:	4b8d      	ldr	r3, [pc, #564]	; (801206c <tcp_input+0x28c>)
 8011e36:	681b      	ldr	r3, [r3, #0]
 8011e38:	899b      	ldrh	r3, [r3, #12]
 8011e3a:	b29b      	uxth	r3, r3
 8011e3c:	4618      	mov	r0, r3
 8011e3e:	f7fc fc40 	bl	800e6c2 <lwip_htons>
 8011e42:	4603      	mov	r3, r0
 8011e44:	0b1b      	lsrs	r3, r3, #12
 8011e46:	b29b      	uxth	r3, r3
 8011e48:	b2db      	uxtb	r3, r3
 8011e4a:	009b      	lsls	r3, r3, #2
 8011e4c:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8011e4e:	7cbb      	ldrb	r3, [r7, #18]
 8011e50:	2b13      	cmp	r3, #19
 8011e52:	f240 83a5 	bls.w	80125a0 <tcp_input+0x7c0>
 8011e56:	7cbb      	ldrb	r3, [r7, #18]
 8011e58:	b29a      	uxth	r2, r3
 8011e5a:	687b      	ldr	r3, [r7, #4]
 8011e5c:	891b      	ldrh	r3, [r3, #8]
 8011e5e:	429a      	cmp	r2, r3
 8011e60:	f200 839e 	bhi.w	80125a0 <tcp_input+0x7c0>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8011e64:	7cbb      	ldrb	r3, [r7, #18]
 8011e66:	b29b      	uxth	r3, r3
 8011e68:	3b14      	subs	r3, #20
 8011e6a:	b29a      	uxth	r2, r3
 8011e6c:	4b81      	ldr	r3, [pc, #516]	; (8012074 <tcp_input+0x294>)
 8011e6e:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8011e70:	4b81      	ldr	r3, [pc, #516]	; (8012078 <tcp_input+0x298>)
 8011e72:	2200      	movs	r2, #0
 8011e74:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 8011e76:	687b      	ldr	r3, [r7, #4]
 8011e78:	895a      	ldrh	r2, [r3, #10]
 8011e7a:	7cbb      	ldrb	r3, [r7, #18]
 8011e7c:	b29b      	uxth	r3, r3
 8011e7e:	429a      	cmp	r2, r3
 8011e80:	d309      	bcc.n	8011e96 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 8011e82:	4b7c      	ldr	r3, [pc, #496]	; (8012074 <tcp_input+0x294>)
 8011e84:	881a      	ldrh	r2, [r3, #0]
 8011e86:	4b7d      	ldr	r3, [pc, #500]	; (801207c <tcp_input+0x29c>)
 8011e88:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8011e8a:	7cbb      	ldrb	r3, [r7, #18]
 8011e8c:	4619      	mov	r1, r3
 8011e8e:	6878      	ldr	r0, [r7, #4]
 8011e90:	f7fd fe54 	bl	800fb3c <pbuf_remove_header>
 8011e94:	e04e      	b.n	8011f34 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8011e96:	687b      	ldr	r3, [r7, #4]
 8011e98:	681b      	ldr	r3, [r3, #0]
 8011e9a:	2b00      	cmp	r3, #0
 8011e9c:	d105      	bne.n	8011eaa <tcp_input+0xca>
 8011e9e:	4b70      	ldr	r3, [pc, #448]	; (8012060 <tcp_input+0x280>)
 8011ea0:	22c2      	movs	r2, #194	; 0xc2
 8011ea2:	4977      	ldr	r1, [pc, #476]	; (8012080 <tcp_input+0x2a0>)
 8011ea4:	4870      	ldr	r0, [pc, #448]	; (8012068 <tcp_input+0x288>)
 8011ea6:	f008 f831 	bl	8019f0c <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8011eaa:	2114      	movs	r1, #20
 8011eac:	6878      	ldr	r0, [r7, #4]
 8011eae:	f7fd fe45 	bl	800fb3c <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 8011eb2:	687b      	ldr	r3, [r7, #4]
 8011eb4:	895a      	ldrh	r2, [r3, #10]
 8011eb6:	4b71      	ldr	r3, [pc, #452]	; (801207c <tcp_input+0x29c>)
 8011eb8:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8011eba:	4b6e      	ldr	r3, [pc, #440]	; (8012074 <tcp_input+0x294>)
 8011ebc:	881a      	ldrh	r2, [r3, #0]
 8011ebe:	4b6f      	ldr	r3, [pc, #444]	; (801207c <tcp_input+0x29c>)
 8011ec0:	881b      	ldrh	r3, [r3, #0]
 8011ec2:	1ad3      	subs	r3, r2, r3
 8011ec4:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 8011ec6:	4b6d      	ldr	r3, [pc, #436]	; (801207c <tcp_input+0x29c>)
 8011ec8:	881b      	ldrh	r3, [r3, #0]
 8011eca:	4619      	mov	r1, r3
 8011ecc:	6878      	ldr	r0, [r7, #4]
 8011ece:	f7fd fe35 	bl	800fb3c <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 8011ed2:	687b      	ldr	r3, [r7, #4]
 8011ed4:	681b      	ldr	r3, [r3, #0]
 8011ed6:	895b      	ldrh	r3, [r3, #10]
 8011ed8:	8a3a      	ldrh	r2, [r7, #16]
 8011eda:	429a      	cmp	r2, r3
 8011edc:	f200 8362 	bhi.w	80125a4 <tcp_input+0x7c4>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8011ee0:	687b      	ldr	r3, [r7, #4]
 8011ee2:	681b      	ldr	r3, [r3, #0]
 8011ee4:	685b      	ldr	r3, [r3, #4]
 8011ee6:	4a64      	ldr	r2, [pc, #400]	; (8012078 <tcp_input+0x298>)
 8011ee8:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8011eea:	687b      	ldr	r3, [r7, #4]
 8011eec:	681b      	ldr	r3, [r3, #0]
 8011eee:	8a3a      	ldrh	r2, [r7, #16]
 8011ef0:	4611      	mov	r1, r2
 8011ef2:	4618      	mov	r0, r3
 8011ef4:	f7fd fe22 	bl	800fb3c <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8011ef8:	687b      	ldr	r3, [r7, #4]
 8011efa:	891a      	ldrh	r2, [r3, #8]
 8011efc:	8a3b      	ldrh	r3, [r7, #16]
 8011efe:	1ad3      	subs	r3, r2, r3
 8011f00:	b29a      	uxth	r2, r3
 8011f02:	687b      	ldr	r3, [r7, #4]
 8011f04:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 8011f06:	687b      	ldr	r3, [r7, #4]
 8011f08:	895b      	ldrh	r3, [r3, #10]
 8011f0a:	2b00      	cmp	r3, #0
 8011f0c:	d005      	beq.n	8011f1a <tcp_input+0x13a>
 8011f0e:	4b54      	ldr	r3, [pc, #336]	; (8012060 <tcp_input+0x280>)
 8011f10:	22df      	movs	r2, #223	; 0xdf
 8011f12:	495c      	ldr	r1, [pc, #368]	; (8012084 <tcp_input+0x2a4>)
 8011f14:	4854      	ldr	r0, [pc, #336]	; (8012068 <tcp_input+0x288>)
 8011f16:	f007 fff9 	bl	8019f0c <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 8011f1a:	687b      	ldr	r3, [r7, #4]
 8011f1c:	891a      	ldrh	r2, [r3, #8]
 8011f1e:	687b      	ldr	r3, [r7, #4]
 8011f20:	681b      	ldr	r3, [r3, #0]
 8011f22:	891b      	ldrh	r3, [r3, #8]
 8011f24:	429a      	cmp	r2, r3
 8011f26:	d005      	beq.n	8011f34 <tcp_input+0x154>
 8011f28:	4b4d      	ldr	r3, [pc, #308]	; (8012060 <tcp_input+0x280>)
 8011f2a:	22e0      	movs	r2, #224	; 0xe0
 8011f2c:	4956      	ldr	r1, [pc, #344]	; (8012088 <tcp_input+0x2a8>)
 8011f2e:	484e      	ldr	r0, [pc, #312]	; (8012068 <tcp_input+0x288>)
 8011f30:	f007 ffec 	bl	8019f0c <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8011f34:	4b4d      	ldr	r3, [pc, #308]	; (801206c <tcp_input+0x28c>)
 8011f36:	681b      	ldr	r3, [r3, #0]
 8011f38:	881b      	ldrh	r3, [r3, #0]
 8011f3a:	b29b      	uxth	r3, r3
 8011f3c:	4a4b      	ldr	r2, [pc, #300]	; (801206c <tcp_input+0x28c>)
 8011f3e:	6814      	ldr	r4, [r2, #0]
 8011f40:	4618      	mov	r0, r3
 8011f42:	f7fc fbbe 	bl	800e6c2 <lwip_htons>
 8011f46:	4603      	mov	r3, r0
 8011f48:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8011f4a:	4b48      	ldr	r3, [pc, #288]	; (801206c <tcp_input+0x28c>)
 8011f4c:	681b      	ldr	r3, [r3, #0]
 8011f4e:	885b      	ldrh	r3, [r3, #2]
 8011f50:	b29b      	uxth	r3, r3
 8011f52:	4a46      	ldr	r2, [pc, #280]	; (801206c <tcp_input+0x28c>)
 8011f54:	6814      	ldr	r4, [r2, #0]
 8011f56:	4618      	mov	r0, r3
 8011f58:	f7fc fbb3 	bl	800e6c2 <lwip_htons>
 8011f5c:	4603      	mov	r3, r0
 8011f5e:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8011f60:	4b42      	ldr	r3, [pc, #264]	; (801206c <tcp_input+0x28c>)
 8011f62:	681b      	ldr	r3, [r3, #0]
 8011f64:	685b      	ldr	r3, [r3, #4]
 8011f66:	4a41      	ldr	r2, [pc, #260]	; (801206c <tcp_input+0x28c>)
 8011f68:	6814      	ldr	r4, [r2, #0]
 8011f6a:	4618      	mov	r0, r3
 8011f6c:	f7fc fbbe 	bl	800e6ec <lwip_htonl>
 8011f70:	4603      	mov	r3, r0
 8011f72:	6063      	str	r3, [r4, #4]
 8011f74:	6863      	ldr	r3, [r4, #4]
 8011f76:	4a45      	ldr	r2, [pc, #276]	; (801208c <tcp_input+0x2ac>)
 8011f78:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8011f7a:	4b3c      	ldr	r3, [pc, #240]	; (801206c <tcp_input+0x28c>)
 8011f7c:	681b      	ldr	r3, [r3, #0]
 8011f7e:	689b      	ldr	r3, [r3, #8]
 8011f80:	4a3a      	ldr	r2, [pc, #232]	; (801206c <tcp_input+0x28c>)
 8011f82:	6814      	ldr	r4, [r2, #0]
 8011f84:	4618      	mov	r0, r3
 8011f86:	f7fc fbb1 	bl	800e6ec <lwip_htonl>
 8011f8a:	4603      	mov	r3, r0
 8011f8c:	60a3      	str	r3, [r4, #8]
 8011f8e:	68a3      	ldr	r3, [r4, #8]
 8011f90:	4a3f      	ldr	r2, [pc, #252]	; (8012090 <tcp_input+0x2b0>)
 8011f92:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8011f94:	4b35      	ldr	r3, [pc, #212]	; (801206c <tcp_input+0x28c>)
 8011f96:	681b      	ldr	r3, [r3, #0]
 8011f98:	89db      	ldrh	r3, [r3, #14]
 8011f9a:	b29b      	uxth	r3, r3
 8011f9c:	4a33      	ldr	r2, [pc, #204]	; (801206c <tcp_input+0x28c>)
 8011f9e:	6814      	ldr	r4, [r2, #0]
 8011fa0:	4618      	mov	r0, r3
 8011fa2:	f7fc fb8e 	bl	800e6c2 <lwip_htons>
 8011fa6:	4603      	mov	r3, r0
 8011fa8:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8011faa:	4b30      	ldr	r3, [pc, #192]	; (801206c <tcp_input+0x28c>)
 8011fac:	681b      	ldr	r3, [r3, #0]
 8011fae:	899b      	ldrh	r3, [r3, #12]
 8011fb0:	b29b      	uxth	r3, r3
 8011fb2:	4618      	mov	r0, r3
 8011fb4:	f7fc fb85 	bl	800e6c2 <lwip_htons>
 8011fb8:	4603      	mov	r3, r0
 8011fba:	b2db      	uxtb	r3, r3
 8011fbc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8011fc0:	b2da      	uxtb	r2, r3
 8011fc2:	4b34      	ldr	r3, [pc, #208]	; (8012094 <tcp_input+0x2b4>)
 8011fc4:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8011fc6:	687b      	ldr	r3, [r7, #4]
 8011fc8:	891a      	ldrh	r2, [r3, #8]
 8011fca:	4b33      	ldr	r3, [pc, #204]	; (8012098 <tcp_input+0x2b8>)
 8011fcc:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8011fce:	4b31      	ldr	r3, [pc, #196]	; (8012094 <tcp_input+0x2b4>)
 8011fd0:	781b      	ldrb	r3, [r3, #0]
 8011fd2:	f003 0303 	and.w	r3, r3, #3
 8011fd6:	2b00      	cmp	r3, #0
 8011fd8:	d00c      	beq.n	8011ff4 <tcp_input+0x214>
    tcplen++;
 8011fda:	4b2f      	ldr	r3, [pc, #188]	; (8012098 <tcp_input+0x2b8>)
 8011fdc:	881b      	ldrh	r3, [r3, #0]
 8011fde:	3301      	adds	r3, #1
 8011fe0:	b29a      	uxth	r2, r3
 8011fe2:	4b2d      	ldr	r3, [pc, #180]	; (8012098 <tcp_input+0x2b8>)
 8011fe4:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 8011fe6:	687b      	ldr	r3, [r7, #4]
 8011fe8:	891a      	ldrh	r2, [r3, #8]
 8011fea:	4b2b      	ldr	r3, [pc, #172]	; (8012098 <tcp_input+0x2b8>)
 8011fec:	881b      	ldrh	r3, [r3, #0]
 8011fee:	429a      	cmp	r2, r3
 8011ff0:	f200 82da 	bhi.w	80125a8 <tcp_input+0x7c8>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8011ff4:	2300      	movs	r3, #0
 8011ff6:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011ff8:	4b28      	ldr	r3, [pc, #160]	; (801209c <tcp_input+0x2bc>)
 8011ffa:	681b      	ldr	r3, [r3, #0]
 8011ffc:	61fb      	str	r3, [r7, #28]
 8011ffe:	e09d      	b.n	801213c <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8012000:	69fb      	ldr	r3, [r7, #28]
 8012002:	7d1b      	ldrb	r3, [r3, #20]
 8012004:	2b00      	cmp	r3, #0
 8012006:	d105      	bne.n	8012014 <tcp_input+0x234>
 8012008:	4b15      	ldr	r3, [pc, #84]	; (8012060 <tcp_input+0x280>)
 801200a:	22fb      	movs	r2, #251	; 0xfb
 801200c:	4924      	ldr	r1, [pc, #144]	; (80120a0 <tcp_input+0x2c0>)
 801200e:	4816      	ldr	r0, [pc, #88]	; (8012068 <tcp_input+0x288>)
 8012010:	f007 ff7c 	bl	8019f0c <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8012014:	69fb      	ldr	r3, [r7, #28]
 8012016:	7d1b      	ldrb	r3, [r3, #20]
 8012018:	2b0a      	cmp	r3, #10
 801201a:	d105      	bne.n	8012028 <tcp_input+0x248>
 801201c:	4b10      	ldr	r3, [pc, #64]	; (8012060 <tcp_input+0x280>)
 801201e:	22fc      	movs	r2, #252	; 0xfc
 8012020:	4920      	ldr	r1, [pc, #128]	; (80120a4 <tcp_input+0x2c4>)
 8012022:	4811      	ldr	r0, [pc, #68]	; (8012068 <tcp_input+0x288>)
 8012024:	f007 ff72 	bl	8019f0c <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8012028:	69fb      	ldr	r3, [r7, #28]
 801202a:	7d1b      	ldrb	r3, [r3, #20]
 801202c:	2b01      	cmp	r3, #1
 801202e:	d105      	bne.n	801203c <tcp_input+0x25c>
 8012030:	4b0b      	ldr	r3, [pc, #44]	; (8012060 <tcp_input+0x280>)
 8012032:	22fd      	movs	r2, #253	; 0xfd
 8012034:	491c      	ldr	r1, [pc, #112]	; (80120a8 <tcp_input+0x2c8>)
 8012036:	480c      	ldr	r0, [pc, #48]	; (8012068 <tcp_input+0x288>)
 8012038:	f007 ff68 	bl	8019f0c <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801203c:	69fb      	ldr	r3, [r7, #28]
 801203e:	7a1b      	ldrb	r3, [r3, #8]
 8012040:	2b00      	cmp	r3, #0
 8012042:	d033      	beq.n	80120ac <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8012044:	69fb      	ldr	r3, [r7, #28]
 8012046:	7a1a      	ldrb	r2, [r3, #8]
 8012048:	4b09      	ldr	r3, [pc, #36]	; (8012070 <tcp_input+0x290>)
 801204a:	685b      	ldr	r3, [r3, #4]
 801204c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012050:	3301      	adds	r3, #1
 8012052:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012054:	429a      	cmp	r2, r3
 8012056:	d029      	beq.n	80120ac <tcp_input+0x2cc>
      prev = pcb;
 8012058:	69fb      	ldr	r3, [r7, #28]
 801205a:	61bb      	str	r3, [r7, #24]
      continue;
 801205c:	e06b      	b.n	8012136 <tcp_input+0x356>
 801205e:	bf00      	nop
 8012060:	0801d8ec 	.word	0x0801d8ec
 8012064:	0801d920 	.word	0x0801d920
 8012068:	0801d938 	.word	0x0801d938
 801206c:	200002a4 	.word	0x200002a4
 8012070:	20007724 	.word	0x20007724
 8012074:	200002a8 	.word	0x200002a8
 8012078:	200002ac 	.word	0x200002ac
 801207c:	200002aa 	.word	0x200002aa
 8012080:	0801d960 	.word	0x0801d960
 8012084:	0801d970 	.word	0x0801d970
 8012088:	0801d97c 	.word	0x0801d97c
 801208c:	200002b4 	.word	0x200002b4
 8012090:	200002b8 	.word	0x200002b8
 8012094:	200002c0 	.word	0x200002c0
 8012098:	200002be 	.word	0x200002be
 801209c:	20018388 	.word	0x20018388
 80120a0:	0801d99c 	.word	0x0801d99c
 80120a4:	0801d9c4 	.word	0x0801d9c4
 80120a8:	0801d9f0 	.word	0x0801d9f0
    }

    if (pcb->remote_port == tcphdr->src &&
 80120ac:	69fb      	ldr	r3, [r7, #28]
 80120ae:	8b1a      	ldrh	r2, [r3, #24]
 80120b0:	4b94      	ldr	r3, [pc, #592]	; (8012304 <tcp_input+0x524>)
 80120b2:	681b      	ldr	r3, [r3, #0]
 80120b4:	881b      	ldrh	r3, [r3, #0]
 80120b6:	b29b      	uxth	r3, r3
 80120b8:	429a      	cmp	r2, r3
 80120ba:	d13a      	bne.n	8012132 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 80120bc:	69fb      	ldr	r3, [r7, #28]
 80120be:	8ada      	ldrh	r2, [r3, #22]
 80120c0:	4b90      	ldr	r3, [pc, #576]	; (8012304 <tcp_input+0x524>)
 80120c2:	681b      	ldr	r3, [r3, #0]
 80120c4:	885b      	ldrh	r3, [r3, #2]
 80120c6:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 80120c8:	429a      	cmp	r2, r3
 80120ca:	d132      	bne.n	8012132 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80120cc:	69fb      	ldr	r3, [r7, #28]
 80120ce:	685a      	ldr	r2, [r3, #4]
 80120d0:	4b8d      	ldr	r3, [pc, #564]	; (8012308 <tcp_input+0x528>)
 80120d2:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 80120d4:	429a      	cmp	r2, r3
 80120d6:	d12c      	bne.n	8012132 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80120d8:	69fb      	ldr	r3, [r7, #28]
 80120da:	681a      	ldr	r2, [r3, #0]
 80120dc:	4b8a      	ldr	r3, [pc, #552]	; (8012308 <tcp_input+0x528>)
 80120de:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80120e0:	429a      	cmp	r2, r3
 80120e2:	d126      	bne.n	8012132 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 80120e4:	69fb      	ldr	r3, [r7, #28]
 80120e6:	68db      	ldr	r3, [r3, #12]
 80120e8:	69fa      	ldr	r2, [r7, #28]
 80120ea:	429a      	cmp	r2, r3
 80120ec:	d106      	bne.n	80120fc <tcp_input+0x31c>
 80120ee:	4b87      	ldr	r3, [pc, #540]	; (801230c <tcp_input+0x52c>)
 80120f0:	f240 120d 	movw	r2, #269	; 0x10d
 80120f4:	4986      	ldr	r1, [pc, #536]	; (8012310 <tcp_input+0x530>)
 80120f6:	4887      	ldr	r0, [pc, #540]	; (8012314 <tcp_input+0x534>)
 80120f8:	f007 ff08 	bl	8019f0c <iprintf>
      if (prev != NULL) {
 80120fc:	69bb      	ldr	r3, [r7, #24]
 80120fe:	2b00      	cmp	r3, #0
 8012100:	d00a      	beq.n	8012118 <tcp_input+0x338>
        prev->next = pcb->next;
 8012102:	69fb      	ldr	r3, [r7, #28]
 8012104:	68da      	ldr	r2, [r3, #12]
 8012106:	69bb      	ldr	r3, [r7, #24]
 8012108:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 801210a:	4b83      	ldr	r3, [pc, #524]	; (8012318 <tcp_input+0x538>)
 801210c:	681a      	ldr	r2, [r3, #0]
 801210e:	69fb      	ldr	r3, [r7, #28]
 8012110:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 8012112:	4a81      	ldr	r2, [pc, #516]	; (8012318 <tcp_input+0x538>)
 8012114:	69fb      	ldr	r3, [r7, #28]
 8012116:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8012118:	69fb      	ldr	r3, [r7, #28]
 801211a:	68db      	ldr	r3, [r3, #12]
 801211c:	69fa      	ldr	r2, [r7, #28]
 801211e:	429a      	cmp	r2, r3
 8012120:	d111      	bne.n	8012146 <tcp_input+0x366>
 8012122:	4b7a      	ldr	r3, [pc, #488]	; (801230c <tcp_input+0x52c>)
 8012124:	f240 1215 	movw	r2, #277	; 0x115
 8012128:	497c      	ldr	r1, [pc, #496]	; (801231c <tcp_input+0x53c>)
 801212a:	487a      	ldr	r0, [pc, #488]	; (8012314 <tcp_input+0x534>)
 801212c:	f007 feee 	bl	8019f0c <iprintf>
      break;
 8012130:	e009      	b.n	8012146 <tcp_input+0x366>
    }
    prev = pcb;
 8012132:	69fb      	ldr	r3, [r7, #28]
 8012134:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012136:	69fb      	ldr	r3, [r7, #28]
 8012138:	68db      	ldr	r3, [r3, #12]
 801213a:	61fb      	str	r3, [r7, #28]
 801213c:	69fb      	ldr	r3, [r7, #28]
 801213e:	2b00      	cmp	r3, #0
 8012140:	f47f af5e 	bne.w	8012000 <tcp_input+0x220>
 8012144:	e000      	b.n	8012148 <tcp_input+0x368>
      break;
 8012146:	bf00      	nop
  }

  if (pcb == NULL) {
 8012148:	69fb      	ldr	r3, [r7, #28]
 801214a:	2b00      	cmp	r3, #0
 801214c:	f040 8095 	bne.w	801227a <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8012150:	4b73      	ldr	r3, [pc, #460]	; (8012320 <tcp_input+0x540>)
 8012152:	681b      	ldr	r3, [r3, #0]
 8012154:	61fb      	str	r3, [r7, #28]
 8012156:	e03f      	b.n	80121d8 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8012158:	69fb      	ldr	r3, [r7, #28]
 801215a:	7d1b      	ldrb	r3, [r3, #20]
 801215c:	2b0a      	cmp	r3, #10
 801215e:	d006      	beq.n	801216e <tcp_input+0x38e>
 8012160:	4b6a      	ldr	r3, [pc, #424]	; (801230c <tcp_input+0x52c>)
 8012162:	f240 121f 	movw	r2, #287	; 0x11f
 8012166:	496f      	ldr	r1, [pc, #444]	; (8012324 <tcp_input+0x544>)
 8012168:	486a      	ldr	r0, [pc, #424]	; (8012314 <tcp_input+0x534>)
 801216a:	f007 fecf 	bl	8019f0c <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801216e:	69fb      	ldr	r3, [r7, #28]
 8012170:	7a1b      	ldrb	r3, [r3, #8]
 8012172:	2b00      	cmp	r3, #0
 8012174:	d009      	beq.n	801218a <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8012176:	69fb      	ldr	r3, [r7, #28]
 8012178:	7a1a      	ldrb	r2, [r3, #8]
 801217a:	4b63      	ldr	r3, [pc, #396]	; (8012308 <tcp_input+0x528>)
 801217c:	685b      	ldr	r3, [r3, #4]
 801217e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012182:	3301      	adds	r3, #1
 8012184:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012186:	429a      	cmp	r2, r3
 8012188:	d122      	bne.n	80121d0 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 801218a:	69fb      	ldr	r3, [r7, #28]
 801218c:	8b1a      	ldrh	r2, [r3, #24]
 801218e:	4b5d      	ldr	r3, [pc, #372]	; (8012304 <tcp_input+0x524>)
 8012190:	681b      	ldr	r3, [r3, #0]
 8012192:	881b      	ldrh	r3, [r3, #0]
 8012194:	b29b      	uxth	r3, r3
 8012196:	429a      	cmp	r2, r3
 8012198:	d11b      	bne.n	80121d2 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 801219a:	69fb      	ldr	r3, [r7, #28]
 801219c:	8ada      	ldrh	r2, [r3, #22]
 801219e:	4b59      	ldr	r3, [pc, #356]	; (8012304 <tcp_input+0x524>)
 80121a0:	681b      	ldr	r3, [r3, #0]
 80121a2:	885b      	ldrh	r3, [r3, #2]
 80121a4:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 80121a6:	429a      	cmp	r2, r3
 80121a8:	d113      	bne.n	80121d2 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80121aa:	69fb      	ldr	r3, [r7, #28]
 80121ac:	685a      	ldr	r2, [r3, #4]
 80121ae:	4b56      	ldr	r3, [pc, #344]	; (8012308 <tcp_input+0x528>)
 80121b0:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 80121b2:	429a      	cmp	r2, r3
 80121b4:	d10d      	bne.n	80121d2 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80121b6:	69fb      	ldr	r3, [r7, #28]
 80121b8:	681a      	ldr	r2, [r3, #0]
 80121ba:	4b53      	ldr	r3, [pc, #332]	; (8012308 <tcp_input+0x528>)
 80121bc:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80121be:	429a      	cmp	r2, r3
 80121c0:	d107      	bne.n	80121d2 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 80121c2:	69f8      	ldr	r0, [r7, #28]
 80121c4:	f000 fb56 	bl	8012874 <tcp_timewait_input>
        }
        pbuf_free(p);
 80121c8:	6878      	ldr	r0, [r7, #4]
 80121ca:	f7fd fd3d 	bl	800fc48 <pbuf_free>
        return;
 80121ce:	e1f1      	b.n	80125b4 <tcp_input+0x7d4>
        continue;
 80121d0:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80121d2:	69fb      	ldr	r3, [r7, #28]
 80121d4:	68db      	ldr	r3, [r3, #12]
 80121d6:	61fb      	str	r3, [r7, #28]
 80121d8:	69fb      	ldr	r3, [r7, #28]
 80121da:	2b00      	cmp	r3, #0
 80121dc:	d1bc      	bne.n	8012158 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 80121de:	2300      	movs	r3, #0
 80121e0:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80121e2:	4b51      	ldr	r3, [pc, #324]	; (8012328 <tcp_input+0x548>)
 80121e4:	681b      	ldr	r3, [r3, #0]
 80121e6:	617b      	str	r3, [r7, #20]
 80121e8:	e02a      	b.n	8012240 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 80121ea:	697b      	ldr	r3, [r7, #20]
 80121ec:	7a1b      	ldrb	r3, [r3, #8]
 80121ee:	2b00      	cmp	r3, #0
 80121f0:	d00c      	beq.n	801220c <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80121f2:	697b      	ldr	r3, [r7, #20]
 80121f4:	7a1a      	ldrb	r2, [r3, #8]
 80121f6:	4b44      	ldr	r3, [pc, #272]	; (8012308 <tcp_input+0x528>)
 80121f8:	685b      	ldr	r3, [r3, #4]
 80121fa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80121fe:	3301      	adds	r3, #1
 8012200:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8012202:	429a      	cmp	r2, r3
 8012204:	d002      	beq.n	801220c <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 8012206:	697b      	ldr	r3, [r7, #20]
 8012208:	61bb      	str	r3, [r7, #24]
        continue;
 801220a:	e016      	b.n	801223a <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 801220c:	697b      	ldr	r3, [r7, #20]
 801220e:	8ada      	ldrh	r2, [r3, #22]
 8012210:	4b3c      	ldr	r3, [pc, #240]	; (8012304 <tcp_input+0x524>)
 8012212:	681b      	ldr	r3, [r3, #0]
 8012214:	885b      	ldrh	r3, [r3, #2]
 8012216:	b29b      	uxth	r3, r3
 8012218:	429a      	cmp	r2, r3
 801221a:	d10c      	bne.n	8012236 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 801221c:	697b      	ldr	r3, [r7, #20]
 801221e:	681a      	ldr	r2, [r3, #0]
 8012220:	4b39      	ldr	r3, [pc, #228]	; (8012308 <tcp_input+0x528>)
 8012222:	695b      	ldr	r3, [r3, #20]
 8012224:	429a      	cmp	r2, r3
 8012226:	d00f      	beq.n	8012248 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8012228:	697b      	ldr	r3, [r7, #20]
 801222a:	2b00      	cmp	r3, #0
 801222c:	d00d      	beq.n	801224a <tcp_input+0x46a>
 801222e:	697b      	ldr	r3, [r7, #20]
 8012230:	681b      	ldr	r3, [r3, #0]
 8012232:	2b00      	cmp	r3, #0
 8012234:	d009      	beq.n	801224a <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 8012236:	697b      	ldr	r3, [r7, #20]
 8012238:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801223a:	697b      	ldr	r3, [r7, #20]
 801223c:	68db      	ldr	r3, [r3, #12]
 801223e:	617b      	str	r3, [r7, #20]
 8012240:	697b      	ldr	r3, [r7, #20]
 8012242:	2b00      	cmp	r3, #0
 8012244:	d1d1      	bne.n	80121ea <tcp_input+0x40a>
 8012246:	e000      	b.n	801224a <tcp_input+0x46a>
            break;
 8012248:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 801224a:	697b      	ldr	r3, [r7, #20]
 801224c:	2b00      	cmp	r3, #0
 801224e:	d014      	beq.n	801227a <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8012250:	69bb      	ldr	r3, [r7, #24]
 8012252:	2b00      	cmp	r3, #0
 8012254:	d00a      	beq.n	801226c <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8012256:	697b      	ldr	r3, [r7, #20]
 8012258:	68da      	ldr	r2, [r3, #12]
 801225a:	69bb      	ldr	r3, [r7, #24]
 801225c:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 801225e:	4b32      	ldr	r3, [pc, #200]	; (8012328 <tcp_input+0x548>)
 8012260:	681a      	ldr	r2, [r3, #0]
 8012262:	697b      	ldr	r3, [r7, #20]
 8012264:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8012266:	4a30      	ldr	r2, [pc, #192]	; (8012328 <tcp_input+0x548>)
 8012268:	697b      	ldr	r3, [r7, #20]
 801226a:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 801226c:	6978      	ldr	r0, [r7, #20]
 801226e:	f000 fa03 	bl	8012678 <tcp_listen_input>
      }
      pbuf_free(p);
 8012272:	6878      	ldr	r0, [r7, #4]
 8012274:	f7fd fce8 	bl	800fc48 <pbuf_free>
      return;
 8012278:	e19c      	b.n	80125b4 <tcp_input+0x7d4>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 801227a:	69fb      	ldr	r3, [r7, #28]
 801227c:	2b00      	cmp	r3, #0
 801227e:	f000 8161 	beq.w	8012544 <tcp_input+0x764>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8012282:	4b2a      	ldr	r3, [pc, #168]	; (801232c <tcp_input+0x54c>)
 8012284:	2200      	movs	r2, #0
 8012286:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8012288:	687b      	ldr	r3, [r7, #4]
 801228a:	891a      	ldrh	r2, [r3, #8]
 801228c:	4b27      	ldr	r3, [pc, #156]	; (801232c <tcp_input+0x54c>)
 801228e:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8012290:	4a26      	ldr	r2, [pc, #152]	; (801232c <tcp_input+0x54c>)
 8012292:	687b      	ldr	r3, [r7, #4]
 8012294:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8012296:	4b1b      	ldr	r3, [pc, #108]	; (8012304 <tcp_input+0x524>)
 8012298:	681b      	ldr	r3, [r3, #0]
 801229a:	4a24      	ldr	r2, [pc, #144]	; (801232c <tcp_input+0x54c>)
 801229c:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 801229e:	4b24      	ldr	r3, [pc, #144]	; (8012330 <tcp_input+0x550>)
 80122a0:	2200      	movs	r2, #0
 80122a2:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 80122a4:	4b23      	ldr	r3, [pc, #140]	; (8012334 <tcp_input+0x554>)
 80122a6:	2200      	movs	r2, #0
 80122a8:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 80122aa:	4b23      	ldr	r3, [pc, #140]	; (8012338 <tcp_input+0x558>)
 80122ac:	2200      	movs	r2, #0
 80122ae:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 80122b0:	4b22      	ldr	r3, [pc, #136]	; (801233c <tcp_input+0x55c>)
 80122b2:	781b      	ldrb	r3, [r3, #0]
 80122b4:	f003 0308 	and.w	r3, r3, #8
 80122b8:	2b00      	cmp	r3, #0
 80122ba:	d006      	beq.n	80122ca <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 80122bc:	687b      	ldr	r3, [r7, #4]
 80122be:	7b5b      	ldrb	r3, [r3, #13]
 80122c0:	f043 0301 	orr.w	r3, r3, #1
 80122c4:	b2da      	uxtb	r2, r3
 80122c6:	687b      	ldr	r3, [r7, #4]
 80122c8:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 80122ca:	69fb      	ldr	r3, [r7, #28]
 80122cc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80122ce:	2b00      	cmp	r3, #0
 80122d0:	d038      	beq.n	8012344 <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80122d2:	69f8      	ldr	r0, [r7, #28]
 80122d4:	f7ff f88c 	bl	80113f0 <tcp_process_refused_data>
 80122d8:	4603      	mov	r3, r0
 80122da:	f113 0f0d 	cmn.w	r3, #13
 80122de:	d007      	beq.n	80122f0 <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80122e0:	69fb      	ldr	r3, [r7, #28]
 80122e2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80122e4:	2b00      	cmp	r3, #0
 80122e6:	d02d      	beq.n	8012344 <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80122e8:	4b15      	ldr	r3, [pc, #84]	; (8012340 <tcp_input+0x560>)
 80122ea:	881b      	ldrh	r3, [r3, #0]
 80122ec:	2b00      	cmp	r3, #0
 80122ee:	d029      	beq.n	8012344 <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 80122f0:	69fb      	ldr	r3, [r7, #28]
 80122f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80122f4:	2b00      	cmp	r3, #0
 80122f6:	f040 8105 	bne.w	8012504 <tcp_input+0x724>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 80122fa:	69f8      	ldr	r0, [r7, #28]
 80122fc:	f003 fe1c 	bl	8015f38 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8012300:	e100      	b.n	8012504 <tcp_input+0x724>
 8012302:	bf00      	nop
 8012304:	200002a4 	.word	0x200002a4
 8012308:	20007724 	.word	0x20007724
 801230c:	0801d8ec 	.word	0x0801d8ec
 8012310:	0801da18 	.word	0x0801da18
 8012314:	0801d938 	.word	0x0801d938
 8012318:	20018388 	.word	0x20018388
 801231c:	0801da44 	.word	0x0801da44
 8012320:	20018398 	.word	0x20018398
 8012324:	0801da70 	.word	0x0801da70
 8012328:	20018390 	.word	0x20018390
 801232c:	20000294 	.word	0x20000294
 8012330:	200002c4 	.word	0x200002c4
 8012334:	200002c1 	.word	0x200002c1
 8012338:	200002bc 	.word	0x200002bc
 801233c:	200002c0 	.word	0x200002c0
 8012340:	200002be 	.word	0x200002be
      }
    }
    tcp_input_pcb = pcb;
 8012344:	4a9d      	ldr	r2, [pc, #628]	; (80125bc <tcp_input+0x7dc>)
 8012346:	69fb      	ldr	r3, [r7, #28]
 8012348:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 801234a:	69f8      	ldr	r0, [r7, #28]
 801234c:	f000 fb0c 	bl	8012968 <tcp_process>
 8012350:	4603      	mov	r3, r0
 8012352:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8012354:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012358:	f113 0f0d 	cmn.w	r3, #13
 801235c:	f000 80d4 	beq.w	8012508 <tcp_input+0x728>
      if (recv_flags & TF_RESET) {
 8012360:	4b97      	ldr	r3, [pc, #604]	; (80125c0 <tcp_input+0x7e0>)
 8012362:	781b      	ldrb	r3, [r3, #0]
 8012364:	f003 0308 	and.w	r3, r3, #8
 8012368:	2b00      	cmp	r3, #0
 801236a:	d015      	beq.n	8012398 <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 801236c:	69fb      	ldr	r3, [r7, #28]
 801236e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012372:	2b00      	cmp	r3, #0
 8012374:	d008      	beq.n	8012388 <tcp_input+0x5a8>
 8012376:	69fb      	ldr	r3, [r7, #28]
 8012378:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801237c:	69fa      	ldr	r2, [r7, #28]
 801237e:	6912      	ldr	r2, [r2, #16]
 8012380:	f06f 010d 	mvn.w	r1, #13
 8012384:	4610      	mov	r0, r2
 8012386:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8012388:	69f9      	ldr	r1, [r7, #28]
 801238a:	488e      	ldr	r0, [pc, #568]	; (80125c4 <tcp_input+0x7e4>)
 801238c:	f7ff fbb0 	bl	8011af0 <tcp_pcb_remove>
        tcp_free(pcb);
 8012390:	69f8      	ldr	r0, [r7, #28]
 8012392:	f7fd ff8b 	bl	80102ac <tcp_free>
 8012396:	e0c2      	b.n	801251e <tcp_input+0x73e>
      } else {
        err = ERR_OK;
 8012398:	2300      	movs	r3, #0
 801239a:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 801239c:	4b8a      	ldr	r3, [pc, #552]	; (80125c8 <tcp_input+0x7e8>)
 801239e:	881b      	ldrh	r3, [r3, #0]
 80123a0:	2b00      	cmp	r3, #0
 80123a2:	d01d      	beq.n	80123e0 <tcp_input+0x600>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 80123a4:	4b88      	ldr	r3, [pc, #544]	; (80125c8 <tcp_input+0x7e8>)
 80123a6:	881b      	ldrh	r3, [r3, #0]
 80123a8:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 80123aa:	69fb      	ldr	r3, [r7, #28]
 80123ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80123b0:	2b00      	cmp	r3, #0
 80123b2:	d00a      	beq.n	80123ca <tcp_input+0x5ea>
 80123b4:	69fb      	ldr	r3, [r7, #28]
 80123b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80123ba:	69fa      	ldr	r2, [r7, #28]
 80123bc:	6910      	ldr	r0, [r2, #16]
 80123be:	89fa      	ldrh	r2, [r7, #14]
 80123c0:	69f9      	ldr	r1, [r7, #28]
 80123c2:	4798      	blx	r3
 80123c4:	4603      	mov	r3, r0
 80123c6:	74fb      	strb	r3, [r7, #19]
 80123c8:	e001      	b.n	80123ce <tcp_input+0x5ee>
 80123ca:	2300      	movs	r3, #0
 80123cc:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 80123ce:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80123d2:	f113 0f0d 	cmn.w	r3, #13
 80123d6:	f000 8099 	beq.w	801250c <tcp_input+0x72c>
              goto aborted;
            }
          }
          recv_acked = 0;
 80123da:	4b7b      	ldr	r3, [pc, #492]	; (80125c8 <tcp_input+0x7e8>)
 80123dc:	2200      	movs	r2, #0
 80123de:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 80123e0:	69f8      	ldr	r0, [r7, #28]
 80123e2:	f000 f909 	bl	80125f8 <tcp_input_delayed_close>
 80123e6:	4603      	mov	r3, r0
 80123e8:	2b00      	cmp	r3, #0
 80123ea:	f040 8091 	bne.w	8012510 <tcp_input+0x730>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 80123ee:	4b77      	ldr	r3, [pc, #476]	; (80125cc <tcp_input+0x7ec>)
 80123f0:	681b      	ldr	r3, [r3, #0]
 80123f2:	2b00      	cmp	r3, #0
 80123f4:	d041      	beq.n	801247a <tcp_input+0x69a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 80123f6:	69fb      	ldr	r3, [r7, #28]
 80123f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80123fa:	2b00      	cmp	r3, #0
 80123fc:	d006      	beq.n	801240c <tcp_input+0x62c>
 80123fe:	4b74      	ldr	r3, [pc, #464]	; (80125d0 <tcp_input+0x7f0>)
 8012400:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8012404:	4973      	ldr	r1, [pc, #460]	; (80125d4 <tcp_input+0x7f4>)
 8012406:	4874      	ldr	r0, [pc, #464]	; (80125d8 <tcp_input+0x7f8>)
 8012408:	f007 fd80 	bl	8019f0c <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 801240c:	69fb      	ldr	r3, [r7, #28]
 801240e:	8b5b      	ldrh	r3, [r3, #26]
 8012410:	f003 0310 	and.w	r3, r3, #16
 8012414:	2b00      	cmp	r3, #0
 8012416:	d008      	beq.n	801242a <tcp_input+0x64a>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8012418:	4b6c      	ldr	r3, [pc, #432]	; (80125cc <tcp_input+0x7ec>)
 801241a:	681b      	ldr	r3, [r3, #0]
 801241c:	4618      	mov	r0, r3
 801241e:	f7fd fc13 	bl	800fc48 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8012422:	69f8      	ldr	r0, [r7, #28]
 8012424:	f7fe fa2a 	bl	801087c <tcp_abort>
            goto aborted;
 8012428:	e079      	b.n	801251e <tcp_input+0x73e>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 801242a:	69fb      	ldr	r3, [r7, #28]
 801242c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012430:	2b00      	cmp	r3, #0
 8012432:	d00c      	beq.n	801244e <tcp_input+0x66e>
 8012434:	69fb      	ldr	r3, [r7, #28]
 8012436:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 801243a:	69fb      	ldr	r3, [r7, #28]
 801243c:	6918      	ldr	r0, [r3, #16]
 801243e:	4b63      	ldr	r3, [pc, #396]	; (80125cc <tcp_input+0x7ec>)
 8012440:	681a      	ldr	r2, [r3, #0]
 8012442:	2300      	movs	r3, #0
 8012444:	69f9      	ldr	r1, [r7, #28]
 8012446:	47a0      	blx	r4
 8012448:	4603      	mov	r3, r0
 801244a:	74fb      	strb	r3, [r7, #19]
 801244c:	e008      	b.n	8012460 <tcp_input+0x680>
 801244e:	4b5f      	ldr	r3, [pc, #380]	; (80125cc <tcp_input+0x7ec>)
 8012450:	681a      	ldr	r2, [r3, #0]
 8012452:	2300      	movs	r3, #0
 8012454:	69f9      	ldr	r1, [r7, #28]
 8012456:	2000      	movs	r0, #0
 8012458:	f7ff f8a2 	bl	80115a0 <tcp_recv_null>
 801245c:	4603      	mov	r3, r0
 801245e:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8012460:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012464:	f113 0f0d 	cmn.w	r3, #13
 8012468:	d054      	beq.n	8012514 <tcp_input+0x734>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 801246a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801246e:	2b00      	cmp	r3, #0
 8012470:	d003      	beq.n	801247a <tcp_input+0x69a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8012472:	4b56      	ldr	r3, [pc, #344]	; (80125cc <tcp_input+0x7ec>)
 8012474:	681a      	ldr	r2, [r3, #0]
 8012476:	69fb      	ldr	r3, [r7, #28]
 8012478:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 801247a:	4b51      	ldr	r3, [pc, #324]	; (80125c0 <tcp_input+0x7e0>)
 801247c:	781b      	ldrb	r3, [r3, #0]
 801247e:	f003 0320 	and.w	r3, r3, #32
 8012482:	2b00      	cmp	r3, #0
 8012484:	d031      	beq.n	80124ea <tcp_input+0x70a>
          if (pcb->refused_data != NULL) {
 8012486:	69fb      	ldr	r3, [r7, #28]
 8012488:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801248a:	2b00      	cmp	r3, #0
 801248c:	d009      	beq.n	80124a2 <tcp_input+0x6c2>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 801248e:	69fb      	ldr	r3, [r7, #28]
 8012490:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012492:	7b5a      	ldrb	r2, [r3, #13]
 8012494:	69fb      	ldr	r3, [r7, #28]
 8012496:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012498:	f042 0220 	orr.w	r2, r2, #32
 801249c:	b2d2      	uxtb	r2, r2
 801249e:	735a      	strb	r2, [r3, #13]
 80124a0:	e023      	b.n	80124ea <tcp_input+0x70a>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 80124a2:	69fb      	ldr	r3, [r7, #28]
 80124a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80124a6:	f241 0268 	movw	r2, #4200	; 0x1068
 80124aa:	4293      	cmp	r3, r2
 80124ac:	d005      	beq.n	80124ba <tcp_input+0x6da>
              pcb->rcv_wnd++;
 80124ae:	69fb      	ldr	r3, [r7, #28]
 80124b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80124b2:	3301      	adds	r3, #1
 80124b4:	b29a      	uxth	r2, r3
 80124b6:	69fb      	ldr	r3, [r7, #28]
 80124b8:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 80124ba:	69fb      	ldr	r3, [r7, #28]
 80124bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80124c0:	2b00      	cmp	r3, #0
 80124c2:	d00b      	beq.n	80124dc <tcp_input+0x6fc>
 80124c4:	69fb      	ldr	r3, [r7, #28]
 80124c6:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 80124ca:	69fb      	ldr	r3, [r7, #28]
 80124cc:	6918      	ldr	r0, [r3, #16]
 80124ce:	2300      	movs	r3, #0
 80124d0:	2200      	movs	r2, #0
 80124d2:	69f9      	ldr	r1, [r7, #28]
 80124d4:	47a0      	blx	r4
 80124d6:	4603      	mov	r3, r0
 80124d8:	74fb      	strb	r3, [r7, #19]
 80124da:	e001      	b.n	80124e0 <tcp_input+0x700>
 80124dc:	2300      	movs	r3, #0
 80124de:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 80124e0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80124e4:	f113 0f0d 	cmn.w	r3, #13
 80124e8:	d016      	beq.n	8012518 <tcp_input+0x738>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 80124ea:	4b34      	ldr	r3, [pc, #208]	; (80125bc <tcp_input+0x7dc>)
 80124ec:	2200      	movs	r2, #0
 80124ee:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 80124f0:	69f8      	ldr	r0, [r7, #28]
 80124f2:	f000 f881 	bl	80125f8 <tcp_input_delayed_close>
 80124f6:	4603      	mov	r3, r0
 80124f8:	2b00      	cmp	r3, #0
 80124fa:	d10f      	bne.n	801251c <tcp_input+0x73c>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 80124fc:	69f8      	ldr	r0, [r7, #28]
 80124fe:	f002 ff15 	bl	801532c <tcp_output>
 8012502:	e00c      	b.n	801251e <tcp_input+0x73e>
        goto aborted;
 8012504:	bf00      	nop
 8012506:	e00a      	b.n	801251e <tcp_input+0x73e>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8012508:	bf00      	nop
 801250a:	e008      	b.n	801251e <tcp_input+0x73e>
              goto aborted;
 801250c:	bf00      	nop
 801250e:	e006      	b.n	801251e <tcp_input+0x73e>
          goto aborted;
 8012510:	bf00      	nop
 8012512:	e004      	b.n	801251e <tcp_input+0x73e>
            goto aborted;
 8012514:	bf00      	nop
 8012516:	e002      	b.n	801251e <tcp_input+0x73e>
              goto aborted;
 8012518:	bf00      	nop
 801251a:	e000      	b.n	801251e <tcp_input+0x73e>
          goto aborted;
 801251c:	bf00      	nop
    tcp_input_pcb = NULL;
 801251e:	4b27      	ldr	r3, [pc, #156]	; (80125bc <tcp_input+0x7dc>)
 8012520:	2200      	movs	r2, #0
 8012522:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8012524:	4b29      	ldr	r3, [pc, #164]	; (80125cc <tcp_input+0x7ec>)
 8012526:	2200      	movs	r2, #0
 8012528:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 801252a:	4b2c      	ldr	r3, [pc, #176]	; (80125dc <tcp_input+0x7fc>)
 801252c:	685b      	ldr	r3, [r3, #4]
 801252e:	2b00      	cmp	r3, #0
 8012530:	d03f      	beq.n	80125b2 <tcp_input+0x7d2>
      pbuf_free(inseg.p);
 8012532:	4b2a      	ldr	r3, [pc, #168]	; (80125dc <tcp_input+0x7fc>)
 8012534:	685b      	ldr	r3, [r3, #4]
 8012536:	4618      	mov	r0, r3
 8012538:	f7fd fb86 	bl	800fc48 <pbuf_free>
      inseg.p = NULL;
 801253c:	4b27      	ldr	r3, [pc, #156]	; (80125dc <tcp_input+0x7fc>)
 801253e:	2200      	movs	r2, #0
 8012540:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8012542:	e036      	b.n	80125b2 <tcp_input+0x7d2>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8012544:	4b26      	ldr	r3, [pc, #152]	; (80125e0 <tcp_input+0x800>)
 8012546:	681b      	ldr	r3, [r3, #0]
 8012548:	899b      	ldrh	r3, [r3, #12]
 801254a:	b29b      	uxth	r3, r3
 801254c:	4618      	mov	r0, r3
 801254e:	f7fc f8b8 	bl	800e6c2 <lwip_htons>
 8012552:	4603      	mov	r3, r0
 8012554:	b2db      	uxtb	r3, r3
 8012556:	f003 0304 	and.w	r3, r3, #4
 801255a:	2b00      	cmp	r3, #0
 801255c:	d118      	bne.n	8012590 <tcp_input+0x7b0>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801255e:	4b21      	ldr	r3, [pc, #132]	; (80125e4 <tcp_input+0x804>)
 8012560:	6819      	ldr	r1, [r3, #0]
 8012562:	4b21      	ldr	r3, [pc, #132]	; (80125e8 <tcp_input+0x808>)
 8012564:	881b      	ldrh	r3, [r3, #0]
 8012566:	461a      	mov	r2, r3
 8012568:	4b20      	ldr	r3, [pc, #128]	; (80125ec <tcp_input+0x80c>)
 801256a:	681b      	ldr	r3, [r3, #0]
 801256c:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801256e:	4b1c      	ldr	r3, [pc, #112]	; (80125e0 <tcp_input+0x800>)
 8012570:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012572:	885b      	ldrh	r3, [r3, #2]
 8012574:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012576:	4a1a      	ldr	r2, [pc, #104]	; (80125e0 <tcp_input+0x800>)
 8012578:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801257a:	8812      	ldrh	r2, [r2, #0]
 801257c:	b292      	uxth	r2, r2
 801257e:	9202      	str	r2, [sp, #8]
 8012580:	9301      	str	r3, [sp, #4]
 8012582:	4b1b      	ldr	r3, [pc, #108]	; (80125f0 <tcp_input+0x810>)
 8012584:	9300      	str	r3, [sp, #0]
 8012586:	4b1b      	ldr	r3, [pc, #108]	; (80125f4 <tcp_input+0x814>)
 8012588:	4602      	mov	r2, r0
 801258a:	2000      	movs	r0, #0
 801258c:	f003 fc82 	bl	8015e94 <tcp_rst>
    pbuf_free(p);
 8012590:	6878      	ldr	r0, [r7, #4]
 8012592:	f7fd fb59 	bl	800fc48 <pbuf_free>
  return;
 8012596:	e00c      	b.n	80125b2 <tcp_input+0x7d2>
    goto dropped;
 8012598:	bf00      	nop
 801259a:	e006      	b.n	80125aa <tcp_input+0x7ca>
    goto dropped;
 801259c:	bf00      	nop
 801259e:	e004      	b.n	80125aa <tcp_input+0x7ca>
    goto dropped;
 80125a0:	bf00      	nop
 80125a2:	e002      	b.n	80125aa <tcp_input+0x7ca>
      goto dropped;
 80125a4:	bf00      	nop
 80125a6:	e000      	b.n	80125aa <tcp_input+0x7ca>
      goto dropped;
 80125a8:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 80125aa:	6878      	ldr	r0, [r7, #4]
 80125ac:	f7fd fb4c 	bl	800fc48 <pbuf_free>
 80125b0:	e000      	b.n	80125b4 <tcp_input+0x7d4>
  return;
 80125b2:	bf00      	nop
}
 80125b4:	3724      	adds	r7, #36	; 0x24
 80125b6:	46bd      	mov	sp, r7
 80125b8:	bd90      	pop	{r4, r7, pc}
 80125ba:	bf00      	nop
 80125bc:	2001839c 	.word	0x2001839c
 80125c0:	200002c1 	.word	0x200002c1
 80125c4:	20018388 	.word	0x20018388
 80125c8:	200002bc 	.word	0x200002bc
 80125cc:	200002c4 	.word	0x200002c4
 80125d0:	0801d8ec 	.word	0x0801d8ec
 80125d4:	0801daa0 	.word	0x0801daa0
 80125d8:	0801d938 	.word	0x0801d938
 80125dc:	20000294 	.word	0x20000294
 80125e0:	200002a4 	.word	0x200002a4
 80125e4:	200002b8 	.word	0x200002b8
 80125e8:	200002be 	.word	0x200002be
 80125ec:	200002b4 	.word	0x200002b4
 80125f0:	20007734 	.word	0x20007734
 80125f4:	20007738 	.word	0x20007738

080125f8 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 80125f8:	b580      	push	{r7, lr}
 80125fa:	b082      	sub	sp, #8
 80125fc:	af00      	add	r7, sp, #0
 80125fe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8012600:	687b      	ldr	r3, [r7, #4]
 8012602:	2b00      	cmp	r3, #0
 8012604:	d106      	bne.n	8012614 <tcp_input_delayed_close+0x1c>
 8012606:	4b17      	ldr	r3, [pc, #92]	; (8012664 <tcp_input_delayed_close+0x6c>)
 8012608:	f240 225a 	movw	r2, #602	; 0x25a
 801260c:	4916      	ldr	r1, [pc, #88]	; (8012668 <tcp_input_delayed_close+0x70>)
 801260e:	4817      	ldr	r0, [pc, #92]	; (801266c <tcp_input_delayed_close+0x74>)
 8012610:	f007 fc7c 	bl	8019f0c <iprintf>

  if (recv_flags & TF_CLOSED) {
 8012614:	4b16      	ldr	r3, [pc, #88]	; (8012670 <tcp_input_delayed_close+0x78>)
 8012616:	781b      	ldrb	r3, [r3, #0]
 8012618:	f003 0310 	and.w	r3, r3, #16
 801261c:	2b00      	cmp	r3, #0
 801261e:	d01c      	beq.n	801265a <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8012620:	687b      	ldr	r3, [r7, #4]
 8012622:	8b5b      	ldrh	r3, [r3, #26]
 8012624:	f003 0310 	and.w	r3, r3, #16
 8012628:	2b00      	cmp	r3, #0
 801262a:	d10d      	bne.n	8012648 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 801262c:	687b      	ldr	r3, [r7, #4]
 801262e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012632:	2b00      	cmp	r3, #0
 8012634:	d008      	beq.n	8012648 <tcp_input_delayed_close+0x50>
 8012636:	687b      	ldr	r3, [r7, #4]
 8012638:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801263c:	687a      	ldr	r2, [r7, #4]
 801263e:	6912      	ldr	r2, [r2, #16]
 8012640:	f06f 010e 	mvn.w	r1, #14
 8012644:	4610      	mov	r0, r2
 8012646:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8012648:	6879      	ldr	r1, [r7, #4]
 801264a:	480a      	ldr	r0, [pc, #40]	; (8012674 <tcp_input_delayed_close+0x7c>)
 801264c:	f7ff fa50 	bl	8011af0 <tcp_pcb_remove>
    tcp_free(pcb);
 8012650:	6878      	ldr	r0, [r7, #4]
 8012652:	f7fd fe2b 	bl	80102ac <tcp_free>
    return 1;
 8012656:	2301      	movs	r3, #1
 8012658:	e000      	b.n	801265c <tcp_input_delayed_close+0x64>
  }
  return 0;
 801265a:	2300      	movs	r3, #0
}
 801265c:	4618      	mov	r0, r3
 801265e:	3708      	adds	r7, #8
 8012660:	46bd      	mov	sp, r7
 8012662:	bd80      	pop	{r7, pc}
 8012664:	0801d8ec 	.word	0x0801d8ec
 8012668:	0801dabc 	.word	0x0801dabc
 801266c:	0801d938 	.word	0x0801d938
 8012670:	200002c1 	.word	0x200002c1
 8012674:	20018388 	.word	0x20018388

08012678 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8012678:	b590      	push	{r4, r7, lr}
 801267a:	b08b      	sub	sp, #44	; 0x2c
 801267c:	af04      	add	r7, sp, #16
 801267e:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8012680:	4b6f      	ldr	r3, [pc, #444]	; (8012840 <tcp_listen_input+0x1c8>)
 8012682:	781b      	ldrb	r3, [r3, #0]
 8012684:	f003 0304 	and.w	r3, r3, #4
 8012688:	2b00      	cmp	r3, #0
 801268a:	f040 80d2 	bne.w	8012832 <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 801268e:	687b      	ldr	r3, [r7, #4]
 8012690:	2b00      	cmp	r3, #0
 8012692:	d106      	bne.n	80126a2 <tcp_listen_input+0x2a>
 8012694:	4b6b      	ldr	r3, [pc, #428]	; (8012844 <tcp_listen_input+0x1cc>)
 8012696:	f240 2281 	movw	r2, #641	; 0x281
 801269a:	496b      	ldr	r1, [pc, #428]	; (8012848 <tcp_listen_input+0x1d0>)
 801269c:	486b      	ldr	r0, [pc, #428]	; (801284c <tcp_listen_input+0x1d4>)
 801269e:	f007 fc35 	bl	8019f0c <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 80126a2:	4b67      	ldr	r3, [pc, #412]	; (8012840 <tcp_listen_input+0x1c8>)
 80126a4:	781b      	ldrb	r3, [r3, #0]
 80126a6:	f003 0310 	and.w	r3, r3, #16
 80126aa:	2b00      	cmp	r3, #0
 80126ac:	d019      	beq.n	80126e2 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80126ae:	4b68      	ldr	r3, [pc, #416]	; (8012850 <tcp_listen_input+0x1d8>)
 80126b0:	6819      	ldr	r1, [r3, #0]
 80126b2:	4b68      	ldr	r3, [pc, #416]	; (8012854 <tcp_listen_input+0x1dc>)
 80126b4:	881b      	ldrh	r3, [r3, #0]
 80126b6:	461a      	mov	r2, r3
 80126b8:	4b67      	ldr	r3, [pc, #412]	; (8012858 <tcp_listen_input+0x1e0>)
 80126ba:	681b      	ldr	r3, [r3, #0]
 80126bc:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80126be:	4b67      	ldr	r3, [pc, #412]	; (801285c <tcp_listen_input+0x1e4>)
 80126c0:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80126c2:	885b      	ldrh	r3, [r3, #2]
 80126c4:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80126c6:	4a65      	ldr	r2, [pc, #404]	; (801285c <tcp_listen_input+0x1e4>)
 80126c8:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80126ca:	8812      	ldrh	r2, [r2, #0]
 80126cc:	b292      	uxth	r2, r2
 80126ce:	9202      	str	r2, [sp, #8]
 80126d0:	9301      	str	r3, [sp, #4]
 80126d2:	4b63      	ldr	r3, [pc, #396]	; (8012860 <tcp_listen_input+0x1e8>)
 80126d4:	9300      	str	r3, [sp, #0]
 80126d6:	4b63      	ldr	r3, [pc, #396]	; (8012864 <tcp_listen_input+0x1ec>)
 80126d8:	4602      	mov	r2, r0
 80126da:	6878      	ldr	r0, [r7, #4]
 80126dc:	f003 fbda 	bl	8015e94 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 80126e0:	e0a9      	b.n	8012836 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 80126e2:	4b57      	ldr	r3, [pc, #348]	; (8012840 <tcp_listen_input+0x1c8>)
 80126e4:	781b      	ldrb	r3, [r3, #0]
 80126e6:	f003 0302 	and.w	r3, r3, #2
 80126ea:	2b00      	cmp	r3, #0
 80126ec:	f000 80a3 	beq.w	8012836 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 80126f0:	687b      	ldr	r3, [r7, #4]
 80126f2:	7d5b      	ldrb	r3, [r3, #21]
 80126f4:	4618      	mov	r0, r3
 80126f6:	f7ff f877 	bl	80117e8 <tcp_alloc>
 80126fa:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 80126fc:	697b      	ldr	r3, [r7, #20]
 80126fe:	2b00      	cmp	r3, #0
 8012700:	d111      	bne.n	8012726 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8012702:	687b      	ldr	r3, [r7, #4]
 8012704:	699b      	ldr	r3, [r3, #24]
 8012706:	2b00      	cmp	r3, #0
 8012708:	d00a      	beq.n	8012720 <tcp_listen_input+0xa8>
 801270a:	687b      	ldr	r3, [r7, #4]
 801270c:	699b      	ldr	r3, [r3, #24]
 801270e:	687a      	ldr	r2, [r7, #4]
 8012710:	6910      	ldr	r0, [r2, #16]
 8012712:	f04f 32ff 	mov.w	r2, #4294967295
 8012716:	2100      	movs	r1, #0
 8012718:	4798      	blx	r3
 801271a:	4603      	mov	r3, r0
 801271c:	73bb      	strb	r3, [r7, #14]
      return;
 801271e:	e08b      	b.n	8012838 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8012720:	23f0      	movs	r3, #240	; 0xf0
 8012722:	73bb      	strb	r3, [r7, #14]
      return;
 8012724:	e088      	b.n	8012838 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8012726:	4b50      	ldr	r3, [pc, #320]	; (8012868 <tcp_listen_input+0x1f0>)
 8012728:	695a      	ldr	r2, [r3, #20]
 801272a:	697b      	ldr	r3, [r7, #20]
 801272c:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 801272e:	4b4e      	ldr	r3, [pc, #312]	; (8012868 <tcp_listen_input+0x1f0>)
 8012730:	691a      	ldr	r2, [r3, #16]
 8012732:	697b      	ldr	r3, [r7, #20]
 8012734:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8012736:	687b      	ldr	r3, [r7, #4]
 8012738:	8ada      	ldrh	r2, [r3, #22]
 801273a:	697b      	ldr	r3, [r7, #20]
 801273c:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 801273e:	4b47      	ldr	r3, [pc, #284]	; (801285c <tcp_listen_input+0x1e4>)
 8012740:	681b      	ldr	r3, [r3, #0]
 8012742:	881b      	ldrh	r3, [r3, #0]
 8012744:	b29a      	uxth	r2, r3
 8012746:	697b      	ldr	r3, [r7, #20]
 8012748:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 801274a:	697b      	ldr	r3, [r7, #20]
 801274c:	2203      	movs	r2, #3
 801274e:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8012750:	4b41      	ldr	r3, [pc, #260]	; (8012858 <tcp_listen_input+0x1e0>)
 8012752:	681b      	ldr	r3, [r3, #0]
 8012754:	1c5a      	adds	r2, r3, #1
 8012756:	697b      	ldr	r3, [r7, #20]
 8012758:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 801275a:	697b      	ldr	r3, [r7, #20]
 801275c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801275e:	697b      	ldr	r3, [r7, #20]
 8012760:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 8012762:	6978      	ldr	r0, [r7, #20]
 8012764:	f7ff fa58 	bl	8011c18 <tcp_next_iss>
 8012768:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 801276a:	697b      	ldr	r3, [r7, #20]
 801276c:	693a      	ldr	r2, [r7, #16]
 801276e:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 8012770:	697b      	ldr	r3, [r7, #20]
 8012772:	693a      	ldr	r2, [r7, #16]
 8012774:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 8012776:	697b      	ldr	r3, [r7, #20]
 8012778:	693a      	ldr	r2, [r7, #16]
 801277a:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 801277c:	697b      	ldr	r3, [r7, #20]
 801277e:	693a      	ldr	r2, [r7, #16]
 8012780:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8012782:	4b35      	ldr	r3, [pc, #212]	; (8012858 <tcp_listen_input+0x1e0>)
 8012784:	681b      	ldr	r3, [r3, #0]
 8012786:	1e5a      	subs	r2, r3, #1
 8012788:	697b      	ldr	r3, [r7, #20]
 801278a:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 801278c:	687b      	ldr	r3, [r7, #4]
 801278e:	691a      	ldr	r2, [r3, #16]
 8012790:	697b      	ldr	r3, [r7, #20]
 8012792:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8012794:	697b      	ldr	r3, [r7, #20]
 8012796:	687a      	ldr	r2, [r7, #4]
 8012798:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 801279a:	687b      	ldr	r3, [r7, #4]
 801279c:	7a5b      	ldrb	r3, [r3, #9]
 801279e:	f003 030c 	and.w	r3, r3, #12
 80127a2:	b2da      	uxtb	r2, r3
 80127a4:	697b      	ldr	r3, [r7, #20]
 80127a6:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 80127a8:	687b      	ldr	r3, [r7, #4]
 80127aa:	7a1a      	ldrb	r2, [r3, #8]
 80127ac:	697b      	ldr	r3, [r7, #20]
 80127ae:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 80127b0:	4b2e      	ldr	r3, [pc, #184]	; (801286c <tcp_listen_input+0x1f4>)
 80127b2:	681a      	ldr	r2, [r3, #0]
 80127b4:	697b      	ldr	r3, [r7, #20]
 80127b6:	60da      	str	r2, [r3, #12]
 80127b8:	4a2c      	ldr	r2, [pc, #176]	; (801286c <tcp_listen_input+0x1f4>)
 80127ba:	697b      	ldr	r3, [r7, #20]
 80127bc:	6013      	str	r3, [r2, #0]
 80127be:	f003 fd2b 	bl	8016218 <tcp_timer_needed>
 80127c2:	4b2b      	ldr	r3, [pc, #172]	; (8012870 <tcp_listen_input+0x1f8>)
 80127c4:	2201      	movs	r2, #1
 80127c6:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 80127c8:	6978      	ldr	r0, [r7, #20]
 80127ca:	f001 fd8d 	bl	80142e8 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 80127ce:	4b23      	ldr	r3, [pc, #140]	; (801285c <tcp_listen_input+0x1e4>)
 80127d0:	681b      	ldr	r3, [r3, #0]
 80127d2:	89db      	ldrh	r3, [r3, #14]
 80127d4:	b29a      	uxth	r2, r3
 80127d6:	697b      	ldr	r3, [r7, #20]
 80127d8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 80127dc:	697b      	ldr	r3, [r7, #20]
 80127de:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80127e2:	697b      	ldr	r3, [r7, #20]
 80127e4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 80127e8:	697b      	ldr	r3, [r7, #20]
 80127ea:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 80127ec:	697b      	ldr	r3, [r7, #20]
 80127ee:	3304      	adds	r3, #4
 80127f0:	4618      	mov	r0, r3
 80127f2:	f005 f8ef 	bl	80179d4 <ip4_route>
 80127f6:	4601      	mov	r1, r0
 80127f8:	697b      	ldr	r3, [r7, #20]
 80127fa:	3304      	adds	r3, #4
 80127fc:	461a      	mov	r2, r3
 80127fe:	4620      	mov	r0, r4
 8012800:	f7ff fa30 	bl	8011c64 <tcp_eff_send_mss_netif>
 8012804:	4603      	mov	r3, r0
 8012806:	461a      	mov	r2, r3
 8012808:	697b      	ldr	r3, [r7, #20]
 801280a:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 801280c:	2112      	movs	r1, #18
 801280e:	6978      	ldr	r0, [r7, #20]
 8012810:	f002 fc9e 	bl	8015150 <tcp_enqueue_flags>
 8012814:	4603      	mov	r3, r0
 8012816:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8012818:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801281c:	2b00      	cmp	r3, #0
 801281e:	d004      	beq.n	801282a <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8012820:	2100      	movs	r1, #0
 8012822:	6978      	ldr	r0, [r7, #20]
 8012824:	f7fd ff6c 	bl	8010700 <tcp_abandon>
      return;
 8012828:	e006      	b.n	8012838 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 801282a:	6978      	ldr	r0, [r7, #20]
 801282c:	f002 fd7e 	bl	801532c <tcp_output>
  return;
 8012830:	e001      	b.n	8012836 <tcp_listen_input+0x1be>
    return;
 8012832:	bf00      	nop
 8012834:	e000      	b.n	8012838 <tcp_listen_input+0x1c0>
  return;
 8012836:	bf00      	nop
}
 8012838:	371c      	adds	r7, #28
 801283a:	46bd      	mov	sp, r7
 801283c:	bd90      	pop	{r4, r7, pc}
 801283e:	bf00      	nop
 8012840:	200002c0 	.word	0x200002c0
 8012844:	0801d8ec 	.word	0x0801d8ec
 8012848:	0801dae4 	.word	0x0801dae4
 801284c:	0801d938 	.word	0x0801d938
 8012850:	200002b8 	.word	0x200002b8
 8012854:	200002be 	.word	0x200002be
 8012858:	200002b4 	.word	0x200002b4
 801285c:	200002a4 	.word	0x200002a4
 8012860:	20007734 	.word	0x20007734
 8012864:	20007738 	.word	0x20007738
 8012868:	20007724 	.word	0x20007724
 801286c:	20018388 	.word	0x20018388
 8012870:	20018384 	.word	0x20018384

08012874 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8012874:	b580      	push	{r7, lr}
 8012876:	b086      	sub	sp, #24
 8012878:	af04      	add	r7, sp, #16
 801287a:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 801287c:	4b2f      	ldr	r3, [pc, #188]	; (801293c <tcp_timewait_input+0xc8>)
 801287e:	781b      	ldrb	r3, [r3, #0]
 8012880:	f003 0304 	and.w	r3, r3, #4
 8012884:	2b00      	cmp	r3, #0
 8012886:	d153      	bne.n	8012930 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8012888:	687b      	ldr	r3, [r7, #4]
 801288a:	2b00      	cmp	r3, #0
 801288c:	d106      	bne.n	801289c <tcp_timewait_input+0x28>
 801288e:	4b2c      	ldr	r3, [pc, #176]	; (8012940 <tcp_timewait_input+0xcc>)
 8012890:	f240 22ee 	movw	r2, #750	; 0x2ee
 8012894:	492b      	ldr	r1, [pc, #172]	; (8012944 <tcp_timewait_input+0xd0>)
 8012896:	482c      	ldr	r0, [pc, #176]	; (8012948 <tcp_timewait_input+0xd4>)
 8012898:	f007 fb38 	bl	8019f0c <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 801289c:	4b27      	ldr	r3, [pc, #156]	; (801293c <tcp_timewait_input+0xc8>)
 801289e:	781b      	ldrb	r3, [r3, #0]
 80128a0:	f003 0302 	and.w	r3, r3, #2
 80128a4:	2b00      	cmp	r3, #0
 80128a6:	d02a      	beq.n	80128fe <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 80128a8:	4b28      	ldr	r3, [pc, #160]	; (801294c <tcp_timewait_input+0xd8>)
 80128aa:	681a      	ldr	r2, [r3, #0]
 80128ac:	687b      	ldr	r3, [r7, #4]
 80128ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80128b0:	1ad3      	subs	r3, r2, r3
 80128b2:	2b00      	cmp	r3, #0
 80128b4:	db2d      	blt.n	8012912 <tcp_timewait_input+0x9e>
 80128b6:	4b25      	ldr	r3, [pc, #148]	; (801294c <tcp_timewait_input+0xd8>)
 80128b8:	681a      	ldr	r2, [r3, #0]
 80128ba:	687b      	ldr	r3, [r7, #4]
 80128bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80128be:	6879      	ldr	r1, [r7, #4]
 80128c0:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80128c2:	440b      	add	r3, r1
 80128c4:	1ad3      	subs	r3, r2, r3
 80128c6:	2b00      	cmp	r3, #0
 80128c8:	dc23      	bgt.n	8012912 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80128ca:	4b21      	ldr	r3, [pc, #132]	; (8012950 <tcp_timewait_input+0xdc>)
 80128cc:	6819      	ldr	r1, [r3, #0]
 80128ce:	4b21      	ldr	r3, [pc, #132]	; (8012954 <tcp_timewait_input+0xe0>)
 80128d0:	881b      	ldrh	r3, [r3, #0]
 80128d2:	461a      	mov	r2, r3
 80128d4:	4b1d      	ldr	r3, [pc, #116]	; (801294c <tcp_timewait_input+0xd8>)
 80128d6:	681b      	ldr	r3, [r3, #0]
 80128d8:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80128da:	4b1f      	ldr	r3, [pc, #124]	; (8012958 <tcp_timewait_input+0xe4>)
 80128dc:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80128de:	885b      	ldrh	r3, [r3, #2]
 80128e0:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80128e2:	4a1d      	ldr	r2, [pc, #116]	; (8012958 <tcp_timewait_input+0xe4>)
 80128e4:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80128e6:	8812      	ldrh	r2, [r2, #0]
 80128e8:	b292      	uxth	r2, r2
 80128ea:	9202      	str	r2, [sp, #8]
 80128ec:	9301      	str	r3, [sp, #4]
 80128ee:	4b1b      	ldr	r3, [pc, #108]	; (801295c <tcp_timewait_input+0xe8>)
 80128f0:	9300      	str	r3, [sp, #0]
 80128f2:	4b1b      	ldr	r3, [pc, #108]	; (8012960 <tcp_timewait_input+0xec>)
 80128f4:	4602      	mov	r2, r0
 80128f6:	6878      	ldr	r0, [r7, #4]
 80128f8:	f003 facc 	bl	8015e94 <tcp_rst>
      return;
 80128fc:	e01b      	b.n	8012936 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 80128fe:	4b0f      	ldr	r3, [pc, #60]	; (801293c <tcp_timewait_input+0xc8>)
 8012900:	781b      	ldrb	r3, [r3, #0]
 8012902:	f003 0301 	and.w	r3, r3, #1
 8012906:	2b00      	cmp	r3, #0
 8012908:	d003      	beq.n	8012912 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 801290a:	4b16      	ldr	r3, [pc, #88]	; (8012964 <tcp_timewait_input+0xf0>)
 801290c:	681a      	ldr	r2, [r3, #0]
 801290e:	687b      	ldr	r3, [r7, #4]
 8012910:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8012912:	4b10      	ldr	r3, [pc, #64]	; (8012954 <tcp_timewait_input+0xe0>)
 8012914:	881b      	ldrh	r3, [r3, #0]
 8012916:	2b00      	cmp	r3, #0
 8012918:	d00c      	beq.n	8012934 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 801291a:	687b      	ldr	r3, [r7, #4]
 801291c:	8b5b      	ldrh	r3, [r3, #26]
 801291e:	f043 0302 	orr.w	r3, r3, #2
 8012922:	b29a      	uxth	r2, r3
 8012924:	687b      	ldr	r3, [r7, #4]
 8012926:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8012928:	6878      	ldr	r0, [r7, #4]
 801292a:	f002 fcff 	bl	801532c <tcp_output>
  }
  return;
 801292e:	e001      	b.n	8012934 <tcp_timewait_input+0xc0>
    return;
 8012930:	bf00      	nop
 8012932:	e000      	b.n	8012936 <tcp_timewait_input+0xc2>
  return;
 8012934:	bf00      	nop
}
 8012936:	3708      	adds	r7, #8
 8012938:	46bd      	mov	sp, r7
 801293a:	bd80      	pop	{r7, pc}
 801293c:	200002c0 	.word	0x200002c0
 8012940:	0801d8ec 	.word	0x0801d8ec
 8012944:	0801db04 	.word	0x0801db04
 8012948:	0801d938 	.word	0x0801d938
 801294c:	200002b4 	.word	0x200002b4
 8012950:	200002b8 	.word	0x200002b8
 8012954:	200002be 	.word	0x200002be
 8012958:	200002a4 	.word	0x200002a4
 801295c:	20007734 	.word	0x20007734
 8012960:	20007738 	.word	0x20007738
 8012964:	2001838c 	.word	0x2001838c

08012968 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8012968:	b590      	push	{r4, r7, lr}
 801296a:	b08d      	sub	sp, #52	; 0x34
 801296c:	af04      	add	r7, sp, #16
 801296e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8012970:	2300      	movs	r3, #0
 8012972:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8012974:	2300      	movs	r3, #0
 8012976:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8012978:	687b      	ldr	r3, [r7, #4]
 801297a:	2b00      	cmp	r3, #0
 801297c:	d106      	bne.n	801298c <tcp_process+0x24>
 801297e:	4ba5      	ldr	r3, [pc, #660]	; (8012c14 <tcp_process+0x2ac>)
 8012980:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8012984:	49a4      	ldr	r1, [pc, #656]	; (8012c18 <tcp_process+0x2b0>)
 8012986:	48a5      	ldr	r0, [pc, #660]	; (8012c1c <tcp_process+0x2b4>)
 8012988:	f007 fac0 	bl	8019f0c <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 801298c:	4ba4      	ldr	r3, [pc, #656]	; (8012c20 <tcp_process+0x2b8>)
 801298e:	781b      	ldrb	r3, [r3, #0]
 8012990:	f003 0304 	and.w	r3, r3, #4
 8012994:	2b00      	cmp	r3, #0
 8012996:	d04e      	beq.n	8012a36 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8012998:	687b      	ldr	r3, [r7, #4]
 801299a:	7d1b      	ldrb	r3, [r3, #20]
 801299c:	2b02      	cmp	r3, #2
 801299e:	d108      	bne.n	80129b2 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 80129a0:	687b      	ldr	r3, [r7, #4]
 80129a2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80129a4:	4b9f      	ldr	r3, [pc, #636]	; (8012c24 <tcp_process+0x2bc>)
 80129a6:	681b      	ldr	r3, [r3, #0]
 80129a8:	429a      	cmp	r2, r3
 80129aa:	d123      	bne.n	80129f4 <tcp_process+0x8c>
        acceptable = 1;
 80129ac:	2301      	movs	r3, #1
 80129ae:	76fb      	strb	r3, [r7, #27]
 80129b0:	e020      	b.n	80129f4 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 80129b2:	687b      	ldr	r3, [r7, #4]
 80129b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80129b6:	4b9c      	ldr	r3, [pc, #624]	; (8012c28 <tcp_process+0x2c0>)
 80129b8:	681b      	ldr	r3, [r3, #0]
 80129ba:	429a      	cmp	r2, r3
 80129bc:	d102      	bne.n	80129c4 <tcp_process+0x5c>
        acceptable = 1;
 80129be:	2301      	movs	r3, #1
 80129c0:	76fb      	strb	r3, [r7, #27]
 80129c2:	e017      	b.n	80129f4 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80129c4:	4b98      	ldr	r3, [pc, #608]	; (8012c28 <tcp_process+0x2c0>)
 80129c6:	681a      	ldr	r2, [r3, #0]
 80129c8:	687b      	ldr	r3, [r7, #4]
 80129ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80129cc:	1ad3      	subs	r3, r2, r3
 80129ce:	2b00      	cmp	r3, #0
 80129d0:	db10      	blt.n	80129f4 <tcp_process+0x8c>
 80129d2:	4b95      	ldr	r3, [pc, #596]	; (8012c28 <tcp_process+0x2c0>)
 80129d4:	681a      	ldr	r2, [r3, #0]
 80129d6:	687b      	ldr	r3, [r7, #4]
 80129d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80129da:	6879      	ldr	r1, [r7, #4]
 80129dc:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80129de:	440b      	add	r3, r1
 80129e0:	1ad3      	subs	r3, r2, r3
 80129e2:	2b00      	cmp	r3, #0
 80129e4:	dc06      	bgt.n	80129f4 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 80129e6:	687b      	ldr	r3, [r7, #4]
 80129e8:	8b5b      	ldrh	r3, [r3, #26]
 80129ea:	f043 0302 	orr.w	r3, r3, #2
 80129ee:	b29a      	uxth	r2, r3
 80129f0:	687b      	ldr	r3, [r7, #4]
 80129f2:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 80129f4:	7efb      	ldrb	r3, [r7, #27]
 80129f6:	2b00      	cmp	r3, #0
 80129f8:	d01b      	beq.n	8012a32 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 80129fa:	687b      	ldr	r3, [r7, #4]
 80129fc:	7d1b      	ldrb	r3, [r3, #20]
 80129fe:	2b00      	cmp	r3, #0
 8012a00:	d106      	bne.n	8012a10 <tcp_process+0xa8>
 8012a02:	4b84      	ldr	r3, [pc, #528]	; (8012c14 <tcp_process+0x2ac>)
 8012a04:	f44f 724e 	mov.w	r2, #824	; 0x338
 8012a08:	4988      	ldr	r1, [pc, #544]	; (8012c2c <tcp_process+0x2c4>)
 8012a0a:	4884      	ldr	r0, [pc, #528]	; (8012c1c <tcp_process+0x2b4>)
 8012a0c:	f007 fa7e 	bl	8019f0c <iprintf>
      recv_flags |= TF_RESET;
 8012a10:	4b87      	ldr	r3, [pc, #540]	; (8012c30 <tcp_process+0x2c8>)
 8012a12:	781b      	ldrb	r3, [r3, #0]
 8012a14:	f043 0308 	orr.w	r3, r3, #8
 8012a18:	b2da      	uxtb	r2, r3
 8012a1a:	4b85      	ldr	r3, [pc, #532]	; (8012c30 <tcp_process+0x2c8>)
 8012a1c:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8012a1e:	687b      	ldr	r3, [r7, #4]
 8012a20:	8b5b      	ldrh	r3, [r3, #26]
 8012a22:	f023 0301 	bic.w	r3, r3, #1
 8012a26:	b29a      	uxth	r2, r3
 8012a28:	687b      	ldr	r3, [r7, #4]
 8012a2a:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8012a2c:	f06f 030d 	mvn.w	r3, #13
 8012a30:	e37a      	b.n	8013128 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8012a32:	2300      	movs	r3, #0
 8012a34:	e378      	b.n	8013128 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8012a36:	4b7a      	ldr	r3, [pc, #488]	; (8012c20 <tcp_process+0x2b8>)
 8012a38:	781b      	ldrb	r3, [r3, #0]
 8012a3a:	f003 0302 	and.w	r3, r3, #2
 8012a3e:	2b00      	cmp	r3, #0
 8012a40:	d010      	beq.n	8012a64 <tcp_process+0xfc>
 8012a42:	687b      	ldr	r3, [r7, #4]
 8012a44:	7d1b      	ldrb	r3, [r3, #20]
 8012a46:	2b02      	cmp	r3, #2
 8012a48:	d00c      	beq.n	8012a64 <tcp_process+0xfc>
 8012a4a:	687b      	ldr	r3, [r7, #4]
 8012a4c:	7d1b      	ldrb	r3, [r3, #20]
 8012a4e:	2b03      	cmp	r3, #3
 8012a50:	d008      	beq.n	8012a64 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8012a52:	687b      	ldr	r3, [r7, #4]
 8012a54:	8b5b      	ldrh	r3, [r3, #26]
 8012a56:	f043 0302 	orr.w	r3, r3, #2
 8012a5a:	b29a      	uxth	r2, r3
 8012a5c:	687b      	ldr	r3, [r7, #4]
 8012a5e:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8012a60:	2300      	movs	r3, #0
 8012a62:	e361      	b.n	8013128 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8012a64:	687b      	ldr	r3, [r7, #4]
 8012a66:	8b5b      	ldrh	r3, [r3, #26]
 8012a68:	f003 0310 	and.w	r3, r3, #16
 8012a6c:	2b00      	cmp	r3, #0
 8012a6e:	d103      	bne.n	8012a78 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8012a70:	4b70      	ldr	r3, [pc, #448]	; (8012c34 <tcp_process+0x2cc>)
 8012a72:	681a      	ldr	r2, [r3, #0]
 8012a74:	687b      	ldr	r3, [r7, #4]
 8012a76:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8012a78:	687b      	ldr	r3, [r7, #4]
 8012a7a:	2200      	movs	r2, #0
 8012a7c:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 8012a80:	687b      	ldr	r3, [r7, #4]
 8012a82:	2200      	movs	r2, #0
 8012a84:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 8012a88:	6878      	ldr	r0, [r7, #4]
 8012a8a:	f001 fc2d 	bl	80142e8 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8012a8e:	687b      	ldr	r3, [r7, #4]
 8012a90:	7d1b      	ldrb	r3, [r3, #20]
 8012a92:	3b02      	subs	r3, #2
 8012a94:	2b07      	cmp	r3, #7
 8012a96:	f200 8337 	bhi.w	8013108 <tcp_process+0x7a0>
 8012a9a:	a201      	add	r2, pc, #4	; (adr r2, 8012aa0 <tcp_process+0x138>)
 8012a9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012aa0:	08012ac1 	.word	0x08012ac1
 8012aa4:	08012cf1 	.word	0x08012cf1
 8012aa8:	08012e69 	.word	0x08012e69
 8012aac:	08012e93 	.word	0x08012e93
 8012ab0:	08012fb7 	.word	0x08012fb7
 8012ab4:	08012e69 	.word	0x08012e69
 8012ab8:	08013043 	.word	0x08013043
 8012abc:	080130d3 	.word	0x080130d3
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8012ac0:	4b57      	ldr	r3, [pc, #348]	; (8012c20 <tcp_process+0x2b8>)
 8012ac2:	781b      	ldrb	r3, [r3, #0]
 8012ac4:	f003 0310 	and.w	r3, r3, #16
 8012ac8:	2b00      	cmp	r3, #0
 8012aca:	f000 80e4 	beq.w	8012c96 <tcp_process+0x32e>
 8012ace:	4b54      	ldr	r3, [pc, #336]	; (8012c20 <tcp_process+0x2b8>)
 8012ad0:	781b      	ldrb	r3, [r3, #0]
 8012ad2:	f003 0302 	and.w	r3, r3, #2
 8012ad6:	2b00      	cmp	r3, #0
 8012ad8:	f000 80dd 	beq.w	8012c96 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012ae0:	1c5a      	adds	r2, r3, #1
 8012ae2:	4b50      	ldr	r3, [pc, #320]	; (8012c24 <tcp_process+0x2bc>)
 8012ae4:	681b      	ldr	r3, [r3, #0]
 8012ae6:	429a      	cmp	r2, r3
 8012ae8:	f040 80d5 	bne.w	8012c96 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8012aec:	4b4e      	ldr	r3, [pc, #312]	; (8012c28 <tcp_process+0x2c0>)
 8012aee:	681b      	ldr	r3, [r3, #0]
 8012af0:	1c5a      	adds	r2, r3, #1
 8012af2:	687b      	ldr	r3, [r7, #4]
 8012af4:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8012af6:	687b      	ldr	r3, [r7, #4]
 8012af8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012afa:	687b      	ldr	r3, [r7, #4]
 8012afc:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 8012afe:	4b49      	ldr	r3, [pc, #292]	; (8012c24 <tcp_process+0x2bc>)
 8012b00:	681a      	ldr	r2, [r3, #0]
 8012b02:	687b      	ldr	r3, [r7, #4]
 8012b04:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8012b06:	4b4c      	ldr	r3, [pc, #304]	; (8012c38 <tcp_process+0x2d0>)
 8012b08:	681b      	ldr	r3, [r3, #0]
 8012b0a:	89db      	ldrh	r3, [r3, #14]
 8012b0c:	b29a      	uxth	r2, r3
 8012b0e:	687b      	ldr	r3, [r7, #4]
 8012b10:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8012b14:	687b      	ldr	r3, [r7, #4]
 8012b16:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8012b1a:	687b      	ldr	r3, [r7, #4]
 8012b1c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8012b20:	4b41      	ldr	r3, [pc, #260]	; (8012c28 <tcp_process+0x2c0>)
 8012b22:	681b      	ldr	r3, [r3, #0]
 8012b24:	1e5a      	subs	r2, r3, #1
 8012b26:	687b      	ldr	r3, [r7, #4]
 8012b28:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 8012b2a:	687b      	ldr	r3, [r7, #4]
 8012b2c:	2204      	movs	r2, #4
 8012b2e:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8012b30:	687b      	ldr	r3, [r7, #4]
 8012b32:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8012b34:	687b      	ldr	r3, [r7, #4]
 8012b36:	3304      	adds	r3, #4
 8012b38:	4618      	mov	r0, r3
 8012b3a:	f004 ff4b 	bl	80179d4 <ip4_route>
 8012b3e:	4601      	mov	r1, r0
 8012b40:	687b      	ldr	r3, [r7, #4]
 8012b42:	3304      	adds	r3, #4
 8012b44:	461a      	mov	r2, r3
 8012b46:	4620      	mov	r0, r4
 8012b48:	f7ff f88c 	bl	8011c64 <tcp_eff_send_mss_netif>
 8012b4c:	4603      	mov	r3, r0
 8012b4e:	461a      	mov	r2, r3
 8012b50:	687b      	ldr	r3, [r7, #4]
 8012b52:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8012b54:	687b      	ldr	r3, [r7, #4]
 8012b56:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012b58:	009a      	lsls	r2, r3, #2
 8012b5a:	687b      	ldr	r3, [r7, #4]
 8012b5c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012b5e:	005b      	lsls	r3, r3, #1
 8012b60:	f241 111c 	movw	r1, #4380	; 0x111c
 8012b64:	428b      	cmp	r3, r1
 8012b66:	bf38      	it	cc
 8012b68:	460b      	movcc	r3, r1
 8012b6a:	429a      	cmp	r2, r3
 8012b6c:	d204      	bcs.n	8012b78 <tcp_process+0x210>
 8012b6e:	687b      	ldr	r3, [r7, #4]
 8012b70:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012b72:	009b      	lsls	r3, r3, #2
 8012b74:	b29b      	uxth	r3, r3
 8012b76:	e00d      	b.n	8012b94 <tcp_process+0x22c>
 8012b78:	687b      	ldr	r3, [r7, #4]
 8012b7a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012b7c:	005b      	lsls	r3, r3, #1
 8012b7e:	f241 121c 	movw	r2, #4380	; 0x111c
 8012b82:	4293      	cmp	r3, r2
 8012b84:	d904      	bls.n	8012b90 <tcp_process+0x228>
 8012b86:	687b      	ldr	r3, [r7, #4]
 8012b88:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012b8a:	005b      	lsls	r3, r3, #1
 8012b8c:	b29b      	uxth	r3, r3
 8012b8e:	e001      	b.n	8012b94 <tcp_process+0x22c>
 8012b90:	f241 131c 	movw	r3, #4380	; 0x111c
 8012b94:	687a      	ldr	r2, [r7, #4]
 8012b96:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8012b9a:	687b      	ldr	r3, [r7, #4]
 8012b9c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8012ba0:	2b00      	cmp	r3, #0
 8012ba2:	d106      	bne.n	8012bb2 <tcp_process+0x24a>
 8012ba4:	4b1b      	ldr	r3, [pc, #108]	; (8012c14 <tcp_process+0x2ac>)
 8012ba6:	f44f 725b 	mov.w	r2, #876	; 0x36c
 8012baa:	4924      	ldr	r1, [pc, #144]	; (8012c3c <tcp_process+0x2d4>)
 8012bac:	481b      	ldr	r0, [pc, #108]	; (8012c1c <tcp_process+0x2b4>)
 8012bae:	f007 f9ad 	bl	8019f0c <iprintf>
        --pcb->snd_queuelen;
 8012bb2:	687b      	ldr	r3, [r7, #4]
 8012bb4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8012bb8:	3b01      	subs	r3, #1
 8012bba:	b29a      	uxth	r2, r3
 8012bbc:	687b      	ldr	r3, [r7, #4]
 8012bbe:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8012bc2:	687b      	ldr	r3, [r7, #4]
 8012bc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012bc6:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8012bc8:	69fb      	ldr	r3, [r7, #28]
 8012bca:	2b00      	cmp	r3, #0
 8012bcc:	d111      	bne.n	8012bf2 <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8012bce:	687b      	ldr	r3, [r7, #4]
 8012bd0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012bd2:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8012bd4:	69fb      	ldr	r3, [r7, #28]
 8012bd6:	2b00      	cmp	r3, #0
 8012bd8:	d106      	bne.n	8012be8 <tcp_process+0x280>
 8012bda:	4b0e      	ldr	r3, [pc, #56]	; (8012c14 <tcp_process+0x2ac>)
 8012bdc:	f44f 725d 	mov.w	r2, #884	; 0x374
 8012be0:	4917      	ldr	r1, [pc, #92]	; (8012c40 <tcp_process+0x2d8>)
 8012be2:	480e      	ldr	r0, [pc, #56]	; (8012c1c <tcp_process+0x2b4>)
 8012be4:	f007 f992 	bl	8019f0c <iprintf>
          pcb->unsent = rseg->next;
 8012be8:	69fb      	ldr	r3, [r7, #28]
 8012bea:	681a      	ldr	r2, [r3, #0]
 8012bec:	687b      	ldr	r3, [r7, #4]
 8012bee:	66da      	str	r2, [r3, #108]	; 0x6c
 8012bf0:	e003      	b.n	8012bfa <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 8012bf2:	69fb      	ldr	r3, [r7, #28]
 8012bf4:	681a      	ldr	r2, [r3, #0]
 8012bf6:	687b      	ldr	r3, [r7, #4]
 8012bf8:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 8012bfa:	69f8      	ldr	r0, [r7, #28]
 8012bfc:	f7fe fc8b 	bl	8011516 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8012c00:	687b      	ldr	r3, [r7, #4]
 8012c02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012c04:	2b00      	cmp	r3, #0
 8012c06:	d11d      	bne.n	8012c44 <tcp_process+0x2dc>
          pcb->rtime = -1;
 8012c08:	687b      	ldr	r3, [r7, #4]
 8012c0a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8012c0e:	861a      	strh	r2, [r3, #48]	; 0x30
 8012c10:	e01f      	b.n	8012c52 <tcp_process+0x2ea>
 8012c12:	bf00      	nop
 8012c14:	0801d8ec 	.word	0x0801d8ec
 8012c18:	0801db24 	.word	0x0801db24
 8012c1c:	0801d938 	.word	0x0801d938
 8012c20:	200002c0 	.word	0x200002c0
 8012c24:	200002b8 	.word	0x200002b8
 8012c28:	200002b4 	.word	0x200002b4
 8012c2c:	0801db40 	.word	0x0801db40
 8012c30:	200002c1 	.word	0x200002c1
 8012c34:	2001838c 	.word	0x2001838c
 8012c38:	200002a4 	.word	0x200002a4
 8012c3c:	0801db60 	.word	0x0801db60
 8012c40:	0801db78 	.word	0x0801db78
        } else {
          pcb->rtime = 0;
 8012c44:	687b      	ldr	r3, [r7, #4]
 8012c46:	2200      	movs	r2, #0
 8012c48:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 8012c4a:	687b      	ldr	r3, [r7, #4]
 8012c4c:	2200      	movs	r2, #0
 8012c4e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8012c52:	687b      	ldr	r3, [r7, #4]
 8012c54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8012c58:	2b00      	cmp	r3, #0
 8012c5a:	d00a      	beq.n	8012c72 <tcp_process+0x30a>
 8012c5c:	687b      	ldr	r3, [r7, #4]
 8012c5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8012c62:	687a      	ldr	r2, [r7, #4]
 8012c64:	6910      	ldr	r0, [r2, #16]
 8012c66:	2200      	movs	r2, #0
 8012c68:	6879      	ldr	r1, [r7, #4]
 8012c6a:	4798      	blx	r3
 8012c6c:	4603      	mov	r3, r0
 8012c6e:	76bb      	strb	r3, [r7, #26]
 8012c70:	e001      	b.n	8012c76 <tcp_process+0x30e>
 8012c72:	2300      	movs	r3, #0
 8012c74:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 8012c76:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8012c7a:	f113 0f0d 	cmn.w	r3, #13
 8012c7e:	d102      	bne.n	8012c86 <tcp_process+0x31e>
          return ERR_ABRT;
 8012c80:	f06f 030c 	mvn.w	r3, #12
 8012c84:	e250      	b.n	8013128 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 8012c86:	687b      	ldr	r3, [r7, #4]
 8012c88:	8b5b      	ldrh	r3, [r3, #26]
 8012c8a:	f043 0302 	orr.w	r3, r3, #2
 8012c8e:	b29a      	uxth	r2, r3
 8012c90:	687b      	ldr	r3, [r7, #4]
 8012c92:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8012c94:	e23a      	b.n	801310c <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 8012c96:	4b9d      	ldr	r3, [pc, #628]	; (8012f0c <tcp_process+0x5a4>)
 8012c98:	781b      	ldrb	r3, [r3, #0]
 8012c9a:	f003 0310 	and.w	r3, r3, #16
 8012c9e:	2b00      	cmp	r3, #0
 8012ca0:	f000 8234 	beq.w	801310c <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012ca4:	4b9a      	ldr	r3, [pc, #616]	; (8012f10 <tcp_process+0x5a8>)
 8012ca6:	6819      	ldr	r1, [r3, #0]
 8012ca8:	4b9a      	ldr	r3, [pc, #616]	; (8012f14 <tcp_process+0x5ac>)
 8012caa:	881b      	ldrh	r3, [r3, #0]
 8012cac:	461a      	mov	r2, r3
 8012cae:	4b9a      	ldr	r3, [pc, #616]	; (8012f18 <tcp_process+0x5b0>)
 8012cb0:	681b      	ldr	r3, [r3, #0]
 8012cb2:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012cb4:	4b99      	ldr	r3, [pc, #612]	; (8012f1c <tcp_process+0x5b4>)
 8012cb6:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012cb8:	885b      	ldrh	r3, [r3, #2]
 8012cba:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012cbc:	4a97      	ldr	r2, [pc, #604]	; (8012f1c <tcp_process+0x5b4>)
 8012cbe:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012cc0:	8812      	ldrh	r2, [r2, #0]
 8012cc2:	b292      	uxth	r2, r2
 8012cc4:	9202      	str	r2, [sp, #8]
 8012cc6:	9301      	str	r3, [sp, #4]
 8012cc8:	4b95      	ldr	r3, [pc, #596]	; (8012f20 <tcp_process+0x5b8>)
 8012cca:	9300      	str	r3, [sp, #0]
 8012ccc:	4b95      	ldr	r3, [pc, #596]	; (8012f24 <tcp_process+0x5bc>)
 8012cce:	4602      	mov	r2, r0
 8012cd0:	6878      	ldr	r0, [r7, #4]
 8012cd2:	f003 f8df 	bl	8015e94 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8012cd6:	687b      	ldr	r3, [r7, #4]
 8012cd8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8012cdc:	2b05      	cmp	r3, #5
 8012cde:	f200 8215 	bhi.w	801310c <tcp_process+0x7a4>
          pcb->rtime = 0;
 8012ce2:	687b      	ldr	r3, [r7, #4]
 8012ce4:	2200      	movs	r2, #0
 8012ce6:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 8012ce8:	6878      	ldr	r0, [r7, #4]
 8012cea:	f002 fea9 	bl	8015a40 <tcp_rexmit_rto>
      break;
 8012cee:	e20d      	b.n	801310c <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8012cf0:	4b86      	ldr	r3, [pc, #536]	; (8012f0c <tcp_process+0x5a4>)
 8012cf2:	781b      	ldrb	r3, [r3, #0]
 8012cf4:	f003 0310 	and.w	r3, r3, #16
 8012cf8:	2b00      	cmp	r3, #0
 8012cfa:	f000 80a1 	beq.w	8012e40 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8012cfe:	4b84      	ldr	r3, [pc, #528]	; (8012f10 <tcp_process+0x5a8>)
 8012d00:	681a      	ldr	r2, [r3, #0]
 8012d02:	687b      	ldr	r3, [r7, #4]
 8012d04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012d06:	1ad3      	subs	r3, r2, r3
 8012d08:	3b01      	subs	r3, #1
 8012d0a:	2b00      	cmp	r3, #0
 8012d0c:	db7e      	blt.n	8012e0c <tcp_process+0x4a4>
 8012d0e:	4b80      	ldr	r3, [pc, #512]	; (8012f10 <tcp_process+0x5a8>)
 8012d10:	681a      	ldr	r2, [r3, #0]
 8012d12:	687b      	ldr	r3, [r7, #4]
 8012d14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012d16:	1ad3      	subs	r3, r2, r3
 8012d18:	2b00      	cmp	r3, #0
 8012d1a:	dc77      	bgt.n	8012e0c <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8012d1c:	687b      	ldr	r3, [r7, #4]
 8012d1e:	2204      	movs	r2, #4
 8012d20:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 8012d22:	687b      	ldr	r3, [r7, #4]
 8012d24:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8012d26:	2b00      	cmp	r3, #0
 8012d28:	d102      	bne.n	8012d30 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 8012d2a:	23fa      	movs	r3, #250	; 0xfa
 8012d2c:	76bb      	strb	r3, [r7, #26]
 8012d2e:	e01d      	b.n	8012d6c <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8012d30:	687b      	ldr	r3, [r7, #4]
 8012d32:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8012d34:	699b      	ldr	r3, [r3, #24]
 8012d36:	2b00      	cmp	r3, #0
 8012d38:	d106      	bne.n	8012d48 <tcp_process+0x3e0>
 8012d3a:	4b7b      	ldr	r3, [pc, #492]	; (8012f28 <tcp_process+0x5c0>)
 8012d3c:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 8012d40:	497a      	ldr	r1, [pc, #488]	; (8012f2c <tcp_process+0x5c4>)
 8012d42:	487b      	ldr	r0, [pc, #492]	; (8012f30 <tcp_process+0x5c8>)
 8012d44:	f007 f8e2 	bl	8019f0c <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8012d48:	687b      	ldr	r3, [r7, #4]
 8012d4a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8012d4c:	699b      	ldr	r3, [r3, #24]
 8012d4e:	2b00      	cmp	r3, #0
 8012d50:	d00a      	beq.n	8012d68 <tcp_process+0x400>
 8012d52:	687b      	ldr	r3, [r7, #4]
 8012d54:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8012d56:	699b      	ldr	r3, [r3, #24]
 8012d58:	687a      	ldr	r2, [r7, #4]
 8012d5a:	6910      	ldr	r0, [r2, #16]
 8012d5c:	2200      	movs	r2, #0
 8012d5e:	6879      	ldr	r1, [r7, #4]
 8012d60:	4798      	blx	r3
 8012d62:	4603      	mov	r3, r0
 8012d64:	76bb      	strb	r3, [r7, #26]
 8012d66:	e001      	b.n	8012d6c <tcp_process+0x404>
 8012d68:	23f0      	movs	r3, #240	; 0xf0
 8012d6a:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8012d6c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8012d70:	2b00      	cmp	r3, #0
 8012d72:	d00a      	beq.n	8012d8a <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8012d74:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8012d78:	f113 0f0d 	cmn.w	r3, #13
 8012d7c:	d002      	beq.n	8012d84 <tcp_process+0x41c>
              tcp_abort(pcb);
 8012d7e:	6878      	ldr	r0, [r7, #4]
 8012d80:	f7fd fd7c 	bl	801087c <tcp_abort>
            }
            return ERR_ABRT;
 8012d84:	f06f 030c 	mvn.w	r3, #12
 8012d88:	e1ce      	b.n	8013128 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 8012d8a:	6878      	ldr	r0, [r7, #4]
 8012d8c:	f000 fae0 	bl	8013350 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8012d90:	4b68      	ldr	r3, [pc, #416]	; (8012f34 <tcp_process+0x5cc>)
 8012d92:	881b      	ldrh	r3, [r3, #0]
 8012d94:	2b00      	cmp	r3, #0
 8012d96:	d005      	beq.n	8012da4 <tcp_process+0x43c>
            recv_acked--;
 8012d98:	4b66      	ldr	r3, [pc, #408]	; (8012f34 <tcp_process+0x5cc>)
 8012d9a:	881b      	ldrh	r3, [r3, #0]
 8012d9c:	3b01      	subs	r3, #1
 8012d9e:	b29a      	uxth	r2, r3
 8012da0:	4b64      	ldr	r3, [pc, #400]	; (8012f34 <tcp_process+0x5cc>)
 8012da2:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8012da4:	687b      	ldr	r3, [r7, #4]
 8012da6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012da8:	009a      	lsls	r2, r3, #2
 8012daa:	687b      	ldr	r3, [r7, #4]
 8012dac:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012dae:	005b      	lsls	r3, r3, #1
 8012db0:	f241 111c 	movw	r1, #4380	; 0x111c
 8012db4:	428b      	cmp	r3, r1
 8012db6:	bf38      	it	cc
 8012db8:	460b      	movcc	r3, r1
 8012dba:	429a      	cmp	r2, r3
 8012dbc:	d204      	bcs.n	8012dc8 <tcp_process+0x460>
 8012dbe:	687b      	ldr	r3, [r7, #4]
 8012dc0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012dc2:	009b      	lsls	r3, r3, #2
 8012dc4:	b29b      	uxth	r3, r3
 8012dc6:	e00d      	b.n	8012de4 <tcp_process+0x47c>
 8012dc8:	687b      	ldr	r3, [r7, #4]
 8012dca:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012dcc:	005b      	lsls	r3, r3, #1
 8012dce:	f241 121c 	movw	r2, #4380	; 0x111c
 8012dd2:	4293      	cmp	r3, r2
 8012dd4:	d904      	bls.n	8012de0 <tcp_process+0x478>
 8012dd6:	687b      	ldr	r3, [r7, #4]
 8012dd8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012dda:	005b      	lsls	r3, r3, #1
 8012ddc:	b29b      	uxth	r3, r3
 8012dde:	e001      	b.n	8012de4 <tcp_process+0x47c>
 8012de0:	f241 131c 	movw	r3, #4380	; 0x111c
 8012de4:	687a      	ldr	r2, [r7, #4]
 8012de6:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8012dea:	4b53      	ldr	r3, [pc, #332]	; (8012f38 <tcp_process+0x5d0>)
 8012dec:	781b      	ldrb	r3, [r3, #0]
 8012dee:	f003 0320 	and.w	r3, r3, #32
 8012df2:	2b00      	cmp	r3, #0
 8012df4:	d037      	beq.n	8012e66 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 8012df6:	687b      	ldr	r3, [r7, #4]
 8012df8:	8b5b      	ldrh	r3, [r3, #26]
 8012dfa:	f043 0302 	orr.w	r3, r3, #2
 8012dfe:	b29a      	uxth	r2, r3
 8012e00:	687b      	ldr	r3, [r7, #4]
 8012e02:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8012e04:	687b      	ldr	r3, [r7, #4]
 8012e06:	2207      	movs	r2, #7
 8012e08:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8012e0a:	e02c      	b.n	8012e66 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012e0c:	4b40      	ldr	r3, [pc, #256]	; (8012f10 <tcp_process+0x5a8>)
 8012e0e:	6819      	ldr	r1, [r3, #0]
 8012e10:	4b40      	ldr	r3, [pc, #256]	; (8012f14 <tcp_process+0x5ac>)
 8012e12:	881b      	ldrh	r3, [r3, #0]
 8012e14:	461a      	mov	r2, r3
 8012e16:	4b40      	ldr	r3, [pc, #256]	; (8012f18 <tcp_process+0x5b0>)
 8012e18:	681b      	ldr	r3, [r3, #0]
 8012e1a:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012e1c:	4b3f      	ldr	r3, [pc, #252]	; (8012f1c <tcp_process+0x5b4>)
 8012e1e:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012e20:	885b      	ldrh	r3, [r3, #2]
 8012e22:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012e24:	4a3d      	ldr	r2, [pc, #244]	; (8012f1c <tcp_process+0x5b4>)
 8012e26:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012e28:	8812      	ldrh	r2, [r2, #0]
 8012e2a:	b292      	uxth	r2, r2
 8012e2c:	9202      	str	r2, [sp, #8]
 8012e2e:	9301      	str	r3, [sp, #4]
 8012e30:	4b3b      	ldr	r3, [pc, #236]	; (8012f20 <tcp_process+0x5b8>)
 8012e32:	9300      	str	r3, [sp, #0]
 8012e34:	4b3b      	ldr	r3, [pc, #236]	; (8012f24 <tcp_process+0x5bc>)
 8012e36:	4602      	mov	r2, r0
 8012e38:	6878      	ldr	r0, [r7, #4]
 8012e3a:	f003 f82b 	bl	8015e94 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 8012e3e:	e167      	b.n	8013110 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8012e40:	4b32      	ldr	r3, [pc, #200]	; (8012f0c <tcp_process+0x5a4>)
 8012e42:	781b      	ldrb	r3, [r3, #0]
 8012e44:	f003 0302 	and.w	r3, r3, #2
 8012e48:	2b00      	cmp	r3, #0
 8012e4a:	f000 8161 	beq.w	8013110 <tcp_process+0x7a8>
 8012e4e:	687b      	ldr	r3, [r7, #4]
 8012e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012e52:	1e5a      	subs	r2, r3, #1
 8012e54:	4b30      	ldr	r3, [pc, #192]	; (8012f18 <tcp_process+0x5b0>)
 8012e56:	681b      	ldr	r3, [r3, #0]
 8012e58:	429a      	cmp	r2, r3
 8012e5a:	f040 8159 	bne.w	8013110 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8012e5e:	6878      	ldr	r0, [r7, #4]
 8012e60:	f002 fe10 	bl	8015a84 <tcp_rexmit>
      break;
 8012e64:	e154      	b.n	8013110 <tcp_process+0x7a8>
 8012e66:	e153      	b.n	8013110 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8012e68:	6878      	ldr	r0, [r7, #4]
 8012e6a:	f000 fa71 	bl	8013350 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8012e6e:	4b32      	ldr	r3, [pc, #200]	; (8012f38 <tcp_process+0x5d0>)
 8012e70:	781b      	ldrb	r3, [r3, #0]
 8012e72:	f003 0320 	and.w	r3, r3, #32
 8012e76:	2b00      	cmp	r3, #0
 8012e78:	f000 814c 	beq.w	8013114 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8012e7c:	687b      	ldr	r3, [r7, #4]
 8012e7e:	8b5b      	ldrh	r3, [r3, #26]
 8012e80:	f043 0302 	orr.w	r3, r3, #2
 8012e84:	b29a      	uxth	r2, r3
 8012e86:	687b      	ldr	r3, [r7, #4]
 8012e88:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 8012e8a:	687b      	ldr	r3, [r7, #4]
 8012e8c:	2207      	movs	r2, #7
 8012e8e:	751a      	strb	r2, [r3, #20]
      }
      break;
 8012e90:	e140      	b.n	8013114 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 8012e92:	6878      	ldr	r0, [r7, #4]
 8012e94:	f000 fa5c 	bl	8013350 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8012e98:	4b27      	ldr	r3, [pc, #156]	; (8012f38 <tcp_process+0x5d0>)
 8012e9a:	781b      	ldrb	r3, [r3, #0]
 8012e9c:	f003 0320 	and.w	r3, r3, #32
 8012ea0:	2b00      	cmp	r3, #0
 8012ea2:	d071      	beq.n	8012f88 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8012ea4:	4b19      	ldr	r3, [pc, #100]	; (8012f0c <tcp_process+0x5a4>)
 8012ea6:	781b      	ldrb	r3, [r3, #0]
 8012ea8:	f003 0310 	and.w	r3, r3, #16
 8012eac:	2b00      	cmp	r3, #0
 8012eae:	d060      	beq.n	8012f72 <tcp_process+0x60a>
 8012eb0:	687b      	ldr	r3, [r7, #4]
 8012eb2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8012eb4:	4b16      	ldr	r3, [pc, #88]	; (8012f10 <tcp_process+0x5a8>)
 8012eb6:	681b      	ldr	r3, [r3, #0]
 8012eb8:	429a      	cmp	r2, r3
 8012eba:	d15a      	bne.n	8012f72 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8012ebc:	687b      	ldr	r3, [r7, #4]
 8012ebe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8012ec0:	2b00      	cmp	r3, #0
 8012ec2:	d156      	bne.n	8012f72 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8012ec4:	687b      	ldr	r3, [r7, #4]
 8012ec6:	8b5b      	ldrh	r3, [r3, #26]
 8012ec8:	f043 0302 	orr.w	r3, r3, #2
 8012ecc:	b29a      	uxth	r2, r3
 8012ece:	687b      	ldr	r3, [r7, #4]
 8012ed0:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 8012ed2:	6878      	ldr	r0, [r7, #4]
 8012ed4:	f7fe fdbc 	bl	8011a50 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8012ed8:	4b18      	ldr	r3, [pc, #96]	; (8012f3c <tcp_process+0x5d4>)
 8012eda:	681b      	ldr	r3, [r3, #0]
 8012edc:	687a      	ldr	r2, [r7, #4]
 8012ede:	429a      	cmp	r2, r3
 8012ee0:	d105      	bne.n	8012eee <tcp_process+0x586>
 8012ee2:	4b16      	ldr	r3, [pc, #88]	; (8012f3c <tcp_process+0x5d4>)
 8012ee4:	681b      	ldr	r3, [r3, #0]
 8012ee6:	68db      	ldr	r3, [r3, #12]
 8012ee8:	4a14      	ldr	r2, [pc, #80]	; (8012f3c <tcp_process+0x5d4>)
 8012eea:	6013      	str	r3, [r2, #0]
 8012eec:	e02e      	b.n	8012f4c <tcp_process+0x5e4>
 8012eee:	4b13      	ldr	r3, [pc, #76]	; (8012f3c <tcp_process+0x5d4>)
 8012ef0:	681b      	ldr	r3, [r3, #0]
 8012ef2:	617b      	str	r3, [r7, #20]
 8012ef4:	e027      	b.n	8012f46 <tcp_process+0x5de>
 8012ef6:	697b      	ldr	r3, [r7, #20]
 8012ef8:	68db      	ldr	r3, [r3, #12]
 8012efa:	687a      	ldr	r2, [r7, #4]
 8012efc:	429a      	cmp	r2, r3
 8012efe:	d11f      	bne.n	8012f40 <tcp_process+0x5d8>
 8012f00:	687b      	ldr	r3, [r7, #4]
 8012f02:	68da      	ldr	r2, [r3, #12]
 8012f04:	697b      	ldr	r3, [r7, #20]
 8012f06:	60da      	str	r2, [r3, #12]
 8012f08:	e020      	b.n	8012f4c <tcp_process+0x5e4>
 8012f0a:	bf00      	nop
 8012f0c:	200002c0 	.word	0x200002c0
 8012f10:	200002b8 	.word	0x200002b8
 8012f14:	200002be 	.word	0x200002be
 8012f18:	200002b4 	.word	0x200002b4
 8012f1c:	200002a4 	.word	0x200002a4
 8012f20:	20007734 	.word	0x20007734
 8012f24:	20007738 	.word	0x20007738
 8012f28:	0801d8ec 	.word	0x0801d8ec
 8012f2c:	0801db8c 	.word	0x0801db8c
 8012f30:	0801d938 	.word	0x0801d938
 8012f34:	200002bc 	.word	0x200002bc
 8012f38:	200002c1 	.word	0x200002c1
 8012f3c:	20018388 	.word	0x20018388
 8012f40:	697b      	ldr	r3, [r7, #20]
 8012f42:	68db      	ldr	r3, [r3, #12]
 8012f44:	617b      	str	r3, [r7, #20]
 8012f46:	697b      	ldr	r3, [r7, #20]
 8012f48:	2b00      	cmp	r3, #0
 8012f4a:	d1d4      	bne.n	8012ef6 <tcp_process+0x58e>
 8012f4c:	687b      	ldr	r3, [r7, #4]
 8012f4e:	2200      	movs	r2, #0
 8012f50:	60da      	str	r2, [r3, #12]
 8012f52:	4b77      	ldr	r3, [pc, #476]	; (8013130 <tcp_process+0x7c8>)
 8012f54:	2201      	movs	r2, #1
 8012f56:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 8012f58:	687b      	ldr	r3, [r7, #4]
 8012f5a:	220a      	movs	r2, #10
 8012f5c:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8012f5e:	4b75      	ldr	r3, [pc, #468]	; (8013134 <tcp_process+0x7cc>)
 8012f60:	681a      	ldr	r2, [r3, #0]
 8012f62:	687b      	ldr	r3, [r7, #4]
 8012f64:	60da      	str	r2, [r3, #12]
 8012f66:	4a73      	ldr	r2, [pc, #460]	; (8013134 <tcp_process+0x7cc>)
 8012f68:	687b      	ldr	r3, [r7, #4]
 8012f6a:	6013      	str	r3, [r2, #0]
 8012f6c:	f003 f954 	bl	8016218 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8012f70:	e0d2      	b.n	8013118 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8012f72:	687b      	ldr	r3, [r7, #4]
 8012f74:	8b5b      	ldrh	r3, [r3, #26]
 8012f76:	f043 0302 	orr.w	r3, r3, #2
 8012f7a:	b29a      	uxth	r2, r3
 8012f7c:	687b      	ldr	r3, [r7, #4]
 8012f7e:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8012f80:	687b      	ldr	r3, [r7, #4]
 8012f82:	2208      	movs	r2, #8
 8012f84:	751a      	strb	r2, [r3, #20]
      break;
 8012f86:	e0c7      	b.n	8013118 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8012f88:	4b6b      	ldr	r3, [pc, #428]	; (8013138 <tcp_process+0x7d0>)
 8012f8a:	781b      	ldrb	r3, [r3, #0]
 8012f8c:	f003 0310 	and.w	r3, r3, #16
 8012f90:	2b00      	cmp	r3, #0
 8012f92:	f000 80c1 	beq.w	8013118 <tcp_process+0x7b0>
 8012f96:	687b      	ldr	r3, [r7, #4]
 8012f98:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8012f9a:	4b68      	ldr	r3, [pc, #416]	; (801313c <tcp_process+0x7d4>)
 8012f9c:	681b      	ldr	r3, [r3, #0]
 8012f9e:	429a      	cmp	r2, r3
 8012fa0:	f040 80ba 	bne.w	8013118 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8012fa4:	687b      	ldr	r3, [r7, #4]
 8012fa6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8012fa8:	2b00      	cmp	r3, #0
 8012faa:	f040 80b5 	bne.w	8013118 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8012fae:	687b      	ldr	r3, [r7, #4]
 8012fb0:	2206      	movs	r2, #6
 8012fb2:	751a      	strb	r2, [r3, #20]
      break;
 8012fb4:	e0b0      	b.n	8013118 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8012fb6:	6878      	ldr	r0, [r7, #4]
 8012fb8:	f000 f9ca 	bl	8013350 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8012fbc:	4b60      	ldr	r3, [pc, #384]	; (8013140 <tcp_process+0x7d8>)
 8012fbe:	781b      	ldrb	r3, [r3, #0]
 8012fc0:	f003 0320 	and.w	r3, r3, #32
 8012fc4:	2b00      	cmp	r3, #0
 8012fc6:	f000 80a9 	beq.w	801311c <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8012fca:	687b      	ldr	r3, [r7, #4]
 8012fcc:	8b5b      	ldrh	r3, [r3, #26]
 8012fce:	f043 0302 	orr.w	r3, r3, #2
 8012fd2:	b29a      	uxth	r2, r3
 8012fd4:	687b      	ldr	r3, [r7, #4]
 8012fd6:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8012fd8:	6878      	ldr	r0, [r7, #4]
 8012fda:	f7fe fd39 	bl	8011a50 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8012fde:	4b59      	ldr	r3, [pc, #356]	; (8013144 <tcp_process+0x7dc>)
 8012fe0:	681b      	ldr	r3, [r3, #0]
 8012fe2:	687a      	ldr	r2, [r7, #4]
 8012fe4:	429a      	cmp	r2, r3
 8012fe6:	d105      	bne.n	8012ff4 <tcp_process+0x68c>
 8012fe8:	4b56      	ldr	r3, [pc, #344]	; (8013144 <tcp_process+0x7dc>)
 8012fea:	681b      	ldr	r3, [r3, #0]
 8012fec:	68db      	ldr	r3, [r3, #12]
 8012fee:	4a55      	ldr	r2, [pc, #340]	; (8013144 <tcp_process+0x7dc>)
 8012ff0:	6013      	str	r3, [r2, #0]
 8012ff2:	e013      	b.n	801301c <tcp_process+0x6b4>
 8012ff4:	4b53      	ldr	r3, [pc, #332]	; (8013144 <tcp_process+0x7dc>)
 8012ff6:	681b      	ldr	r3, [r3, #0]
 8012ff8:	613b      	str	r3, [r7, #16]
 8012ffa:	e00c      	b.n	8013016 <tcp_process+0x6ae>
 8012ffc:	693b      	ldr	r3, [r7, #16]
 8012ffe:	68db      	ldr	r3, [r3, #12]
 8013000:	687a      	ldr	r2, [r7, #4]
 8013002:	429a      	cmp	r2, r3
 8013004:	d104      	bne.n	8013010 <tcp_process+0x6a8>
 8013006:	687b      	ldr	r3, [r7, #4]
 8013008:	68da      	ldr	r2, [r3, #12]
 801300a:	693b      	ldr	r3, [r7, #16]
 801300c:	60da      	str	r2, [r3, #12]
 801300e:	e005      	b.n	801301c <tcp_process+0x6b4>
 8013010:	693b      	ldr	r3, [r7, #16]
 8013012:	68db      	ldr	r3, [r3, #12]
 8013014:	613b      	str	r3, [r7, #16]
 8013016:	693b      	ldr	r3, [r7, #16]
 8013018:	2b00      	cmp	r3, #0
 801301a:	d1ef      	bne.n	8012ffc <tcp_process+0x694>
 801301c:	687b      	ldr	r3, [r7, #4]
 801301e:	2200      	movs	r2, #0
 8013020:	60da      	str	r2, [r3, #12]
 8013022:	4b43      	ldr	r3, [pc, #268]	; (8013130 <tcp_process+0x7c8>)
 8013024:	2201      	movs	r2, #1
 8013026:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8013028:	687b      	ldr	r3, [r7, #4]
 801302a:	220a      	movs	r2, #10
 801302c:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801302e:	4b41      	ldr	r3, [pc, #260]	; (8013134 <tcp_process+0x7cc>)
 8013030:	681a      	ldr	r2, [r3, #0]
 8013032:	687b      	ldr	r3, [r7, #4]
 8013034:	60da      	str	r2, [r3, #12]
 8013036:	4a3f      	ldr	r2, [pc, #252]	; (8013134 <tcp_process+0x7cc>)
 8013038:	687b      	ldr	r3, [r7, #4]
 801303a:	6013      	str	r3, [r2, #0]
 801303c:	f003 f8ec 	bl	8016218 <tcp_timer_needed>
      }
      break;
 8013040:	e06c      	b.n	801311c <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 8013042:	6878      	ldr	r0, [r7, #4]
 8013044:	f000 f984 	bl	8013350 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8013048:	4b3b      	ldr	r3, [pc, #236]	; (8013138 <tcp_process+0x7d0>)
 801304a:	781b      	ldrb	r3, [r3, #0]
 801304c:	f003 0310 	and.w	r3, r3, #16
 8013050:	2b00      	cmp	r3, #0
 8013052:	d065      	beq.n	8013120 <tcp_process+0x7b8>
 8013054:	687b      	ldr	r3, [r7, #4]
 8013056:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013058:	4b38      	ldr	r3, [pc, #224]	; (801313c <tcp_process+0x7d4>)
 801305a:	681b      	ldr	r3, [r3, #0]
 801305c:	429a      	cmp	r2, r3
 801305e:	d15f      	bne.n	8013120 <tcp_process+0x7b8>
 8013060:	687b      	ldr	r3, [r7, #4]
 8013062:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013064:	2b00      	cmp	r3, #0
 8013066:	d15b      	bne.n	8013120 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8013068:	6878      	ldr	r0, [r7, #4]
 801306a:	f7fe fcf1 	bl	8011a50 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801306e:	4b35      	ldr	r3, [pc, #212]	; (8013144 <tcp_process+0x7dc>)
 8013070:	681b      	ldr	r3, [r3, #0]
 8013072:	687a      	ldr	r2, [r7, #4]
 8013074:	429a      	cmp	r2, r3
 8013076:	d105      	bne.n	8013084 <tcp_process+0x71c>
 8013078:	4b32      	ldr	r3, [pc, #200]	; (8013144 <tcp_process+0x7dc>)
 801307a:	681b      	ldr	r3, [r3, #0]
 801307c:	68db      	ldr	r3, [r3, #12]
 801307e:	4a31      	ldr	r2, [pc, #196]	; (8013144 <tcp_process+0x7dc>)
 8013080:	6013      	str	r3, [r2, #0]
 8013082:	e013      	b.n	80130ac <tcp_process+0x744>
 8013084:	4b2f      	ldr	r3, [pc, #188]	; (8013144 <tcp_process+0x7dc>)
 8013086:	681b      	ldr	r3, [r3, #0]
 8013088:	60fb      	str	r3, [r7, #12]
 801308a:	e00c      	b.n	80130a6 <tcp_process+0x73e>
 801308c:	68fb      	ldr	r3, [r7, #12]
 801308e:	68db      	ldr	r3, [r3, #12]
 8013090:	687a      	ldr	r2, [r7, #4]
 8013092:	429a      	cmp	r2, r3
 8013094:	d104      	bne.n	80130a0 <tcp_process+0x738>
 8013096:	687b      	ldr	r3, [r7, #4]
 8013098:	68da      	ldr	r2, [r3, #12]
 801309a:	68fb      	ldr	r3, [r7, #12]
 801309c:	60da      	str	r2, [r3, #12]
 801309e:	e005      	b.n	80130ac <tcp_process+0x744>
 80130a0:	68fb      	ldr	r3, [r7, #12]
 80130a2:	68db      	ldr	r3, [r3, #12]
 80130a4:	60fb      	str	r3, [r7, #12]
 80130a6:	68fb      	ldr	r3, [r7, #12]
 80130a8:	2b00      	cmp	r3, #0
 80130aa:	d1ef      	bne.n	801308c <tcp_process+0x724>
 80130ac:	687b      	ldr	r3, [r7, #4]
 80130ae:	2200      	movs	r2, #0
 80130b0:	60da      	str	r2, [r3, #12]
 80130b2:	4b1f      	ldr	r3, [pc, #124]	; (8013130 <tcp_process+0x7c8>)
 80130b4:	2201      	movs	r2, #1
 80130b6:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80130b8:	687b      	ldr	r3, [r7, #4]
 80130ba:	220a      	movs	r2, #10
 80130bc:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80130be:	4b1d      	ldr	r3, [pc, #116]	; (8013134 <tcp_process+0x7cc>)
 80130c0:	681a      	ldr	r2, [r3, #0]
 80130c2:	687b      	ldr	r3, [r7, #4]
 80130c4:	60da      	str	r2, [r3, #12]
 80130c6:	4a1b      	ldr	r2, [pc, #108]	; (8013134 <tcp_process+0x7cc>)
 80130c8:	687b      	ldr	r3, [r7, #4]
 80130ca:	6013      	str	r3, [r2, #0]
 80130cc:	f003 f8a4 	bl	8016218 <tcp_timer_needed>
      }
      break;
 80130d0:	e026      	b.n	8013120 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 80130d2:	6878      	ldr	r0, [r7, #4]
 80130d4:	f000 f93c 	bl	8013350 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80130d8:	4b17      	ldr	r3, [pc, #92]	; (8013138 <tcp_process+0x7d0>)
 80130da:	781b      	ldrb	r3, [r3, #0]
 80130dc:	f003 0310 	and.w	r3, r3, #16
 80130e0:	2b00      	cmp	r3, #0
 80130e2:	d01f      	beq.n	8013124 <tcp_process+0x7bc>
 80130e4:	687b      	ldr	r3, [r7, #4]
 80130e6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80130e8:	4b14      	ldr	r3, [pc, #80]	; (801313c <tcp_process+0x7d4>)
 80130ea:	681b      	ldr	r3, [r3, #0]
 80130ec:	429a      	cmp	r2, r3
 80130ee:	d119      	bne.n	8013124 <tcp_process+0x7bc>
 80130f0:	687b      	ldr	r3, [r7, #4]
 80130f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80130f4:	2b00      	cmp	r3, #0
 80130f6:	d115      	bne.n	8013124 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 80130f8:	4b11      	ldr	r3, [pc, #68]	; (8013140 <tcp_process+0x7d8>)
 80130fa:	781b      	ldrb	r3, [r3, #0]
 80130fc:	f043 0310 	orr.w	r3, r3, #16
 8013100:	b2da      	uxtb	r2, r3
 8013102:	4b0f      	ldr	r3, [pc, #60]	; (8013140 <tcp_process+0x7d8>)
 8013104:	701a      	strb	r2, [r3, #0]
      }
      break;
 8013106:	e00d      	b.n	8013124 <tcp_process+0x7bc>
    default:
      break;
 8013108:	bf00      	nop
 801310a:	e00c      	b.n	8013126 <tcp_process+0x7be>
      break;
 801310c:	bf00      	nop
 801310e:	e00a      	b.n	8013126 <tcp_process+0x7be>
      break;
 8013110:	bf00      	nop
 8013112:	e008      	b.n	8013126 <tcp_process+0x7be>
      break;
 8013114:	bf00      	nop
 8013116:	e006      	b.n	8013126 <tcp_process+0x7be>
      break;
 8013118:	bf00      	nop
 801311a:	e004      	b.n	8013126 <tcp_process+0x7be>
      break;
 801311c:	bf00      	nop
 801311e:	e002      	b.n	8013126 <tcp_process+0x7be>
      break;
 8013120:	bf00      	nop
 8013122:	e000      	b.n	8013126 <tcp_process+0x7be>
      break;
 8013124:	bf00      	nop
  }
  return ERR_OK;
 8013126:	2300      	movs	r3, #0
}
 8013128:	4618      	mov	r0, r3
 801312a:	3724      	adds	r7, #36	; 0x24
 801312c:	46bd      	mov	sp, r7
 801312e:	bd90      	pop	{r4, r7, pc}
 8013130:	20018384 	.word	0x20018384
 8013134:	20018398 	.word	0x20018398
 8013138:	200002c0 	.word	0x200002c0
 801313c:	200002b8 	.word	0x200002b8
 8013140:	200002c1 	.word	0x200002c1
 8013144:	20018388 	.word	0x20018388

08013148 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8013148:	b590      	push	{r4, r7, lr}
 801314a:	b085      	sub	sp, #20
 801314c:	af00      	add	r7, sp, #0
 801314e:	6078      	str	r0, [r7, #4]
 8013150:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8013152:	687b      	ldr	r3, [r7, #4]
 8013154:	2b00      	cmp	r3, #0
 8013156:	d106      	bne.n	8013166 <tcp_oos_insert_segment+0x1e>
 8013158:	4b3b      	ldr	r3, [pc, #236]	; (8013248 <tcp_oos_insert_segment+0x100>)
 801315a:	f240 421f 	movw	r2, #1055	; 0x41f
 801315e:	493b      	ldr	r1, [pc, #236]	; (801324c <tcp_oos_insert_segment+0x104>)
 8013160:	483b      	ldr	r0, [pc, #236]	; (8013250 <tcp_oos_insert_segment+0x108>)
 8013162:	f006 fed3 	bl	8019f0c <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8013166:	687b      	ldr	r3, [r7, #4]
 8013168:	68db      	ldr	r3, [r3, #12]
 801316a:	899b      	ldrh	r3, [r3, #12]
 801316c:	b29b      	uxth	r3, r3
 801316e:	4618      	mov	r0, r3
 8013170:	f7fb faa7 	bl	800e6c2 <lwip_htons>
 8013174:	4603      	mov	r3, r0
 8013176:	b2db      	uxtb	r3, r3
 8013178:	f003 0301 	and.w	r3, r3, #1
 801317c:	2b00      	cmp	r3, #0
 801317e:	d028      	beq.n	80131d2 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8013180:	6838      	ldr	r0, [r7, #0]
 8013182:	f7fe f9b3 	bl	80114ec <tcp_segs_free>
    next = NULL;
 8013186:	2300      	movs	r3, #0
 8013188:	603b      	str	r3, [r7, #0]
 801318a:	e056      	b.n	801323a <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 801318c:	683b      	ldr	r3, [r7, #0]
 801318e:	68db      	ldr	r3, [r3, #12]
 8013190:	899b      	ldrh	r3, [r3, #12]
 8013192:	b29b      	uxth	r3, r3
 8013194:	4618      	mov	r0, r3
 8013196:	f7fb fa94 	bl	800e6c2 <lwip_htons>
 801319a:	4603      	mov	r3, r0
 801319c:	b2db      	uxtb	r3, r3
 801319e:	f003 0301 	and.w	r3, r3, #1
 80131a2:	2b00      	cmp	r3, #0
 80131a4:	d00d      	beq.n	80131c2 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 80131a6:	687b      	ldr	r3, [r7, #4]
 80131a8:	68db      	ldr	r3, [r3, #12]
 80131aa:	899b      	ldrh	r3, [r3, #12]
 80131ac:	b29c      	uxth	r4, r3
 80131ae:	2001      	movs	r0, #1
 80131b0:	f7fb fa87 	bl	800e6c2 <lwip_htons>
 80131b4:	4603      	mov	r3, r0
 80131b6:	461a      	mov	r2, r3
 80131b8:	687b      	ldr	r3, [r7, #4]
 80131ba:	68db      	ldr	r3, [r3, #12]
 80131bc:	4322      	orrs	r2, r4
 80131be:	b292      	uxth	r2, r2
 80131c0:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 80131c2:	683b      	ldr	r3, [r7, #0]
 80131c4:	60fb      	str	r3, [r7, #12]
      next = next->next;
 80131c6:	683b      	ldr	r3, [r7, #0]
 80131c8:	681b      	ldr	r3, [r3, #0]
 80131ca:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 80131cc:	68f8      	ldr	r0, [r7, #12]
 80131ce:	f7fe f9a2 	bl	8011516 <tcp_seg_free>
    while (next &&
 80131d2:	683b      	ldr	r3, [r7, #0]
 80131d4:	2b00      	cmp	r3, #0
 80131d6:	d00e      	beq.n	80131f6 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 80131d8:	687b      	ldr	r3, [r7, #4]
 80131da:	891b      	ldrh	r3, [r3, #8]
 80131dc:	461a      	mov	r2, r3
 80131de:	4b1d      	ldr	r3, [pc, #116]	; (8013254 <tcp_oos_insert_segment+0x10c>)
 80131e0:	681b      	ldr	r3, [r3, #0]
 80131e2:	441a      	add	r2, r3
 80131e4:	683b      	ldr	r3, [r7, #0]
 80131e6:	68db      	ldr	r3, [r3, #12]
 80131e8:	685b      	ldr	r3, [r3, #4]
 80131ea:	6839      	ldr	r1, [r7, #0]
 80131ec:	8909      	ldrh	r1, [r1, #8]
 80131ee:	440b      	add	r3, r1
 80131f0:	1ad3      	subs	r3, r2, r3
    while (next &&
 80131f2:	2b00      	cmp	r3, #0
 80131f4:	daca      	bge.n	801318c <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 80131f6:	683b      	ldr	r3, [r7, #0]
 80131f8:	2b00      	cmp	r3, #0
 80131fa:	d01e      	beq.n	801323a <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 80131fc:	687b      	ldr	r3, [r7, #4]
 80131fe:	891b      	ldrh	r3, [r3, #8]
 8013200:	461a      	mov	r2, r3
 8013202:	4b14      	ldr	r3, [pc, #80]	; (8013254 <tcp_oos_insert_segment+0x10c>)
 8013204:	681b      	ldr	r3, [r3, #0]
 8013206:	441a      	add	r2, r3
 8013208:	683b      	ldr	r3, [r7, #0]
 801320a:	68db      	ldr	r3, [r3, #12]
 801320c:	685b      	ldr	r3, [r3, #4]
 801320e:	1ad3      	subs	r3, r2, r3
    if (next &&
 8013210:	2b00      	cmp	r3, #0
 8013212:	dd12      	ble.n	801323a <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8013214:	683b      	ldr	r3, [r7, #0]
 8013216:	68db      	ldr	r3, [r3, #12]
 8013218:	685b      	ldr	r3, [r3, #4]
 801321a:	b29a      	uxth	r2, r3
 801321c:	4b0d      	ldr	r3, [pc, #52]	; (8013254 <tcp_oos_insert_segment+0x10c>)
 801321e:	681b      	ldr	r3, [r3, #0]
 8013220:	b29b      	uxth	r3, r3
 8013222:	1ad3      	subs	r3, r2, r3
 8013224:	b29a      	uxth	r2, r3
 8013226:	687b      	ldr	r3, [r7, #4]
 8013228:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 801322a:	687b      	ldr	r3, [r7, #4]
 801322c:	685a      	ldr	r2, [r3, #4]
 801322e:	687b      	ldr	r3, [r7, #4]
 8013230:	891b      	ldrh	r3, [r3, #8]
 8013232:	4619      	mov	r1, r3
 8013234:	4610      	mov	r0, r2
 8013236:	f7fc fb81 	bl	800f93c <pbuf_realloc>
    }
  }
  cseg->next = next;
 801323a:	687b      	ldr	r3, [r7, #4]
 801323c:	683a      	ldr	r2, [r7, #0]
 801323e:	601a      	str	r2, [r3, #0]
}
 8013240:	bf00      	nop
 8013242:	3714      	adds	r7, #20
 8013244:	46bd      	mov	sp, r7
 8013246:	bd90      	pop	{r4, r7, pc}
 8013248:	0801d8ec 	.word	0x0801d8ec
 801324c:	0801dbac 	.word	0x0801dbac
 8013250:	0801d938 	.word	0x0801d938
 8013254:	200002b4 	.word	0x200002b4

08013258 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8013258:	b5b0      	push	{r4, r5, r7, lr}
 801325a:	b086      	sub	sp, #24
 801325c:	af00      	add	r7, sp, #0
 801325e:	60f8      	str	r0, [r7, #12]
 8013260:	60b9      	str	r1, [r7, #8]
 8013262:	607a      	str	r2, [r7, #4]
 8013264:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8013266:	e03e      	b.n	80132e6 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8013268:	68bb      	ldr	r3, [r7, #8]
 801326a:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 801326c:	68bb      	ldr	r3, [r7, #8]
 801326e:	681b      	ldr	r3, [r3, #0]
 8013270:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8013272:	697b      	ldr	r3, [r7, #20]
 8013274:	685b      	ldr	r3, [r3, #4]
 8013276:	4618      	mov	r0, r3
 8013278:	f7fc fd6e 	bl	800fd58 <pbuf_clen>
 801327c:	4603      	mov	r3, r0
 801327e:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8013280:	68fb      	ldr	r3, [r7, #12]
 8013282:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8013286:	8a7a      	ldrh	r2, [r7, #18]
 8013288:	429a      	cmp	r2, r3
 801328a:	d906      	bls.n	801329a <tcp_free_acked_segments+0x42>
 801328c:	4b2a      	ldr	r3, [pc, #168]	; (8013338 <tcp_free_acked_segments+0xe0>)
 801328e:	f240 4257 	movw	r2, #1111	; 0x457
 8013292:	492a      	ldr	r1, [pc, #168]	; (801333c <tcp_free_acked_segments+0xe4>)
 8013294:	482a      	ldr	r0, [pc, #168]	; (8013340 <tcp_free_acked_segments+0xe8>)
 8013296:	f006 fe39 	bl	8019f0c <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 801329a:	68fb      	ldr	r3, [r7, #12]
 801329c:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 80132a0:	8a7b      	ldrh	r3, [r7, #18]
 80132a2:	1ad3      	subs	r3, r2, r3
 80132a4:	b29a      	uxth	r2, r3
 80132a6:	68fb      	ldr	r3, [r7, #12]
 80132a8:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 80132ac:	697b      	ldr	r3, [r7, #20]
 80132ae:	891a      	ldrh	r2, [r3, #8]
 80132b0:	4b24      	ldr	r3, [pc, #144]	; (8013344 <tcp_free_acked_segments+0xec>)
 80132b2:	881b      	ldrh	r3, [r3, #0]
 80132b4:	4413      	add	r3, r2
 80132b6:	b29a      	uxth	r2, r3
 80132b8:	4b22      	ldr	r3, [pc, #136]	; (8013344 <tcp_free_acked_segments+0xec>)
 80132ba:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 80132bc:	6978      	ldr	r0, [r7, #20]
 80132be:	f7fe f92a 	bl	8011516 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 80132c2:	68fb      	ldr	r3, [r7, #12]
 80132c4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80132c8:	2b00      	cmp	r3, #0
 80132ca:	d00c      	beq.n	80132e6 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 80132cc:	68bb      	ldr	r3, [r7, #8]
 80132ce:	2b00      	cmp	r3, #0
 80132d0:	d109      	bne.n	80132e6 <tcp_free_acked_segments+0x8e>
 80132d2:	683b      	ldr	r3, [r7, #0]
 80132d4:	2b00      	cmp	r3, #0
 80132d6:	d106      	bne.n	80132e6 <tcp_free_acked_segments+0x8e>
 80132d8:	4b17      	ldr	r3, [pc, #92]	; (8013338 <tcp_free_acked_segments+0xe0>)
 80132da:	f240 4261 	movw	r2, #1121	; 0x461
 80132de:	491a      	ldr	r1, [pc, #104]	; (8013348 <tcp_free_acked_segments+0xf0>)
 80132e0:	4817      	ldr	r0, [pc, #92]	; (8013340 <tcp_free_acked_segments+0xe8>)
 80132e2:	f006 fe13 	bl	8019f0c <iprintf>
  while (seg_list != NULL &&
 80132e6:	68bb      	ldr	r3, [r7, #8]
 80132e8:	2b00      	cmp	r3, #0
 80132ea:	d020      	beq.n	801332e <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 80132ec:	68bb      	ldr	r3, [r7, #8]
 80132ee:	68db      	ldr	r3, [r3, #12]
 80132f0:	685b      	ldr	r3, [r3, #4]
 80132f2:	4618      	mov	r0, r3
 80132f4:	f7fb f9fa 	bl	800e6ec <lwip_htonl>
 80132f8:	4604      	mov	r4, r0
 80132fa:	68bb      	ldr	r3, [r7, #8]
 80132fc:	891b      	ldrh	r3, [r3, #8]
 80132fe:	461d      	mov	r5, r3
 8013300:	68bb      	ldr	r3, [r7, #8]
 8013302:	68db      	ldr	r3, [r3, #12]
 8013304:	899b      	ldrh	r3, [r3, #12]
 8013306:	b29b      	uxth	r3, r3
 8013308:	4618      	mov	r0, r3
 801330a:	f7fb f9da 	bl	800e6c2 <lwip_htons>
 801330e:	4603      	mov	r3, r0
 8013310:	b2db      	uxtb	r3, r3
 8013312:	f003 0303 	and.w	r3, r3, #3
 8013316:	2b00      	cmp	r3, #0
 8013318:	d001      	beq.n	801331e <tcp_free_acked_segments+0xc6>
 801331a:	2301      	movs	r3, #1
 801331c:	e000      	b.n	8013320 <tcp_free_acked_segments+0xc8>
 801331e:	2300      	movs	r3, #0
 8013320:	442b      	add	r3, r5
 8013322:	18e2      	adds	r2, r4, r3
 8013324:	4b09      	ldr	r3, [pc, #36]	; (801334c <tcp_free_acked_segments+0xf4>)
 8013326:	681b      	ldr	r3, [r3, #0]
 8013328:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 801332a:	2b00      	cmp	r3, #0
 801332c:	dd9c      	ble.n	8013268 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 801332e:	68bb      	ldr	r3, [r7, #8]
}
 8013330:	4618      	mov	r0, r3
 8013332:	3718      	adds	r7, #24
 8013334:	46bd      	mov	sp, r7
 8013336:	bdb0      	pop	{r4, r5, r7, pc}
 8013338:	0801d8ec 	.word	0x0801d8ec
 801333c:	0801dbd4 	.word	0x0801dbd4
 8013340:	0801d938 	.word	0x0801d938
 8013344:	200002bc 	.word	0x200002bc
 8013348:	0801dbfc 	.word	0x0801dbfc
 801334c:	200002b8 	.word	0x200002b8

08013350 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8013350:	b5b0      	push	{r4, r5, r7, lr}
 8013352:	b094      	sub	sp, #80	; 0x50
 8013354:	af00      	add	r7, sp, #0
 8013356:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8013358:	2300      	movs	r3, #0
 801335a:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 801335c:	687b      	ldr	r3, [r7, #4]
 801335e:	2b00      	cmp	r3, #0
 8013360:	d106      	bne.n	8013370 <tcp_receive+0x20>
 8013362:	4ba6      	ldr	r3, [pc, #664]	; (80135fc <tcp_receive+0x2ac>)
 8013364:	f240 427b 	movw	r2, #1147	; 0x47b
 8013368:	49a5      	ldr	r1, [pc, #660]	; (8013600 <tcp_receive+0x2b0>)
 801336a:	48a6      	ldr	r0, [pc, #664]	; (8013604 <tcp_receive+0x2b4>)
 801336c:	f006 fdce 	bl	8019f0c <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8013370:	687b      	ldr	r3, [r7, #4]
 8013372:	7d1b      	ldrb	r3, [r3, #20]
 8013374:	2b03      	cmp	r3, #3
 8013376:	d806      	bhi.n	8013386 <tcp_receive+0x36>
 8013378:	4ba0      	ldr	r3, [pc, #640]	; (80135fc <tcp_receive+0x2ac>)
 801337a:	f240 427c 	movw	r2, #1148	; 0x47c
 801337e:	49a2      	ldr	r1, [pc, #648]	; (8013608 <tcp_receive+0x2b8>)
 8013380:	48a0      	ldr	r0, [pc, #640]	; (8013604 <tcp_receive+0x2b4>)
 8013382:	f006 fdc3 	bl	8019f0c <iprintf>

  if (flags & TCP_ACK) {
 8013386:	4ba1      	ldr	r3, [pc, #644]	; (801360c <tcp_receive+0x2bc>)
 8013388:	781b      	ldrb	r3, [r3, #0]
 801338a:	f003 0310 	and.w	r3, r3, #16
 801338e:	2b00      	cmp	r3, #0
 8013390:	f000 8263 	beq.w	801385a <tcp_receive+0x50a>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8013394:	687b      	ldr	r3, [r7, #4]
 8013396:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801339a:	461a      	mov	r2, r3
 801339c:	687b      	ldr	r3, [r7, #4]
 801339e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80133a0:	4413      	add	r3, r2
 80133a2:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80133a4:	687b      	ldr	r3, [r7, #4]
 80133a6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80133a8:	4b99      	ldr	r3, [pc, #612]	; (8013610 <tcp_receive+0x2c0>)
 80133aa:	681b      	ldr	r3, [r3, #0]
 80133ac:	1ad3      	subs	r3, r2, r3
 80133ae:	2b00      	cmp	r3, #0
 80133b0:	db1b      	blt.n	80133ea <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80133b2:	687b      	ldr	r3, [r7, #4]
 80133b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80133b6:	4b96      	ldr	r3, [pc, #600]	; (8013610 <tcp_receive+0x2c0>)
 80133b8:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80133ba:	429a      	cmp	r2, r3
 80133bc:	d106      	bne.n	80133cc <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80133be:	687b      	ldr	r3, [r7, #4]
 80133c0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80133c2:	4b94      	ldr	r3, [pc, #592]	; (8013614 <tcp_receive+0x2c4>)
 80133c4:	681b      	ldr	r3, [r3, #0]
 80133c6:	1ad3      	subs	r3, r2, r3
 80133c8:	2b00      	cmp	r3, #0
 80133ca:	db0e      	blt.n	80133ea <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 80133cc:	687b      	ldr	r3, [r7, #4]
 80133ce:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80133d0:	4b90      	ldr	r3, [pc, #576]	; (8013614 <tcp_receive+0x2c4>)
 80133d2:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80133d4:	429a      	cmp	r2, r3
 80133d6:	d125      	bne.n	8013424 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 80133d8:	4b8f      	ldr	r3, [pc, #572]	; (8013618 <tcp_receive+0x2c8>)
 80133da:	681b      	ldr	r3, [r3, #0]
 80133dc:	89db      	ldrh	r3, [r3, #14]
 80133de:	b29a      	uxth	r2, r3
 80133e0:	687b      	ldr	r3, [r7, #4]
 80133e2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80133e6:	429a      	cmp	r2, r3
 80133e8:	d91c      	bls.n	8013424 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 80133ea:	4b8b      	ldr	r3, [pc, #556]	; (8013618 <tcp_receive+0x2c8>)
 80133ec:	681b      	ldr	r3, [r3, #0]
 80133ee:	89db      	ldrh	r3, [r3, #14]
 80133f0:	b29a      	uxth	r2, r3
 80133f2:	687b      	ldr	r3, [r7, #4]
 80133f4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 80133f8:	687b      	ldr	r3, [r7, #4]
 80133fa:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 80133fe:	687b      	ldr	r3, [r7, #4]
 8013400:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8013404:	429a      	cmp	r2, r3
 8013406:	d205      	bcs.n	8013414 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8013408:	687b      	ldr	r3, [r7, #4]
 801340a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801340e:	687b      	ldr	r3, [r7, #4]
 8013410:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 8013414:	4b7e      	ldr	r3, [pc, #504]	; (8013610 <tcp_receive+0x2c0>)
 8013416:	681a      	ldr	r2, [r3, #0]
 8013418:	687b      	ldr	r3, [r7, #4]
 801341a:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 801341c:	4b7d      	ldr	r3, [pc, #500]	; (8013614 <tcp_receive+0x2c4>)
 801341e:	681a      	ldr	r2, [r3, #0]
 8013420:	687b      	ldr	r3, [r7, #4]
 8013422:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8013424:	4b7b      	ldr	r3, [pc, #492]	; (8013614 <tcp_receive+0x2c4>)
 8013426:	681a      	ldr	r2, [r3, #0]
 8013428:	687b      	ldr	r3, [r7, #4]
 801342a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801342c:	1ad3      	subs	r3, r2, r3
 801342e:	2b00      	cmp	r3, #0
 8013430:	dc58      	bgt.n	80134e4 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8013432:	4b7a      	ldr	r3, [pc, #488]	; (801361c <tcp_receive+0x2cc>)
 8013434:	881b      	ldrh	r3, [r3, #0]
 8013436:	2b00      	cmp	r3, #0
 8013438:	d14b      	bne.n	80134d2 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 801343a:	687b      	ldr	r3, [r7, #4]
 801343c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801343e:	687a      	ldr	r2, [r7, #4]
 8013440:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 8013444:	4413      	add	r3, r2
 8013446:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013448:	429a      	cmp	r2, r3
 801344a:	d142      	bne.n	80134d2 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 801344c:	687b      	ldr	r3, [r7, #4]
 801344e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8013452:	2b00      	cmp	r3, #0
 8013454:	db3d      	blt.n	80134d2 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8013456:	687b      	ldr	r3, [r7, #4]
 8013458:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801345a:	4b6e      	ldr	r3, [pc, #440]	; (8013614 <tcp_receive+0x2c4>)
 801345c:	681b      	ldr	r3, [r3, #0]
 801345e:	429a      	cmp	r2, r3
 8013460:	d137      	bne.n	80134d2 <tcp_receive+0x182>
              found_dupack = 1;
 8013462:	2301      	movs	r3, #1
 8013464:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8013466:	687b      	ldr	r3, [r7, #4]
 8013468:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801346c:	2bff      	cmp	r3, #255	; 0xff
 801346e:	d007      	beq.n	8013480 <tcp_receive+0x130>
                ++pcb->dupacks;
 8013470:	687b      	ldr	r3, [r7, #4]
 8013472:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8013476:	3301      	adds	r3, #1
 8013478:	b2da      	uxtb	r2, r3
 801347a:	687b      	ldr	r3, [r7, #4]
 801347c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 8013480:	687b      	ldr	r3, [r7, #4]
 8013482:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8013486:	2b03      	cmp	r3, #3
 8013488:	d91b      	bls.n	80134c2 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 801348a:	687b      	ldr	r3, [r7, #4]
 801348c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013490:	687b      	ldr	r3, [r7, #4]
 8013492:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013494:	4413      	add	r3, r2
 8013496:	b29a      	uxth	r2, r3
 8013498:	687b      	ldr	r3, [r7, #4]
 801349a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801349e:	429a      	cmp	r2, r3
 80134a0:	d30a      	bcc.n	80134b8 <tcp_receive+0x168>
 80134a2:	687b      	ldr	r3, [r7, #4]
 80134a4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80134a8:	687b      	ldr	r3, [r7, #4]
 80134aa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80134ac:	4413      	add	r3, r2
 80134ae:	b29a      	uxth	r2, r3
 80134b0:	687b      	ldr	r3, [r7, #4]
 80134b2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80134b6:	e004      	b.n	80134c2 <tcp_receive+0x172>
 80134b8:	687b      	ldr	r3, [r7, #4]
 80134ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80134be:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 80134c2:	687b      	ldr	r3, [r7, #4]
 80134c4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80134c8:	2b02      	cmp	r3, #2
 80134ca:	d902      	bls.n	80134d2 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 80134cc:	6878      	ldr	r0, [r7, #4]
 80134ce:	f002 fb45 	bl	8015b5c <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 80134d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80134d4:	2b00      	cmp	r3, #0
 80134d6:	f040 8160 	bne.w	801379a <tcp_receive+0x44a>
        pcb->dupacks = 0;
 80134da:	687b      	ldr	r3, [r7, #4]
 80134dc:	2200      	movs	r2, #0
 80134de:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80134e2:	e15a      	b.n	801379a <tcp_receive+0x44a>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80134e4:	4b4b      	ldr	r3, [pc, #300]	; (8013614 <tcp_receive+0x2c4>)
 80134e6:	681a      	ldr	r2, [r3, #0]
 80134e8:	687b      	ldr	r3, [r7, #4]
 80134ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80134ec:	1ad3      	subs	r3, r2, r3
 80134ee:	3b01      	subs	r3, #1
 80134f0:	2b00      	cmp	r3, #0
 80134f2:	f2c0 814d 	blt.w	8013790 <tcp_receive+0x440>
 80134f6:	4b47      	ldr	r3, [pc, #284]	; (8013614 <tcp_receive+0x2c4>)
 80134f8:	681a      	ldr	r2, [r3, #0]
 80134fa:	687b      	ldr	r3, [r7, #4]
 80134fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80134fe:	1ad3      	subs	r3, r2, r3
 8013500:	2b00      	cmp	r3, #0
 8013502:	f300 8145 	bgt.w	8013790 <tcp_receive+0x440>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8013506:	687b      	ldr	r3, [r7, #4]
 8013508:	8b5b      	ldrh	r3, [r3, #26]
 801350a:	f003 0304 	and.w	r3, r3, #4
 801350e:	2b00      	cmp	r3, #0
 8013510:	d010      	beq.n	8013534 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8013512:	687b      	ldr	r3, [r7, #4]
 8013514:	8b5b      	ldrh	r3, [r3, #26]
 8013516:	f023 0304 	bic.w	r3, r3, #4
 801351a:	b29a      	uxth	r2, r3
 801351c:	687b      	ldr	r3, [r7, #4]
 801351e:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8013520:	687b      	ldr	r3, [r7, #4]
 8013522:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8013526:	687b      	ldr	r3, [r7, #4]
 8013528:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 801352c:	687b      	ldr	r3, [r7, #4]
 801352e:	2200      	movs	r2, #0
 8013530:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8013534:	687b      	ldr	r3, [r7, #4]
 8013536:	2200      	movs	r2, #0
 8013538:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801353c:	687b      	ldr	r3, [r7, #4]
 801353e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8013542:	10db      	asrs	r3, r3, #3
 8013544:	b21b      	sxth	r3, r3
 8013546:	b29a      	uxth	r2, r3
 8013548:	687b      	ldr	r3, [r7, #4]
 801354a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801354e:	b29b      	uxth	r3, r3
 8013550:	4413      	add	r3, r2
 8013552:	b29b      	uxth	r3, r3
 8013554:	b21a      	sxth	r2, r3
 8013556:	687b      	ldr	r3, [r7, #4]
 8013558:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 801355c:	4b2d      	ldr	r3, [pc, #180]	; (8013614 <tcp_receive+0x2c4>)
 801355e:	681b      	ldr	r3, [r3, #0]
 8013560:	b29a      	uxth	r2, r3
 8013562:	687b      	ldr	r3, [r7, #4]
 8013564:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013566:	b29b      	uxth	r3, r3
 8013568:	1ad3      	subs	r3, r2, r3
 801356a:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 801356c:	687b      	ldr	r3, [r7, #4]
 801356e:	2200      	movs	r2, #0
 8013570:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 8013574:	4b27      	ldr	r3, [pc, #156]	; (8013614 <tcp_receive+0x2c4>)
 8013576:	681a      	ldr	r2, [r3, #0]
 8013578:	687b      	ldr	r3, [r7, #4]
 801357a:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 801357c:	687b      	ldr	r3, [r7, #4]
 801357e:	7d1b      	ldrb	r3, [r3, #20]
 8013580:	2b03      	cmp	r3, #3
 8013582:	f240 8096 	bls.w	80136b2 <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 8013586:	687b      	ldr	r3, [r7, #4]
 8013588:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801358c:	687b      	ldr	r3, [r7, #4]
 801358e:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8013592:	429a      	cmp	r2, r3
 8013594:	d244      	bcs.n	8013620 <tcp_receive+0x2d0>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8013596:	687b      	ldr	r3, [r7, #4]
 8013598:	8b5b      	ldrh	r3, [r3, #26]
 801359a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801359e:	2b00      	cmp	r3, #0
 80135a0:	d001      	beq.n	80135a6 <tcp_receive+0x256>
 80135a2:	2301      	movs	r3, #1
 80135a4:	e000      	b.n	80135a8 <tcp_receive+0x258>
 80135a6:	2302      	movs	r3, #2
 80135a8:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 80135ac:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80135b0:	b29a      	uxth	r2, r3
 80135b2:	687b      	ldr	r3, [r7, #4]
 80135b4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80135b6:	fb12 f303 	smulbb	r3, r2, r3
 80135ba:	b29b      	uxth	r3, r3
 80135bc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80135be:	4293      	cmp	r3, r2
 80135c0:	bf28      	it	cs
 80135c2:	4613      	movcs	r3, r2
 80135c4:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 80135c6:	687b      	ldr	r3, [r7, #4]
 80135c8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80135cc:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80135ce:	4413      	add	r3, r2
 80135d0:	b29a      	uxth	r2, r3
 80135d2:	687b      	ldr	r3, [r7, #4]
 80135d4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80135d8:	429a      	cmp	r2, r3
 80135da:	d309      	bcc.n	80135f0 <tcp_receive+0x2a0>
 80135dc:	687b      	ldr	r3, [r7, #4]
 80135de:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80135e2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80135e4:	4413      	add	r3, r2
 80135e6:	b29a      	uxth	r2, r3
 80135e8:	687b      	ldr	r3, [r7, #4]
 80135ea:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80135ee:	e060      	b.n	80136b2 <tcp_receive+0x362>
 80135f0:	687b      	ldr	r3, [r7, #4]
 80135f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80135f6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80135fa:	e05a      	b.n	80136b2 <tcp_receive+0x362>
 80135fc:	0801d8ec 	.word	0x0801d8ec
 8013600:	0801dc1c 	.word	0x0801dc1c
 8013604:	0801d938 	.word	0x0801d938
 8013608:	0801dc38 	.word	0x0801dc38
 801360c:	200002c0 	.word	0x200002c0
 8013610:	200002b4 	.word	0x200002b4
 8013614:	200002b8 	.word	0x200002b8
 8013618:	200002a4 	.word	0x200002a4
 801361c:	200002be 	.word	0x200002be
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8013620:	687b      	ldr	r3, [r7, #4]
 8013622:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8013626:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8013628:	4413      	add	r3, r2
 801362a:	b29a      	uxth	r2, r3
 801362c:	687b      	ldr	r3, [r7, #4]
 801362e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8013632:	429a      	cmp	r2, r3
 8013634:	d309      	bcc.n	801364a <tcp_receive+0x2fa>
 8013636:	687b      	ldr	r3, [r7, #4]
 8013638:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801363c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801363e:	4413      	add	r3, r2
 8013640:	b29a      	uxth	r2, r3
 8013642:	687b      	ldr	r3, [r7, #4]
 8013644:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8013648:	e004      	b.n	8013654 <tcp_receive+0x304>
 801364a:	687b      	ldr	r3, [r7, #4]
 801364c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013650:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8013654:	687b      	ldr	r3, [r7, #4]
 8013656:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801365a:	687b      	ldr	r3, [r7, #4]
 801365c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013660:	429a      	cmp	r2, r3
 8013662:	d326      	bcc.n	80136b2 <tcp_receive+0x362>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8013664:	687b      	ldr	r3, [r7, #4]
 8013666:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801366a:	687b      	ldr	r3, [r7, #4]
 801366c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013670:	1ad3      	subs	r3, r2, r3
 8013672:	b29a      	uxth	r2, r3
 8013674:	687b      	ldr	r3, [r7, #4]
 8013676:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 801367a:	687b      	ldr	r3, [r7, #4]
 801367c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013680:	687b      	ldr	r3, [r7, #4]
 8013682:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013684:	4413      	add	r3, r2
 8013686:	b29a      	uxth	r2, r3
 8013688:	687b      	ldr	r3, [r7, #4]
 801368a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801368e:	429a      	cmp	r2, r3
 8013690:	d30a      	bcc.n	80136a8 <tcp_receive+0x358>
 8013692:	687b      	ldr	r3, [r7, #4]
 8013694:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013698:	687b      	ldr	r3, [r7, #4]
 801369a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801369c:	4413      	add	r3, r2
 801369e:	b29a      	uxth	r2, r3
 80136a0:	687b      	ldr	r3, [r7, #4]
 80136a2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80136a6:	e004      	b.n	80136b2 <tcp_receive+0x362>
 80136a8:	687b      	ldr	r3, [r7, #4]
 80136aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80136ae:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 80136b2:	687b      	ldr	r3, [r7, #4]
 80136b4:	6f19      	ldr	r1, [r3, #112]	; 0x70
 80136b6:	687b      	ldr	r3, [r7, #4]
 80136b8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80136ba:	4a98      	ldr	r2, [pc, #608]	; (801391c <tcp_receive+0x5cc>)
 80136bc:	6878      	ldr	r0, [r7, #4]
 80136be:	f7ff fdcb 	bl	8013258 <tcp_free_acked_segments>
 80136c2:	4602      	mov	r2, r0
 80136c4:	687b      	ldr	r3, [r7, #4]
 80136c6:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 80136c8:	687b      	ldr	r3, [r7, #4]
 80136ca:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 80136cc:	687b      	ldr	r3, [r7, #4]
 80136ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80136d0:	4a93      	ldr	r2, [pc, #588]	; (8013920 <tcp_receive+0x5d0>)
 80136d2:	6878      	ldr	r0, [r7, #4]
 80136d4:	f7ff fdc0 	bl	8013258 <tcp_free_acked_segments>
 80136d8:	4602      	mov	r2, r0
 80136da:	687b      	ldr	r3, [r7, #4]
 80136dc:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 80136de:	687b      	ldr	r3, [r7, #4]
 80136e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80136e2:	2b00      	cmp	r3, #0
 80136e4:	d104      	bne.n	80136f0 <tcp_receive+0x3a0>
        pcb->rtime = -1;
 80136e6:	687b      	ldr	r3, [r7, #4]
 80136e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80136ec:	861a      	strh	r2, [r3, #48]	; 0x30
 80136ee:	e002      	b.n	80136f6 <tcp_receive+0x3a6>
      } else {
        pcb->rtime = 0;
 80136f0:	687b      	ldr	r3, [r7, #4]
 80136f2:	2200      	movs	r2, #0
 80136f4:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 80136f6:	687b      	ldr	r3, [r7, #4]
 80136f8:	2200      	movs	r2, #0
 80136fa:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 80136fc:	687b      	ldr	r3, [r7, #4]
 80136fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013700:	2b00      	cmp	r3, #0
 8013702:	d103      	bne.n	801370c <tcp_receive+0x3bc>
        pcb->unsent_oversize = 0;
 8013704:	687b      	ldr	r3, [r7, #4]
 8013706:	2200      	movs	r2, #0
 8013708:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 801370c:	687b      	ldr	r3, [r7, #4]
 801370e:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8013712:	4b84      	ldr	r3, [pc, #528]	; (8013924 <tcp_receive+0x5d4>)
 8013714:	881b      	ldrh	r3, [r3, #0]
 8013716:	4413      	add	r3, r2
 8013718:	b29a      	uxth	r2, r3
 801371a:	687b      	ldr	r3, [r7, #4]
 801371c:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8013720:	687b      	ldr	r3, [r7, #4]
 8013722:	8b5b      	ldrh	r3, [r3, #26]
 8013724:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8013728:	2b00      	cmp	r3, #0
 801372a:	d035      	beq.n	8013798 <tcp_receive+0x448>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 801372c:	687b      	ldr	r3, [r7, #4]
 801372e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013730:	2b00      	cmp	r3, #0
 8013732:	d118      	bne.n	8013766 <tcp_receive+0x416>
          if ((pcb->unsent == NULL) ||
 8013734:	687b      	ldr	r3, [r7, #4]
 8013736:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013738:	2b00      	cmp	r3, #0
 801373a:	d00c      	beq.n	8013756 <tcp_receive+0x406>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 801373c:	687b      	ldr	r3, [r7, #4]
 801373e:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8013740:	687b      	ldr	r3, [r7, #4]
 8013742:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013744:	68db      	ldr	r3, [r3, #12]
 8013746:	685b      	ldr	r3, [r3, #4]
 8013748:	4618      	mov	r0, r3
 801374a:	f7fa ffcf 	bl	800e6ec <lwip_htonl>
 801374e:	4603      	mov	r3, r0
 8013750:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8013752:	2b00      	cmp	r3, #0
 8013754:	dc20      	bgt.n	8013798 <tcp_receive+0x448>
            tcp_clear_flags(pcb, TF_RTO);
 8013756:	687b      	ldr	r3, [r7, #4]
 8013758:	8b5b      	ldrh	r3, [r3, #26]
 801375a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801375e:	b29a      	uxth	r2, r3
 8013760:	687b      	ldr	r3, [r7, #4]
 8013762:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013764:	e018      	b.n	8013798 <tcp_receive+0x448>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8013766:	687b      	ldr	r3, [r7, #4]
 8013768:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 801376a:	687b      	ldr	r3, [r7, #4]
 801376c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801376e:	68db      	ldr	r3, [r3, #12]
 8013770:	685b      	ldr	r3, [r3, #4]
 8013772:	4618      	mov	r0, r3
 8013774:	f7fa ffba 	bl	800e6ec <lwip_htonl>
 8013778:	4603      	mov	r3, r0
 801377a:	1ae3      	subs	r3, r4, r3
 801377c:	2b00      	cmp	r3, #0
 801377e:	dc0b      	bgt.n	8013798 <tcp_receive+0x448>
          tcp_clear_flags(pcb, TF_RTO);
 8013780:	687b      	ldr	r3, [r7, #4]
 8013782:	8b5b      	ldrh	r3, [r3, #26]
 8013784:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8013788:	b29a      	uxth	r2, r3
 801378a:	687b      	ldr	r3, [r7, #4]
 801378c:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801378e:	e003      	b.n	8013798 <tcp_receive+0x448>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8013790:	6878      	ldr	r0, [r7, #4]
 8013792:	f002 fbd1 	bl	8015f38 <tcp_send_empty_ack>
 8013796:	e000      	b.n	801379a <tcp_receive+0x44a>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013798:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 801379a:	687b      	ldr	r3, [r7, #4]
 801379c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801379e:	2b00      	cmp	r3, #0
 80137a0:	d05b      	beq.n	801385a <tcp_receive+0x50a>
 80137a2:	687b      	ldr	r3, [r7, #4]
 80137a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80137a6:	4b60      	ldr	r3, [pc, #384]	; (8013928 <tcp_receive+0x5d8>)
 80137a8:	681b      	ldr	r3, [r3, #0]
 80137aa:	1ad3      	subs	r3, r2, r3
 80137ac:	2b00      	cmp	r3, #0
 80137ae:	da54      	bge.n	801385a <tcp_receive+0x50a>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 80137b0:	4b5e      	ldr	r3, [pc, #376]	; (801392c <tcp_receive+0x5dc>)
 80137b2:	681b      	ldr	r3, [r3, #0]
 80137b4:	b29a      	uxth	r2, r3
 80137b6:	687b      	ldr	r3, [r7, #4]
 80137b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80137ba:	b29b      	uxth	r3, r3
 80137bc:	1ad3      	subs	r3, r2, r3
 80137be:	b29b      	uxth	r3, r3
 80137c0:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 80137c4:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 80137c8:	687b      	ldr	r3, [r7, #4]
 80137ca:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80137ce:	10db      	asrs	r3, r3, #3
 80137d0:	b21b      	sxth	r3, r3
 80137d2:	b29b      	uxth	r3, r3
 80137d4:	1ad3      	subs	r3, r2, r3
 80137d6:	b29b      	uxth	r3, r3
 80137d8:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 80137dc:	687b      	ldr	r3, [r7, #4]
 80137de:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80137e2:	b29a      	uxth	r2, r3
 80137e4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80137e8:	4413      	add	r3, r2
 80137ea:	b29b      	uxth	r3, r3
 80137ec:	b21a      	sxth	r2, r3
 80137ee:	687b      	ldr	r3, [r7, #4]
 80137f0:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 80137f2:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 80137f6:	2b00      	cmp	r3, #0
 80137f8:	da05      	bge.n	8013806 <tcp_receive+0x4b6>
        m = (s16_t) - m;
 80137fa:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80137fe:	425b      	negs	r3, r3
 8013800:	b29b      	uxth	r3, r3
 8013802:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8013806:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 801380a:	687b      	ldr	r3, [r7, #4]
 801380c:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013810:	109b      	asrs	r3, r3, #2
 8013812:	b21b      	sxth	r3, r3
 8013814:	b29b      	uxth	r3, r3
 8013816:	1ad3      	subs	r3, r2, r3
 8013818:	b29b      	uxth	r3, r3
 801381a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 801381e:	687b      	ldr	r3, [r7, #4]
 8013820:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013824:	b29a      	uxth	r2, r3
 8013826:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 801382a:	4413      	add	r3, r2
 801382c:	b29b      	uxth	r3, r3
 801382e:	b21a      	sxth	r2, r3
 8013830:	687b      	ldr	r3, [r7, #4]
 8013832:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8013834:	687b      	ldr	r3, [r7, #4]
 8013836:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801383a:	10db      	asrs	r3, r3, #3
 801383c:	b21b      	sxth	r3, r3
 801383e:	b29a      	uxth	r2, r3
 8013840:	687b      	ldr	r3, [r7, #4]
 8013842:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013846:	b29b      	uxth	r3, r3
 8013848:	4413      	add	r3, r2
 801384a:	b29b      	uxth	r3, r3
 801384c:	b21a      	sxth	r2, r3
 801384e:	687b      	ldr	r3, [r7, #4]
 8013850:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8013854:	687b      	ldr	r3, [r7, #4]
 8013856:	2200      	movs	r2, #0
 8013858:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801385a:	4b35      	ldr	r3, [pc, #212]	; (8013930 <tcp_receive+0x5e0>)
 801385c:	881b      	ldrh	r3, [r3, #0]
 801385e:	2b00      	cmp	r3, #0
 8013860:	f000 84e1 	beq.w	8014226 <tcp_receive+0xed6>
 8013864:	687b      	ldr	r3, [r7, #4]
 8013866:	7d1b      	ldrb	r3, [r3, #20]
 8013868:	2b06      	cmp	r3, #6
 801386a:	f200 84dc 	bhi.w	8014226 <tcp_receive+0xed6>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801386e:	687b      	ldr	r3, [r7, #4]
 8013870:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013872:	4b30      	ldr	r3, [pc, #192]	; (8013934 <tcp_receive+0x5e4>)
 8013874:	681b      	ldr	r3, [r3, #0]
 8013876:	1ad3      	subs	r3, r2, r3
 8013878:	3b01      	subs	r3, #1
 801387a:	2b00      	cmp	r3, #0
 801387c:	f2c0 808e 	blt.w	801399c <tcp_receive+0x64c>
 8013880:	687b      	ldr	r3, [r7, #4]
 8013882:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013884:	4b2a      	ldr	r3, [pc, #168]	; (8013930 <tcp_receive+0x5e0>)
 8013886:	881b      	ldrh	r3, [r3, #0]
 8013888:	4619      	mov	r1, r3
 801388a:	4b2a      	ldr	r3, [pc, #168]	; (8013934 <tcp_receive+0x5e4>)
 801388c:	681b      	ldr	r3, [r3, #0]
 801388e:	440b      	add	r3, r1
 8013890:	1ad3      	subs	r3, r2, r3
 8013892:	3301      	adds	r3, #1
 8013894:	2b00      	cmp	r3, #0
 8013896:	f300 8081 	bgt.w	801399c <tcp_receive+0x64c>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 801389a:	4b27      	ldr	r3, [pc, #156]	; (8013938 <tcp_receive+0x5e8>)
 801389c:	685b      	ldr	r3, [r3, #4]
 801389e:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 80138a0:	687b      	ldr	r3, [r7, #4]
 80138a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80138a4:	4b23      	ldr	r3, [pc, #140]	; (8013934 <tcp_receive+0x5e4>)
 80138a6:	681b      	ldr	r3, [r3, #0]
 80138a8:	1ad3      	subs	r3, r2, r3
 80138aa:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 80138ac:	4b22      	ldr	r3, [pc, #136]	; (8013938 <tcp_receive+0x5e8>)
 80138ae:	685b      	ldr	r3, [r3, #4]
 80138b0:	2b00      	cmp	r3, #0
 80138b2:	d106      	bne.n	80138c2 <tcp_receive+0x572>
 80138b4:	4b21      	ldr	r3, [pc, #132]	; (801393c <tcp_receive+0x5ec>)
 80138b6:	f240 5294 	movw	r2, #1428	; 0x594
 80138ba:	4921      	ldr	r1, [pc, #132]	; (8013940 <tcp_receive+0x5f0>)
 80138bc:	4821      	ldr	r0, [pc, #132]	; (8013944 <tcp_receive+0x5f4>)
 80138be:	f006 fb25 	bl	8019f0c <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 80138c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80138c4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80138c8:	4293      	cmp	r3, r2
 80138ca:	d906      	bls.n	80138da <tcp_receive+0x58a>
 80138cc:	4b1b      	ldr	r3, [pc, #108]	; (801393c <tcp_receive+0x5ec>)
 80138ce:	f240 5295 	movw	r2, #1429	; 0x595
 80138d2:	491d      	ldr	r1, [pc, #116]	; (8013948 <tcp_receive+0x5f8>)
 80138d4:	481b      	ldr	r0, [pc, #108]	; (8013944 <tcp_receive+0x5f4>)
 80138d6:	f006 fb19 	bl	8019f0c <iprintf>
      off = (u16_t)off32;
 80138da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80138dc:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 80138e0:	4b15      	ldr	r3, [pc, #84]	; (8013938 <tcp_receive+0x5e8>)
 80138e2:	685b      	ldr	r3, [r3, #4]
 80138e4:	891b      	ldrh	r3, [r3, #8]
 80138e6:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80138ea:	429a      	cmp	r2, r3
 80138ec:	d906      	bls.n	80138fc <tcp_receive+0x5ac>
 80138ee:	4b13      	ldr	r3, [pc, #76]	; (801393c <tcp_receive+0x5ec>)
 80138f0:	f240 5297 	movw	r2, #1431	; 0x597
 80138f4:	4915      	ldr	r1, [pc, #84]	; (801394c <tcp_receive+0x5fc>)
 80138f6:	4813      	ldr	r0, [pc, #76]	; (8013944 <tcp_receive+0x5f4>)
 80138f8:	f006 fb08 	bl	8019f0c <iprintf>
      inseg.len -= off;
 80138fc:	4b0e      	ldr	r3, [pc, #56]	; (8013938 <tcp_receive+0x5e8>)
 80138fe:	891a      	ldrh	r2, [r3, #8]
 8013900:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8013904:	1ad3      	subs	r3, r2, r3
 8013906:	b29a      	uxth	r2, r3
 8013908:	4b0b      	ldr	r3, [pc, #44]	; (8013938 <tcp_receive+0x5e8>)
 801390a:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 801390c:	4b0a      	ldr	r3, [pc, #40]	; (8013938 <tcp_receive+0x5e8>)
 801390e:	685b      	ldr	r3, [r3, #4]
 8013910:	891a      	ldrh	r2, [r3, #8]
 8013912:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8013916:	1ad3      	subs	r3, r2, r3
 8013918:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 801391a:	e029      	b.n	8013970 <tcp_receive+0x620>
 801391c:	0801dc54 	.word	0x0801dc54
 8013920:	0801dc5c 	.word	0x0801dc5c
 8013924:	200002bc 	.word	0x200002bc
 8013928:	200002b8 	.word	0x200002b8
 801392c:	2001838c 	.word	0x2001838c
 8013930:	200002be 	.word	0x200002be
 8013934:	200002b4 	.word	0x200002b4
 8013938:	20000294 	.word	0x20000294
 801393c:	0801d8ec 	.word	0x0801d8ec
 8013940:	0801dc64 	.word	0x0801dc64
 8013944:	0801d938 	.word	0x0801d938
 8013948:	0801dc74 	.word	0x0801dc74
 801394c:	0801dc84 	.word	0x0801dc84
        off -= p->len;
 8013950:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013952:	895b      	ldrh	r3, [r3, #10]
 8013954:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8013958:	1ad3      	subs	r3, r2, r3
 801395a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 801395e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013960:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8013962:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8013964:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013966:	2200      	movs	r2, #0
 8013968:	815a      	strh	r2, [r3, #10]
        p = p->next;
 801396a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801396c:	681b      	ldr	r3, [r3, #0]
 801396e:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 8013970:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013972:	895b      	ldrh	r3, [r3, #10]
 8013974:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8013978:	429a      	cmp	r2, r3
 801397a:	d8e9      	bhi.n	8013950 <tcp_receive+0x600>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 801397c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8013980:	4619      	mov	r1, r3
 8013982:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8013984:	f7fc f8da 	bl	800fb3c <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8013988:	687b      	ldr	r3, [r7, #4]
 801398a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801398c:	4a91      	ldr	r2, [pc, #580]	; (8013bd4 <tcp_receive+0x884>)
 801398e:	6013      	str	r3, [r2, #0]
 8013990:	4b91      	ldr	r3, [pc, #580]	; (8013bd8 <tcp_receive+0x888>)
 8013992:	68db      	ldr	r3, [r3, #12]
 8013994:	4a8f      	ldr	r2, [pc, #572]	; (8013bd4 <tcp_receive+0x884>)
 8013996:	6812      	ldr	r2, [r2, #0]
 8013998:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801399a:	e00d      	b.n	80139b8 <tcp_receive+0x668>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 801399c:	4b8d      	ldr	r3, [pc, #564]	; (8013bd4 <tcp_receive+0x884>)
 801399e:	681a      	ldr	r2, [r3, #0]
 80139a0:	687b      	ldr	r3, [r7, #4]
 80139a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80139a4:	1ad3      	subs	r3, r2, r3
 80139a6:	2b00      	cmp	r3, #0
 80139a8:	da06      	bge.n	80139b8 <tcp_receive+0x668>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 80139aa:	687b      	ldr	r3, [r7, #4]
 80139ac:	8b5b      	ldrh	r3, [r3, #26]
 80139ae:	f043 0302 	orr.w	r3, r3, #2
 80139b2:	b29a      	uxth	r2, r3
 80139b4:	687b      	ldr	r3, [r7, #4]
 80139b6:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80139b8:	4b86      	ldr	r3, [pc, #536]	; (8013bd4 <tcp_receive+0x884>)
 80139ba:	681a      	ldr	r2, [r3, #0]
 80139bc:	687b      	ldr	r3, [r7, #4]
 80139be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80139c0:	1ad3      	subs	r3, r2, r3
 80139c2:	2b00      	cmp	r3, #0
 80139c4:	f2c0 842a 	blt.w	801421c <tcp_receive+0xecc>
 80139c8:	4b82      	ldr	r3, [pc, #520]	; (8013bd4 <tcp_receive+0x884>)
 80139ca:	681a      	ldr	r2, [r3, #0]
 80139cc:	687b      	ldr	r3, [r7, #4]
 80139ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80139d0:	6879      	ldr	r1, [r7, #4]
 80139d2:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80139d4:	440b      	add	r3, r1
 80139d6:	1ad3      	subs	r3, r2, r3
 80139d8:	3301      	adds	r3, #1
 80139da:	2b00      	cmp	r3, #0
 80139dc:	f300 841e 	bgt.w	801421c <tcp_receive+0xecc>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 80139e0:	687b      	ldr	r3, [r7, #4]
 80139e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80139e4:	4b7b      	ldr	r3, [pc, #492]	; (8013bd4 <tcp_receive+0x884>)
 80139e6:	681b      	ldr	r3, [r3, #0]
 80139e8:	429a      	cmp	r2, r3
 80139ea:	f040 829a 	bne.w	8013f22 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 80139ee:	4b7a      	ldr	r3, [pc, #488]	; (8013bd8 <tcp_receive+0x888>)
 80139f0:	891c      	ldrh	r4, [r3, #8]
 80139f2:	4b79      	ldr	r3, [pc, #484]	; (8013bd8 <tcp_receive+0x888>)
 80139f4:	68db      	ldr	r3, [r3, #12]
 80139f6:	899b      	ldrh	r3, [r3, #12]
 80139f8:	b29b      	uxth	r3, r3
 80139fa:	4618      	mov	r0, r3
 80139fc:	f7fa fe61 	bl	800e6c2 <lwip_htons>
 8013a00:	4603      	mov	r3, r0
 8013a02:	b2db      	uxtb	r3, r3
 8013a04:	f003 0303 	and.w	r3, r3, #3
 8013a08:	2b00      	cmp	r3, #0
 8013a0a:	d001      	beq.n	8013a10 <tcp_receive+0x6c0>
 8013a0c:	2301      	movs	r3, #1
 8013a0e:	e000      	b.n	8013a12 <tcp_receive+0x6c2>
 8013a10:	2300      	movs	r3, #0
 8013a12:	4423      	add	r3, r4
 8013a14:	b29a      	uxth	r2, r3
 8013a16:	4b71      	ldr	r3, [pc, #452]	; (8013bdc <tcp_receive+0x88c>)
 8013a18:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8013a1a:	687b      	ldr	r3, [r7, #4]
 8013a1c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8013a1e:	4b6f      	ldr	r3, [pc, #444]	; (8013bdc <tcp_receive+0x88c>)
 8013a20:	881b      	ldrh	r3, [r3, #0]
 8013a22:	429a      	cmp	r2, r3
 8013a24:	d275      	bcs.n	8013b12 <tcp_receive+0x7c2>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8013a26:	4b6c      	ldr	r3, [pc, #432]	; (8013bd8 <tcp_receive+0x888>)
 8013a28:	68db      	ldr	r3, [r3, #12]
 8013a2a:	899b      	ldrh	r3, [r3, #12]
 8013a2c:	b29b      	uxth	r3, r3
 8013a2e:	4618      	mov	r0, r3
 8013a30:	f7fa fe47 	bl	800e6c2 <lwip_htons>
 8013a34:	4603      	mov	r3, r0
 8013a36:	b2db      	uxtb	r3, r3
 8013a38:	f003 0301 	and.w	r3, r3, #1
 8013a3c:	2b00      	cmp	r3, #0
 8013a3e:	d01f      	beq.n	8013a80 <tcp_receive+0x730>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8013a40:	4b65      	ldr	r3, [pc, #404]	; (8013bd8 <tcp_receive+0x888>)
 8013a42:	68db      	ldr	r3, [r3, #12]
 8013a44:	899b      	ldrh	r3, [r3, #12]
 8013a46:	b29b      	uxth	r3, r3
 8013a48:	b21b      	sxth	r3, r3
 8013a4a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8013a4e:	b21c      	sxth	r4, r3
 8013a50:	4b61      	ldr	r3, [pc, #388]	; (8013bd8 <tcp_receive+0x888>)
 8013a52:	68db      	ldr	r3, [r3, #12]
 8013a54:	899b      	ldrh	r3, [r3, #12]
 8013a56:	b29b      	uxth	r3, r3
 8013a58:	4618      	mov	r0, r3
 8013a5a:	f7fa fe32 	bl	800e6c2 <lwip_htons>
 8013a5e:	4603      	mov	r3, r0
 8013a60:	b2db      	uxtb	r3, r3
 8013a62:	b29b      	uxth	r3, r3
 8013a64:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8013a68:	b29b      	uxth	r3, r3
 8013a6a:	4618      	mov	r0, r3
 8013a6c:	f7fa fe29 	bl	800e6c2 <lwip_htons>
 8013a70:	4603      	mov	r3, r0
 8013a72:	b21b      	sxth	r3, r3
 8013a74:	4323      	orrs	r3, r4
 8013a76:	b21a      	sxth	r2, r3
 8013a78:	4b57      	ldr	r3, [pc, #348]	; (8013bd8 <tcp_receive+0x888>)
 8013a7a:	68db      	ldr	r3, [r3, #12]
 8013a7c:	b292      	uxth	r2, r2
 8013a7e:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8013a80:	687b      	ldr	r3, [r7, #4]
 8013a82:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8013a84:	4b54      	ldr	r3, [pc, #336]	; (8013bd8 <tcp_receive+0x888>)
 8013a86:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8013a88:	4b53      	ldr	r3, [pc, #332]	; (8013bd8 <tcp_receive+0x888>)
 8013a8a:	68db      	ldr	r3, [r3, #12]
 8013a8c:	899b      	ldrh	r3, [r3, #12]
 8013a8e:	b29b      	uxth	r3, r3
 8013a90:	4618      	mov	r0, r3
 8013a92:	f7fa fe16 	bl	800e6c2 <lwip_htons>
 8013a96:	4603      	mov	r3, r0
 8013a98:	b2db      	uxtb	r3, r3
 8013a9a:	f003 0302 	and.w	r3, r3, #2
 8013a9e:	2b00      	cmp	r3, #0
 8013aa0:	d005      	beq.n	8013aae <tcp_receive+0x75e>
            inseg.len -= 1;
 8013aa2:	4b4d      	ldr	r3, [pc, #308]	; (8013bd8 <tcp_receive+0x888>)
 8013aa4:	891b      	ldrh	r3, [r3, #8]
 8013aa6:	3b01      	subs	r3, #1
 8013aa8:	b29a      	uxth	r2, r3
 8013aaa:	4b4b      	ldr	r3, [pc, #300]	; (8013bd8 <tcp_receive+0x888>)
 8013aac:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8013aae:	4b4a      	ldr	r3, [pc, #296]	; (8013bd8 <tcp_receive+0x888>)
 8013ab0:	685b      	ldr	r3, [r3, #4]
 8013ab2:	4a49      	ldr	r2, [pc, #292]	; (8013bd8 <tcp_receive+0x888>)
 8013ab4:	8912      	ldrh	r2, [r2, #8]
 8013ab6:	4611      	mov	r1, r2
 8013ab8:	4618      	mov	r0, r3
 8013aba:	f7fb ff3f 	bl	800f93c <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8013abe:	4b46      	ldr	r3, [pc, #280]	; (8013bd8 <tcp_receive+0x888>)
 8013ac0:	891c      	ldrh	r4, [r3, #8]
 8013ac2:	4b45      	ldr	r3, [pc, #276]	; (8013bd8 <tcp_receive+0x888>)
 8013ac4:	68db      	ldr	r3, [r3, #12]
 8013ac6:	899b      	ldrh	r3, [r3, #12]
 8013ac8:	b29b      	uxth	r3, r3
 8013aca:	4618      	mov	r0, r3
 8013acc:	f7fa fdf9 	bl	800e6c2 <lwip_htons>
 8013ad0:	4603      	mov	r3, r0
 8013ad2:	b2db      	uxtb	r3, r3
 8013ad4:	f003 0303 	and.w	r3, r3, #3
 8013ad8:	2b00      	cmp	r3, #0
 8013ada:	d001      	beq.n	8013ae0 <tcp_receive+0x790>
 8013adc:	2301      	movs	r3, #1
 8013ade:	e000      	b.n	8013ae2 <tcp_receive+0x792>
 8013ae0:	2300      	movs	r3, #0
 8013ae2:	4423      	add	r3, r4
 8013ae4:	b29a      	uxth	r2, r3
 8013ae6:	4b3d      	ldr	r3, [pc, #244]	; (8013bdc <tcp_receive+0x88c>)
 8013ae8:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8013aea:	4b3c      	ldr	r3, [pc, #240]	; (8013bdc <tcp_receive+0x88c>)
 8013aec:	881b      	ldrh	r3, [r3, #0]
 8013aee:	461a      	mov	r2, r3
 8013af0:	4b38      	ldr	r3, [pc, #224]	; (8013bd4 <tcp_receive+0x884>)
 8013af2:	681b      	ldr	r3, [r3, #0]
 8013af4:	441a      	add	r2, r3
 8013af6:	687b      	ldr	r3, [r7, #4]
 8013af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013afa:	6879      	ldr	r1, [r7, #4]
 8013afc:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8013afe:	440b      	add	r3, r1
 8013b00:	429a      	cmp	r2, r3
 8013b02:	d006      	beq.n	8013b12 <tcp_receive+0x7c2>
 8013b04:	4b36      	ldr	r3, [pc, #216]	; (8013be0 <tcp_receive+0x890>)
 8013b06:	f240 52cb 	movw	r2, #1483	; 0x5cb
 8013b0a:	4936      	ldr	r1, [pc, #216]	; (8013be4 <tcp_receive+0x894>)
 8013b0c:	4836      	ldr	r0, [pc, #216]	; (8013be8 <tcp_receive+0x898>)
 8013b0e:	f006 f9fd 	bl	8019f0c <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8013b12:	687b      	ldr	r3, [r7, #4]
 8013b14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013b16:	2b00      	cmp	r3, #0
 8013b18:	f000 80e7 	beq.w	8013cea <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8013b1c:	4b2e      	ldr	r3, [pc, #184]	; (8013bd8 <tcp_receive+0x888>)
 8013b1e:	68db      	ldr	r3, [r3, #12]
 8013b20:	899b      	ldrh	r3, [r3, #12]
 8013b22:	b29b      	uxth	r3, r3
 8013b24:	4618      	mov	r0, r3
 8013b26:	f7fa fdcc 	bl	800e6c2 <lwip_htons>
 8013b2a:	4603      	mov	r3, r0
 8013b2c:	b2db      	uxtb	r3, r3
 8013b2e:	f003 0301 	and.w	r3, r3, #1
 8013b32:	2b00      	cmp	r3, #0
 8013b34:	d010      	beq.n	8013b58 <tcp_receive+0x808>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8013b36:	e00a      	b.n	8013b4e <tcp_receive+0x7fe>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8013b38:	687b      	ldr	r3, [r7, #4]
 8013b3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013b3c:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8013b3e:	687b      	ldr	r3, [r7, #4]
 8013b40:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013b42:	681a      	ldr	r2, [r3, #0]
 8013b44:	687b      	ldr	r3, [r7, #4]
 8013b46:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 8013b48:	68f8      	ldr	r0, [r7, #12]
 8013b4a:	f7fd fce4 	bl	8011516 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8013b4e:	687b      	ldr	r3, [r7, #4]
 8013b50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013b52:	2b00      	cmp	r3, #0
 8013b54:	d1f0      	bne.n	8013b38 <tcp_receive+0x7e8>
 8013b56:	e0c8      	b.n	8013cea <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8013b58:	687b      	ldr	r3, [r7, #4]
 8013b5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013b5c:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8013b5e:	e052      	b.n	8013c06 <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8013b60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013b62:	68db      	ldr	r3, [r3, #12]
 8013b64:	899b      	ldrh	r3, [r3, #12]
 8013b66:	b29b      	uxth	r3, r3
 8013b68:	4618      	mov	r0, r3
 8013b6a:	f7fa fdaa 	bl	800e6c2 <lwip_htons>
 8013b6e:	4603      	mov	r3, r0
 8013b70:	b2db      	uxtb	r3, r3
 8013b72:	f003 0301 	and.w	r3, r3, #1
 8013b76:	2b00      	cmp	r3, #0
 8013b78:	d03d      	beq.n	8013bf6 <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8013b7a:	4b17      	ldr	r3, [pc, #92]	; (8013bd8 <tcp_receive+0x888>)
 8013b7c:	68db      	ldr	r3, [r3, #12]
 8013b7e:	899b      	ldrh	r3, [r3, #12]
 8013b80:	b29b      	uxth	r3, r3
 8013b82:	4618      	mov	r0, r3
 8013b84:	f7fa fd9d 	bl	800e6c2 <lwip_htons>
 8013b88:	4603      	mov	r3, r0
 8013b8a:	b2db      	uxtb	r3, r3
 8013b8c:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8013b90:	2b00      	cmp	r3, #0
 8013b92:	d130      	bne.n	8013bf6 <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8013b94:	4b10      	ldr	r3, [pc, #64]	; (8013bd8 <tcp_receive+0x888>)
 8013b96:	68db      	ldr	r3, [r3, #12]
 8013b98:	899b      	ldrh	r3, [r3, #12]
 8013b9a:	b29c      	uxth	r4, r3
 8013b9c:	2001      	movs	r0, #1
 8013b9e:	f7fa fd90 	bl	800e6c2 <lwip_htons>
 8013ba2:	4603      	mov	r3, r0
 8013ba4:	461a      	mov	r2, r3
 8013ba6:	4b0c      	ldr	r3, [pc, #48]	; (8013bd8 <tcp_receive+0x888>)
 8013ba8:	68db      	ldr	r3, [r3, #12]
 8013baa:	4322      	orrs	r2, r4
 8013bac:	b292      	uxth	r2, r2
 8013bae:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8013bb0:	4b09      	ldr	r3, [pc, #36]	; (8013bd8 <tcp_receive+0x888>)
 8013bb2:	891c      	ldrh	r4, [r3, #8]
 8013bb4:	4b08      	ldr	r3, [pc, #32]	; (8013bd8 <tcp_receive+0x888>)
 8013bb6:	68db      	ldr	r3, [r3, #12]
 8013bb8:	899b      	ldrh	r3, [r3, #12]
 8013bba:	b29b      	uxth	r3, r3
 8013bbc:	4618      	mov	r0, r3
 8013bbe:	f7fa fd80 	bl	800e6c2 <lwip_htons>
 8013bc2:	4603      	mov	r3, r0
 8013bc4:	b2db      	uxtb	r3, r3
 8013bc6:	f003 0303 	and.w	r3, r3, #3
 8013bca:	2b00      	cmp	r3, #0
 8013bcc:	d00e      	beq.n	8013bec <tcp_receive+0x89c>
 8013bce:	2301      	movs	r3, #1
 8013bd0:	e00d      	b.n	8013bee <tcp_receive+0x89e>
 8013bd2:	bf00      	nop
 8013bd4:	200002b4 	.word	0x200002b4
 8013bd8:	20000294 	.word	0x20000294
 8013bdc:	200002be 	.word	0x200002be
 8013be0:	0801d8ec 	.word	0x0801d8ec
 8013be4:	0801dc94 	.word	0x0801dc94
 8013be8:	0801d938 	.word	0x0801d938
 8013bec:	2300      	movs	r3, #0
 8013bee:	4423      	add	r3, r4
 8013bf0:	b29a      	uxth	r2, r3
 8013bf2:	4b98      	ldr	r3, [pc, #608]	; (8013e54 <tcp_receive+0xb04>)
 8013bf4:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8013bf6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013bf8:	613b      	str	r3, [r7, #16]
              next = next->next;
 8013bfa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013bfc:	681b      	ldr	r3, [r3, #0]
 8013bfe:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 8013c00:	6938      	ldr	r0, [r7, #16]
 8013c02:	f7fd fc88 	bl	8011516 <tcp_seg_free>
            while (next &&
 8013c06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013c08:	2b00      	cmp	r3, #0
 8013c0a:	d00e      	beq.n	8013c2a <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8013c0c:	4b91      	ldr	r3, [pc, #580]	; (8013e54 <tcp_receive+0xb04>)
 8013c0e:	881b      	ldrh	r3, [r3, #0]
 8013c10:	461a      	mov	r2, r3
 8013c12:	4b91      	ldr	r3, [pc, #580]	; (8013e58 <tcp_receive+0xb08>)
 8013c14:	681b      	ldr	r3, [r3, #0]
 8013c16:	441a      	add	r2, r3
 8013c18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013c1a:	68db      	ldr	r3, [r3, #12]
 8013c1c:	685b      	ldr	r3, [r3, #4]
 8013c1e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8013c20:	8909      	ldrh	r1, [r1, #8]
 8013c22:	440b      	add	r3, r1
 8013c24:	1ad3      	subs	r3, r2, r3
            while (next &&
 8013c26:	2b00      	cmp	r3, #0
 8013c28:	da9a      	bge.n	8013b60 <tcp_receive+0x810>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8013c2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013c2c:	2b00      	cmp	r3, #0
 8013c2e:	d059      	beq.n	8013ce4 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8013c30:	4b88      	ldr	r3, [pc, #544]	; (8013e54 <tcp_receive+0xb04>)
 8013c32:	881b      	ldrh	r3, [r3, #0]
 8013c34:	461a      	mov	r2, r3
 8013c36:	4b88      	ldr	r3, [pc, #544]	; (8013e58 <tcp_receive+0xb08>)
 8013c38:	681b      	ldr	r3, [r3, #0]
 8013c3a:	441a      	add	r2, r3
 8013c3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013c3e:	68db      	ldr	r3, [r3, #12]
 8013c40:	685b      	ldr	r3, [r3, #4]
 8013c42:	1ad3      	subs	r3, r2, r3
            if (next &&
 8013c44:	2b00      	cmp	r3, #0
 8013c46:	dd4d      	ble.n	8013ce4 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8013c48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013c4a:	68db      	ldr	r3, [r3, #12]
 8013c4c:	685b      	ldr	r3, [r3, #4]
 8013c4e:	b29a      	uxth	r2, r3
 8013c50:	4b81      	ldr	r3, [pc, #516]	; (8013e58 <tcp_receive+0xb08>)
 8013c52:	681b      	ldr	r3, [r3, #0]
 8013c54:	b29b      	uxth	r3, r3
 8013c56:	1ad3      	subs	r3, r2, r3
 8013c58:	b29a      	uxth	r2, r3
 8013c5a:	4b80      	ldr	r3, [pc, #512]	; (8013e5c <tcp_receive+0xb0c>)
 8013c5c:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8013c5e:	4b7f      	ldr	r3, [pc, #508]	; (8013e5c <tcp_receive+0xb0c>)
 8013c60:	68db      	ldr	r3, [r3, #12]
 8013c62:	899b      	ldrh	r3, [r3, #12]
 8013c64:	b29b      	uxth	r3, r3
 8013c66:	4618      	mov	r0, r3
 8013c68:	f7fa fd2b 	bl	800e6c2 <lwip_htons>
 8013c6c:	4603      	mov	r3, r0
 8013c6e:	b2db      	uxtb	r3, r3
 8013c70:	f003 0302 	and.w	r3, r3, #2
 8013c74:	2b00      	cmp	r3, #0
 8013c76:	d005      	beq.n	8013c84 <tcp_receive+0x934>
                inseg.len -= 1;
 8013c78:	4b78      	ldr	r3, [pc, #480]	; (8013e5c <tcp_receive+0xb0c>)
 8013c7a:	891b      	ldrh	r3, [r3, #8]
 8013c7c:	3b01      	subs	r3, #1
 8013c7e:	b29a      	uxth	r2, r3
 8013c80:	4b76      	ldr	r3, [pc, #472]	; (8013e5c <tcp_receive+0xb0c>)
 8013c82:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8013c84:	4b75      	ldr	r3, [pc, #468]	; (8013e5c <tcp_receive+0xb0c>)
 8013c86:	685b      	ldr	r3, [r3, #4]
 8013c88:	4a74      	ldr	r2, [pc, #464]	; (8013e5c <tcp_receive+0xb0c>)
 8013c8a:	8912      	ldrh	r2, [r2, #8]
 8013c8c:	4611      	mov	r1, r2
 8013c8e:	4618      	mov	r0, r3
 8013c90:	f7fb fe54 	bl	800f93c <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8013c94:	4b71      	ldr	r3, [pc, #452]	; (8013e5c <tcp_receive+0xb0c>)
 8013c96:	891c      	ldrh	r4, [r3, #8]
 8013c98:	4b70      	ldr	r3, [pc, #448]	; (8013e5c <tcp_receive+0xb0c>)
 8013c9a:	68db      	ldr	r3, [r3, #12]
 8013c9c:	899b      	ldrh	r3, [r3, #12]
 8013c9e:	b29b      	uxth	r3, r3
 8013ca0:	4618      	mov	r0, r3
 8013ca2:	f7fa fd0e 	bl	800e6c2 <lwip_htons>
 8013ca6:	4603      	mov	r3, r0
 8013ca8:	b2db      	uxtb	r3, r3
 8013caa:	f003 0303 	and.w	r3, r3, #3
 8013cae:	2b00      	cmp	r3, #0
 8013cb0:	d001      	beq.n	8013cb6 <tcp_receive+0x966>
 8013cb2:	2301      	movs	r3, #1
 8013cb4:	e000      	b.n	8013cb8 <tcp_receive+0x968>
 8013cb6:	2300      	movs	r3, #0
 8013cb8:	4423      	add	r3, r4
 8013cba:	b29a      	uxth	r2, r3
 8013cbc:	4b65      	ldr	r3, [pc, #404]	; (8013e54 <tcp_receive+0xb04>)
 8013cbe:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8013cc0:	4b64      	ldr	r3, [pc, #400]	; (8013e54 <tcp_receive+0xb04>)
 8013cc2:	881b      	ldrh	r3, [r3, #0]
 8013cc4:	461a      	mov	r2, r3
 8013cc6:	4b64      	ldr	r3, [pc, #400]	; (8013e58 <tcp_receive+0xb08>)
 8013cc8:	681b      	ldr	r3, [r3, #0]
 8013cca:	441a      	add	r2, r3
 8013ccc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013cce:	68db      	ldr	r3, [r3, #12]
 8013cd0:	685b      	ldr	r3, [r3, #4]
 8013cd2:	429a      	cmp	r2, r3
 8013cd4:	d006      	beq.n	8013ce4 <tcp_receive+0x994>
 8013cd6:	4b62      	ldr	r3, [pc, #392]	; (8013e60 <tcp_receive+0xb10>)
 8013cd8:	f240 52fc 	movw	r2, #1532	; 0x5fc
 8013cdc:	4961      	ldr	r1, [pc, #388]	; (8013e64 <tcp_receive+0xb14>)
 8013cde:	4862      	ldr	r0, [pc, #392]	; (8013e68 <tcp_receive+0xb18>)
 8013ce0:	f006 f914 	bl	8019f0c <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8013ce4:	687b      	ldr	r3, [r7, #4]
 8013ce6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8013ce8:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8013cea:	4b5a      	ldr	r3, [pc, #360]	; (8013e54 <tcp_receive+0xb04>)
 8013cec:	881b      	ldrh	r3, [r3, #0]
 8013cee:	461a      	mov	r2, r3
 8013cf0:	4b59      	ldr	r3, [pc, #356]	; (8013e58 <tcp_receive+0xb08>)
 8013cf2:	681b      	ldr	r3, [r3, #0]
 8013cf4:	441a      	add	r2, r3
 8013cf6:	687b      	ldr	r3, [r7, #4]
 8013cf8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8013cfa:	687b      	ldr	r3, [r7, #4]
 8013cfc:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8013cfe:	4b55      	ldr	r3, [pc, #340]	; (8013e54 <tcp_receive+0xb04>)
 8013d00:	881b      	ldrh	r3, [r3, #0]
 8013d02:	429a      	cmp	r2, r3
 8013d04:	d206      	bcs.n	8013d14 <tcp_receive+0x9c4>
 8013d06:	4b56      	ldr	r3, [pc, #344]	; (8013e60 <tcp_receive+0xb10>)
 8013d08:	f240 6207 	movw	r2, #1543	; 0x607
 8013d0c:	4957      	ldr	r1, [pc, #348]	; (8013e6c <tcp_receive+0xb1c>)
 8013d0e:	4856      	ldr	r0, [pc, #344]	; (8013e68 <tcp_receive+0xb18>)
 8013d10:	f006 f8fc 	bl	8019f0c <iprintf>
        pcb->rcv_wnd -= tcplen;
 8013d14:	687b      	ldr	r3, [r7, #4]
 8013d16:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8013d18:	4b4e      	ldr	r3, [pc, #312]	; (8013e54 <tcp_receive+0xb04>)
 8013d1a:	881b      	ldrh	r3, [r3, #0]
 8013d1c:	1ad3      	subs	r3, r2, r3
 8013d1e:	b29a      	uxth	r2, r3
 8013d20:	687b      	ldr	r3, [r7, #4]
 8013d22:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8013d24:	6878      	ldr	r0, [r7, #4]
 8013d26:	f7fc fdb5 	bl	8010894 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8013d2a:	4b4c      	ldr	r3, [pc, #304]	; (8013e5c <tcp_receive+0xb0c>)
 8013d2c:	685b      	ldr	r3, [r3, #4]
 8013d2e:	891b      	ldrh	r3, [r3, #8]
 8013d30:	2b00      	cmp	r3, #0
 8013d32:	d006      	beq.n	8013d42 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 8013d34:	4b49      	ldr	r3, [pc, #292]	; (8013e5c <tcp_receive+0xb0c>)
 8013d36:	685b      	ldr	r3, [r3, #4]
 8013d38:	4a4d      	ldr	r2, [pc, #308]	; (8013e70 <tcp_receive+0xb20>)
 8013d3a:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8013d3c:	4b47      	ldr	r3, [pc, #284]	; (8013e5c <tcp_receive+0xb0c>)
 8013d3e:	2200      	movs	r2, #0
 8013d40:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8013d42:	4b46      	ldr	r3, [pc, #280]	; (8013e5c <tcp_receive+0xb0c>)
 8013d44:	68db      	ldr	r3, [r3, #12]
 8013d46:	899b      	ldrh	r3, [r3, #12]
 8013d48:	b29b      	uxth	r3, r3
 8013d4a:	4618      	mov	r0, r3
 8013d4c:	f7fa fcb9 	bl	800e6c2 <lwip_htons>
 8013d50:	4603      	mov	r3, r0
 8013d52:	b2db      	uxtb	r3, r3
 8013d54:	f003 0301 	and.w	r3, r3, #1
 8013d58:	2b00      	cmp	r3, #0
 8013d5a:	f000 80b8 	beq.w	8013ece <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8013d5e:	4b45      	ldr	r3, [pc, #276]	; (8013e74 <tcp_receive+0xb24>)
 8013d60:	781b      	ldrb	r3, [r3, #0]
 8013d62:	f043 0320 	orr.w	r3, r3, #32
 8013d66:	b2da      	uxtb	r2, r3
 8013d68:	4b42      	ldr	r3, [pc, #264]	; (8013e74 <tcp_receive+0xb24>)
 8013d6a:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8013d6c:	e0af      	b.n	8013ece <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8013d6e:	687b      	ldr	r3, [r7, #4]
 8013d70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013d72:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8013d74:	687b      	ldr	r3, [r7, #4]
 8013d76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013d78:	68db      	ldr	r3, [r3, #12]
 8013d7a:	685b      	ldr	r3, [r3, #4]
 8013d7c:	4a36      	ldr	r2, [pc, #216]	; (8013e58 <tcp_receive+0xb08>)
 8013d7e:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8013d80:	68bb      	ldr	r3, [r7, #8]
 8013d82:	891b      	ldrh	r3, [r3, #8]
 8013d84:	461c      	mov	r4, r3
 8013d86:	68bb      	ldr	r3, [r7, #8]
 8013d88:	68db      	ldr	r3, [r3, #12]
 8013d8a:	899b      	ldrh	r3, [r3, #12]
 8013d8c:	b29b      	uxth	r3, r3
 8013d8e:	4618      	mov	r0, r3
 8013d90:	f7fa fc97 	bl	800e6c2 <lwip_htons>
 8013d94:	4603      	mov	r3, r0
 8013d96:	b2db      	uxtb	r3, r3
 8013d98:	f003 0303 	and.w	r3, r3, #3
 8013d9c:	2b00      	cmp	r3, #0
 8013d9e:	d001      	beq.n	8013da4 <tcp_receive+0xa54>
 8013da0:	2301      	movs	r3, #1
 8013da2:	e000      	b.n	8013da6 <tcp_receive+0xa56>
 8013da4:	2300      	movs	r3, #0
 8013da6:	191a      	adds	r2, r3, r4
 8013da8:	687b      	ldr	r3, [r7, #4]
 8013daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013dac:	441a      	add	r2, r3
 8013dae:	687b      	ldr	r3, [r7, #4]
 8013db0:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8013db2:	687b      	ldr	r3, [r7, #4]
 8013db4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8013db6:	461c      	mov	r4, r3
 8013db8:	68bb      	ldr	r3, [r7, #8]
 8013dba:	891b      	ldrh	r3, [r3, #8]
 8013dbc:	461d      	mov	r5, r3
 8013dbe:	68bb      	ldr	r3, [r7, #8]
 8013dc0:	68db      	ldr	r3, [r3, #12]
 8013dc2:	899b      	ldrh	r3, [r3, #12]
 8013dc4:	b29b      	uxth	r3, r3
 8013dc6:	4618      	mov	r0, r3
 8013dc8:	f7fa fc7b 	bl	800e6c2 <lwip_htons>
 8013dcc:	4603      	mov	r3, r0
 8013dce:	b2db      	uxtb	r3, r3
 8013dd0:	f003 0303 	and.w	r3, r3, #3
 8013dd4:	2b00      	cmp	r3, #0
 8013dd6:	d001      	beq.n	8013ddc <tcp_receive+0xa8c>
 8013dd8:	2301      	movs	r3, #1
 8013dda:	e000      	b.n	8013dde <tcp_receive+0xa8e>
 8013ddc:	2300      	movs	r3, #0
 8013dde:	442b      	add	r3, r5
 8013de0:	429c      	cmp	r4, r3
 8013de2:	d206      	bcs.n	8013df2 <tcp_receive+0xaa2>
 8013de4:	4b1e      	ldr	r3, [pc, #120]	; (8013e60 <tcp_receive+0xb10>)
 8013de6:	f240 622b 	movw	r2, #1579	; 0x62b
 8013dea:	4923      	ldr	r1, [pc, #140]	; (8013e78 <tcp_receive+0xb28>)
 8013dec:	481e      	ldr	r0, [pc, #120]	; (8013e68 <tcp_receive+0xb18>)
 8013dee:	f006 f88d 	bl	8019f0c <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8013df2:	68bb      	ldr	r3, [r7, #8]
 8013df4:	891b      	ldrh	r3, [r3, #8]
 8013df6:	461c      	mov	r4, r3
 8013df8:	68bb      	ldr	r3, [r7, #8]
 8013dfa:	68db      	ldr	r3, [r3, #12]
 8013dfc:	899b      	ldrh	r3, [r3, #12]
 8013dfe:	b29b      	uxth	r3, r3
 8013e00:	4618      	mov	r0, r3
 8013e02:	f7fa fc5e 	bl	800e6c2 <lwip_htons>
 8013e06:	4603      	mov	r3, r0
 8013e08:	b2db      	uxtb	r3, r3
 8013e0a:	f003 0303 	and.w	r3, r3, #3
 8013e0e:	2b00      	cmp	r3, #0
 8013e10:	d001      	beq.n	8013e16 <tcp_receive+0xac6>
 8013e12:	2301      	movs	r3, #1
 8013e14:	e000      	b.n	8013e18 <tcp_receive+0xac8>
 8013e16:	2300      	movs	r3, #0
 8013e18:	1919      	adds	r1, r3, r4
 8013e1a:	687b      	ldr	r3, [r7, #4]
 8013e1c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8013e1e:	b28b      	uxth	r3, r1
 8013e20:	1ad3      	subs	r3, r2, r3
 8013e22:	b29a      	uxth	r2, r3
 8013e24:	687b      	ldr	r3, [r7, #4]
 8013e26:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8013e28:	6878      	ldr	r0, [r7, #4]
 8013e2a:	f7fc fd33 	bl	8010894 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8013e2e:	68bb      	ldr	r3, [r7, #8]
 8013e30:	685b      	ldr	r3, [r3, #4]
 8013e32:	891b      	ldrh	r3, [r3, #8]
 8013e34:	2b00      	cmp	r3, #0
 8013e36:	d028      	beq.n	8013e8a <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8013e38:	4b0d      	ldr	r3, [pc, #52]	; (8013e70 <tcp_receive+0xb20>)
 8013e3a:	681b      	ldr	r3, [r3, #0]
 8013e3c:	2b00      	cmp	r3, #0
 8013e3e:	d01d      	beq.n	8013e7c <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 8013e40:	4b0b      	ldr	r3, [pc, #44]	; (8013e70 <tcp_receive+0xb20>)
 8013e42:	681a      	ldr	r2, [r3, #0]
 8013e44:	68bb      	ldr	r3, [r7, #8]
 8013e46:	685b      	ldr	r3, [r3, #4]
 8013e48:	4619      	mov	r1, r3
 8013e4a:	4610      	mov	r0, r2
 8013e4c:	f7fb ffbe 	bl	800fdcc <pbuf_cat>
 8013e50:	e018      	b.n	8013e84 <tcp_receive+0xb34>
 8013e52:	bf00      	nop
 8013e54:	200002be 	.word	0x200002be
 8013e58:	200002b4 	.word	0x200002b4
 8013e5c:	20000294 	.word	0x20000294
 8013e60:	0801d8ec 	.word	0x0801d8ec
 8013e64:	0801dccc 	.word	0x0801dccc
 8013e68:	0801d938 	.word	0x0801d938
 8013e6c:	0801dd08 	.word	0x0801dd08
 8013e70:	200002c4 	.word	0x200002c4
 8013e74:	200002c1 	.word	0x200002c1
 8013e78:	0801dd28 	.word	0x0801dd28
            } else {
              recv_data = cseg->p;
 8013e7c:	68bb      	ldr	r3, [r7, #8]
 8013e7e:	685b      	ldr	r3, [r3, #4]
 8013e80:	4a70      	ldr	r2, [pc, #448]	; (8014044 <tcp_receive+0xcf4>)
 8013e82:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8013e84:	68bb      	ldr	r3, [r7, #8]
 8013e86:	2200      	movs	r2, #0
 8013e88:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8013e8a:	68bb      	ldr	r3, [r7, #8]
 8013e8c:	68db      	ldr	r3, [r3, #12]
 8013e8e:	899b      	ldrh	r3, [r3, #12]
 8013e90:	b29b      	uxth	r3, r3
 8013e92:	4618      	mov	r0, r3
 8013e94:	f7fa fc15 	bl	800e6c2 <lwip_htons>
 8013e98:	4603      	mov	r3, r0
 8013e9a:	b2db      	uxtb	r3, r3
 8013e9c:	f003 0301 	and.w	r3, r3, #1
 8013ea0:	2b00      	cmp	r3, #0
 8013ea2:	d00d      	beq.n	8013ec0 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8013ea4:	4b68      	ldr	r3, [pc, #416]	; (8014048 <tcp_receive+0xcf8>)
 8013ea6:	781b      	ldrb	r3, [r3, #0]
 8013ea8:	f043 0320 	orr.w	r3, r3, #32
 8013eac:	b2da      	uxtb	r2, r3
 8013eae:	4b66      	ldr	r3, [pc, #408]	; (8014048 <tcp_receive+0xcf8>)
 8013eb0:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8013eb2:	687b      	ldr	r3, [r7, #4]
 8013eb4:	7d1b      	ldrb	r3, [r3, #20]
 8013eb6:	2b04      	cmp	r3, #4
 8013eb8:	d102      	bne.n	8013ec0 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 8013eba:	687b      	ldr	r3, [r7, #4]
 8013ebc:	2207      	movs	r2, #7
 8013ebe:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8013ec0:	68bb      	ldr	r3, [r7, #8]
 8013ec2:	681a      	ldr	r2, [r3, #0]
 8013ec4:	687b      	ldr	r3, [r7, #4]
 8013ec6:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 8013ec8:	68b8      	ldr	r0, [r7, #8]
 8013eca:	f7fd fb24 	bl	8011516 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8013ece:	687b      	ldr	r3, [r7, #4]
 8013ed0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013ed2:	2b00      	cmp	r3, #0
 8013ed4:	d008      	beq.n	8013ee8 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8013ed6:	687b      	ldr	r3, [r7, #4]
 8013ed8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013eda:	68db      	ldr	r3, [r3, #12]
 8013edc:	685a      	ldr	r2, [r3, #4]
 8013ede:	687b      	ldr	r3, [r7, #4]
 8013ee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 8013ee2:	429a      	cmp	r2, r3
 8013ee4:	f43f af43 	beq.w	8013d6e <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8013ee8:	687b      	ldr	r3, [r7, #4]
 8013eea:	8b5b      	ldrh	r3, [r3, #26]
 8013eec:	f003 0301 	and.w	r3, r3, #1
 8013ef0:	2b00      	cmp	r3, #0
 8013ef2:	d00e      	beq.n	8013f12 <tcp_receive+0xbc2>
 8013ef4:	687b      	ldr	r3, [r7, #4]
 8013ef6:	8b5b      	ldrh	r3, [r3, #26]
 8013ef8:	f023 0301 	bic.w	r3, r3, #1
 8013efc:	b29a      	uxth	r2, r3
 8013efe:	687b      	ldr	r3, [r7, #4]
 8013f00:	835a      	strh	r2, [r3, #26]
 8013f02:	687b      	ldr	r3, [r7, #4]
 8013f04:	8b5b      	ldrh	r3, [r3, #26]
 8013f06:	f043 0302 	orr.w	r3, r3, #2
 8013f0a:	b29a      	uxth	r2, r3
 8013f0c:	687b      	ldr	r3, [r7, #4]
 8013f0e:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8013f10:	e188      	b.n	8014224 <tcp_receive+0xed4>
        tcp_ack(pcb);
 8013f12:	687b      	ldr	r3, [r7, #4]
 8013f14:	8b5b      	ldrh	r3, [r3, #26]
 8013f16:	f043 0301 	orr.w	r3, r3, #1
 8013f1a:	b29a      	uxth	r2, r3
 8013f1c:	687b      	ldr	r3, [r7, #4]
 8013f1e:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8013f20:	e180      	b.n	8014224 <tcp_receive+0xed4>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8013f22:	687b      	ldr	r3, [r7, #4]
 8013f24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013f26:	2b00      	cmp	r3, #0
 8013f28:	d106      	bne.n	8013f38 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8013f2a:	4848      	ldr	r0, [pc, #288]	; (801404c <tcp_receive+0xcfc>)
 8013f2c:	f7fd fb0c 	bl	8011548 <tcp_seg_copy>
 8013f30:	4602      	mov	r2, r0
 8013f32:	687b      	ldr	r3, [r7, #4]
 8013f34:	675a      	str	r2, [r3, #116]	; 0x74
 8013f36:	e16d      	b.n	8014214 <tcp_receive+0xec4>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8013f38:	2300      	movs	r3, #0
 8013f3a:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8013f3c:	687b      	ldr	r3, [r7, #4]
 8013f3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013f40:	63bb      	str	r3, [r7, #56]	; 0x38
 8013f42:	e157      	b.n	80141f4 <tcp_receive+0xea4>
            if (seqno == next->tcphdr->seqno) {
 8013f44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013f46:	68db      	ldr	r3, [r3, #12]
 8013f48:	685a      	ldr	r2, [r3, #4]
 8013f4a:	4b41      	ldr	r3, [pc, #260]	; (8014050 <tcp_receive+0xd00>)
 8013f4c:	681b      	ldr	r3, [r3, #0]
 8013f4e:	429a      	cmp	r2, r3
 8013f50:	d11d      	bne.n	8013f8e <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8013f52:	4b3e      	ldr	r3, [pc, #248]	; (801404c <tcp_receive+0xcfc>)
 8013f54:	891a      	ldrh	r2, [r3, #8]
 8013f56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013f58:	891b      	ldrh	r3, [r3, #8]
 8013f5a:	429a      	cmp	r2, r3
 8013f5c:	f240 814f 	bls.w	80141fe <tcp_receive+0xeae>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8013f60:	483a      	ldr	r0, [pc, #232]	; (801404c <tcp_receive+0xcfc>)
 8013f62:	f7fd faf1 	bl	8011548 <tcp_seg_copy>
 8013f66:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8013f68:	697b      	ldr	r3, [r7, #20]
 8013f6a:	2b00      	cmp	r3, #0
 8013f6c:	f000 8149 	beq.w	8014202 <tcp_receive+0xeb2>
                  if (prev != NULL) {
 8013f70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013f72:	2b00      	cmp	r3, #0
 8013f74:	d003      	beq.n	8013f7e <tcp_receive+0xc2e>
                    prev->next = cseg;
 8013f76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013f78:	697a      	ldr	r2, [r7, #20]
 8013f7a:	601a      	str	r2, [r3, #0]
 8013f7c:	e002      	b.n	8013f84 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8013f7e:	687b      	ldr	r3, [r7, #4]
 8013f80:	697a      	ldr	r2, [r7, #20]
 8013f82:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8013f84:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8013f86:	6978      	ldr	r0, [r7, #20]
 8013f88:	f7ff f8de 	bl	8013148 <tcp_oos_insert_segment>
                }
                break;
 8013f8c:	e139      	b.n	8014202 <tcp_receive+0xeb2>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8013f8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013f90:	2b00      	cmp	r3, #0
 8013f92:	d117      	bne.n	8013fc4 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8013f94:	4b2e      	ldr	r3, [pc, #184]	; (8014050 <tcp_receive+0xd00>)
 8013f96:	681a      	ldr	r2, [r3, #0]
 8013f98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013f9a:	68db      	ldr	r3, [r3, #12]
 8013f9c:	685b      	ldr	r3, [r3, #4]
 8013f9e:	1ad3      	subs	r3, r2, r3
 8013fa0:	2b00      	cmp	r3, #0
 8013fa2:	da57      	bge.n	8014054 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8013fa4:	4829      	ldr	r0, [pc, #164]	; (801404c <tcp_receive+0xcfc>)
 8013fa6:	f7fd facf 	bl	8011548 <tcp_seg_copy>
 8013faa:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8013fac:	69bb      	ldr	r3, [r7, #24]
 8013fae:	2b00      	cmp	r3, #0
 8013fb0:	f000 8129 	beq.w	8014206 <tcp_receive+0xeb6>
                    pcb->ooseq = cseg;
 8013fb4:	687b      	ldr	r3, [r7, #4]
 8013fb6:	69ba      	ldr	r2, [r7, #24]
 8013fb8:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 8013fba:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8013fbc:	69b8      	ldr	r0, [r7, #24]
 8013fbe:	f7ff f8c3 	bl	8013148 <tcp_oos_insert_segment>
                  }
                  break;
 8013fc2:	e120      	b.n	8014206 <tcp_receive+0xeb6>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8013fc4:	4b22      	ldr	r3, [pc, #136]	; (8014050 <tcp_receive+0xd00>)
 8013fc6:	681a      	ldr	r2, [r3, #0]
 8013fc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013fca:	68db      	ldr	r3, [r3, #12]
 8013fcc:	685b      	ldr	r3, [r3, #4]
 8013fce:	1ad3      	subs	r3, r2, r3
 8013fd0:	3b01      	subs	r3, #1
 8013fd2:	2b00      	cmp	r3, #0
 8013fd4:	db3e      	blt.n	8014054 <tcp_receive+0xd04>
 8013fd6:	4b1e      	ldr	r3, [pc, #120]	; (8014050 <tcp_receive+0xd00>)
 8013fd8:	681a      	ldr	r2, [r3, #0]
 8013fda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013fdc:	68db      	ldr	r3, [r3, #12]
 8013fde:	685b      	ldr	r3, [r3, #4]
 8013fe0:	1ad3      	subs	r3, r2, r3
 8013fe2:	3301      	adds	r3, #1
 8013fe4:	2b00      	cmp	r3, #0
 8013fe6:	dc35      	bgt.n	8014054 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8013fe8:	4818      	ldr	r0, [pc, #96]	; (801404c <tcp_receive+0xcfc>)
 8013fea:	f7fd faad 	bl	8011548 <tcp_seg_copy>
 8013fee:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8013ff0:	69fb      	ldr	r3, [r7, #28]
 8013ff2:	2b00      	cmp	r3, #0
 8013ff4:	f000 8109 	beq.w	801420a <tcp_receive+0xeba>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8013ff8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013ffa:	68db      	ldr	r3, [r3, #12]
 8013ffc:	685b      	ldr	r3, [r3, #4]
 8013ffe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014000:	8912      	ldrh	r2, [r2, #8]
 8014002:	441a      	add	r2, r3
 8014004:	4b12      	ldr	r3, [pc, #72]	; (8014050 <tcp_receive+0xd00>)
 8014006:	681b      	ldr	r3, [r3, #0]
 8014008:	1ad3      	subs	r3, r2, r3
 801400a:	2b00      	cmp	r3, #0
 801400c:	dd12      	ble.n	8014034 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 801400e:	4b10      	ldr	r3, [pc, #64]	; (8014050 <tcp_receive+0xd00>)
 8014010:	681b      	ldr	r3, [r3, #0]
 8014012:	b29a      	uxth	r2, r3
 8014014:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014016:	68db      	ldr	r3, [r3, #12]
 8014018:	685b      	ldr	r3, [r3, #4]
 801401a:	b29b      	uxth	r3, r3
 801401c:	1ad3      	subs	r3, r2, r3
 801401e:	b29a      	uxth	r2, r3
 8014020:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014022:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8014024:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014026:	685a      	ldr	r2, [r3, #4]
 8014028:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801402a:	891b      	ldrh	r3, [r3, #8]
 801402c:	4619      	mov	r1, r3
 801402e:	4610      	mov	r0, r2
 8014030:	f7fb fc84 	bl	800f93c <pbuf_realloc>
                    }
                    prev->next = cseg;
 8014034:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014036:	69fa      	ldr	r2, [r7, #28]
 8014038:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 801403a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801403c:	69f8      	ldr	r0, [r7, #28]
 801403e:	f7ff f883 	bl	8013148 <tcp_oos_insert_segment>
                  }
                  break;
 8014042:	e0e2      	b.n	801420a <tcp_receive+0xeba>
 8014044:	200002c4 	.word	0x200002c4
 8014048:	200002c1 	.word	0x200002c1
 801404c:	20000294 	.word	0x20000294
 8014050:	200002b4 	.word	0x200002b4
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8014054:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014056:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8014058:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801405a:	681b      	ldr	r3, [r3, #0]
 801405c:	2b00      	cmp	r3, #0
 801405e:	f040 80c6 	bne.w	80141ee <tcp_receive+0xe9e>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8014062:	4b80      	ldr	r3, [pc, #512]	; (8014264 <tcp_receive+0xf14>)
 8014064:	681a      	ldr	r2, [r3, #0]
 8014066:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014068:	68db      	ldr	r3, [r3, #12]
 801406a:	685b      	ldr	r3, [r3, #4]
 801406c:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 801406e:	2b00      	cmp	r3, #0
 8014070:	f340 80bd 	ble.w	80141ee <tcp_receive+0xe9e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8014074:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014076:	68db      	ldr	r3, [r3, #12]
 8014078:	899b      	ldrh	r3, [r3, #12]
 801407a:	b29b      	uxth	r3, r3
 801407c:	4618      	mov	r0, r3
 801407e:	f7fa fb20 	bl	800e6c2 <lwip_htons>
 8014082:	4603      	mov	r3, r0
 8014084:	b2db      	uxtb	r3, r3
 8014086:	f003 0301 	and.w	r3, r3, #1
 801408a:	2b00      	cmp	r3, #0
 801408c:	f040 80bf 	bne.w	801420e <tcp_receive+0xebe>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8014090:	4875      	ldr	r0, [pc, #468]	; (8014268 <tcp_receive+0xf18>)
 8014092:	f7fd fa59 	bl	8011548 <tcp_seg_copy>
 8014096:	4602      	mov	r2, r0
 8014098:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801409a:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 801409c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801409e:	681b      	ldr	r3, [r3, #0]
 80140a0:	2b00      	cmp	r3, #0
 80140a2:	f000 80b6 	beq.w	8014212 <tcp_receive+0xec2>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 80140a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80140a8:	68db      	ldr	r3, [r3, #12]
 80140aa:	685b      	ldr	r3, [r3, #4]
 80140ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80140ae:	8912      	ldrh	r2, [r2, #8]
 80140b0:	441a      	add	r2, r3
 80140b2:	4b6c      	ldr	r3, [pc, #432]	; (8014264 <tcp_receive+0xf14>)
 80140b4:	681b      	ldr	r3, [r3, #0]
 80140b6:	1ad3      	subs	r3, r2, r3
 80140b8:	2b00      	cmp	r3, #0
 80140ba:	dd12      	ble.n	80140e2 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 80140bc:	4b69      	ldr	r3, [pc, #420]	; (8014264 <tcp_receive+0xf14>)
 80140be:	681b      	ldr	r3, [r3, #0]
 80140c0:	b29a      	uxth	r2, r3
 80140c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80140c4:	68db      	ldr	r3, [r3, #12]
 80140c6:	685b      	ldr	r3, [r3, #4]
 80140c8:	b29b      	uxth	r3, r3
 80140ca:	1ad3      	subs	r3, r2, r3
 80140cc:	b29a      	uxth	r2, r3
 80140ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80140d0:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 80140d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80140d4:	685a      	ldr	r2, [r3, #4]
 80140d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80140d8:	891b      	ldrh	r3, [r3, #8]
 80140da:	4619      	mov	r1, r3
 80140dc:	4610      	mov	r0, r2
 80140de:	f7fb fc2d 	bl	800f93c <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 80140e2:	4b62      	ldr	r3, [pc, #392]	; (801426c <tcp_receive+0xf1c>)
 80140e4:	881b      	ldrh	r3, [r3, #0]
 80140e6:	461a      	mov	r2, r3
 80140e8:	4b5e      	ldr	r3, [pc, #376]	; (8014264 <tcp_receive+0xf14>)
 80140ea:	681b      	ldr	r3, [r3, #0]
 80140ec:	441a      	add	r2, r3
 80140ee:	687b      	ldr	r3, [r7, #4]
 80140f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80140f2:	6879      	ldr	r1, [r7, #4]
 80140f4:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80140f6:	440b      	add	r3, r1
 80140f8:	1ad3      	subs	r3, r2, r3
 80140fa:	2b00      	cmp	r3, #0
 80140fc:	f340 8089 	ble.w	8014212 <tcp_receive+0xec2>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8014100:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014102:	681b      	ldr	r3, [r3, #0]
 8014104:	68db      	ldr	r3, [r3, #12]
 8014106:	899b      	ldrh	r3, [r3, #12]
 8014108:	b29b      	uxth	r3, r3
 801410a:	4618      	mov	r0, r3
 801410c:	f7fa fad9 	bl	800e6c2 <lwip_htons>
 8014110:	4603      	mov	r3, r0
 8014112:	b2db      	uxtb	r3, r3
 8014114:	f003 0301 	and.w	r3, r3, #1
 8014118:	2b00      	cmp	r3, #0
 801411a:	d022      	beq.n	8014162 <tcp_receive+0xe12>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 801411c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801411e:	681b      	ldr	r3, [r3, #0]
 8014120:	68db      	ldr	r3, [r3, #12]
 8014122:	899b      	ldrh	r3, [r3, #12]
 8014124:	b29b      	uxth	r3, r3
 8014126:	b21b      	sxth	r3, r3
 8014128:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 801412c:	b21c      	sxth	r4, r3
 801412e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014130:	681b      	ldr	r3, [r3, #0]
 8014132:	68db      	ldr	r3, [r3, #12]
 8014134:	899b      	ldrh	r3, [r3, #12]
 8014136:	b29b      	uxth	r3, r3
 8014138:	4618      	mov	r0, r3
 801413a:	f7fa fac2 	bl	800e6c2 <lwip_htons>
 801413e:	4603      	mov	r3, r0
 8014140:	b2db      	uxtb	r3, r3
 8014142:	b29b      	uxth	r3, r3
 8014144:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8014148:	b29b      	uxth	r3, r3
 801414a:	4618      	mov	r0, r3
 801414c:	f7fa fab9 	bl	800e6c2 <lwip_htons>
 8014150:	4603      	mov	r3, r0
 8014152:	b21b      	sxth	r3, r3
 8014154:	4323      	orrs	r3, r4
 8014156:	b21a      	sxth	r2, r3
 8014158:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801415a:	681b      	ldr	r3, [r3, #0]
 801415c:	68db      	ldr	r3, [r3, #12]
 801415e:	b292      	uxth	r2, r2
 8014160:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8014162:	687b      	ldr	r3, [r7, #4]
 8014164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014166:	b29a      	uxth	r2, r3
 8014168:	687b      	ldr	r3, [r7, #4]
 801416a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801416c:	4413      	add	r3, r2
 801416e:	b299      	uxth	r1, r3
 8014170:	4b3c      	ldr	r3, [pc, #240]	; (8014264 <tcp_receive+0xf14>)
 8014172:	681b      	ldr	r3, [r3, #0]
 8014174:	b29a      	uxth	r2, r3
 8014176:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014178:	681b      	ldr	r3, [r3, #0]
 801417a:	1a8a      	subs	r2, r1, r2
 801417c:	b292      	uxth	r2, r2
 801417e:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8014180:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014182:	681b      	ldr	r3, [r3, #0]
 8014184:	685a      	ldr	r2, [r3, #4]
 8014186:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014188:	681b      	ldr	r3, [r3, #0]
 801418a:	891b      	ldrh	r3, [r3, #8]
 801418c:	4619      	mov	r1, r3
 801418e:	4610      	mov	r0, r2
 8014190:	f7fb fbd4 	bl	800f93c <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8014194:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014196:	681b      	ldr	r3, [r3, #0]
 8014198:	891c      	ldrh	r4, [r3, #8]
 801419a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801419c:	681b      	ldr	r3, [r3, #0]
 801419e:	68db      	ldr	r3, [r3, #12]
 80141a0:	899b      	ldrh	r3, [r3, #12]
 80141a2:	b29b      	uxth	r3, r3
 80141a4:	4618      	mov	r0, r3
 80141a6:	f7fa fa8c 	bl	800e6c2 <lwip_htons>
 80141aa:	4603      	mov	r3, r0
 80141ac:	b2db      	uxtb	r3, r3
 80141ae:	f003 0303 	and.w	r3, r3, #3
 80141b2:	2b00      	cmp	r3, #0
 80141b4:	d001      	beq.n	80141ba <tcp_receive+0xe6a>
 80141b6:	2301      	movs	r3, #1
 80141b8:	e000      	b.n	80141bc <tcp_receive+0xe6c>
 80141ba:	2300      	movs	r3, #0
 80141bc:	4423      	add	r3, r4
 80141be:	b29a      	uxth	r2, r3
 80141c0:	4b2a      	ldr	r3, [pc, #168]	; (801426c <tcp_receive+0xf1c>)
 80141c2:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80141c4:	4b29      	ldr	r3, [pc, #164]	; (801426c <tcp_receive+0xf1c>)
 80141c6:	881b      	ldrh	r3, [r3, #0]
 80141c8:	461a      	mov	r2, r3
 80141ca:	4b26      	ldr	r3, [pc, #152]	; (8014264 <tcp_receive+0xf14>)
 80141cc:	681b      	ldr	r3, [r3, #0]
 80141ce:	441a      	add	r2, r3
 80141d0:	687b      	ldr	r3, [r7, #4]
 80141d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80141d4:	6879      	ldr	r1, [r7, #4]
 80141d6:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80141d8:	440b      	add	r3, r1
 80141da:	429a      	cmp	r2, r3
 80141dc:	d019      	beq.n	8014212 <tcp_receive+0xec2>
 80141de:	4b24      	ldr	r3, [pc, #144]	; (8014270 <tcp_receive+0xf20>)
 80141e0:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 80141e4:	4923      	ldr	r1, [pc, #140]	; (8014274 <tcp_receive+0xf24>)
 80141e6:	4824      	ldr	r0, [pc, #144]	; (8014278 <tcp_receive+0xf28>)
 80141e8:	f005 fe90 	bl	8019f0c <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 80141ec:	e011      	b.n	8014212 <tcp_receive+0xec2>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80141ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80141f0:	681b      	ldr	r3, [r3, #0]
 80141f2:	63bb      	str	r3, [r7, #56]	; 0x38
 80141f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80141f6:	2b00      	cmp	r3, #0
 80141f8:	f47f aea4 	bne.w	8013f44 <tcp_receive+0xbf4>
 80141fc:	e00a      	b.n	8014214 <tcp_receive+0xec4>
                break;
 80141fe:	bf00      	nop
 8014200:	e008      	b.n	8014214 <tcp_receive+0xec4>
                break;
 8014202:	bf00      	nop
 8014204:	e006      	b.n	8014214 <tcp_receive+0xec4>
                  break;
 8014206:	bf00      	nop
 8014208:	e004      	b.n	8014214 <tcp_receive+0xec4>
                  break;
 801420a:	bf00      	nop
 801420c:	e002      	b.n	8014214 <tcp_receive+0xec4>
                  break;
 801420e:	bf00      	nop
 8014210:	e000      	b.n	8014214 <tcp_receive+0xec4>
                break;
 8014212:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8014214:	6878      	ldr	r0, [r7, #4]
 8014216:	f001 fe8f 	bl	8015f38 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 801421a:	e003      	b.n	8014224 <tcp_receive+0xed4>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 801421c:	6878      	ldr	r0, [r7, #4]
 801421e:	f001 fe8b 	bl	8015f38 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8014222:	e01a      	b.n	801425a <tcp_receive+0xf0a>
 8014224:	e019      	b.n	801425a <tcp_receive+0xf0a>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8014226:	4b0f      	ldr	r3, [pc, #60]	; (8014264 <tcp_receive+0xf14>)
 8014228:	681a      	ldr	r2, [r3, #0]
 801422a:	687b      	ldr	r3, [r7, #4]
 801422c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801422e:	1ad3      	subs	r3, r2, r3
 8014230:	2b00      	cmp	r3, #0
 8014232:	db0a      	blt.n	801424a <tcp_receive+0xefa>
 8014234:	4b0b      	ldr	r3, [pc, #44]	; (8014264 <tcp_receive+0xf14>)
 8014236:	681a      	ldr	r2, [r3, #0]
 8014238:	687b      	ldr	r3, [r7, #4]
 801423a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801423c:	6879      	ldr	r1, [r7, #4]
 801423e:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014240:	440b      	add	r3, r1
 8014242:	1ad3      	subs	r3, r2, r3
 8014244:	3301      	adds	r3, #1
 8014246:	2b00      	cmp	r3, #0
 8014248:	dd07      	ble.n	801425a <tcp_receive+0xf0a>
      tcp_ack_now(pcb);
 801424a:	687b      	ldr	r3, [r7, #4]
 801424c:	8b5b      	ldrh	r3, [r3, #26]
 801424e:	f043 0302 	orr.w	r3, r3, #2
 8014252:	b29a      	uxth	r2, r3
 8014254:	687b      	ldr	r3, [r7, #4]
 8014256:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8014258:	e7ff      	b.n	801425a <tcp_receive+0xf0a>
 801425a:	bf00      	nop
 801425c:	3750      	adds	r7, #80	; 0x50
 801425e:	46bd      	mov	sp, r7
 8014260:	bdb0      	pop	{r4, r5, r7, pc}
 8014262:	bf00      	nop
 8014264:	200002b4 	.word	0x200002b4
 8014268:	20000294 	.word	0x20000294
 801426c:	200002be 	.word	0x200002be
 8014270:	0801d8ec 	.word	0x0801d8ec
 8014274:	0801dc94 	.word	0x0801dc94
 8014278:	0801d938 	.word	0x0801d938

0801427c <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 801427c:	b480      	push	{r7}
 801427e:	b083      	sub	sp, #12
 8014280:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8014282:	4b15      	ldr	r3, [pc, #84]	; (80142d8 <tcp_get_next_optbyte+0x5c>)
 8014284:	881b      	ldrh	r3, [r3, #0]
 8014286:	1c5a      	adds	r2, r3, #1
 8014288:	b291      	uxth	r1, r2
 801428a:	4a13      	ldr	r2, [pc, #76]	; (80142d8 <tcp_get_next_optbyte+0x5c>)
 801428c:	8011      	strh	r1, [r2, #0]
 801428e:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8014290:	4b12      	ldr	r3, [pc, #72]	; (80142dc <tcp_get_next_optbyte+0x60>)
 8014292:	681b      	ldr	r3, [r3, #0]
 8014294:	2b00      	cmp	r3, #0
 8014296:	d004      	beq.n	80142a2 <tcp_get_next_optbyte+0x26>
 8014298:	4b11      	ldr	r3, [pc, #68]	; (80142e0 <tcp_get_next_optbyte+0x64>)
 801429a:	881b      	ldrh	r3, [r3, #0]
 801429c:	88fa      	ldrh	r2, [r7, #6]
 801429e:	429a      	cmp	r2, r3
 80142a0:	d208      	bcs.n	80142b4 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 80142a2:	4b10      	ldr	r3, [pc, #64]	; (80142e4 <tcp_get_next_optbyte+0x68>)
 80142a4:	681b      	ldr	r3, [r3, #0]
 80142a6:	3314      	adds	r3, #20
 80142a8:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 80142aa:	88fb      	ldrh	r3, [r7, #6]
 80142ac:	683a      	ldr	r2, [r7, #0]
 80142ae:	4413      	add	r3, r2
 80142b0:	781b      	ldrb	r3, [r3, #0]
 80142b2:	e00b      	b.n	80142cc <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 80142b4:	88fb      	ldrh	r3, [r7, #6]
 80142b6:	b2da      	uxtb	r2, r3
 80142b8:	4b09      	ldr	r3, [pc, #36]	; (80142e0 <tcp_get_next_optbyte+0x64>)
 80142ba:	881b      	ldrh	r3, [r3, #0]
 80142bc:	b2db      	uxtb	r3, r3
 80142be:	1ad3      	subs	r3, r2, r3
 80142c0:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 80142c2:	4b06      	ldr	r3, [pc, #24]	; (80142dc <tcp_get_next_optbyte+0x60>)
 80142c4:	681a      	ldr	r2, [r3, #0]
 80142c6:	797b      	ldrb	r3, [r7, #5]
 80142c8:	4413      	add	r3, r2
 80142ca:	781b      	ldrb	r3, [r3, #0]
  }
}
 80142cc:	4618      	mov	r0, r3
 80142ce:	370c      	adds	r7, #12
 80142d0:	46bd      	mov	sp, r7
 80142d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142d6:	4770      	bx	lr
 80142d8:	200002b0 	.word	0x200002b0
 80142dc:	200002ac 	.word	0x200002ac
 80142e0:	200002aa 	.word	0x200002aa
 80142e4:	200002a4 	.word	0x200002a4

080142e8 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 80142e8:	b580      	push	{r7, lr}
 80142ea:	b084      	sub	sp, #16
 80142ec:	af00      	add	r7, sp, #0
 80142ee:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 80142f0:	687b      	ldr	r3, [r7, #4]
 80142f2:	2b00      	cmp	r3, #0
 80142f4:	d106      	bne.n	8014304 <tcp_parseopt+0x1c>
 80142f6:	4b32      	ldr	r3, [pc, #200]	; (80143c0 <tcp_parseopt+0xd8>)
 80142f8:	f240 727d 	movw	r2, #1917	; 0x77d
 80142fc:	4931      	ldr	r1, [pc, #196]	; (80143c4 <tcp_parseopt+0xdc>)
 80142fe:	4832      	ldr	r0, [pc, #200]	; (80143c8 <tcp_parseopt+0xe0>)
 8014300:	f005 fe04 	bl	8019f0c <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8014304:	4b31      	ldr	r3, [pc, #196]	; (80143cc <tcp_parseopt+0xe4>)
 8014306:	881b      	ldrh	r3, [r3, #0]
 8014308:	2b00      	cmp	r3, #0
 801430a:	d055      	beq.n	80143b8 <tcp_parseopt+0xd0>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801430c:	4b30      	ldr	r3, [pc, #192]	; (80143d0 <tcp_parseopt+0xe8>)
 801430e:	2200      	movs	r2, #0
 8014310:	801a      	strh	r2, [r3, #0]
 8014312:	e045      	b.n	80143a0 <tcp_parseopt+0xb8>
      u8_t opt = tcp_get_next_optbyte();
 8014314:	f7ff ffb2 	bl	801427c <tcp_get_next_optbyte>
 8014318:	4603      	mov	r3, r0
 801431a:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 801431c:	7bfb      	ldrb	r3, [r7, #15]
 801431e:	2b02      	cmp	r3, #2
 8014320:	d006      	beq.n	8014330 <tcp_parseopt+0x48>
 8014322:	2b02      	cmp	r3, #2
 8014324:	dc2b      	bgt.n	801437e <tcp_parseopt+0x96>
 8014326:	2b00      	cmp	r3, #0
 8014328:	d041      	beq.n	80143ae <tcp_parseopt+0xc6>
 801432a:	2b01      	cmp	r3, #1
 801432c:	d127      	bne.n	801437e <tcp_parseopt+0x96>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: EOL\n"));
          return;
        case LWIP_TCP_OPT_NOP:
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
 801432e:	e037      	b.n	80143a0 <tcp_parseopt+0xb8>
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8014330:	f7ff ffa4 	bl	801427c <tcp_get_next_optbyte>
 8014334:	4603      	mov	r3, r0
 8014336:	2b04      	cmp	r3, #4
 8014338:	d13b      	bne.n	80143b2 <tcp_parseopt+0xca>
 801433a:	4b25      	ldr	r3, [pc, #148]	; (80143d0 <tcp_parseopt+0xe8>)
 801433c:	881b      	ldrh	r3, [r3, #0]
 801433e:	3301      	adds	r3, #1
 8014340:	4a22      	ldr	r2, [pc, #136]	; (80143cc <tcp_parseopt+0xe4>)
 8014342:	8812      	ldrh	r2, [r2, #0]
 8014344:	4293      	cmp	r3, r2
 8014346:	da34      	bge.n	80143b2 <tcp_parseopt+0xca>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8014348:	f7ff ff98 	bl	801427c <tcp_get_next_optbyte>
 801434c:	4603      	mov	r3, r0
 801434e:	b29b      	uxth	r3, r3
 8014350:	021b      	lsls	r3, r3, #8
 8014352:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8014354:	f7ff ff92 	bl	801427c <tcp_get_next_optbyte>
 8014358:	4603      	mov	r3, r0
 801435a:	b29a      	uxth	r2, r3
 801435c:	89bb      	ldrh	r3, [r7, #12]
 801435e:	4313      	orrs	r3, r2
 8014360:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8014362:	89bb      	ldrh	r3, [r7, #12]
 8014364:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 8014368:	d804      	bhi.n	8014374 <tcp_parseopt+0x8c>
 801436a:	89bb      	ldrh	r3, [r7, #12]
 801436c:	2b00      	cmp	r3, #0
 801436e:	d001      	beq.n	8014374 <tcp_parseopt+0x8c>
 8014370:	89ba      	ldrh	r2, [r7, #12]
 8014372:	e001      	b.n	8014378 <tcp_parseopt+0x90>
 8014374:	f44f 62af 	mov.w	r2, #1400	; 0x578
 8014378:	687b      	ldr	r3, [r7, #4]
 801437a:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 801437c:	e010      	b.n	80143a0 <tcp_parseopt+0xb8>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 801437e:	f7ff ff7d 	bl	801427c <tcp_get_next_optbyte>
 8014382:	4603      	mov	r3, r0
 8014384:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8014386:	7afb      	ldrb	r3, [r7, #11]
 8014388:	2b01      	cmp	r3, #1
 801438a:	d914      	bls.n	80143b6 <tcp_parseopt+0xce>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 801438c:	7afb      	ldrb	r3, [r7, #11]
 801438e:	b29a      	uxth	r2, r3
 8014390:	4b0f      	ldr	r3, [pc, #60]	; (80143d0 <tcp_parseopt+0xe8>)
 8014392:	881b      	ldrh	r3, [r3, #0]
 8014394:	4413      	add	r3, r2
 8014396:	b29b      	uxth	r3, r3
 8014398:	3b02      	subs	r3, #2
 801439a:	b29a      	uxth	r2, r3
 801439c:	4b0c      	ldr	r3, [pc, #48]	; (80143d0 <tcp_parseopt+0xe8>)
 801439e:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80143a0:	4b0b      	ldr	r3, [pc, #44]	; (80143d0 <tcp_parseopt+0xe8>)
 80143a2:	881a      	ldrh	r2, [r3, #0]
 80143a4:	4b09      	ldr	r3, [pc, #36]	; (80143cc <tcp_parseopt+0xe4>)
 80143a6:	881b      	ldrh	r3, [r3, #0]
 80143a8:	429a      	cmp	r2, r3
 80143aa:	d3b3      	bcc.n	8014314 <tcp_parseopt+0x2c>
 80143ac:	e004      	b.n	80143b8 <tcp_parseopt+0xd0>
          return;
 80143ae:	bf00      	nop
 80143b0:	e002      	b.n	80143b8 <tcp_parseopt+0xd0>
            return;
 80143b2:	bf00      	nop
 80143b4:	e000      	b.n	80143b8 <tcp_parseopt+0xd0>
            return;
 80143b6:	bf00      	nop
      }
    }
  }
}
 80143b8:	3710      	adds	r7, #16
 80143ba:	46bd      	mov	sp, r7
 80143bc:	bd80      	pop	{r7, pc}
 80143be:	bf00      	nop
 80143c0:	0801d8ec 	.word	0x0801d8ec
 80143c4:	0801dd50 	.word	0x0801dd50
 80143c8:	0801d938 	.word	0x0801d938
 80143cc:	200002a8 	.word	0x200002a8
 80143d0:	200002b0 	.word	0x200002b0

080143d4 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 80143d4:	b480      	push	{r7}
 80143d6:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 80143d8:	4b05      	ldr	r3, [pc, #20]	; (80143f0 <tcp_trigger_input_pcb_close+0x1c>)
 80143da:	781b      	ldrb	r3, [r3, #0]
 80143dc:	f043 0310 	orr.w	r3, r3, #16
 80143e0:	b2da      	uxtb	r2, r3
 80143e2:	4b03      	ldr	r3, [pc, #12]	; (80143f0 <tcp_trigger_input_pcb_close+0x1c>)
 80143e4:	701a      	strb	r2, [r3, #0]
}
 80143e6:	bf00      	nop
 80143e8:	46bd      	mov	sp, r7
 80143ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143ee:	4770      	bx	lr
 80143f0:	200002c1 	.word	0x200002c1

080143f4 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 80143f4:	b580      	push	{r7, lr}
 80143f6:	b084      	sub	sp, #16
 80143f8:	af00      	add	r7, sp, #0
 80143fa:	60f8      	str	r0, [r7, #12]
 80143fc:	60b9      	str	r1, [r7, #8]
 80143fe:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8014400:	68fb      	ldr	r3, [r7, #12]
 8014402:	2b00      	cmp	r3, #0
 8014404:	d00a      	beq.n	801441c <tcp_route+0x28>
 8014406:	68fb      	ldr	r3, [r7, #12]
 8014408:	7a1b      	ldrb	r3, [r3, #8]
 801440a:	2b00      	cmp	r3, #0
 801440c:	d006      	beq.n	801441c <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 801440e:	68fb      	ldr	r3, [r7, #12]
 8014410:	7a1b      	ldrb	r3, [r3, #8]
 8014412:	4618      	mov	r0, r3
 8014414:	f7fb f8b8 	bl	800f588 <netif_get_by_index>
 8014418:	4603      	mov	r3, r0
 801441a:	e003      	b.n	8014424 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 801441c:	6878      	ldr	r0, [r7, #4]
 801441e:	f003 fad9 	bl	80179d4 <ip4_route>
 8014422:	4603      	mov	r3, r0
  }
}
 8014424:	4618      	mov	r0, r3
 8014426:	3710      	adds	r7, #16
 8014428:	46bd      	mov	sp, r7
 801442a:	bd80      	pop	{r7, pc}

0801442c <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 801442c:	b590      	push	{r4, r7, lr}
 801442e:	b087      	sub	sp, #28
 8014430:	af00      	add	r7, sp, #0
 8014432:	60f8      	str	r0, [r7, #12]
 8014434:	60b9      	str	r1, [r7, #8]
 8014436:	603b      	str	r3, [r7, #0]
 8014438:	4613      	mov	r3, r2
 801443a:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 801443c:	68fb      	ldr	r3, [r7, #12]
 801443e:	2b00      	cmp	r3, #0
 8014440:	d105      	bne.n	801444e <tcp_create_segment+0x22>
 8014442:	4b44      	ldr	r3, [pc, #272]	; (8014554 <tcp_create_segment+0x128>)
 8014444:	22a3      	movs	r2, #163	; 0xa3
 8014446:	4944      	ldr	r1, [pc, #272]	; (8014558 <tcp_create_segment+0x12c>)
 8014448:	4844      	ldr	r0, [pc, #272]	; (801455c <tcp_create_segment+0x130>)
 801444a:	f005 fd5f 	bl	8019f0c <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 801444e:	68bb      	ldr	r3, [r7, #8]
 8014450:	2b00      	cmp	r3, #0
 8014452:	d105      	bne.n	8014460 <tcp_create_segment+0x34>
 8014454:	4b3f      	ldr	r3, [pc, #252]	; (8014554 <tcp_create_segment+0x128>)
 8014456:	22a4      	movs	r2, #164	; 0xa4
 8014458:	4941      	ldr	r1, [pc, #260]	; (8014560 <tcp_create_segment+0x134>)
 801445a:	4840      	ldr	r0, [pc, #256]	; (801455c <tcp_create_segment+0x130>)
 801445c:	f005 fd56 	bl	8019f0c <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8014460:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8014464:	009b      	lsls	r3, r3, #2
 8014466:	b2db      	uxtb	r3, r3
 8014468:	f003 0304 	and.w	r3, r3, #4
 801446c:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801446e:	2003      	movs	r0, #3
 8014470:	f7fa fd8c 	bl	800ef8c <memp_malloc>
 8014474:	6138      	str	r0, [r7, #16]
 8014476:	693b      	ldr	r3, [r7, #16]
 8014478:	2b00      	cmp	r3, #0
 801447a:	d104      	bne.n	8014486 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 801447c:	68b8      	ldr	r0, [r7, #8]
 801447e:	f7fb fbe3 	bl	800fc48 <pbuf_free>
    return NULL;
 8014482:	2300      	movs	r3, #0
 8014484:	e061      	b.n	801454a <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 8014486:	693b      	ldr	r3, [r7, #16]
 8014488:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 801448c:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 801448e:	693b      	ldr	r3, [r7, #16]
 8014490:	2200      	movs	r2, #0
 8014492:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8014494:	693b      	ldr	r3, [r7, #16]
 8014496:	68ba      	ldr	r2, [r7, #8]
 8014498:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801449a:	68bb      	ldr	r3, [r7, #8]
 801449c:	891a      	ldrh	r2, [r3, #8]
 801449e:	7dfb      	ldrb	r3, [r7, #23]
 80144a0:	b29b      	uxth	r3, r3
 80144a2:	429a      	cmp	r2, r3
 80144a4:	d205      	bcs.n	80144b2 <tcp_create_segment+0x86>
 80144a6:	4b2b      	ldr	r3, [pc, #172]	; (8014554 <tcp_create_segment+0x128>)
 80144a8:	22b0      	movs	r2, #176	; 0xb0
 80144aa:	492e      	ldr	r1, [pc, #184]	; (8014564 <tcp_create_segment+0x138>)
 80144ac:	482b      	ldr	r0, [pc, #172]	; (801455c <tcp_create_segment+0x130>)
 80144ae:	f005 fd2d 	bl	8019f0c <iprintf>
  seg->len = p->tot_len - optlen;
 80144b2:	68bb      	ldr	r3, [r7, #8]
 80144b4:	891a      	ldrh	r2, [r3, #8]
 80144b6:	7dfb      	ldrb	r3, [r7, #23]
 80144b8:	b29b      	uxth	r3, r3
 80144ba:	1ad3      	subs	r3, r2, r3
 80144bc:	b29a      	uxth	r2, r3
 80144be:	693b      	ldr	r3, [r7, #16]
 80144c0:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 80144c2:	2114      	movs	r1, #20
 80144c4:	68b8      	ldr	r0, [r7, #8]
 80144c6:	f7fb fb29 	bl	800fb1c <pbuf_add_header>
 80144ca:	4603      	mov	r3, r0
 80144cc:	2b00      	cmp	r3, #0
 80144ce:	d004      	beq.n	80144da <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 80144d0:	6938      	ldr	r0, [r7, #16]
 80144d2:	f7fd f820 	bl	8011516 <tcp_seg_free>
    return NULL;
 80144d6:	2300      	movs	r3, #0
 80144d8:	e037      	b.n	801454a <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 80144da:	693b      	ldr	r3, [r7, #16]
 80144dc:	685b      	ldr	r3, [r3, #4]
 80144de:	685a      	ldr	r2, [r3, #4]
 80144e0:	693b      	ldr	r3, [r7, #16]
 80144e2:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 80144e4:	68fb      	ldr	r3, [r7, #12]
 80144e6:	8ada      	ldrh	r2, [r3, #22]
 80144e8:	693b      	ldr	r3, [r7, #16]
 80144ea:	68dc      	ldr	r4, [r3, #12]
 80144ec:	4610      	mov	r0, r2
 80144ee:	f7fa f8e8 	bl	800e6c2 <lwip_htons>
 80144f2:	4603      	mov	r3, r0
 80144f4:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 80144f6:	68fb      	ldr	r3, [r7, #12]
 80144f8:	8b1a      	ldrh	r2, [r3, #24]
 80144fa:	693b      	ldr	r3, [r7, #16]
 80144fc:	68dc      	ldr	r4, [r3, #12]
 80144fe:	4610      	mov	r0, r2
 8014500:	f7fa f8df 	bl	800e6c2 <lwip_htons>
 8014504:	4603      	mov	r3, r0
 8014506:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8014508:	693b      	ldr	r3, [r7, #16]
 801450a:	68dc      	ldr	r4, [r3, #12]
 801450c:	6838      	ldr	r0, [r7, #0]
 801450e:	f7fa f8ed 	bl	800e6ec <lwip_htonl>
 8014512:	4603      	mov	r3, r0
 8014514:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8014516:	7dfb      	ldrb	r3, [r7, #23]
 8014518:	089b      	lsrs	r3, r3, #2
 801451a:	b2db      	uxtb	r3, r3
 801451c:	b29b      	uxth	r3, r3
 801451e:	3305      	adds	r3, #5
 8014520:	b29b      	uxth	r3, r3
 8014522:	031b      	lsls	r3, r3, #12
 8014524:	b29a      	uxth	r2, r3
 8014526:	79fb      	ldrb	r3, [r7, #7]
 8014528:	b29b      	uxth	r3, r3
 801452a:	4313      	orrs	r3, r2
 801452c:	b29a      	uxth	r2, r3
 801452e:	693b      	ldr	r3, [r7, #16]
 8014530:	68dc      	ldr	r4, [r3, #12]
 8014532:	4610      	mov	r0, r2
 8014534:	f7fa f8c5 	bl	800e6c2 <lwip_htons>
 8014538:	4603      	mov	r3, r0
 801453a:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 801453c:	693b      	ldr	r3, [r7, #16]
 801453e:	68db      	ldr	r3, [r3, #12]
 8014540:	2200      	movs	r2, #0
 8014542:	749a      	strb	r2, [r3, #18]
 8014544:	2200      	movs	r2, #0
 8014546:	74da      	strb	r2, [r3, #19]
  return seg;
 8014548:	693b      	ldr	r3, [r7, #16]
}
 801454a:	4618      	mov	r0, r3
 801454c:	371c      	adds	r7, #28
 801454e:	46bd      	mov	sp, r7
 8014550:	bd90      	pop	{r4, r7, pc}
 8014552:	bf00      	nop
 8014554:	0801dd6c 	.word	0x0801dd6c
 8014558:	0801dda0 	.word	0x0801dda0
 801455c:	0801ddc0 	.word	0x0801ddc0
 8014560:	0801dde8 	.word	0x0801dde8
 8014564:	0801de0c 	.word	0x0801de0c

08014568 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 8014568:	b580      	push	{r7, lr}
 801456a:	b086      	sub	sp, #24
 801456c:	af00      	add	r7, sp, #0
 801456e:	607b      	str	r3, [r7, #4]
 8014570:	4603      	mov	r3, r0
 8014572:	73fb      	strb	r3, [r7, #15]
 8014574:	460b      	mov	r3, r1
 8014576:	81bb      	strh	r3, [r7, #12]
 8014578:	4613      	mov	r3, r2
 801457a:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 801457c:	89bb      	ldrh	r3, [r7, #12]
 801457e:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 8014580:	687b      	ldr	r3, [r7, #4]
 8014582:	2b00      	cmp	r3, #0
 8014584:	d105      	bne.n	8014592 <tcp_pbuf_prealloc+0x2a>
 8014586:	4b30      	ldr	r3, [pc, #192]	; (8014648 <tcp_pbuf_prealloc+0xe0>)
 8014588:	22e8      	movs	r2, #232	; 0xe8
 801458a:	4930      	ldr	r1, [pc, #192]	; (801464c <tcp_pbuf_prealloc+0xe4>)
 801458c:	4830      	ldr	r0, [pc, #192]	; (8014650 <tcp_pbuf_prealloc+0xe8>)
 801458e:	f005 fcbd 	bl	8019f0c <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 8014592:	6a3b      	ldr	r3, [r7, #32]
 8014594:	2b00      	cmp	r3, #0
 8014596:	d105      	bne.n	80145a4 <tcp_pbuf_prealloc+0x3c>
 8014598:	4b2b      	ldr	r3, [pc, #172]	; (8014648 <tcp_pbuf_prealloc+0xe0>)
 801459a:	22e9      	movs	r2, #233	; 0xe9
 801459c:	492d      	ldr	r1, [pc, #180]	; (8014654 <tcp_pbuf_prealloc+0xec>)
 801459e:	482c      	ldr	r0, [pc, #176]	; (8014650 <tcp_pbuf_prealloc+0xe8>)
 80145a0:	f005 fcb4 	bl	8019f0c <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 80145a4:	89ba      	ldrh	r2, [r7, #12]
 80145a6:	897b      	ldrh	r3, [r7, #10]
 80145a8:	429a      	cmp	r2, r3
 80145aa:	d221      	bcs.n	80145f0 <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80145ac:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80145b0:	f003 0302 	and.w	r3, r3, #2
 80145b4:	2b00      	cmp	r3, #0
 80145b6:	d111      	bne.n	80145dc <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 80145b8:	6a3b      	ldr	r3, [r7, #32]
 80145ba:	8b5b      	ldrh	r3, [r3, #26]
 80145bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80145c0:	2b00      	cmp	r3, #0
 80145c2:	d115      	bne.n	80145f0 <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 80145c4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80145c8:	2b00      	cmp	r3, #0
 80145ca:	d007      	beq.n	80145dc <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 80145cc:	6a3b      	ldr	r3, [r7, #32]
 80145ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
         (!first_seg ||
 80145d0:	2b00      	cmp	r3, #0
 80145d2:	d103      	bne.n	80145dc <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 80145d4:	6a3b      	ldr	r3, [r7, #32]
 80145d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
          pcb->unsent != NULL ||
 80145d8:	2b00      	cmp	r3, #0
 80145da:	d009      	beq.n	80145f0 <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 80145dc:	89bb      	ldrh	r3, [r7, #12]
 80145de:	f203 537b 	addw	r3, r3, #1403	; 0x57b
 80145e2:	f023 0203 	bic.w	r2, r3, #3
 80145e6:	897b      	ldrh	r3, [r7, #10]
 80145e8:	4293      	cmp	r3, r2
 80145ea:	bf28      	it	cs
 80145ec:	4613      	movcs	r3, r2
 80145ee:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 80145f0:	8af9      	ldrh	r1, [r7, #22]
 80145f2:	7bfb      	ldrb	r3, [r7, #15]
 80145f4:	f44f 7220 	mov.w	r2, #640	; 0x280
 80145f8:	4618      	mov	r0, r3
 80145fa:	f7fb f841 	bl	800f680 <pbuf_alloc>
 80145fe:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8014600:	693b      	ldr	r3, [r7, #16]
 8014602:	2b00      	cmp	r3, #0
 8014604:	d101      	bne.n	801460a <tcp_pbuf_prealloc+0xa2>
    return NULL;
 8014606:	2300      	movs	r3, #0
 8014608:	e019      	b.n	801463e <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 801460a:	693b      	ldr	r3, [r7, #16]
 801460c:	681b      	ldr	r3, [r3, #0]
 801460e:	2b00      	cmp	r3, #0
 8014610:	d006      	beq.n	8014620 <tcp_pbuf_prealloc+0xb8>
 8014612:	4b0d      	ldr	r3, [pc, #52]	; (8014648 <tcp_pbuf_prealloc+0xe0>)
 8014614:	f240 120b 	movw	r2, #267	; 0x10b
 8014618:	490f      	ldr	r1, [pc, #60]	; (8014658 <tcp_pbuf_prealloc+0xf0>)
 801461a:	480d      	ldr	r0, [pc, #52]	; (8014650 <tcp_pbuf_prealloc+0xe8>)
 801461c:	f005 fc76 	bl	8019f0c <iprintf>
  *oversize = p->len - length;
 8014620:	693b      	ldr	r3, [r7, #16]
 8014622:	895a      	ldrh	r2, [r3, #10]
 8014624:	89bb      	ldrh	r3, [r7, #12]
 8014626:	1ad3      	subs	r3, r2, r3
 8014628:	b29a      	uxth	r2, r3
 801462a:	687b      	ldr	r3, [r7, #4]
 801462c:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 801462e:	693b      	ldr	r3, [r7, #16]
 8014630:	89ba      	ldrh	r2, [r7, #12]
 8014632:	811a      	strh	r2, [r3, #8]
 8014634:	693b      	ldr	r3, [r7, #16]
 8014636:	891a      	ldrh	r2, [r3, #8]
 8014638:	693b      	ldr	r3, [r7, #16]
 801463a:	815a      	strh	r2, [r3, #10]
  return p;
 801463c:	693b      	ldr	r3, [r7, #16]
}
 801463e:	4618      	mov	r0, r3
 8014640:	3718      	adds	r7, #24
 8014642:	46bd      	mov	sp, r7
 8014644:	bd80      	pop	{r7, pc}
 8014646:	bf00      	nop
 8014648:	0801dd6c 	.word	0x0801dd6c
 801464c:	0801de24 	.word	0x0801de24
 8014650:	0801ddc0 	.word	0x0801ddc0
 8014654:	0801de48 	.word	0x0801de48
 8014658:	0801de68 	.word	0x0801de68

0801465c <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 801465c:	b580      	push	{r7, lr}
 801465e:	b082      	sub	sp, #8
 8014660:	af00      	add	r7, sp, #0
 8014662:	6078      	str	r0, [r7, #4]
 8014664:	460b      	mov	r3, r1
 8014666:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 8014668:	687b      	ldr	r3, [r7, #4]
 801466a:	2b00      	cmp	r3, #0
 801466c:	d106      	bne.n	801467c <tcp_write_checks+0x20>
 801466e:	4b34      	ldr	r3, [pc, #208]	; (8014740 <tcp_write_checks+0xe4>)
 8014670:	f240 1233 	movw	r2, #307	; 0x133
 8014674:	4933      	ldr	r1, [pc, #204]	; (8014744 <tcp_write_checks+0xe8>)
 8014676:	4834      	ldr	r0, [pc, #208]	; (8014748 <tcp_write_checks+0xec>)
 8014678:	f005 fc48 	bl	8019f0c <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 801467c:	687b      	ldr	r3, [r7, #4]
 801467e:	7d1b      	ldrb	r3, [r3, #20]
 8014680:	2b04      	cmp	r3, #4
 8014682:	d00e      	beq.n	80146a2 <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 8014684:	687b      	ldr	r3, [r7, #4]
 8014686:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 8014688:	2b07      	cmp	r3, #7
 801468a:	d00a      	beq.n	80146a2 <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 801468c:	687b      	ldr	r3, [r7, #4]
 801468e:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 8014690:	2b02      	cmp	r3, #2
 8014692:	d006      	beq.n	80146a2 <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 8014694:	687b      	ldr	r3, [r7, #4]
 8014696:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 8014698:	2b03      	cmp	r3, #3
 801469a:	d002      	beq.n	80146a2 <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 801469c:	f06f 030a 	mvn.w	r3, #10
 80146a0:	e049      	b.n	8014736 <tcp_write_checks+0xda>
  } else if (len == 0) {
 80146a2:	887b      	ldrh	r3, [r7, #2]
 80146a4:	2b00      	cmp	r3, #0
 80146a6:	d101      	bne.n	80146ac <tcp_write_checks+0x50>
    return ERR_OK;
 80146a8:	2300      	movs	r3, #0
 80146aa:	e044      	b.n	8014736 <tcp_write_checks+0xda>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 80146ac:	687b      	ldr	r3, [r7, #4]
 80146ae:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80146b2:	887a      	ldrh	r2, [r7, #2]
 80146b4:	429a      	cmp	r2, r3
 80146b6:	d909      	bls.n	80146cc <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80146b8:	687b      	ldr	r3, [r7, #4]
 80146ba:	8b5b      	ldrh	r3, [r3, #26]
 80146bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80146c0:	b29a      	uxth	r2, r3
 80146c2:	687b      	ldr	r3, [r7, #4]
 80146c4:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 80146c6:	f04f 33ff 	mov.w	r3, #4294967295
 80146ca:	e034      	b.n	8014736 <tcp_write_checks+0xda>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 80146cc:	687b      	ldr	r3, [r7, #4]
 80146ce:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80146d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80146d6:	d309      	bcc.n	80146ec <tcp_write_checks+0x90>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80146d8:	687b      	ldr	r3, [r7, #4]
 80146da:	8b5b      	ldrh	r3, [r3, #26]
 80146dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80146e0:	b29a      	uxth	r2, r3
 80146e2:	687b      	ldr	r3, [r7, #4]
 80146e4:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 80146e6:	f04f 33ff 	mov.w	r3, #4294967295
 80146ea:	e024      	b.n	8014736 <tcp_write_checks+0xda>
  }
  if (pcb->snd_queuelen != 0) {
 80146ec:	687b      	ldr	r3, [r7, #4]
 80146ee:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80146f2:	2b00      	cmp	r3, #0
 80146f4:	d00f      	beq.n	8014716 <tcp_write_checks+0xba>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 80146f6:	687b      	ldr	r3, [r7, #4]
 80146f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80146fa:	2b00      	cmp	r3, #0
 80146fc:	d11a      	bne.n	8014734 <tcp_write_checks+0xd8>
 80146fe:	687b      	ldr	r3, [r7, #4]
 8014700:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014702:	2b00      	cmp	r3, #0
 8014704:	d116      	bne.n	8014734 <tcp_write_checks+0xd8>
 8014706:	4b0e      	ldr	r3, [pc, #56]	; (8014740 <tcp_write_checks+0xe4>)
 8014708:	f240 1255 	movw	r2, #341	; 0x155
 801470c:	490f      	ldr	r1, [pc, #60]	; (801474c <tcp_write_checks+0xf0>)
 801470e:	480e      	ldr	r0, [pc, #56]	; (8014748 <tcp_write_checks+0xec>)
 8014710:	f005 fbfc 	bl	8019f0c <iprintf>
 8014714:	e00e      	b.n	8014734 <tcp_write_checks+0xd8>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 8014716:	687b      	ldr	r3, [r7, #4]
 8014718:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801471a:	2b00      	cmp	r3, #0
 801471c:	d103      	bne.n	8014726 <tcp_write_checks+0xca>
 801471e:	687b      	ldr	r3, [r7, #4]
 8014720:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014722:	2b00      	cmp	r3, #0
 8014724:	d006      	beq.n	8014734 <tcp_write_checks+0xd8>
 8014726:	4b06      	ldr	r3, [pc, #24]	; (8014740 <tcp_write_checks+0xe4>)
 8014728:	f44f 72ac 	mov.w	r2, #344	; 0x158
 801472c:	4908      	ldr	r1, [pc, #32]	; (8014750 <tcp_write_checks+0xf4>)
 801472e:	4806      	ldr	r0, [pc, #24]	; (8014748 <tcp_write_checks+0xec>)
 8014730:	f005 fbec 	bl	8019f0c <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 8014734:	2300      	movs	r3, #0
}
 8014736:	4618      	mov	r0, r3
 8014738:	3708      	adds	r7, #8
 801473a:	46bd      	mov	sp, r7
 801473c:	bd80      	pop	{r7, pc}
 801473e:	bf00      	nop
 8014740:	0801dd6c 	.word	0x0801dd6c
 8014744:	0801de7c 	.word	0x0801de7c
 8014748:	0801ddc0 	.word	0x0801ddc0
 801474c:	0801de9c 	.word	0x0801de9c
 8014750:	0801ded8 	.word	0x0801ded8

08014754 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 8014754:	b590      	push	{r4, r7, lr}
 8014756:	b09b      	sub	sp, #108	; 0x6c
 8014758:	af04      	add	r7, sp, #16
 801475a:	60f8      	str	r0, [r7, #12]
 801475c:	60b9      	str	r1, [r7, #8]
 801475e:	4611      	mov	r1, r2
 8014760:	461a      	mov	r2, r3
 8014762:	460b      	mov	r3, r1
 8014764:	80fb      	strh	r3, [r7, #6]
 8014766:	4613      	mov	r3, r2
 8014768:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 801476a:	2300      	movs	r3, #0
 801476c:	657b      	str	r3, [r7, #84]	; 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 801476e:	2300      	movs	r3, #0
 8014770:	653b      	str	r3, [r7, #80]	; 0x50
 8014772:	2300      	movs	r3, #0
 8014774:	64fb      	str	r3, [r7, #76]	; 0x4c
 8014776:	2300      	movs	r3, #0
 8014778:	64bb      	str	r3, [r7, #72]	; 0x48
 801477a:	2300      	movs	r3, #0
 801477c:	647b      	str	r3, [r7, #68]	; 0x44
  u16_t pos = 0; /* position in 'arg' data */
 801477e:	2300      	movs	r3, #0
 8014780:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 8014784:	2300      	movs	r3, #0
 8014786:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 801478a:	2300      	movs	r3, #0
 801478c:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 801478e:	2300      	movs	r3, #0
 8014790:	87fb      	strh	r3, [r7, #62]	; 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 8014792:	2300      	movs	r3, #0
 8014794:	87bb      	strh	r3, [r7, #60]	; 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 8014796:	68fb      	ldr	r3, [r7, #12]
 8014798:	2b00      	cmp	r3, #0
 801479a:	d109      	bne.n	80147b0 <tcp_write+0x5c>
 801479c:	4ba4      	ldr	r3, [pc, #656]	; (8014a30 <tcp_write+0x2dc>)
 801479e:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 80147a2:	49a4      	ldr	r1, [pc, #656]	; (8014a34 <tcp_write+0x2e0>)
 80147a4:	48a4      	ldr	r0, [pc, #656]	; (8014a38 <tcp_write+0x2e4>)
 80147a6:	f005 fbb1 	bl	8019f0c <iprintf>
 80147aa:	f06f 030f 	mvn.w	r3, #15
 80147ae:	e32c      	b.n	8014e0a <tcp_write+0x6b6>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 80147b0:	68fb      	ldr	r3, [r7, #12]
 80147b2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80147b6:	085b      	lsrs	r3, r3, #1
 80147b8:	b29a      	uxth	r2, r3
 80147ba:	68fb      	ldr	r3, [r7, #12]
 80147bc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80147be:	4293      	cmp	r3, r2
 80147c0:	bf28      	it	cs
 80147c2:	4613      	movcs	r3, r2
 80147c4:	84bb      	strh	r3, [r7, #36]	; 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 80147c6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80147c8:	2b00      	cmp	r3, #0
 80147ca:	d102      	bne.n	80147d2 <tcp_write+0x7e>
 80147cc:	68fb      	ldr	r3, [r7, #12]
 80147ce:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80147d0:	e000      	b.n	80147d4 <tcp_write+0x80>
 80147d2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80147d4:	84bb      	strh	r3, [r7, #36]	; 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 80147d6:	68bb      	ldr	r3, [r7, #8]
 80147d8:	2b00      	cmp	r3, #0
 80147da:	d109      	bne.n	80147f0 <tcp_write+0x9c>
 80147dc:	4b94      	ldr	r3, [pc, #592]	; (8014a30 <tcp_write+0x2dc>)
 80147de:	f240 12ad 	movw	r2, #429	; 0x1ad
 80147e2:	4996      	ldr	r1, [pc, #600]	; (8014a3c <tcp_write+0x2e8>)
 80147e4:	4894      	ldr	r0, [pc, #592]	; (8014a38 <tcp_write+0x2e4>)
 80147e6:	f005 fb91 	bl	8019f0c <iprintf>
 80147ea:	f06f 030f 	mvn.w	r3, #15
 80147ee:	e30c      	b.n	8014e0a <tcp_write+0x6b6>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 80147f0:	88fb      	ldrh	r3, [r7, #6]
 80147f2:	4619      	mov	r1, r3
 80147f4:	68f8      	ldr	r0, [r7, #12]
 80147f6:	f7ff ff31 	bl	801465c <tcp_write_checks>
 80147fa:	4603      	mov	r3, r0
 80147fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (err != ERR_OK) {
 8014800:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8014804:	2b00      	cmp	r3, #0
 8014806:	d002      	beq.n	801480e <tcp_write+0xba>
    return err;
 8014808:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 801480c:	e2fd      	b.n	8014e0a <tcp_write+0x6b6>
  }
  queuelen = pcb->snd_queuelen;
 801480e:	68fb      	ldr	r3, [r7, #12]
 8014810:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014814:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8014818:	2300      	movs	r3, #0
 801481a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 801481e:	68fb      	ldr	r3, [r7, #12]
 8014820:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014822:	2b00      	cmp	r3, #0
 8014824:	f000 80f6 	beq.w	8014a14 <tcp_write+0x2c0>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8014828:	68fb      	ldr	r3, [r7, #12]
 801482a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801482c:	653b      	str	r3, [r7, #80]	; 0x50
 801482e:	e002      	b.n	8014836 <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 8014830:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014832:	681b      	ldr	r3, [r3, #0]
 8014834:	653b      	str	r3, [r7, #80]	; 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8014836:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014838:	681b      	ldr	r3, [r3, #0]
 801483a:	2b00      	cmp	r3, #0
 801483c:	d1f8      	bne.n	8014830 <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 801483e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014840:	7a9b      	ldrb	r3, [r3, #10]
 8014842:	009b      	lsls	r3, r3, #2
 8014844:	b29b      	uxth	r3, r3
 8014846:	f003 0304 	and.w	r3, r3, #4
 801484a:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 801484c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801484e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014850:	891b      	ldrh	r3, [r3, #8]
 8014852:	4619      	mov	r1, r3
 8014854:	8c3b      	ldrh	r3, [r7, #32]
 8014856:	440b      	add	r3, r1
 8014858:	429a      	cmp	r2, r3
 801485a:	da06      	bge.n	801486a <tcp_write+0x116>
 801485c:	4b74      	ldr	r3, [pc, #464]	; (8014a30 <tcp_write+0x2dc>)
 801485e:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8014862:	4977      	ldr	r1, [pc, #476]	; (8014a40 <tcp_write+0x2ec>)
 8014864:	4874      	ldr	r0, [pc, #464]	; (8014a38 <tcp_write+0x2e4>)
 8014866:	f005 fb51 	bl	8019f0c <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 801486a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801486c:	891a      	ldrh	r2, [r3, #8]
 801486e:	8c3b      	ldrh	r3, [r7, #32]
 8014870:	4413      	add	r3, r2
 8014872:	b29b      	uxth	r3, r3
 8014874:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8014876:	1ad3      	subs	r3, r2, r3
 8014878:	877b      	strh	r3, [r7, #58]	; 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 801487a:	68fb      	ldr	r3, [r7, #12]
 801487c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8014880:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 8014882:	8a7b      	ldrh	r3, [r7, #18]
 8014884:	2b00      	cmp	r3, #0
 8014886:	d026      	beq.n	80148d6 <tcp_write+0x182>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 8014888:	8a7b      	ldrh	r3, [r7, #18]
 801488a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801488c:	429a      	cmp	r2, r3
 801488e:	d206      	bcs.n	801489e <tcp_write+0x14a>
 8014890:	4b67      	ldr	r3, [pc, #412]	; (8014a30 <tcp_write+0x2dc>)
 8014892:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 8014896:	496b      	ldr	r1, [pc, #428]	; (8014a44 <tcp_write+0x2f0>)
 8014898:	4867      	ldr	r0, [pc, #412]	; (8014a38 <tcp_write+0x2e4>)
 801489a:	f005 fb37 	bl	8019f0c <iprintf>
      seg = last_unsent;
 801489e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80148a0:	64fb      	str	r3, [r7, #76]	; 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 80148a2:	8a7b      	ldrh	r3, [r7, #18]
 80148a4:	88fa      	ldrh	r2, [r7, #6]
 80148a6:	4293      	cmp	r3, r2
 80148a8:	bf28      	it	cs
 80148aa:	4613      	movcs	r3, r2
 80148ac:	b29b      	uxth	r3, r3
 80148ae:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80148b0:	4293      	cmp	r3, r2
 80148b2:	bf28      	it	cs
 80148b4:	4613      	movcs	r3, r2
 80148b6:	87fb      	strh	r3, [r7, #62]	; 0x3e
      pos += oversize_used;
 80148b8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80148bc:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80148be:	4413      	add	r3, r2
 80148c0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      oversize -= oversize_used;
 80148c4:	8a7a      	ldrh	r2, [r7, #18]
 80148c6:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80148c8:	1ad3      	subs	r3, r2, r3
 80148ca:	b29b      	uxth	r3, r3
 80148cc:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 80148ce:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80148d0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80148d2:	1ad3      	subs	r3, r2, r3
 80148d4:	877b      	strh	r3, [r7, #58]	; 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 80148d6:	8a7b      	ldrh	r3, [r7, #18]
 80148d8:	2b00      	cmp	r3, #0
 80148da:	d00b      	beq.n	80148f4 <tcp_write+0x1a0>
 80148dc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80148e0:	88fb      	ldrh	r3, [r7, #6]
 80148e2:	429a      	cmp	r2, r3
 80148e4:	d006      	beq.n	80148f4 <tcp_write+0x1a0>
 80148e6:	4b52      	ldr	r3, [pc, #328]	; (8014a30 <tcp_write+0x2dc>)
 80148e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80148ec:	4956      	ldr	r1, [pc, #344]	; (8014a48 <tcp_write+0x2f4>)
 80148ee:	4852      	ldr	r0, [pc, #328]	; (8014a38 <tcp_write+0x2e4>)
 80148f0:	f005 fb0c 	bl	8019f0c <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 80148f4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80148f8:	88fb      	ldrh	r3, [r7, #6]
 80148fa:	429a      	cmp	r2, r3
 80148fc:	f080 8168 	bcs.w	8014bd0 <tcp_write+0x47c>
 8014900:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014902:	2b00      	cmp	r3, #0
 8014904:	f000 8164 	beq.w	8014bd0 <tcp_write+0x47c>
 8014908:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801490a:	891b      	ldrh	r3, [r3, #8]
 801490c:	2b00      	cmp	r3, #0
 801490e:	f000 815f 	beq.w	8014bd0 <tcp_write+0x47c>
      u16_t seglen = LWIP_MIN(space, len - pos);
 8014912:	88fa      	ldrh	r2, [r7, #6]
 8014914:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014918:	1ad2      	subs	r2, r2, r3
 801491a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801491c:	4293      	cmp	r3, r2
 801491e:	bfa8      	it	ge
 8014920:	4613      	movge	r3, r2
 8014922:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8014924:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014926:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8014928:	797b      	ldrb	r3, [r7, #5]
 801492a:	f003 0301 	and.w	r3, r3, #1
 801492e:	2b00      	cmp	r3, #0
 8014930:	d027      	beq.n	8014982 <tcp_write+0x22e>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 8014932:	f107 0012 	add.w	r0, r7, #18
 8014936:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8014938:	8bf9      	ldrh	r1, [r7, #30]
 801493a:	2301      	movs	r3, #1
 801493c:	9302      	str	r3, [sp, #8]
 801493e:	797b      	ldrb	r3, [r7, #5]
 8014940:	9301      	str	r3, [sp, #4]
 8014942:	68fb      	ldr	r3, [r7, #12]
 8014944:	9300      	str	r3, [sp, #0]
 8014946:	4603      	mov	r3, r0
 8014948:	2000      	movs	r0, #0
 801494a:	f7ff fe0d 	bl	8014568 <tcp_pbuf_prealloc>
 801494e:	6578      	str	r0, [r7, #84]	; 0x54
 8014950:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014952:	2b00      	cmp	r3, #0
 8014954:	f000 8227 	beq.w	8014da6 <tcp_write+0x652>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8014958:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801495a:	6858      	ldr	r0, [r3, #4]
 801495c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014960:	68ba      	ldr	r2, [r7, #8]
 8014962:	4413      	add	r3, r2
 8014964:	8bfa      	ldrh	r2, [r7, #30]
 8014966:	4619      	mov	r1, r3
 8014968:	f004 fda6 	bl	80194b8 <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 801496c:	6d78      	ldr	r0, [r7, #84]	; 0x54
 801496e:	f7fb f9f3 	bl	800fd58 <pbuf_clen>
 8014972:	4603      	mov	r3, r0
 8014974:	461a      	mov	r2, r3
 8014976:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801497a:	4413      	add	r3, r2
 801497c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8014980:	e041      	b.n	8014a06 <tcp_write+0x2b2>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 8014982:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014984:	685b      	ldr	r3, [r3, #4]
 8014986:	637b      	str	r3, [r7, #52]	; 0x34
 8014988:	e002      	b.n	8014990 <tcp_write+0x23c>
 801498a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801498c:	681b      	ldr	r3, [r3, #0]
 801498e:	637b      	str	r3, [r7, #52]	; 0x34
 8014990:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014992:	681b      	ldr	r3, [r3, #0]
 8014994:	2b00      	cmp	r3, #0
 8014996:	d1f8      	bne.n	801498a <tcp_write+0x236>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8014998:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801499a:	7b1b      	ldrb	r3, [r3, #12]
 801499c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80149a0:	2b00      	cmp	r3, #0
 80149a2:	d115      	bne.n	80149d0 <tcp_write+0x27c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 80149a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80149a6:	685b      	ldr	r3, [r3, #4]
 80149a8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80149aa:	8952      	ldrh	r2, [r2, #10]
 80149ac:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 80149ae:	68ba      	ldr	r2, [r7, #8]
 80149b0:	429a      	cmp	r2, r3
 80149b2:	d10d      	bne.n	80149d0 <tcp_write+0x27c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 80149b4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80149b8:	2b00      	cmp	r3, #0
 80149ba:	d006      	beq.n	80149ca <tcp_write+0x276>
 80149bc:	4b1c      	ldr	r3, [pc, #112]	; (8014a30 <tcp_write+0x2dc>)
 80149be:	f240 2231 	movw	r2, #561	; 0x231
 80149c2:	4922      	ldr	r1, [pc, #136]	; (8014a4c <tcp_write+0x2f8>)
 80149c4:	481c      	ldr	r0, [pc, #112]	; (8014a38 <tcp_write+0x2e4>)
 80149c6:	f005 faa1 	bl	8019f0c <iprintf>
          extendlen = seglen;
 80149ca:	8bfb      	ldrh	r3, [r7, #30]
 80149cc:	87bb      	strh	r3, [r7, #60]	; 0x3c
 80149ce:	e01a      	b.n	8014a06 <tcp_write+0x2b2>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 80149d0:	8bfb      	ldrh	r3, [r7, #30]
 80149d2:	2201      	movs	r2, #1
 80149d4:	4619      	mov	r1, r3
 80149d6:	2000      	movs	r0, #0
 80149d8:	f7fa fe52 	bl	800f680 <pbuf_alloc>
 80149dc:	6578      	str	r0, [r7, #84]	; 0x54
 80149de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80149e0:	2b00      	cmp	r3, #0
 80149e2:	f000 81e2 	beq.w	8014daa <tcp_write+0x656>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 80149e6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80149ea:	68ba      	ldr	r2, [r7, #8]
 80149ec:	441a      	add	r2, r3
 80149ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80149f0:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 80149f2:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80149f4:	f7fb f9b0 	bl	800fd58 <pbuf_clen>
 80149f8:	4603      	mov	r3, r0
 80149fa:	461a      	mov	r2, r3
 80149fc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8014a00:	4413      	add	r3, r2
 8014a02:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 8014a06:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014a0a:	8bfb      	ldrh	r3, [r7, #30]
 8014a0c:	4413      	add	r3, r2
 8014a0e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8014a12:	e0dd      	b.n	8014bd0 <tcp_write+0x47c>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 8014a14:	68fb      	ldr	r3, [r7, #12]
 8014a16:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8014a1a:	2b00      	cmp	r3, #0
 8014a1c:	f000 80d8 	beq.w	8014bd0 <tcp_write+0x47c>
 8014a20:	4b03      	ldr	r3, [pc, #12]	; (8014a30 <tcp_write+0x2dc>)
 8014a22:	f240 224a 	movw	r2, #586	; 0x24a
 8014a26:	490a      	ldr	r1, [pc, #40]	; (8014a50 <tcp_write+0x2fc>)
 8014a28:	4803      	ldr	r0, [pc, #12]	; (8014a38 <tcp_write+0x2e4>)
 8014a2a:	f005 fa6f 	bl	8019f0c <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 8014a2e:	e0cf      	b.n	8014bd0 <tcp_write+0x47c>
 8014a30:	0801dd6c 	.word	0x0801dd6c
 8014a34:	0801df0c 	.word	0x0801df0c
 8014a38:	0801ddc0 	.word	0x0801ddc0
 8014a3c:	0801df24 	.word	0x0801df24
 8014a40:	0801df58 	.word	0x0801df58
 8014a44:	0801df70 	.word	0x0801df70
 8014a48:	0801df90 	.word	0x0801df90
 8014a4c:	0801dfb0 	.word	0x0801dfb0
 8014a50:	0801dfdc 	.word	0x0801dfdc
    struct pbuf *p;
    u16_t left = len - pos;
 8014a54:	88fa      	ldrh	r2, [r7, #6]
 8014a56:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014a5a:	1ad3      	subs	r3, r2, r3
 8014a5c:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 8014a5e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8014a62:	b29b      	uxth	r3, r3
 8014a64:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8014a66:	1ad3      	subs	r3, r2, r3
 8014a68:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 8014a6a:	8b7a      	ldrh	r2, [r7, #26]
 8014a6c:	8bbb      	ldrh	r3, [r7, #28]
 8014a6e:	4293      	cmp	r3, r2
 8014a70:	bf28      	it	cs
 8014a72:	4613      	movcs	r3, r2
 8014a74:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 8014a76:	797b      	ldrb	r3, [r7, #5]
 8014a78:	f003 0301 	and.w	r3, r3, #1
 8014a7c:	2b00      	cmp	r3, #0
 8014a7e:	d036      	beq.n	8014aee <tcp_write+0x39a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 8014a80:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8014a84:	b29a      	uxth	r2, r3
 8014a86:	8b3b      	ldrh	r3, [r7, #24]
 8014a88:	4413      	add	r3, r2
 8014a8a:	b299      	uxth	r1, r3
 8014a8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014a8e:	2b00      	cmp	r3, #0
 8014a90:	bf0c      	ite	eq
 8014a92:	2301      	moveq	r3, #1
 8014a94:	2300      	movne	r3, #0
 8014a96:	b2db      	uxtb	r3, r3
 8014a98:	f107 0012 	add.w	r0, r7, #18
 8014a9c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8014a9e:	9302      	str	r3, [sp, #8]
 8014aa0:	797b      	ldrb	r3, [r7, #5]
 8014aa2:	9301      	str	r3, [sp, #4]
 8014aa4:	68fb      	ldr	r3, [r7, #12]
 8014aa6:	9300      	str	r3, [sp, #0]
 8014aa8:	4603      	mov	r3, r0
 8014aaa:	2036      	movs	r0, #54	; 0x36
 8014aac:	f7ff fd5c 	bl	8014568 <tcp_pbuf_prealloc>
 8014ab0:	6338      	str	r0, [r7, #48]	; 0x30
 8014ab2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014ab4:	2b00      	cmp	r3, #0
 8014ab6:	f000 817a 	beq.w	8014dae <tcp_write+0x65a>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 8014aba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014abc:	895b      	ldrh	r3, [r3, #10]
 8014abe:	8b3a      	ldrh	r2, [r7, #24]
 8014ac0:	429a      	cmp	r2, r3
 8014ac2:	d906      	bls.n	8014ad2 <tcp_write+0x37e>
 8014ac4:	4b8d      	ldr	r3, [pc, #564]	; (8014cfc <tcp_write+0x5a8>)
 8014ac6:	f240 2266 	movw	r2, #614	; 0x266
 8014aca:	498d      	ldr	r1, [pc, #564]	; (8014d00 <tcp_write+0x5ac>)
 8014acc:	488d      	ldr	r0, [pc, #564]	; (8014d04 <tcp_write+0x5b0>)
 8014ace:	f005 fa1d 	bl	8019f0c <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 8014ad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014ad4:	685a      	ldr	r2, [r3, #4]
 8014ad6:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8014ada:	18d0      	adds	r0, r2, r3
 8014adc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014ae0:	68ba      	ldr	r2, [r7, #8]
 8014ae2:	4413      	add	r3, r2
 8014ae4:	8b3a      	ldrh	r2, [r7, #24]
 8014ae6:	4619      	mov	r1, r3
 8014ae8:	f004 fce6 	bl	80194b8 <memcpy>
 8014aec:	e02f      	b.n	8014b4e <tcp_write+0x3fa>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 8014aee:	8a7b      	ldrh	r3, [r7, #18]
 8014af0:	2b00      	cmp	r3, #0
 8014af2:	d006      	beq.n	8014b02 <tcp_write+0x3ae>
 8014af4:	4b81      	ldr	r3, [pc, #516]	; (8014cfc <tcp_write+0x5a8>)
 8014af6:	f240 2271 	movw	r2, #625	; 0x271
 8014afa:	4983      	ldr	r1, [pc, #524]	; (8014d08 <tcp_write+0x5b4>)
 8014afc:	4881      	ldr	r0, [pc, #516]	; (8014d04 <tcp_write+0x5b0>)
 8014afe:	f005 fa05 	bl	8019f0c <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 8014b02:	8b3b      	ldrh	r3, [r7, #24]
 8014b04:	2201      	movs	r2, #1
 8014b06:	4619      	mov	r1, r3
 8014b08:	2036      	movs	r0, #54	; 0x36
 8014b0a:	f7fa fdb9 	bl	800f680 <pbuf_alloc>
 8014b0e:	6178      	str	r0, [r7, #20]
 8014b10:	697b      	ldr	r3, [r7, #20]
 8014b12:	2b00      	cmp	r3, #0
 8014b14:	f000 814d 	beq.w	8014db2 <tcp_write+0x65e>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 8014b18:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014b1c:	68ba      	ldr	r2, [r7, #8]
 8014b1e:	441a      	add	r2, r3
 8014b20:	697b      	ldr	r3, [r7, #20]
 8014b22:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8014b24:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8014b28:	b29b      	uxth	r3, r3
 8014b2a:	f44f 7220 	mov.w	r2, #640	; 0x280
 8014b2e:	4619      	mov	r1, r3
 8014b30:	2036      	movs	r0, #54	; 0x36
 8014b32:	f7fa fda5 	bl	800f680 <pbuf_alloc>
 8014b36:	6338      	str	r0, [r7, #48]	; 0x30
 8014b38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b3a:	2b00      	cmp	r3, #0
 8014b3c:	d103      	bne.n	8014b46 <tcp_write+0x3f2>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 8014b3e:	6978      	ldr	r0, [r7, #20]
 8014b40:	f7fb f882 	bl	800fc48 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 8014b44:	e138      	b.n	8014db8 <tcp_write+0x664>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 8014b46:	6979      	ldr	r1, [r7, #20]
 8014b48:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014b4a:	f7fb f93f 	bl	800fdcc <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 8014b4e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014b50:	f7fb f902 	bl	800fd58 <pbuf_clen>
 8014b54:	4603      	mov	r3, r0
 8014b56:	461a      	mov	r2, r3
 8014b58:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8014b5c:	4413      	add	r3, r2
 8014b5e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 8014b62:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8014b66:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8014b6a:	d903      	bls.n	8014b74 <tcp_write+0x420>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 8014b6c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014b6e:	f7fb f86b 	bl	800fc48 <pbuf_free>
      goto memerr;
 8014b72:	e121      	b.n	8014db8 <tcp_write+0x664>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 8014b74:	68fb      	ldr	r3, [r7, #12]
 8014b76:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8014b78:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014b7c:	441a      	add	r2, r3
 8014b7e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014b82:	9300      	str	r3, [sp, #0]
 8014b84:	4613      	mov	r3, r2
 8014b86:	2200      	movs	r2, #0
 8014b88:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8014b8a:	68f8      	ldr	r0, [r7, #12]
 8014b8c:	f7ff fc4e 	bl	801442c <tcp_create_segment>
 8014b90:	64f8      	str	r0, [r7, #76]	; 0x4c
 8014b92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014b94:	2b00      	cmp	r3, #0
 8014b96:	f000 810e 	beq.w	8014db6 <tcp_write+0x662>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 8014b9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014b9c:	2b00      	cmp	r3, #0
 8014b9e:	d102      	bne.n	8014ba6 <tcp_write+0x452>
      queue = seg;
 8014ba0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014ba2:	647b      	str	r3, [r7, #68]	; 0x44
 8014ba4:	e00c      	b.n	8014bc0 <tcp_write+0x46c>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 8014ba6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014ba8:	2b00      	cmp	r3, #0
 8014baa:	d106      	bne.n	8014bba <tcp_write+0x466>
 8014bac:	4b53      	ldr	r3, [pc, #332]	; (8014cfc <tcp_write+0x5a8>)
 8014bae:	f240 22ab 	movw	r2, #683	; 0x2ab
 8014bb2:	4956      	ldr	r1, [pc, #344]	; (8014d0c <tcp_write+0x5b8>)
 8014bb4:	4853      	ldr	r0, [pc, #332]	; (8014d04 <tcp_write+0x5b0>)
 8014bb6:	f005 f9a9 	bl	8019f0c <iprintf>
      prev_seg->next = seg;
 8014bba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014bbc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8014bbe:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 8014bc0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014bc2:	64bb      	str	r3, [r7, #72]	; 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 8014bc4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014bc8:	8b3b      	ldrh	r3, [r7, #24]
 8014bca:	4413      	add	r3, r2
 8014bcc:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  while (pos < len) {
 8014bd0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014bd4:	88fb      	ldrh	r3, [r7, #6]
 8014bd6:	429a      	cmp	r2, r3
 8014bd8:	f4ff af3c 	bcc.w	8014a54 <tcp_write+0x300>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 8014bdc:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8014bde:	2b00      	cmp	r3, #0
 8014be0:	d02c      	beq.n	8014c3c <tcp_write+0x4e8>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 8014be2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014be4:	685b      	ldr	r3, [r3, #4]
 8014be6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8014be8:	e01e      	b.n	8014c28 <tcp_write+0x4d4>
      p->tot_len += oversize_used;
 8014bea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014bec:	891a      	ldrh	r2, [r3, #8]
 8014bee:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8014bf0:	4413      	add	r3, r2
 8014bf2:	b29a      	uxth	r2, r3
 8014bf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014bf6:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 8014bf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014bfa:	681b      	ldr	r3, [r3, #0]
 8014bfc:	2b00      	cmp	r3, #0
 8014bfe:	d110      	bne.n	8014c22 <tcp_write+0x4ce>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 8014c00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014c02:	685b      	ldr	r3, [r3, #4]
 8014c04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8014c06:	8952      	ldrh	r2, [r2, #10]
 8014c08:	4413      	add	r3, r2
 8014c0a:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8014c0c:	68b9      	ldr	r1, [r7, #8]
 8014c0e:	4618      	mov	r0, r3
 8014c10:	f004 fc52 	bl	80194b8 <memcpy>
        p->len += oversize_used;
 8014c14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014c16:	895a      	ldrh	r2, [r3, #10]
 8014c18:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8014c1a:	4413      	add	r3, r2
 8014c1c:	b29a      	uxth	r2, r3
 8014c1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014c20:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 8014c22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014c24:	681b      	ldr	r3, [r3, #0]
 8014c26:	62fb      	str	r3, [r7, #44]	; 0x2c
 8014c28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014c2a:	2b00      	cmp	r3, #0
 8014c2c:	d1dd      	bne.n	8014bea <tcp_write+0x496>
      }
    }
    last_unsent->len += oversize_used;
 8014c2e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014c30:	891a      	ldrh	r2, [r3, #8]
 8014c32:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8014c34:	4413      	add	r3, r2
 8014c36:	b29a      	uxth	r2, r3
 8014c38:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014c3a:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 8014c3c:	8a7a      	ldrh	r2, [r7, #18]
 8014c3e:	68fb      	ldr	r3, [r7, #12]
 8014c40:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 8014c44:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014c46:	2b00      	cmp	r3, #0
 8014c48:	d018      	beq.n	8014c7c <tcp_write+0x528>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 8014c4a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014c4c:	2b00      	cmp	r3, #0
 8014c4e:	d106      	bne.n	8014c5e <tcp_write+0x50a>
 8014c50:	4b2a      	ldr	r3, [pc, #168]	; (8014cfc <tcp_write+0x5a8>)
 8014c52:	f44f 7238 	mov.w	r2, #736	; 0x2e0
 8014c56:	492e      	ldr	r1, [pc, #184]	; (8014d10 <tcp_write+0x5bc>)
 8014c58:	482a      	ldr	r0, [pc, #168]	; (8014d04 <tcp_write+0x5b0>)
 8014c5a:	f005 f957 	bl	8019f0c <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 8014c5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014c60:	685b      	ldr	r3, [r3, #4]
 8014c62:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8014c64:	4618      	mov	r0, r3
 8014c66:	f7fb f8b1 	bl	800fdcc <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 8014c6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014c6c:	891a      	ldrh	r2, [r3, #8]
 8014c6e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014c70:	891b      	ldrh	r3, [r3, #8]
 8014c72:	4413      	add	r3, r2
 8014c74:	b29a      	uxth	r2, r3
 8014c76:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014c78:	811a      	strh	r2, [r3, #8]
 8014c7a:	e037      	b.n	8014cec <tcp_write+0x598>
  } else if (extendlen > 0) {
 8014c7c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8014c7e:	2b00      	cmp	r3, #0
 8014c80:	d034      	beq.n	8014cec <tcp_write+0x598>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 8014c82:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014c84:	2b00      	cmp	r3, #0
 8014c86:	d003      	beq.n	8014c90 <tcp_write+0x53c>
 8014c88:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014c8a:	685b      	ldr	r3, [r3, #4]
 8014c8c:	2b00      	cmp	r3, #0
 8014c8e:	d106      	bne.n	8014c9e <tcp_write+0x54a>
 8014c90:	4b1a      	ldr	r3, [pc, #104]	; (8014cfc <tcp_write+0x5a8>)
 8014c92:	f240 22e6 	movw	r2, #742	; 0x2e6
 8014c96:	491f      	ldr	r1, [pc, #124]	; (8014d14 <tcp_write+0x5c0>)
 8014c98:	481a      	ldr	r0, [pc, #104]	; (8014d04 <tcp_write+0x5b0>)
 8014c9a:	f005 f937 	bl	8019f0c <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8014c9e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014ca0:	685b      	ldr	r3, [r3, #4]
 8014ca2:	62bb      	str	r3, [r7, #40]	; 0x28
 8014ca4:	e009      	b.n	8014cba <tcp_write+0x566>
      p->tot_len += extendlen;
 8014ca6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014ca8:	891a      	ldrh	r2, [r3, #8]
 8014caa:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8014cac:	4413      	add	r3, r2
 8014cae:	b29a      	uxth	r2, r3
 8014cb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014cb2:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8014cb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014cb6:	681b      	ldr	r3, [r3, #0]
 8014cb8:	62bb      	str	r3, [r7, #40]	; 0x28
 8014cba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014cbc:	681b      	ldr	r3, [r3, #0]
 8014cbe:	2b00      	cmp	r3, #0
 8014cc0:	d1f1      	bne.n	8014ca6 <tcp_write+0x552>
    }
    p->tot_len += extendlen;
 8014cc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014cc4:	891a      	ldrh	r2, [r3, #8]
 8014cc6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8014cc8:	4413      	add	r3, r2
 8014cca:	b29a      	uxth	r2, r3
 8014ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014cce:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 8014cd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014cd2:	895a      	ldrh	r2, [r3, #10]
 8014cd4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8014cd6:	4413      	add	r3, r2
 8014cd8:	b29a      	uxth	r2, r3
 8014cda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014cdc:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 8014cde:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014ce0:	891a      	ldrh	r2, [r3, #8]
 8014ce2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8014ce4:	4413      	add	r3, r2
 8014ce6:	b29a      	uxth	r2, r3
 8014ce8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014cea:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 8014cec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014cee:	2b00      	cmp	r3, #0
 8014cf0:	d112      	bne.n	8014d18 <tcp_write+0x5c4>
    pcb->unsent = queue;
 8014cf2:	68fb      	ldr	r3, [r7, #12]
 8014cf4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8014cf6:	66da      	str	r2, [r3, #108]	; 0x6c
 8014cf8:	e011      	b.n	8014d1e <tcp_write+0x5ca>
 8014cfa:	bf00      	nop
 8014cfc:	0801dd6c 	.word	0x0801dd6c
 8014d00:	0801e00c 	.word	0x0801e00c
 8014d04:	0801ddc0 	.word	0x0801ddc0
 8014d08:	0801e04c 	.word	0x0801e04c
 8014d0c:	0801e05c 	.word	0x0801e05c
 8014d10:	0801e070 	.word	0x0801e070
 8014d14:	0801e0a8 	.word	0x0801e0a8
  } else {
    last_unsent->next = queue;
 8014d18:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014d1a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8014d1c:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 8014d1e:	68fb      	ldr	r3, [r7, #12]
 8014d20:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8014d22:	88fb      	ldrh	r3, [r7, #6]
 8014d24:	441a      	add	r2, r3
 8014d26:	68fb      	ldr	r3, [r7, #12]
 8014d28:	65da      	str	r2, [r3, #92]	; 0x5c
  pcb->snd_buf -= len;
 8014d2a:	68fb      	ldr	r3, [r7, #12]
 8014d2c:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8014d30:	88fb      	ldrh	r3, [r7, #6]
 8014d32:	1ad3      	subs	r3, r2, r3
 8014d34:	b29a      	uxth	r2, r3
 8014d36:	68fb      	ldr	r3, [r7, #12]
 8014d38:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  pcb->snd_queuelen = queuelen;
 8014d3c:	68fb      	ldr	r3, [r7, #12]
 8014d3e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8014d42:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8014d46:	68fb      	ldr	r3, [r7, #12]
 8014d48:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014d4c:	2b00      	cmp	r3, #0
 8014d4e:	d00e      	beq.n	8014d6e <tcp_write+0x61a>
    LWIP_ASSERT("tcp_write: valid queue length",
 8014d50:	68fb      	ldr	r3, [r7, #12]
 8014d52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014d54:	2b00      	cmp	r3, #0
 8014d56:	d10a      	bne.n	8014d6e <tcp_write+0x61a>
 8014d58:	68fb      	ldr	r3, [r7, #12]
 8014d5a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014d5c:	2b00      	cmp	r3, #0
 8014d5e:	d106      	bne.n	8014d6e <tcp_write+0x61a>
 8014d60:	4b2c      	ldr	r3, [pc, #176]	; (8014e14 <tcp_write+0x6c0>)
 8014d62:	f240 3212 	movw	r2, #786	; 0x312
 8014d66:	492c      	ldr	r1, [pc, #176]	; (8014e18 <tcp_write+0x6c4>)
 8014d68:	482c      	ldr	r0, [pc, #176]	; (8014e1c <tcp_write+0x6c8>)
 8014d6a:	f005 f8cf 	bl	8019f0c <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 8014d6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014d70:	2b00      	cmp	r3, #0
 8014d72:	d016      	beq.n	8014da2 <tcp_write+0x64e>
 8014d74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014d76:	68db      	ldr	r3, [r3, #12]
 8014d78:	2b00      	cmp	r3, #0
 8014d7a:	d012      	beq.n	8014da2 <tcp_write+0x64e>
 8014d7c:	797b      	ldrb	r3, [r7, #5]
 8014d7e:	f003 0302 	and.w	r3, r3, #2
 8014d82:	2b00      	cmp	r3, #0
 8014d84:	d10d      	bne.n	8014da2 <tcp_write+0x64e>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 8014d86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014d88:	68db      	ldr	r3, [r3, #12]
 8014d8a:	899b      	ldrh	r3, [r3, #12]
 8014d8c:	b29c      	uxth	r4, r3
 8014d8e:	2008      	movs	r0, #8
 8014d90:	f7f9 fc97 	bl	800e6c2 <lwip_htons>
 8014d94:	4603      	mov	r3, r0
 8014d96:	461a      	mov	r2, r3
 8014d98:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014d9a:	68db      	ldr	r3, [r3, #12]
 8014d9c:	4322      	orrs	r2, r4
 8014d9e:	b292      	uxth	r2, r2
 8014da0:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 8014da2:	2300      	movs	r3, #0
 8014da4:	e031      	b.n	8014e0a <tcp_write+0x6b6>
          goto memerr;
 8014da6:	bf00      	nop
 8014da8:	e006      	b.n	8014db8 <tcp_write+0x664>
            goto memerr;
 8014daa:	bf00      	nop
 8014dac:	e004      	b.n	8014db8 <tcp_write+0x664>
        goto memerr;
 8014dae:	bf00      	nop
 8014db0:	e002      	b.n	8014db8 <tcp_write+0x664>
        goto memerr;
 8014db2:	bf00      	nop
 8014db4:	e000      	b.n	8014db8 <tcp_write+0x664>
      goto memerr;
 8014db6:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8014db8:	68fb      	ldr	r3, [r7, #12]
 8014dba:	8b5b      	ldrh	r3, [r3, #26]
 8014dbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014dc0:	b29a      	uxth	r2, r3
 8014dc2:	68fb      	ldr	r3, [r7, #12]
 8014dc4:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 8014dc6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014dc8:	2b00      	cmp	r3, #0
 8014dca:	d002      	beq.n	8014dd2 <tcp_write+0x67e>
    pbuf_free(concat_p);
 8014dcc:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8014dce:	f7fa ff3b 	bl	800fc48 <pbuf_free>
  }
  if (queue != NULL) {
 8014dd2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014dd4:	2b00      	cmp	r3, #0
 8014dd6:	d002      	beq.n	8014dde <tcp_write+0x68a>
    tcp_segs_free(queue);
 8014dd8:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8014dda:	f7fc fb87 	bl	80114ec <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 8014dde:	68fb      	ldr	r3, [r7, #12]
 8014de0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014de4:	2b00      	cmp	r3, #0
 8014de6:	d00e      	beq.n	8014e06 <tcp_write+0x6b2>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 8014de8:	68fb      	ldr	r3, [r7, #12]
 8014dea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014dec:	2b00      	cmp	r3, #0
 8014dee:	d10a      	bne.n	8014e06 <tcp_write+0x6b2>
 8014df0:	68fb      	ldr	r3, [r7, #12]
 8014df2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014df4:	2b00      	cmp	r3, #0
 8014df6:	d106      	bne.n	8014e06 <tcp_write+0x6b2>
 8014df8:	4b06      	ldr	r3, [pc, #24]	; (8014e14 <tcp_write+0x6c0>)
 8014dfa:	f240 3227 	movw	r2, #807	; 0x327
 8014dfe:	4906      	ldr	r1, [pc, #24]	; (8014e18 <tcp_write+0x6c4>)
 8014e00:	4806      	ldr	r0, [pc, #24]	; (8014e1c <tcp_write+0x6c8>)
 8014e02:	f005 f883 	bl	8019f0c <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 8014e06:	f04f 33ff 	mov.w	r3, #4294967295
}
 8014e0a:	4618      	mov	r0, r3
 8014e0c:	375c      	adds	r7, #92	; 0x5c
 8014e0e:	46bd      	mov	sp, r7
 8014e10:	bd90      	pop	{r4, r7, pc}
 8014e12:	bf00      	nop
 8014e14:	0801dd6c 	.word	0x0801dd6c
 8014e18:	0801e0e0 	.word	0x0801e0e0
 8014e1c:	0801ddc0 	.word	0x0801ddc0

08014e20 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8014e20:	b590      	push	{r4, r7, lr}
 8014e22:	b08b      	sub	sp, #44	; 0x2c
 8014e24:	af02      	add	r7, sp, #8
 8014e26:	6078      	str	r0, [r7, #4]
 8014e28:	460b      	mov	r3, r1
 8014e2a:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8014e2c:	2300      	movs	r3, #0
 8014e2e:	61fb      	str	r3, [r7, #28]
 8014e30:	2300      	movs	r3, #0
 8014e32:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8014e34:	2300      	movs	r3, #0
 8014e36:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8014e38:	687b      	ldr	r3, [r7, #4]
 8014e3a:	2b00      	cmp	r3, #0
 8014e3c:	d106      	bne.n	8014e4c <tcp_split_unsent_seg+0x2c>
 8014e3e:	4b95      	ldr	r3, [pc, #596]	; (8015094 <tcp_split_unsent_seg+0x274>)
 8014e40:	f240 324b 	movw	r2, #843	; 0x34b
 8014e44:	4994      	ldr	r1, [pc, #592]	; (8015098 <tcp_split_unsent_seg+0x278>)
 8014e46:	4895      	ldr	r0, [pc, #596]	; (801509c <tcp_split_unsent_seg+0x27c>)
 8014e48:	f005 f860 	bl	8019f0c <iprintf>

  useg = pcb->unsent;
 8014e4c:	687b      	ldr	r3, [r7, #4]
 8014e4e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014e50:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8014e52:	697b      	ldr	r3, [r7, #20]
 8014e54:	2b00      	cmp	r3, #0
 8014e56:	d102      	bne.n	8014e5e <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8014e58:	f04f 33ff 	mov.w	r3, #4294967295
 8014e5c:	e116      	b.n	801508c <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8014e5e:	887b      	ldrh	r3, [r7, #2]
 8014e60:	2b00      	cmp	r3, #0
 8014e62:	d109      	bne.n	8014e78 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8014e64:	4b8b      	ldr	r3, [pc, #556]	; (8015094 <tcp_split_unsent_seg+0x274>)
 8014e66:	f240 3253 	movw	r2, #851	; 0x353
 8014e6a:	498d      	ldr	r1, [pc, #564]	; (80150a0 <tcp_split_unsent_seg+0x280>)
 8014e6c:	488b      	ldr	r0, [pc, #556]	; (801509c <tcp_split_unsent_seg+0x27c>)
 8014e6e:	f005 f84d 	bl	8019f0c <iprintf>
    return ERR_VAL;
 8014e72:	f06f 0305 	mvn.w	r3, #5
 8014e76:	e109      	b.n	801508c <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8014e78:	697b      	ldr	r3, [r7, #20]
 8014e7a:	891b      	ldrh	r3, [r3, #8]
 8014e7c:	887a      	ldrh	r2, [r7, #2]
 8014e7e:	429a      	cmp	r2, r3
 8014e80:	d301      	bcc.n	8014e86 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8014e82:	2300      	movs	r3, #0
 8014e84:	e102      	b.n	801508c <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8014e86:	687b      	ldr	r3, [r7, #4]
 8014e88:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014e8a:	887a      	ldrh	r2, [r7, #2]
 8014e8c:	429a      	cmp	r2, r3
 8014e8e:	d906      	bls.n	8014e9e <tcp_split_unsent_seg+0x7e>
 8014e90:	4b80      	ldr	r3, [pc, #512]	; (8015094 <tcp_split_unsent_seg+0x274>)
 8014e92:	f240 325b 	movw	r2, #859	; 0x35b
 8014e96:	4983      	ldr	r1, [pc, #524]	; (80150a4 <tcp_split_unsent_seg+0x284>)
 8014e98:	4880      	ldr	r0, [pc, #512]	; (801509c <tcp_split_unsent_seg+0x27c>)
 8014e9a:	f005 f837 	bl	8019f0c <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8014e9e:	697b      	ldr	r3, [r7, #20]
 8014ea0:	891b      	ldrh	r3, [r3, #8]
 8014ea2:	2b00      	cmp	r3, #0
 8014ea4:	d106      	bne.n	8014eb4 <tcp_split_unsent_seg+0x94>
 8014ea6:	4b7b      	ldr	r3, [pc, #492]	; (8015094 <tcp_split_unsent_seg+0x274>)
 8014ea8:	f44f 7257 	mov.w	r2, #860	; 0x35c
 8014eac:	497e      	ldr	r1, [pc, #504]	; (80150a8 <tcp_split_unsent_seg+0x288>)
 8014eae:	487b      	ldr	r0, [pc, #492]	; (801509c <tcp_split_unsent_seg+0x27c>)
 8014eb0:	f005 f82c 	bl	8019f0c <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8014eb4:	697b      	ldr	r3, [r7, #20]
 8014eb6:	7a9b      	ldrb	r3, [r3, #10]
 8014eb8:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8014eba:	7bfb      	ldrb	r3, [r7, #15]
 8014ebc:	009b      	lsls	r3, r3, #2
 8014ebe:	b2db      	uxtb	r3, r3
 8014ec0:	f003 0304 	and.w	r3, r3, #4
 8014ec4:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8014ec6:	697b      	ldr	r3, [r7, #20]
 8014ec8:	891a      	ldrh	r2, [r3, #8]
 8014eca:	887b      	ldrh	r3, [r7, #2]
 8014ecc:	1ad3      	subs	r3, r2, r3
 8014ece:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8014ed0:	7bbb      	ldrb	r3, [r7, #14]
 8014ed2:	b29a      	uxth	r2, r3
 8014ed4:	89bb      	ldrh	r3, [r7, #12]
 8014ed6:	4413      	add	r3, r2
 8014ed8:	b29b      	uxth	r3, r3
 8014eda:	f44f 7220 	mov.w	r2, #640	; 0x280
 8014ede:	4619      	mov	r1, r3
 8014ee0:	2036      	movs	r0, #54	; 0x36
 8014ee2:	f7fa fbcd 	bl	800f680 <pbuf_alloc>
 8014ee6:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8014ee8:	693b      	ldr	r3, [r7, #16]
 8014eea:	2b00      	cmp	r3, #0
 8014eec:	f000 80b7 	beq.w	801505e <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8014ef0:	697b      	ldr	r3, [r7, #20]
 8014ef2:	685b      	ldr	r3, [r3, #4]
 8014ef4:	891a      	ldrh	r2, [r3, #8]
 8014ef6:	697b      	ldr	r3, [r7, #20]
 8014ef8:	891b      	ldrh	r3, [r3, #8]
 8014efa:	1ad3      	subs	r3, r2, r3
 8014efc:	b29a      	uxth	r2, r3
 8014efe:	887b      	ldrh	r3, [r7, #2]
 8014f00:	4413      	add	r3, r2
 8014f02:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8014f04:	697b      	ldr	r3, [r7, #20]
 8014f06:	6858      	ldr	r0, [r3, #4]
 8014f08:	693b      	ldr	r3, [r7, #16]
 8014f0a:	685a      	ldr	r2, [r3, #4]
 8014f0c:	7bbb      	ldrb	r3, [r7, #14]
 8014f0e:	18d1      	adds	r1, r2, r3
 8014f10:	897b      	ldrh	r3, [r7, #10]
 8014f12:	89ba      	ldrh	r2, [r7, #12]
 8014f14:	f7fb f882 	bl	801001c <pbuf_copy_partial>
 8014f18:	4603      	mov	r3, r0
 8014f1a:	461a      	mov	r2, r3
 8014f1c:	89bb      	ldrh	r3, [r7, #12]
 8014f1e:	4293      	cmp	r3, r2
 8014f20:	f040 809f 	bne.w	8015062 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8014f24:	697b      	ldr	r3, [r7, #20]
 8014f26:	68db      	ldr	r3, [r3, #12]
 8014f28:	899b      	ldrh	r3, [r3, #12]
 8014f2a:	b29b      	uxth	r3, r3
 8014f2c:	4618      	mov	r0, r3
 8014f2e:	f7f9 fbc8 	bl	800e6c2 <lwip_htons>
 8014f32:	4603      	mov	r3, r0
 8014f34:	b2db      	uxtb	r3, r3
 8014f36:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8014f3a:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8014f3c:	2300      	movs	r3, #0
 8014f3e:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8014f40:	7efb      	ldrb	r3, [r7, #27]
 8014f42:	f003 0308 	and.w	r3, r3, #8
 8014f46:	2b00      	cmp	r3, #0
 8014f48:	d007      	beq.n	8014f5a <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8014f4a:	7efb      	ldrb	r3, [r7, #27]
 8014f4c:	f023 0308 	bic.w	r3, r3, #8
 8014f50:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8014f52:	7ebb      	ldrb	r3, [r7, #26]
 8014f54:	f043 0308 	orr.w	r3, r3, #8
 8014f58:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8014f5a:	7efb      	ldrb	r3, [r7, #27]
 8014f5c:	f003 0301 	and.w	r3, r3, #1
 8014f60:	2b00      	cmp	r3, #0
 8014f62:	d007      	beq.n	8014f74 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8014f64:	7efb      	ldrb	r3, [r7, #27]
 8014f66:	f023 0301 	bic.w	r3, r3, #1
 8014f6a:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8014f6c:	7ebb      	ldrb	r3, [r7, #26]
 8014f6e:	f043 0301 	orr.w	r3, r3, #1
 8014f72:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8014f74:	697b      	ldr	r3, [r7, #20]
 8014f76:	68db      	ldr	r3, [r3, #12]
 8014f78:	685b      	ldr	r3, [r3, #4]
 8014f7a:	4618      	mov	r0, r3
 8014f7c:	f7f9 fbb6 	bl	800e6ec <lwip_htonl>
 8014f80:	4602      	mov	r2, r0
 8014f82:	887b      	ldrh	r3, [r7, #2]
 8014f84:	18d1      	adds	r1, r2, r3
 8014f86:	7eba      	ldrb	r2, [r7, #26]
 8014f88:	7bfb      	ldrb	r3, [r7, #15]
 8014f8a:	9300      	str	r3, [sp, #0]
 8014f8c:	460b      	mov	r3, r1
 8014f8e:	6939      	ldr	r1, [r7, #16]
 8014f90:	6878      	ldr	r0, [r7, #4]
 8014f92:	f7ff fa4b 	bl	801442c <tcp_create_segment>
 8014f96:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8014f98:	69fb      	ldr	r3, [r7, #28]
 8014f9a:	2b00      	cmp	r3, #0
 8014f9c:	d063      	beq.n	8015066 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8014f9e:	697b      	ldr	r3, [r7, #20]
 8014fa0:	685b      	ldr	r3, [r3, #4]
 8014fa2:	4618      	mov	r0, r3
 8014fa4:	f7fa fed8 	bl	800fd58 <pbuf_clen>
 8014fa8:	4603      	mov	r3, r0
 8014faa:	461a      	mov	r2, r3
 8014fac:	687b      	ldr	r3, [r7, #4]
 8014fae:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014fb2:	1a9b      	subs	r3, r3, r2
 8014fb4:	b29a      	uxth	r2, r3
 8014fb6:	687b      	ldr	r3, [r7, #4]
 8014fb8:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8014fbc:	697b      	ldr	r3, [r7, #20]
 8014fbe:	6858      	ldr	r0, [r3, #4]
 8014fc0:	697b      	ldr	r3, [r7, #20]
 8014fc2:	685b      	ldr	r3, [r3, #4]
 8014fc4:	891a      	ldrh	r2, [r3, #8]
 8014fc6:	89bb      	ldrh	r3, [r7, #12]
 8014fc8:	1ad3      	subs	r3, r2, r3
 8014fca:	b29b      	uxth	r3, r3
 8014fcc:	4619      	mov	r1, r3
 8014fce:	f7fa fcb5 	bl	800f93c <pbuf_realloc>
  useg->len -= remainder;
 8014fd2:	697b      	ldr	r3, [r7, #20]
 8014fd4:	891a      	ldrh	r2, [r3, #8]
 8014fd6:	89bb      	ldrh	r3, [r7, #12]
 8014fd8:	1ad3      	subs	r3, r2, r3
 8014fda:	b29a      	uxth	r2, r3
 8014fdc:	697b      	ldr	r3, [r7, #20]
 8014fde:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8014fe0:	697b      	ldr	r3, [r7, #20]
 8014fe2:	68db      	ldr	r3, [r3, #12]
 8014fe4:	899b      	ldrh	r3, [r3, #12]
 8014fe6:	b29c      	uxth	r4, r3
 8014fe8:	7efb      	ldrb	r3, [r7, #27]
 8014fea:	b29b      	uxth	r3, r3
 8014fec:	4618      	mov	r0, r3
 8014fee:	f7f9 fb68 	bl	800e6c2 <lwip_htons>
 8014ff2:	4603      	mov	r3, r0
 8014ff4:	461a      	mov	r2, r3
 8014ff6:	697b      	ldr	r3, [r7, #20]
 8014ff8:	68db      	ldr	r3, [r3, #12]
 8014ffa:	4322      	orrs	r2, r4
 8014ffc:	b292      	uxth	r2, r2
 8014ffe:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8015000:	697b      	ldr	r3, [r7, #20]
 8015002:	685b      	ldr	r3, [r3, #4]
 8015004:	4618      	mov	r0, r3
 8015006:	f7fa fea7 	bl	800fd58 <pbuf_clen>
 801500a:	4603      	mov	r3, r0
 801500c:	461a      	mov	r2, r3
 801500e:	687b      	ldr	r3, [r7, #4]
 8015010:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015014:	4413      	add	r3, r2
 8015016:	b29a      	uxth	r2, r3
 8015018:	687b      	ldr	r3, [r7, #4]
 801501a:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801501e:	69fb      	ldr	r3, [r7, #28]
 8015020:	685b      	ldr	r3, [r3, #4]
 8015022:	4618      	mov	r0, r3
 8015024:	f7fa fe98 	bl	800fd58 <pbuf_clen>
 8015028:	4603      	mov	r3, r0
 801502a:	461a      	mov	r2, r3
 801502c:	687b      	ldr	r3, [r7, #4]
 801502e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015032:	4413      	add	r3, r2
 8015034:	b29a      	uxth	r2, r3
 8015036:	687b      	ldr	r3, [r7, #4]
 8015038:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 801503c:	697b      	ldr	r3, [r7, #20]
 801503e:	681a      	ldr	r2, [r3, #0]
 8015040:	69fb      	ldr	r3, [r7, #28]
 8015042:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8015044:	697b      	ldr	r3, [r7, #20]
 8015046:	69fa      	ldr	r2, [r7, #28]
 8015048:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 801504a:	69fb      	ldr	r3, [r7, #28]
 801504c:	681b      	ldr	r3, [r3, #0]
 801504e:	2b00      	cmp	r3, #0
 8015050:	d103      	bne.n	801505a <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8015052:	687b      	ldr	r3, [r7, #4]
 8015054:	2200      	movs	r2, #0
 8015056:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 801505a:	2300      	movs	r3, #0
 801505c:	e016      	b.n	801508c <tcp_split_unsent_seg+0x26c>
    goto memerr;
 801505e:	bf00      	nop
 8015060:	e002      	b.n	8015068 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8015062:	bf00      	nop
 8015064:	e000      	b.n	8015068 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8015066:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8015068:	69fb      	ldr	r3, [r7, #28]
 801506a:	2b00      	cmp	r3, #0
 801506c:	d006      	beq.n	801507c <tcp_split_unsent_seg+0x25c>
 801506e:	4b09      	ldr	r3, [pc, #36]	; (8015094 <tcp_split_unsent_seg+0x274>)
 8015070:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8015074:	490d      	ldr	r1, [pc, #52]	; (80150ac <tcp_split_unsent_seg+0x28c>)
 8015076:	4809      	ldr	r0, [pc, #36]	; (801509c <tcp_split_unsent_seg+0x27c>)
 8015078:	f004 ff48 	bl	8019f0c <iprintf>
  if (p != NULL) {
 801507c:	693b      	ldr	r3, [r7, #16]
 801507e:	2b00      	cmp	r3, #0
 8015080:	d002      	beq.n	8015088 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8015082:	6938      	ldr	r0, [r7, #16]
 8015084:	f7fa fde0 	bl	800fc48 <pbuf_free>
  }

  return ERR_MEM;
 8015088:	f04f 33ff 	mov.w	r3, #4294967295
}
 801508c:	4618      	mov	r0, r3
 801508e:	3724      	adds	r7, #36	; 0x24
 8015090:	46bd      	mov	sp, r7
 8015092:	bd90      	pop	{r4, r7, pc}
 8015094:	0801dd6c 	.word	0x0801dd6c
 8015098:	0801e100 	.word	0x0801e100
 801509c:	0801ddc0 	.word	0x0801ddc0
 80150a0:	0801e124 	.word	0x0801e124
 80150a4:	0801e148 	.word	0x0801e148
 80150a8:	0801e158 	.word	0x0801e158
 80150ac:	0801e168 	.word	0x0801e168

080150b0 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 80150b0:	b590      	push	{r4, r7, lr}
 80150b2:	b085      	sub	sp, #20
 80150b4:	af00      	add	r7, sp, #0
 80150b6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 80150b8:	687b      	ldr	r3, [r7, #4]
 80150ba:	2b00      	cmp	r3, #0
 80150bc:	d106      	bne.n	80150cc <tcp_send_fin+0x1c>
 80150be:	4b21      	ldr	r3, [pc, #132]	; (8015144 <tcp_send_fin+0x94>)
 80150c0:	f240 32eb 	movw	r2, #1003	; 0x3eb
 80150c4:	4920      	ldr	r1, [pc, #128]	; (8015148 <tcp_send_fin+0x98>)
 80150c6:	4821      	ldr	r0, [pc, #132]	; (801514c <tcp_send_fin+0x9c>)
 80150c8:	f004 ff20 	bl	8019f0c <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 80150cc:	687b      	ldr	r3, [r7, #4]
 80150ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80150d0:	2b00      	cmp	r3, #0
 80150d2:	d02e      	beq.n	8015132 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80150d4:	687b      	ldr	r3, [r7, #4]
 80150d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80150d8:	60fb      	str	r3, [r7, #12]
 80150da:	e002      	b.n	80150e2 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 80150dc:	68fb      	ldr	r3, [r7, #12]
 80150de:	681b      	ldr	r3, [r3, #0]
 80150e0:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80150e2:	68fb      	ldr	r3, [r7, #12]
 80150e4:	681b      	ldr	r3, [r3, #0]
 80150e6:	2b00      	cmp	r3, #0
 80150e8:	d1f8      	bne.n	80150dc <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 80150ea:	68fb      	ldr	r3, [r7, #12]
 80150ec:	68db      	ldr	r3, [r3, #12]
 80150ee:	899b      	ldrh	r3, [r3, #12]
 80150f0:	b29b      	uxth	r3, r3
 80150f2:	4618      	mov	r0, r3
 80150f4:	f7f9 fae5 	bl	800e6c2 <lwip_htons>
 80150f8:	4603      	mov	r3, r0
 80150fa:	b2db      	uxtb	r3, r3
 80150fc:	f003 0307 	and.w	r3, r3, #7
 8015100:	2b00      	cmp	r3, #0
 8015102:	d116      	bne.n	8015132 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8015104:	68fb      	ldr	r3, [r7, #12]
 8015106:	68db      	ldr	r3, [r3, #12]
 8015108:	899b      	ldrh	r3, [r3, #12]
 801510a:	b29c      	uxth	r4, r3
 801510c:	2001      	movs	r0, #1
 801510e:	f7f9 fad8 	bl	800e6c2 <lwip_htons>
 8015112:	4603      	mov	r3, r0
 8015114:	461a      	mov	r2, r3
 8015116:	68fb      	ldr	r3, [r7, #12]
 8015118:	68db      	ldr	r3, [r3, #12]
 801511a:	4322      	orrs	r2, r4
 801511c:	b292      	uxth	r2, r2
 801511e:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8015120:	687b      	ldr	r3, [r7, #4]
 8015122:	8b5b      	ldrh	r3, [r3, #26]
 8015124:	f043 0320 	orr.w	r3, r3, #32
 8015128:	b29a      	uxth	r2, r3
 801512a:	687b      	ldr	r3, [r7, #4]
 801512c:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 801512e:	2300      	movs	r3, #0
 8015130:	e004      	b.n	801513c <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8015132:	2101      	movs	r1, #1
 8015134:	6878      	ldr	r0, [r7, #4]
 8015136:	f000 f80b 	bl	8015150 <tcp_enqueue_flags>
 801513a:	4603      	mov	r3, r0
}
 801513c:	4618      	mov	r0, r3
 801513e:	3714      	adds	r7, #20
 8015140:	46bd      	mov	sp, r7
 8015142:	bd90      	pop	{r4, r7, pc}
 8015144:	0801dd6c 	.word	0x0801dd6c
 8015148:	0801e174 	.word	0x0801e174
 801514c:	0801ddc0 	.word	0x0801ddc0

08015150 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8015150:	b580      	push	{r7, lr}
 8015152:	b08a      	sub	sp, #40	; 0x28
 8015154:	af02      	add	r7, sp, #8
 8015156:	6078      	str	r0, [r7, #4]
 8015158:	460b      	mov	r3, r1
 801515a:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 801515c:	2300      	movs	r3, #0
 801515e:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8015160:	2300      	movs	r3, #0
 8015162:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8015164:	78fb      	ldrb	r3, [r7, #3]
 8015166:	f003 0303 	and.w	r3, r3, #3
 801516a:	2b00      	cmp	r3, #0
 801516c:	d106      	bne.n	801517c <tcp_enqueue_flags+0x2c>
 801516e:	4b67      	ldr	r3, [pc, #412]	; (801530c <tcp_enqueue_flags+0x1bc>)
 8015170:	f240 4211 	movw	r2, #1041	; 0x411
 8015174:	4966      	ldr	r1, [pc, #408]	; (8015310 <tcp_enqueue_flags+0x1c0>)
 8015176:	4867      	ldr	r0, [pc, #412]	; (8015314 <tcp_enqueue_flags+0x1c4>)
 8015178:	f004 fec8 	bl	8019f0c <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 801517c:	687b      	ldr	r3, [r7, #4]
 801517e:	2b00      	cmp	r3, #0
 8015180:	d106      	bne.n	8015190 <tcp_enqueue_flags+0x40>
 8015182:	4b62      	ldr	r3, [pc, #392]	; (801530c <tcp_enqueue_flags+0x1bc>)
 8015184:	f240 4213 	movw	r2, #1043	; 0x413
 8015188:	4963      	ldr	r1, [pc, #396]	; (8015318 <tcp_enqueue_flags+0x1c8>)
 801518a:	4862      	ldr	r0, [pc, #392]	; (8015314 <tcp_enqueue_flags+0x1c4>)
 801518c:	f004 febe 	bl	8019f0c <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8015190:	78fb      	ldrb	r3, [r7, #3]
 8015192:	f003 0302 	and.w	r3, r3, #2
 8015196:	2b00      	cmp	r3, #0
 8015198:	d001      	beq.n	801519e <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 801519a:	2301      	movs	r3, #1
 801519c:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801519e:	7ffb      	ldrb	r3, [r7, #31]
 80151a0:	009b      	lsls	r3, r3, #2
 80151a2:	b2db      	uxtb	r3, r3
 80151a4:	f003 0304 	and.w	r3, r3, #4
 80151a8:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 80151aa:	7dfb      	ldrb	r3, [r7, #23]
 80151ac:	b29b      	uxth	r3, r3
 80151ae:	f44f 7220 	mov.w	r2, #640	; 0x280
 80151b2:	4619      	mov	r1, r3
 80151b4:	2036      	movs	r0, #54	; 0x36
 80151b6:	f7fa fa63 	bl	800f680 <pbuf_alloc>
 80151ba:	6138      	str	r0, [r7, #16]
 80151bc:	693b      	ldr	r3, [r7, #16]
 80151be:	2b00      	cmp	r3, #0
 80151c0:	d109      	bne.n	80151d6 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80151c2:	687b      	ldr	r3, [r7, #4]
 80151c4:	8b5b      	ldrh	r3, [r3, #26]
 80151c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80151ca:	b29a      	uxth	r2, r3
 80151cc:	687b      	ldr	r3, [r7, #4]
 80151ce:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 80151d0:	f04f 33ff 	mov.w	r3, #4294967295
 80151d4:	e095      	b.n	8015302 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 80151d6:	693b      	ldr	r3, [r7, #16]
 80151d8:	895a      	ldrh	r2, [r3, #10]
 80151da:	7dfb      	ldrb	r3, [r7, #23]
 80151dc:	b29b      	uxth	r3, r3
 80151de:	429a      	cmp	r2, r3
 80151e0:	d206      	bcs.n	80151f0 <tcp_enqueue_flags+0xa0>
 80151e2:	4b4a      	ldr	r3, [pc, #296]	; (801530c <tcp_enqueue_flags+0x1bc>)
 80151e4:	f240 4239 	movw	r2, #1081	; 0x439
 80151e8:	494c      	ldr	r1, [pc, #304]	; (801531c <tcp_enqueue_flags+0x1cc>)
 80151ea:	484a      	ldr	r0, [pc, #296]	; (8015314 <tcp_enqueue_flags+0x1c4>)
 80151ec:	f004 fe8e 	bl	8019f0c <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 80151f0:	687b      	ldr	r3, [r7, #4]
 80151f2:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 80151f4:	78fa      	ldrb	r2, [r7, #3]
 80151f6:	7ffb      	ldrb	r3, [r7, #31]
 80151f8:	9300      	str	r3, [sp, #0]
 80151fa:	460b      	mov	r3, r1
 80151fc:	6939      	ldr	r1, [r7, #16]
 80151fe:	6878      	ldr	r0, [r7, #4]
 8015200:	f7ff f914 	bl	801442c <tcp_create_segment>
 8015204:	60f8      	str	r0, [r7, #12]
 8015206:	68fb      	ldr	r3, [r7, #12]
 8015208:	2b00      	cmp	r3, #0
 801520a:	d109      	bne.n	8015220 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801520c:	687b      	ldr	r3, [r7, #4]
 801520e:	8b5b      	ldrh	r3, [r3, #26]
 8015210:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015214:	b29a      	uxth	r2, r3
 8015216:	687b      	ldr	r3, [r7, #4]
 8015218:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801521a:	f04f 33ff 	mov.w	r3, #4294967295
 801521e:	e070      	b.n	8015302 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8015220:	68fb      	ldr	r3, [r7, #12]
 8015222:	68db      	ldr	r3, [r3, #12]
 8015224:	f003 0303 	and.w	r3, r3, #3
 8015228:	2b00      	cmp	r3, #0
 801522a:	d006      	beq.n	801523a <tcp_enqueue_flags+0xea>
 801522c:	4b37      	ldr	r3, [pc, #220]	; (801530c <tcp_enqueue_flags+0x1bc>)
 801522e:	f240 4242 	movw	r2, #1090	; 0x442
 8015232:	493b      	ldr	r1, [pc, #236]	; (8015320 <tcp_enqueue_flags+0x1d0>)
 8015234:	4837      	ldr	r0, [pc, #220]	; (8015314 <tcp_enqueue_flags+0x1c4>)
 8015236:	f004 fe69 	bl	8019f0c <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801523a:	68fb      	ldr	r3, [r7, #12]
 801523c:	891b      	ldrh	r3, [r3, #8]
 801523e:	2b00      	cmp	r3, #0
 8015240:	d006      	beq.n	8015250 <tcp_enqueue_flags+0x100>
 8015242:	4b32      	ldr	r3, [pc, #200]	; (801530c <tcp_enqueue_flags+0x1bc>)
 8015244:	f240 4243 	movw	r2, #1091	; 0x443
 8015248:	4936      	ldr	r1, [pc, #216]	; (8015324 <tcp_enqueue_flags+0x1d4>)
 801524a:	4832      	ldr	r0, [pc, #200]	; (8015314 <tcp_enqueue_flags+0x1c4>)
 801524c:	f004 fe5e 	bl	8019f0c <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8015250:	687b      	ldr	r3, [r7, #4]
 8015252:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015254:	2b00      	cmp	r3, #0
 8015256:	d103      	bne.n	8015260 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8015258:	687b      	ldr	r3, [r7, #4]
 801525a:	68fa      	ldr	r2, [r7, #12]
 801525c:	66da      	str	r2, [r3, #108]	; 0x6c
 801525e:	e00d      	b.n	801527c <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8015260:	687b      	ldr	r3, [r7, #4]
 8015262:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015264:	61bb      	str	r3, [r7, #24]
 8015266:	e002      	b.n	801526e <tcp_enqueue_flags+0x11e>
 8015268:	69bb      	ldr	r3, [r7, #24]
 801526a:	681b      	ldr	r3, [r3, #0]
 801526c:	61bb      	str	r3, [r7, #24]
 801526e:	69bb      	ldr	r3, [r7, #24]
 8015270:	681b      	ldr	r3, [r3, #0]
 8015272:	2b00      	cmp	r3, #0
 8015274:	d1f8      	bne.n	8015268 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8015276:	69bb      	ldr	r3, [r7, #24]
 8015278:	68fa      	ldr	r2, [r7, #12]
 801527a:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 801527c:	687b      	ldr	r3, [r7, #4]
 801527e:	2200      	movs	r2, #0
 8015280:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8015284:	78fb      	ldrb	r3, [r7, #3]
 8015286:	f003 0302 	and.w	r3, r3, #2
 801528a:	2b00      	cmp	r3, #0
 801528c:	d104      	bne.n	8015298 <tcp_enqueue_flags+0x148>
 801528e:	78fb      	ldrb	r3, [r7, #3]
 8015290:	f003 0301 	and.w	r3, r3, #1
 8015294:	2b00      	cmp	r3, #0
 8015296:	d004      	beq.n	80152a2 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8015298:	687b      	ldr	r3, [r7, #4]
 801529a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801529c:	1c5a      	adds	r2, r3, #1
 801529e:	687b      	ldr	r3, [r7, #4]
 80152a0:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 80152a2:	78fb      	ldrb	r3, [r7, #3]
 80152a4:	f003 0301 	and.w	r3, r3, #1
 80152a8:	2b00      	cmp	r3, #0
 80152aa:	d006      	beq.n	80152ba <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 80152ac:	687b      	ldr	r3, [r7, #4]
 80152ae:	8b5b      	ldrh	r3, [r3, #26]
 80152b0:	f043 0320 	orr.w	r3, r3, #32
 80152b4:	b29a      	uxth	r2, r3
 80152b6:	687b      	ldr	r3, [r7, #4]
 80152b8:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80152ba:	68fb      	ldr	r3, [r7, #12]
 80152bc:	685b      	ldr	r3, [r3, #4]
 80152be:	4618      	mov	r0, r3
 80152c0:	f7fa fd4a 	bl	800fd58 <pbuf_clen>
 80152c4:	4603      	mov	r3, r0
 80152c6:	461a      	mov	r2, r3
 80152c8:	687b      	ldr	r3, [r7, #4]
 80152ca:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80152ce:	4413      	add	r3, r2
 80152d0:	b29a      	uxth	r2, r3
 80152d2:	687b      	ldr	r3, [r7, #4]
 80152d4:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80152d8:	687b      	ldr	r3, [r7, #4]
 80152da:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80152de:	2b00      	cmp	r3, #0
 80152e0:	d00e      	beq.n	8015300 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 80152e2:	687b      	ldr	r3, [r7, #4]
 80152e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80152e6:	2b00      	cmp	r3, #0
 80152e8:	d10a      	bne.n	8015300 <tcp_enqueue_flags+0x1b0>
 80152ea:	687b      	ldr	r3, [r7, #4]
 80152ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80152ee:	2b00      	cmp	r3, #0
 80152f0:	d106      	bne.n	8015300 <tcp_enqueue_flags+0x1b0>
 80152f2:	4b06      	ldr	r3, [pc, #24]	; (801530c <tcp_enqueue_flags+0x1bc>)
 80152f4:	f240 4265 	movw	r2, #1125	; 0x465
 80152f8:	490b      	ldr	r1, [pc, #44]	; (8015328 <tcp_enqueue_flags+0x1d8>)
 80152fa:	4806      	ldr	r0, [pc, #24]	; (8015314 <tcp_enqueue_flags+0x1c4>)
 80152fc:	f004 fe06 	bl	8019f0c <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8015300:	2300      	movs	r3, #0
}
 8015302:	4618      	mov	r0, r3
 8015304:	3720      	adds	r7, #32
 8015306:	46bd      	mov	sp, r7
 8015308:	bd80      	pop	{r7, pc}
 801530a:	bf00      	nop
 801530c:	0801dd6c 	.word	0x0801dd6c
 8015310:	0801e190 	.word	0x0801e190
 8015314:	0801ddc0 	.word	0x0801ddc0
 8015318:	0801e1e8 	.word	0x0801e1e8
 801531c:	0801e208 	.word	0x0801e208
 8015320:	0801e244 	.word	0x0801e244
 8015324:	0801e25c 	.word	0x0801e25c
 8015328:	0801e288 	.word	0x0801e288

0801532c <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 801532c:	b5b0      	push	{r4, r5, r7, lr}
 801532e:	b08a      	sub	sp, #40	; 0x28
 8015330:	af00      	add	r7, sp, #0
 8015332:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8015334:	687b      	ldr	r3, [r7, #4]
 8015336:	2b00      	cmp	r3, #0
 8015338:	d106      	bne.n	8015348 <tcp_output+0x1c>
 801533a:	4b9e      	ldr	r3, [pc, #632]	; (80155b4 <tcp_output+0x288>)
 801533c:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8015340:	499d      	ldr	r1, [pc, #628]	; (80155b8 <tcp_output+0x28c>)
 8015342:	489e      	ldr	r0, [pc, #632]	; (80155bc <tcp_output+0x290>)
 8015344:	f004 fde2 	bl	8019f0c <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8015348:	687b      	ldr	r3, [r7, #4]
 801534a:	7d1b      	ldrb	r3, [r3, #20]
 801534c:	2b01      	cmp	r3, #1
 801534e:	d106      	bne.n	801535e <tcp_output+0x32>
 8015350:	4b98      	ldr	r3, [pc, #608]	; (80155b4 <tcp_output+0x288>)
 8015352:	f240 42e3 	movw	r2, #1251	; 0x4e3
 8015356:	499a      	ldr	r1, [pc, #616]	; (80155c0 <tcp_output+0x294>)
 8015358:	4898      	ldr	r0, [pc, #608]	; (80155bc <tcp_output+0x290>)
 801535a:	f004 fdd7 	bl	8019f0c <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 801535e:	4b99      	ldr	r3, [pc, #612]	; (80155c4 <tcp_output+0x298>)
 8015360:	681b      	ldr	r3, [r3, #0]
 8015362:	687a      	ldr	r2, [r7, #4]
 8015364:	429a      	cmp	r2, r3
 8015366:	d101      	bne.n	801536c <tcp_output+0x40>
    return ERR_OK;
 8015368:	2300      	movs	r3, #0
 801536a:	e1ce      	b.n	801570a <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801536c:	687b      	ldr	r3, [r7, #4]
 801536e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8015372:	687b      	ldr	r3, [r7, #4]
 8015374:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8015378:	4293      	cmp	r3, r2
 801537a:	bf28      	it	cs
 801537c:	4613      	movcs	r3, r2
 801537e:	b29b      	uxth	r3, r3
 8015380:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8015382:	687b      	ldr	r3, [r7, #4]
 8015384:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015386:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 8015388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801538a:	2b00      	cmp	r3, #0
 801538c:	d10b      	bne.n	80153a6 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 801538e:	687b      	ldr	r3, [r7, #4]
 8015390:	8b5b      	ldrh	r3, [r3, #26]
 8015392:	f003 0302 	and.w	r3, r3, #2
 8015396:	2b00      	cmp	r3, #0
 8015398:	f000 81aa 	beq.w	80156f0 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 801539c:	6878      	ldr	r0, [r7, #4]
 801539e:	f000 fdcb 	bl	8015f38 <tcp_send_empty_ack>
 80153a2:	4603      	mov	r3, r0
 80153a4:	e1b1      	b.n	801570a <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 80153a6:	6879      	ldr	r1, [r7, #4]
 80153a8:	687b      	ldr	r3, [r7, #4]
 80153aa:	3304      	adds	r3, #4
 80153ac:	461a      	mov	r2, r3
 80153ae:	6878      	ldr	r0, [r7, #4]
 80153b0:	f7ff f820 	bl	80143f4 <tcp_route>
 80153b4:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 80153b6:	697b      	ldr	r3, [r7, #20]
 80153b8:	2b00      	cmp	r3, #0
 80153ba:	d102      	bne.n	80153c2 <tcp_output+0x96>
    return ERR_RTE;
 80153bc:	f06f 0303 	mvn.w	r3, #3
 80153c0:	e1a3      	b.n	801570a <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 80153c2:	687b      	ldr	r3, [r7, #4]
 80153c4:	2b00      	cmp	r3, #0
 80153c6:	d003      	beq.n	80153d0 <tcp_output+0xa4>
 80153c8:	687b      	ldr	r3, [r7, #4]
 80153ca:	681b      	ldr	r3, [r3, #0]
 80153cc:	2b00      	cmp	r3, #0
 80153ce:	d111      	bne.n	80153f4 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 80153d0:	697b      	ldr	r3, [r7, #20]
 80153d2:	2b00      	cmp	r3, #0
 80153d4:	d002      	beq.n	80153dc <tcp_output+0xb0>
 80153d6:	697b      	ldr	r3, [r7, #20]
 80153d8:	3304      	adds	r3, #4
 80153da:	e000      	b.n	80153de <tcp_output+0xb2>
 80153dc:	2300      	movs	r3, #0
 80153de:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 80153e0:	693b      	ldr	r3, [r7, #16]
 80153e2:	2b00      	cmp	r3, #0
 80153e4:	d102      	bne.n	80153ec <tcp_output+0xc0>
      return ERR_RTE;
 80153e6:	f06f 0303 	mvn.w	r3, #3
 80153ea:	e18e      	b.n	801570a <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 80153ec:	693b      	ldr	r3, [r7, #16]
 80153ee:	681a      	ldr	r2, [r3, #0]
 80153f0:	687b      	ldr	r3, [r7, #4]
 80153f2:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 80153f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80153f6:	68db      	ldr	r3, [r3, #12]
 80153f8:	685b      	ldr	r3, [r3, #4]
 80153fa:	4618      	mov	r0, r3
 80153fc:	f7f9 f976 	bl	800e6ec <lwip_htonl>
 8015400:	4602      	mov	r2, r0
 8015402:	687b      	ldr	r3, [r7, #4]
 8015404:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015406:	1ad3      	subs	r3, r2, r3
 8015408:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801540a:	8912      	ldrh	r2, [r2, #8]
 801540c:	4413      	add	r3, r2
 801540e:	69ba      	ldr	r2, [r7, #24]
 8015410:	429a      	cmp	r2, r3
 8015412:	d227      	bcs.n	8015464 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8015414:	687b      	ldr	r3, [r7, #4]
 8015416:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801541a:	461a      	mov	r2, r3
 801541c:	69bb      	ldr	r3, [r7, #24]
 801541e:	4293      	cmp	r3, r2
 8015420:	d114      	bne.n	801544c <tcp_output+0x120>
 8015422:	687b      	ldr	r3, [r7, #4]
 8015424:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015426:	2b00      	cmp	r3, #0
 8015428:	d110      	bne.n	801544c <tcp_output+0x120>
 801542a:	687b      	ldr	r3, [r7, #4]
 801542c:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8015430:	2b00      	cmp	r3, #0
 8015432:	d10b      	bne.n	801544c <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8015434:	687b      	ldr	r3, [r7, #4]
 8015436:	2200      	movs	r2, #0
 8015438:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 801543c:	687b      	ldr	r3, [r7, #4]
 801543e:	2201      	movs	r2, #1
 8015440:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 8015444:	687b      	ldr	r3, [r7, #4]
 8015446:	2200      	movs	r2, #0
 8015448:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 801544c:	687b      	ldr	r3, [r7, #4]
 801544e:	8b5b      	ldrh	r3, [r3, #26]
 8015450:	f003 0302 	and.w	r3, r3, #2
 8015454:	2b00      	cmp	r3, #0
 8015456:	f000 814d 	beq.w	80156f4 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 801545a:	6878      	ldr	r0, [r7, #4]
 801545c:	f000 fd6c 	bl	8015f38 <tcp_send_empty_ack>
 8015460:	4603      	mov	r3, r0
 8015462:	e152      	b.n	801570a <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8015464:	687b      	ldr	r3, [r7, #4]
 8015466:	2200      	movs	r2, #0
 8015468:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 801546c:	687b      	ldr	r3, [r7, #4]
 801546e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015470:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8015472:	6a3b      	ldr	r3, [r7, #32]
 8015474:	2b00      	cmp	r3, #0
 8015476:	f000 811c 	beq.w	80156b2 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 801547a:	e002      	b.n	8015482 <tcp_output+0x156>
 801547c:	6a3b      	ldr	r3, [r7, #32]
 801547e:	681b      	ldr	r3, [r3, #0]
 8015480:	623b      	str	r3, [r7, #32]
 8015482:	6a3b      	ldr	r3, [r7, #32]
 8015484:	681b      	ldr	r3, [r3, #0]
 8015486:	2b00      	cmp	r3, #0
 8015488:	d1f8      	bne.n	801547c <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 801548a:	e112      	b.n	80156b2 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 801548c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801548e:	68db      	ldr	r3, [r3, #12]
 8015490:	899b      	ldrh	r3, [r3, #12]
 8015492:	b29b      	uxth	r3, r3
 8015494:	4618      	mov	r0, r3
 8015496:	f7f9 f914 	bl	800e6c2 <lwip_htons>
 801549a:	4603      	mov	r3, r0
 801549c:	b2db      	uxtb	r3, r3
 801549e:	f003 0304 	and.w	r3, r3, #4
 80154a2:	2b00      	cmp	r3, #0
 80154a4:	d006      	beq.n	80154b4 <tcp_output+0x188>
 80154a6:	4b43      	ldr	r3, [pc, #268]	; (80155b4 <tcp_output+0x288>)
 80154a8:	f240 5236 	movw	r2, #1334	; 0x536
 80154ac:	4946      	ldr	r1, [pc, #280]	; (80155c8 <tcp_output+0x29c>)
 80154ae:	4843      	ldr	r0, [pc, #268]	; (80155bc <tcp_output+0x290>)
 80154b0:	f004 fd2c 	bl	8019f0c <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80154b4:	687b      	ldr	r3, [r7, #4]
 80154b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80154b8:	2b00      	cmp	r3, #0
 80154ba:	d020      	beq.n	80154fe <tcp_output+0x1d2>
 80154bc:	687b      	ldr	r3, [r7, #4]
 80154be:	8b5b      	ldrh	r3, [r3, #26]
 80154c0:	f003 0344 	and.w	r3, r3, #68	; 0x44
 80154c4:	2b00      	cmp	r3, #0
 80154c6:	d11a      	bne.n	80154fe <tcp_output+0x1d2>
 80154c8:	687b      	ldr	r3, [r7, #4]
 80154ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80154cc:	2b00      	cmp	r3, #0
 80154ce:	d00b      	beq.n	80154e8 <tcp_output+0x1bc>
 80154d0:	687b      	ldr	r3, [r7, #4]
 80154d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80154d4:	681b      	ldr	r3, [r3, #0]
 80154d6:	2b00      	cmp	r3, #0
 80154d8:	d111      	bne.n	80154fe <tcp_output+0x1d2>
 80154da:	687b      	ldr	r3, [r7, #4]
 80154dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80154de:	891a      	ldrh	r2, [r3, #8]
 80154e0:	687b      	ldr	r3, [r7, #4]
 80154e2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80154e4:	429a      	cmp	r2, r3
 80154e6:	d20a      	bcs.n	80154fe <tcp_output+0x1d2>
 80154e8:	687b      	ldr	r3, [r7, #4]
 80154ea:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80154ee:	2b00      	cmp	r3, #0
 80154f0:	d005      	beq.n	80154fe <tcp_output+0x1d2>
 80154f2:	687b      	ldr	r3, [r7, #4]
 80154f4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80154f8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80154fc:	d301      	bcc.n	8015502 <tcp_output+0x1d6>
 80154fe:	2301      	movs	r3, #1
 8015500:	e000      	b.n	8015504 <tcp_output+0x1d8>
 8015502:	2300      	movs	r3, #0
 8015504:	2b00      	cmp	r3, #0
 8015506:	d106      	bne.n	8015516 <tcp_output+0x1ea>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8015508:	687b      	ldr	r3, [r7, #4]
 801550a:	8b5b      	ldrh	r3, [r3, #26]
 801550c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8015510:	2b00      	cmp	r3, #0
 8015512:	f000 80e3 	beq.w	80156dc <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8015516:	687b      	ldr	r3, [r7, #4]
 8015518:	7d1b      	ldrb	r3, [r3, #20]
 801551a:	2b02      	cmp	r3, #2
 801551c:	d00d      	beq.n	801553a <tcp_output+0x20e>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 801551e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015520:	68db      	ldr	r3, [r3, #12]
 8015522:	899b      	ldrh	r3, [r3, #12]
 8015524:	b29c      	uxth	r4, r3
 8015526:	2010      	movs	r0, #16
 8015528:	f7f9 f8cb 	bl	800e6c2 <lwip_htons>
 801552c:	4603      	mov	r3, r0
 801552e:	461a      	mov	r2, r3
 8015530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015532:	68db      	ldr	r3, [r3, #12]
 8015534:	4322      	orrs	r2, r4
 8015536:	b292      	uxth	r2, r2
 8015538:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 801553a:	697a      	ldr	r2, [r7, #20]
 801553c:	6879      	ldr	r1, [r7, #4]
 801553e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015540:	f000 f908 	bl	8015754 <tcp_output_segment>
 8015544:	4603      	mov	r3, r0
 8015546:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8015548:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801554c:	2b00      	cmp	r3, #0
 801554e:	d009      	beq.n	8015564 <tcp_output+0x238>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015550:	687b      	ldr	r3, [r7, #4]
 8015552:	8b5b      	ldrh	r3, [r3, #26]
 8015554:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015558:	b29a      	uxth	r2, r3
 801555a:	687b      	ldr	r3, [r7, #4]
 801555c:	835a      	strh	r2, [r3, #26]
      return err;
 801555e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015562:	e0d2      	b.n	801570a <tcp_output+0x3de>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8015564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015566:	681a      	ldr	r2, [r3, #0]
 8015568:	687b      	ldr	r3, [r7, #4]
 801556a:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 801556c:	687b      	ldr	r3, [r7, #4]
 801556e:	7d1b      	ldrb	r3, [r3, #20]
 8015570:	2b02      	cmp	r3, #2
 8015572:	d006      	beq.n	8015582 <tcp_output+0x256>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8015574:	687b      	ldr	r3, [r7, #4]
 8015576:	8b5b      	ldrh	r3, [r3, #26]
 8015578:	f023 0303 	bic.w	r3, r3, #3
 801557c:	b29a      	uxth	r2, r3
 801557e:	687b      	ldr	r3, [r7, #4]
 8015580:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8015582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015584:	68db      	ldr	r3, [r3, #12]
 8015586:	685b      	ldr	r3, [r3, #4]
 8015588:	4618      	mov	r0, r3
 801558a:	f7f9 f8af 	bl	800e6ec <lwip_htonl>
 801558e:	4604      	mov	r4, r0
 8015590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015592:	891b      	ldrh	r3, [r3, #8]
 8015594:	461d      	mov	r5, r3
 8015596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015598:	68db      	ldr	r3, [r3, #12]
 801559a:	899b      	ldrh	r3, [r3, #12]
 801559c:	b29b      	uxth	r3, r3
 801559e:	4618      	mov	r0, r3
 80155a0:	f7f9 f88f 	bl	800e6c2 <lwip_htons>
 80155a4:	4603      	mov	r3, r0
 80155a6:	b2db      	uxtb	r3, r3
 80155a8:	f003 0303 	and.w	r3, r3, #3
 80155ac:	2b00      	cmp	r3, #0
 80155ae:	d00d      	beq.n	80155cc <tcp_output+0x2a0>
 80155b0:	2301      	movs	r3, #1
 80155b2:	e00c      	b.n	80155ce <tcp_output+0x2a2>
 80155b4:	0801dd6c 	.word	0x0801dd6c
 80155b8:	0801e2b0 	.word	0x0801e2b0
 80155bc:	0801ddc0 	.word	0x0801ddc0
 80155c0:	0801e2c8 	.word	0x0801e2c8
 80155c4:	2001839c 	.word	0x2001839c
 80155c8:	0801e2f0 	.word	0x0801e2f0
 80155cc:	2300      	movs	r3, #0
 80155ce:	442b      	add	r3, r5
 80155d0:	4423      	add	r3, r4
 80155d2:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80155d4:	687b      	ldr	r3, [r7, #4]
 80155d6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80155d8:	68bb      	ldr	r3, [r7, #8]
 80155da:	1ad3      	subs	r3, r2, r3
 80155dc:	2b00      	cmp	r3, #0
 80155de:	da02      	bge.n	80155e6 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 80155e0:	687b      	ldr	r3, [r7, #4]
 80155e2:	68ba      	ldr	r2, [r7, #8]
 80155e4:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 80155e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80155e8:	891b      	ldrh	r3, [r3, #8]
 80155ea:	461c      	mov	r4, r3
 80155ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80155ee:	68db      	ldr	r3, [r3, #12]
 80155f0:	899b      	ldrh	r3, [r3, #12]
 80155f2:	b29b      	uxth	r3, r3
 80155f4:	4618      	mov	r0, r3
 80155f6:	f7f9 f864 	bl	800e6c2 <lwip_htons>
 80155fa:	4603      	mov	r3, r0
 80155fc:	b2db      	uxtb	r3, r3
 80155fe:	f003 0303 	and.w	r3, r3, #3
 8015602:	2b00      	cmp	r3, #0
 8015604:	d001      	beq.n	801560a <tcp_output+0x2de>
 8015606:	2301      	movs	r3, #1
 8015608:	e000      	b.n	801560c <tcp_output+0x2e0>
 801560a:	2300      	movs	r3, #0
 801560c:	4423      	add	r3, r4
 801560e:	2b00      	cmp	r3, #0
 8015610:	d049      	beq.n	80156a6 <tcp_output+0x37a>
      seg->next = NULL;
 8015612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015614:	2200      	movs	r2, #0
 8015616:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8015618:	687b      	ldr	r3, [r7, #4]
 801561a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801561c:	2b00      	cmp	r3, #0
 801561e:	d105      	bne.n	801562c <tcp_output+0x300>
        pcb->unacked = seg;
 8015620:	687b      	ldr	r3, [r7, #4]
 8015622:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015624:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 8015626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015628:	623b      	str	r3, [r7, #32]
 801562a:	e03f      	b.n	80156ac <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 801562c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801562e:	68db      	ldr	r3, [r3, #12]
 8015630:	685b      	ldr	r3, [r3, #4]
 8015632:	4618      	mov	r0, r3
 8015634:	f7f9 f85a 	bl	800e6ec <lwip_htonl>
 8015638:	4604      	mov	r4, r0
 801563a:	6a3b      	ldr	r3, [r7, #32]
 801563c:	68db      	ldr	r3, [r3, #12]
 801563e:	685b      	ldr	r3, [r3, #4]
 8015640:	4618      	mov	r0, r3
 8015642:	f7f9 f853 	bl	800e6ec <lwip_htonl>
 8015646:	4603      	mov	r3, r0
 8015648:	1ae3      	subs	r3, r4, r3
 801564a:	2b00      	cmp	r3, #0
 801564c:	da24      	bge.n	8015698 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801564e:	687b      	ldr	r3, [r7, #4]
 8015650:	3370      	adds	r3, #112	; 0x70
 8015652:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8015654:	e002      	b.n	801565c <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8015656:	69fb      	ldr	r3, [r7, #28]
 8015658:	681b      	ldr	r3, [r3, #0]
 801565a:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801565c:	69fb      	ldr	r3, [r7, #28]
 801565e:	681b      	ldr	r3, [r3, #0]
 8015660:	2b00      	cmp	r3, #0
 8015662:	d011      	beq.n	8015688 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8015664:	69fb      	ldr	r3, [r7, #28]
 8015666:	681b      	ldr	r3, [r3, #0]
 8015668:	68db      	ldr	r3, [r3, #12]
 801566a:	685b      	ldr	r3, [r3, #4]
 801566c:	4618      	mov	r0, r3
 801566e:	f7f9 f83d 	bl	800e6ec <lwip_htonl>
 8015672:	4604      	mov	r4, r0
 8015674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015676:	68db      	ldr	r3, [r3, #12]
 8015678:	685b      	ldr	r3, [r3, #4]
 801567a:	4618      	mov	r0, r3
 801567c:	f7f9 f836 	bl	800e6ec <lwip_htonl>
 8015680:	4603      	mov	r3, r0
 8015682:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8015684:	2b00      	cmp	r3, #0
 8015686:	dbe6      	blt.n	8015656 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8015688:	69fb      	ldr	r3, [r7, #28]
 801568a:	681a      	ldr	r2, [r3, #0]
 801568c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801568e:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8015690:	69fb      	ldr	r3, [r7, #28]
 8015692:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015694:	601a      	str	r2, [r3, #0]
 8015696:	e009      	b.n	80156ac <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8015698:	6a3b      	ldr	r3, [r7, #32]
 801569a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801569c:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 801569e:	6a3b      	ldr	r3, [r7, #32]
 80156a0:	681b      	ldr	r3, [r3, #0]
 80156a2:	623b      	str	r3, [r7, #32]
 80156a4:	e002      	b.n	80156ac <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 80156a6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80156a8:	f7fb ff35 	bl	8011516 <tcp_seg_free>
    }
    seg = pcb->unsent;
 80156ac:	687b      	ldr	r3, [r7, #4]
 80156ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80156b0:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 80156b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80156b4:	2b00      	cmp	r3, #0
 80156b6:	d012      	beq.n	80156de <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 80156b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80156ba:	68db      	ldr	r3, [r3, #12]
 80156bc:	685b      	ldr	r3, [r3, #4]
 80156be:	4618      	mov	r0, r3
 80156c0:	f7f9 f814 	bl	800e6ec <lwip_htonl>
 80156c4:	4602      	mov	r2, r0
 80156c6:	687b      	ldr	r3, [r7, #4]
 80156c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80156ca:	1ad3      	subs	r3, r2, r3
 80156cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80156ce:	8912      	ldrh	r2, [r2, #8]
 80156d0:	4413      	add	r3, r2
  while (seg != NULL &&
 80156d2:	69ba      	ldr	r2, [r7, #24]
 80156d4:	429a      	cmp	r2, r3
 80156d6:	f4bf aed9 	bcs.w	801548c <tcp_output+0x160>
 80156da:	e000      	b.n	80156de <tcp_output+0x3b2>
      break;
 80156dc:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 80156de:	687b      	ldr	r3, [r7, #4]
 80156e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80156e2:	2b00      	cmp	r3, #0
 80156e4:	d108      	bne.n	80156f8 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80156e6:	687b      	ldr	r3, [r7, #4]
 80156e8:	2200      	movs	r2, #0
 80156ea:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 80156ee:	e004      	b.n	80156fa <tcp_output+0x3ce>
    goto output_done;
 80156f0:	bf00      	nop
 80156f2:	e002      	b.n	80156fa <tcp_output+0x3ce>
    goto output_done;
 80156f4:	bf00      	nop
 80156f6:	e000      	b.n	80156fa <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 80156f8:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 80156fa:	687b      	ldr	r3, [r7, #4]
 80156fc:	8b5b      	ldrh	r3, [r3, #26]
 80156fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8015702:	b29a      	uxth	r2, r3
 8015704:	687b      	ldr	r3, [r7, #4]
 8015706:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8015708:	2300      	movs	r3, #0
}
 801570a:	4618      	mov	r0, r3
 801570c:	3728      	adds	r7, #40	; 0x28
 801570e:	46bd      	mov	sp, r7
 8015710:	bdb0      	pop	{r4, r5, r7, pc}
 8015712:	bf00      	nop

08015714 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8015714:	b580      	push	{r7, lr}
 8015716:	b082      	sub	sp, #8
 8015718:	af00      	add	r7, sp, #0
 801571a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 801571c:	687b      	ldr	r3, [r7, #4]
 801571e:	2b00      	cmp	r3, #0
 8015720:	d106      	bne.n	8015730 <tcp_output_segment_busy+0x1c>
 8015722:	4b09      	ldr	r3, [pc, #36]	; (8015748 <tcp_output_segment_busy+0x34>)
 8015724:	f240 529a 	movw	r2, #1434	; 0x59a
 8015728:	4908      	ldr	r1, [pc, #32]	; (801574c <tcp_output_segment_busy+0x38>)
 801572a:	4809      	ldr	r0, [pc, #36]	; (8015750 <tcp_output_segment_busy+0x3c>)
 801572c:	f004 fbee 	bl	8019f0c <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8015730:	687b      	ldr	r3, [r7, #4]
 8015732:	685b      	ldr	r3, [r3, #4]
 8015734:	7b9b      	ldrb	r3, [r3, #14]
 8015736:	2b01      	cmp	r3, #1
 8015738:	d001      	beq.n	801573e <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 801573a:	2301      	movs	r3, #1
 801573c:	e000      	b.n	8015740 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 801573e:	2300      	movs	r3, #0
}
 8015740:	4618      	mov	r0, r3
 8015742:	3708      	adds	r7, #8
 8015744:	46bd      	mov	sp, r7
 8015746:	bd80      	pop	{r7, pc}
 8015748:	0801dd6c 	.word	0x0801dd6c
 801574c:	0801e308 	.word	0x0801e308
 8015750:	0801ddc0 	.word	0x0801ddc0

08015754 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8015754:	b5b0      	push	{r4, r5, r7, lr}
 8015756:	b08c      	sub	sp, #48	; 0x30
 8015758:	af04      	add	r7, sp, #16
 801575a:	60f8      	str	r0, [r7, #12]
 801575c:	60b9      	str	r1, [r7, #8]
 801575e:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8015760:	68fb      	ldr	r3, [r7, #12]
 8015762:	2b00      	cmp	r3, #0
 8015764:	d106      	bne.n	8015774 <tcp_output_segment+0x20>
 8015766:	4b63      	ldr	r3, [pc, #396]	; (80158f4 <tcp_output_segment+0x1a0>)
 8015768:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 801576c:	4962      	ldr	r1, [pc, #392]	; (80158f8 <tcp_output_segment+0x1a4>)
 801576e:	4863      	ldr	r0, [pc, #396]	; (80158fc <tcp_output_segment+0x1a8>)
 8015770:	f004 fbcc 	bl	8019f0c <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8015774:	68bb      	ldr	r3, [r7, #8]
 8015776:	2b00      	cmp	r3, #0
 8015778:	d106      	bne.n	8015788 <tcp_output_segment+0x34>
 801577a:	4b5e      	ldr	r3, [pc, #376]	; (80158f4 <tcp_output_segment+0x1a0>)
 801577c:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8015780:	495f      	ldr	r1, [pc, #380]	; (8015900 <tcp_output_segment+0x1ac>)
 8015782:	485e      	ldr	r0, [pc, #376]	; (80158fc <tcp_output_segment+0x1a8>)
 8015784:	f004 fbc2 	bl	8019f0c <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8015788:	687b      	ldr	r3, [r7, #4]
 801578a:	2b00      	cmp	r3, #0
 801578c:	d106      	bne.n	801579c <tcp_output_segment+0x48>
 801578e:	4b59      	ldr	r3, [pc, #356]	; (80158f4 <tcp_output_segment+0x1a0>)
 8015790:	f240 52ba 	movw	r2, #1466	; 0x5ba
 8015794:	495b      	ldr	r1, [pc, #364]	; (8015904 <tcp_output_segment+0x1b0>)
 8015796:	4859      	ldr	r0, [pc, #356]	; (80158fc <tcp_output_segment+0x1a8>)
 8015798:	f004 fbb8 	bl	8019f0c <iprintf>

  if (tcp_output_segment_busy(seg)) {
 801579c:	68f8      	ldr	r0, [r7, #12]
 801579e:	f7ff ffb9 	bl	8015714 <tcp_output_segment_busy>
 80157a2:	4603      	mov	r3, r0
 80157a4:	2b00      	cmp	r3, #0
 80157a6:	d001      	beq.n	80157ac <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 80157a8:	2300      	movs	r3, #0
 80157aa:	e09f      	b.n	80158ec <tcp_output_segment+0x198>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 80157ac:	68bb      	ldr	r3, [r7, #8]
 80157ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80157b0:	68fb      	ldr	r3, [r7, #12]
 80157b2:	68dc      	ldr	r4, [r3, #12]
 80157b4:	4610      	mov	r0, r2
 80157b6:	f7f8 ff99 	bl	800e6ec <lwip_htonl>
 80157ba:	4603      	mov	r3, r0
 80157bc:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80157be:	68bb      	ldr	r3, [r7, #8]
 80157c0:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 80157c2:	68fb      	ldr	r3, [r7, #12]
 80157c4:	68dc      	ldr	r4, [r3, #12]
 80157c6:	4610      	mov	r0, r2
 80157c8:	f7f8 ff7b 	bl	800e6c2 <lwip_htons>
 80157cc:	4603      	mov	r3, r0
 80157ce:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80157d0:	68bb      	ldr	r3, [r7, #8]
 80157d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80157d4:	68ba      	ldr	r2, [r7, #8]
 80157d6:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 80157d8:	441a      	add	r2, r3
 80157da:	68bb      	ldr	r3, [r7, #8]
 80157dc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 80157de:	68fb      	ldr	r3, [r7, #12]
 80157e0:	68db      	ldr	r3, [r3, #12]
 80157e2:	3314      	adds	r3, #20
 80157e4:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 80157e6:	68fb      	ldr	r3, [r7, #12]
 80157e8:	7a9b      	ldrb	r3, [r3, #10]
 80157ea:	f003 0301 	and.w	r3, r3, #1
 80157ee:	2b00      	cmp	r3, #0
 80157f0:	d015      	beq.n	801581e <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 80157f2:	68bb      	ldr	r3, [r7, #8]
 80157f4:	3304      	adds	r3, #4
 80157f6:	461a      	mov	r2, r3
 80157f8:	6879      	ldr	r1, [r7, #4]
 80157fa:	f44f 60af 	mov.w	r0, #1400	; 0x578
 80157fe:	f7fc fa31 	bl	8011c64 <tcp_eff_send_mss_netif>
 8015802:	4603      	mov	r3, r0
 8015804:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8015806:	8b7b      	ldrh	r3, [r7, #26]
 8015808:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 801580c:	4618      	mov	r0, r3
 801580e:	f7f8 ff6d 	bl	800e6ec <lwip_htonl>
 8015812:	4602      	mov	r2, r0
 8015814:	69fb      	ldr	r3, [r7, #28]
 8015816:	601a      	str	r2, [r3, #0]
    opts += 1;
 8015818:	69fb      	ldr	r3, [r7, #28]
 801581a:	3304      	adds	r3, #4
 801581c:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 801581e:	68bb      	ldr	r3, [r7, #8]
 8015820:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8015824:	2b00      	cmp	r3, #0
 8015826:	da02      	bge.n	801582e <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8015828:	68bb      	ldr	r3, [r7, #8]
 801582a:	2200      	movs	r2, #0
 801582c:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 801582e:	68bb      	ldr	r3, [r7, #8]
 8015830:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015832:	2b00      	cmp	r3, #0
 8015834:	d10c      	bne.n	8015850 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8015836:	4b34      	ldr	r3, [pc, #208]	; (8015908 <tcp_output_segment+0x1b4>)
 8015838:	681a      	ldr	r2, [r3, #0]
 801583a:	68bb      	ldr	r3, [r7, #8]
 801583c:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801583e:	68fb      	ldr	r3, [r7, #12]
 8015840:	68db      	ldr	r3, [r3, #12]
 8015842:	685b      	ldr	r3, [r3, #4]
 8015844:	4618      	mov	r0, r3
 8015846:	f7f8 ff51 	bl	800e6ec <lwip_htonl>
 801584a:	4602      	mov	r2, r0
 801584c:	68bb      	ldr	r3, [r7, #8]
 801584e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8015850:	68fb      	ldr	r3, [r7, #12]
 8015852:	68da      	ldr	r2, [r3, #12]
 8015854:	68fb      	ldr	r3, [r7, #12]
 8015856:	685b      	ldr	r3, [r3, #4]
 8015858:	685b      	ldr	r3, [r3, #4]
 801585a:	1ad3      	subs	r3, r2, r3
 801585c:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 801585e:	68fb      	ldr	r3, [r7, #12]
 8015860:	685b      	ldr	r3, [r3, #4]
 8015862:	8959      	ldrh	r1, [r3, #10]
 8015864:	68fb      	ldr	r3, [r7, #12]
 8015866:	685b      	ldr	r3, [r3, #4]
 8015868:	8b3a      	ldrh	r2, [r7, #24]
 801586a:	1a8a      	subs	r2, r1, r2
 801586c:	b292      	uxth	r2, r2
 801586e:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8015870:	68fb      	ldr	r3, [r7, #12]
 8015872:	685b      	ldr	r3, [r3, #4]
 8015874:	8919      	ldrh	r1, [r3, #8]
 8015876:	68fb      	ldr	r3, [r7, #12]
 8015878:	685b      	ldr	r3, [r3, #4]
 801587a:	8b3a      	ldrh	r2, [r7, #24]
 801587c:	1a8a      	subs	r2, r1, r2
 801587e:	b292      	uxth	r2, r2
 8015880:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8015882:	68fb      	ldr	r3, [r7, #12]
 8015884:	685b      	ldr	r3, [r3, #4]
 8015886:	68fa      	ldr	r2, [r7, #12]
 8015888:	68d2      	ldr	r2, [r2, #12]
 801588a:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 801588c:	68fb      	ldr	r3, [r7, #12]
 801588e:	68db      	ldr	r3, [r3, #12]
 8015890:	2200      	movs	r2, #0
 8015892:	741a      	strb	r2, [r3, #16]
 8015894:	2200      	movs	r2, #0
 8015896:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8015898:	68fb      	ldr	r3, [r7, #12]
 801589a:	68db      	ldr	r3, [r3, #12]
 801589c:	f103 0214 	add.w	r2, r3, #20
 80158a0:	68fb      	ldr	r3, [r7, #12]
 80158a2:	7a9b      	ldrb	r3, [r3, #10]
 80158a4:	009b      	lsls	r3, r3, #2
 80158a6:	f003 0304 	and.w	r3, r3, #4
 80158aa:	4413      	add	r3, r2
 80158ac:	69fa      	ldr	r2, [r7, #28]
 80158ae:	429a      	cmp	r2, r3
 80158b0:	d006      	beq.n	80158c0 <tcp_output_segment+0x16c>
 80158b2:	4b10      	ldr	r3, [pc, #64]	; (80158f4 <tcp_output_segment+0x1a0>)
 80158b4:	f240 621c 	movw	r2, #1564	; 0x61c
 80158b8:	4914      	ldr	r1, [pc, #80]	; (801590c <tcp_output_segment+0x1b8>)
 80158ba:	4810      	ldr	r0, [pc, #64]	; (80158fc <tcp_output_segment+0x1a8>)
 80158bc:	f004 fb26 	bl	8019f0c <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 80158c0:	68fb      	ldr	r3, [r7, #12]
 80158c2:	6858      	ldr	r0, [r3, #4]
 80158c4:	68b9      	ldr	r1, [r7, #8]
 80158c6:	68bb      	ldr	r3, [r7, #8]
 80158c8:	1d1c      	adds	r4, r3, #4
 80158ca:	68bb      	ldr	r3, [r7, #8]
 80158cc:	7add      	ldrb	r5, [r3, #11]
 80158ce:	68bb      	ldr	r3, [r7, #8]
 80158d0:	7a9b      	ldrb	r3, [r3, #10]
 80158d2:	687a      	ldr	r2, [r7, #4]
 80158d4:	9202      	str	r2, [sp, #8]
 80158d6:	2206      	movs	r2, #6
 80158d8:	9201      	str	r2, [sp, #4]
 80158da:	9300      	str	r3, [sp, #0]
 80158dc:	462b      	mov	r3, r5
 80158de:	4622      	mov	r2, r4
 80158e0:	f002 fa36 	bl	8017d50 <ip4_output_if>
 80158e4:	4603      	mov	r3, r0
 80158e6:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 80158e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80158ec:	4618      	mov	r0, r3
 80158ee:	3720      	adds	r7, #32
 80158f0:	46bd      	mov	sp, r7
 80158f2:	bdb0      	pop	{r4, r5, r7, pc}
 80158f4:	0801dd6c 	.word	0x0801dd6c
 80158f8:	0801e330 	.word	0x0801e330
 80158fc:	0801ddc0 	.word	0x0801ddc0
 8015900:	0801e350 	.word	0x0801e350
 8015904:	0801e370 	.word	0x0801e370
 8015908:	2001838c 	.word	0x2001838c
 801590c:	0801e394 	.word	0x0801e394

08015910 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8015910:	b5b0      	push	{r4, r5, r7, lr}
 8015912:	b084      	sub	sp, #16
 8015914:	af00      	add	r7, sp, #0
 8015916:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8015918:	687b      	ldr	r3, [r7, #4]
 801591a:	2b00      	cmp	r3, #0
 801591c:	d106      	bne.n	801592c <tcp_rexmit_rto_prepare+0x1c>
 801591e:	4b31      	ldr	r3, [pc, #196]	; (80159e4 <tcp_rexmit_rto_prepare+0xd4>)
 8015920:	f240 6263 	movw	r2, #1635	; 0x663
 8015924:	4930      	ldr	r1, [pc, #192]	; (80159e8 <tcp_rexmit_rto_prepare+0xd8>)
 8015926:	4831      	ldr	r0, [pc, #196]	; (80159ec <tcp_rexmit_rto_prepare+0xdc>)
 8015928:	f004 faf0 	bl	8019f0c <iprintf>

  if (pcb->unacked == NULL) {
 801592c:	687b      	ldr	r3, [r7, #4]
 801592e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015930:	2b00      	cmp	r3, #0
 8015932:	d102      	bne.n	801593a <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8015934:	f06f 0305 	mvn.w	r3, #5
 8015938:	e050      	b.n	80159dc <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801593a:	687b      	ldr	r3, [r7, #4]
 801593c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801593e:	60fb      	str	r3, [r7, #12]
 8015940:	e00b      	b.n	801595a <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8015942:	68f8      	ldr	r0, [r7, #12]
 8015944:	f7ff fee6 	bl	8015714 <tcp_output_segment_busy>
 8015948:	4603      	mov	r3, r0
 801594a:	2b00      	cmp	r3, #0
 801594c:	d002      	beq.n	8015954 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 801594e:	f06f 0305 	mvn.w	r3, #5
 8015952:	e043      	b.n	80159dc <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8015954:	68fb      	ldr	r3, [r7, #12]
 8015956:	681b      	ldr	r3, [r3, #0]
 8015958:	60fb      	str	r3, [r7, #12]
 801595a:	68fb      	ldr	r3, [r7, #12]
 801595c:	681b      	ldr	r3, [r3, #0]
 801595e:	2b00      	cmp	r3, #0
 8015960:	d1ef      	bne.n	8015942 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8015962:	68f8      	ldr	r0, [r7, #12]
 8015964:	f7ff fed6 	bl	8015714 <tcp_output_segment_busy>
 8015968:	4603      	mov	r3, r0
 801596a:	2b00      	cmp	r3, #0
 801596c:	d002      	beq.n	8015974 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 801596e:	f06f 0305 	mvn.w	r3, #5
 8015972:	e033      	b.n	80159dc <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8015974:	687b      	ldr	r3, [r7, #4]
 8015976:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8015978:	68fb      	ldr	r3, [r7, #12]
 801597a:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 801597c:	687b      	ldr	r3, [r7, #4]
 801597e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8015980:	687b      	ldr	r3, [r7, #4]
 8015982:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8015984:	687b      	ldr	r3, [r7, #4]
 8015986:	2200      	movs	r2, #0
 8015988:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 801598a:	687b      	ldr	r3, [r7, #4]
 801598c:	8b5b      	ldrh	r3, [r3, #26]
 801598e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8015992:	b29a      	uxth	r2, r3
 8015994:	687b      	ldr	r3, [r7, #4]
 8015996:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8015998:	68fb      	ldr	r3, [r7, #12]
 801599a:	68db      	ldr	r3, [r3, #12]
 801599c:	685b      	ldr	r3, [r3, #4]
 801599e:	4618      	mov	r0, r3
 80159a0:	f7f8 fea4 	bl	800e6ec <lwip_htonl>
 80159a4:	4604      	mov	r4, r0
 80159a6:	68fb      	ldr	r3, [r7, #12]
 80159a8:	891b      	ldrh	r3, [r3, #8]
 80159aa:	461d      	mov	r5, r3
 80159ac:	68fb      	ldr	r3, [r7, #12]
 80159ae:	68db      	ldr	r3, [r3, #12]
 80159b0:	899b      	ldrh	r3, [r3, #12]
 80159b2:	b29b      	uxth	r3, r3
 80159b4:	4618      	mov	r0, r3
 80159b6:	f7f8 fe84 	bl	800e6c2 <lwip_htons>
 80159ba:	4603      	mov	r3, r0
 80159bc:	b2db      	uxtb	r3, r3
 80159be:	f003 0303 	and.w	r3, r3, #3
 80159c2:	2b00      	cmp	r3, #0
 80159c4:	d001      	beq.n	80159ca <tcp_rexmit_rto_prepare+0xba>
 80159c6:	2301      	movs	r3, #1
 80159c8:	e000      	b.n	80159cc <tcp_rexmit_rto_prepare+0xbc>
 80159ca:	2300      	movs	r3, #0
 80159cc:	442b      	add	r3, r5
 80159ce:	18e2      	adds	r2, r4, r3
 80159d0:	687b      	ldr	r3, [r7, #4]
 80159d2:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 80159d4:	687b      	ldr	r3, [r7, #4]
 80159d6:	2200      	movs	r2, #0
 80159d8:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 80159da:	2300      	movs	r3, #0
}
 80159dc:	4618      	mov	r0, r3
 80159de:	3710      	adds	r7, #16
 80159e0:	46bd      	mov	sp, r7
 80159e2:	bdb0      	pop	{r4, r5, r7, pc}
 80159e4:	0801dd6c 	.word	0x0801dd6c
 80159e8:	0801e3a8 	.word	0x0801e3a8
 80159ec:	0801ddc0 	.word	0x0801ddc0

080159f0 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 80159f0:	b580      	push	{r7, lr}
 80159f2:	b082      	sub	sp, #8
 80159f4:	af00      	add	r7, sp, #0
 80159f6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 80159f8:	687b      	ldr	r3, [r7, #4]
 80159fa:	2b00      	cmp	r3, #0
 80159fc:	d106      	bne.n	8015a0c <tcp_rexmit_rto_commit+0x1c>
 80159fe:	4b0d      	ldr	r3, [pc, #52]	; (8015a34 <tcp_rexmit_rto_commit+0x44>)
 8015a00:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8015a04:	490c      	ldr	r1, [pc, #48]	; (8015a38 <tcp_rexmit_rto_commit+0x48>)
 8015a06:	480d      	ldr	r0, [pc, #52]	; (8015a3c <tcp_rexmit_rto_commit+0x4c>)
 8015a08:	f004 fa80 	bl	8019f0c <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8015a0c:	687b      	ldr	r3, [r7, #4]
 8015a0e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015a12:	2bff      	cmp	r3, #255	; 0xff
 8015a14:	d007      	beq.n	8015a26 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8015a16:	687b      	ldr	r3, [r7, #4]
 8015a18:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015a1c:	3301      	adds	r3, #1
 8015a1e:	b2da      	uxtb	r2, r3
 8015a20:	687b      	ldr	r3, [r7, #4]
 8015a22:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8015a26:	6878      	ldr	r0, [r7, #4]
 8015a28:	f7ff fc80 	bl	801532c <tcp_output>
}
 8015a2c:	bf00      	nop
 8015a2e:	3708      	adds	r7, #8
 8015a30:	46bd      	mov	sp, r7
 8015a32:	bd80      	pop	{r7, pc}
 8015a34:	0801dd6c 	.word	0x0801dd6c
 8015a38:	0801e3cc 	.word	0x0801e3cc
 8015a3c:	0801ddc0 	.word	0x0801ddc0

08015a40 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8015a40:	b580      	push	{r7, lr}
 8015a42:	b082      	sub	sp, #8
 8015a44:	af00      	add	r7, sp, #0
 8015a46:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8015a48:	687b      	ldr	r3, [r7, #4]
 8015a4a:	2b00      	cmp	r3, #0
 8015a4c:	d106      	bne.n	8015a5c <tcp_rexmit_rto+0x1c>
 8015a4e:	4b0a      	ldr	r3, [pc, #40]	; (8015a78 <tcp_rexmit_rto+0x38>)
 8015a50:	f240 62ad 	movw	r2, #1709	; 0x6ad
 8015a54:	4909      	ldr	r1, [pc, #36]	; (8015a7c <tcp_rexmit_rto+0x3c>)
 8015a56:	480a      	ldr	r0, [pc, #40]	; (8015a80 <tcp_rexmit_rto+0x40>)
 8015a58:	f004 fa58 	bl	8019f0c <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8015a5c:	6878      	ldr	r0, [r7, #4]
 8015a5e:	f7ff ff57 	bl	8015910 <tcp_rexmit_rto_prepare>
 8015a62:	4603      	mov	r3, r0
 8015a64:	2b00      	cmp	r3, #0
 8015a66:	d102      	bne.n	8015a6e <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8015a68:	6878      	ldr	r0, [r7, #4]
 8015a6a:	f7ff ffc1 	bl	80159f0 <tcp_rexmit_rto_commit>
  }
}
 8015a6e:	bf00      	nop
 8015a70:	3708      	adds	r7, #8
 8015a72:	46bd      	mov	sp, r7
 8015a74:	bd80      	pop	{r7, pc}
 8015a76:	bf00      	nop
 8015a78:	0801dd6c 	.word	0x0801dd6c
 8015a7c:	0801e3f0 	.word	0x0801e3f0
 8015a80:	0801ddc0 	.word	0x0801ddc0

08015a84 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8015a84:	b590      	push	{r4, r7, lr}
 8015a86:	b085      	sub	sp, #20
 8015a88:	af00      	add	r7, sp, #0
 8015a8a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8015a8c:	687b      	ldr	r3, [r7, #4]
 8015a8e:	2b00      	cmp	r3, #0
 8015a90:	d106      	bne.n	8015aa0 <tcp_rexmit+0x1c>
 8015a92:	4b2f      	ldr	r3, [pc, #188]	; (8015b50 <tcp_rexmit+0xcc>)
 8015a94:	f240 62c1 	movw	r2, #1729	; 0x6c1
 8015a98:	492e      	ldr	r1, [pc, #184]	; (8015b54 <tcp_rexmit+0xd0>)
 8015a9a:	482f      	ldr	r0, [pc, #188]	; (8015b58 <tcp_rexmit+0xd4>)
 8015a9c:	f004 fa36 	bl	8019f0c <iprintf>

  if (pcb->unacked == NULL) {
 8015aa0:	687b      	ldr	r3, [r7, #4]
 8015aa2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015aa4:	2b00      	cmp	r3, #0
 8015aa6:	d102      	bne.n	8015aae <tcp_rexmit+0x2a>
    return ERR_VAL;
 8015aa8:	f06f 0305 	mvn.w	r3, #5
 8015aac:	e04c      	b.n	8015b48 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 8015aae:	687b      	ldr	r3, [r7, #4]
 8015ab0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015ab2:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8015ab4:	68b8      	ldr	r0, [r7, #8]
 8015ab6:	f7ff fe2d 	bl	8015714 <tcp_output_segment_busy>
 8015aba:	4603      	mov	r3, r0
 8015abc:	2b00      	cmp	r3, #0
 8015abe:	d002      	beq.n	8015ac6 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8015ac0:	f06f 0305 	mvn.w	r3, #5
 8015ac4:	e040      	b.n	8015b48 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8015ac6:	68bb      	ldr	r3, [r7, #8]
 8015ac8:	681a      	ldr	r2, [r3, #0]
 8015aca:	687b      	ldr	r3, [r7, #4]
 8015acc:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 8015ace:	687b      	ldr	r3, [r7, #4]
 8015ad0:	336c      	adds	r3, #108	; 0x6c
 8015ad2:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8015ad4:	e002      	b.n	8015adc <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8015ad6:	68fb      	ldr	r3, [r7, #12]
 8015ad8:	681b      	ldr	r3, [r3, #0]
 8015ada:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8015adc:	68fb      	ldr	r3, [r7, #12]
 8015ade:	681b      	ldr	r3, [r3, #0]
 8015ae0:	2b00      	cmp	r3, #0
 8015ae2:	d011      	beq.n	8015b08 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8015ae4:	68fb      	ldr	r3, [r7, #12]
 8015ae6:	681b      	ldr	r3, [r3, #0]
 8015ae8:	68db      	ldr	r3, [r3, #12]
 8015aea:	685b      	ldr	r3, [r3, #4]
 8015aec:	4618      	mov	r0, r3
 8015aee:	f7f8 fdfd 	bl	800e6ec <lwip_htonl>
 8015af2:	4604      	mov	r4, r0
 8015af4:	68bb      	ldr	r3, [r7, #8]
 8015af6:	68db      	ldr	r3, [r3, #12]
 8015af8:	685b      	ldr	r3, [r3, #4]
 8015afa:	4618      	mov	r0, r3
 8015afc:	f7f8 fdf6 	bl	800e6ec <lwip_htonl>
 8015b00:	4603      	mov	r3, r0
 8015b02:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8015b04:	2b00      	cmp	r3, #0
 8015b06:	dbe6      	blt.n	8015ad6 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8015b08:	68fb      	ldr	r3, [r7, #12]
 8015b0a:	681a      	ldr	r2, [r3, #0]
 8015b0c:	68bb      	ldr	r3, [r7, #8]
 8015b0e:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8015b10:	68fb      	ldr	r3, [r7, #12]
 8015b12:	68ba      	ldr	r2, [r7, #8]
 8015b14:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8015b16:	68bb      	ldr	r3, [r7, #8]
 8015b18:	681b      	ldr	r3, [r3, #0]
 8015b1a:	2b00      	cmp	r3, #0
 8015b1c:	d103      	bne.n	8015b26 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8015b1e:	687b      	ldr	r3, [r7, #4]
 8015b20:	2200      	movs	r2, #0
 8015b22:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8015b26:	687b      	ldr	r3, [r7, #4]
 8015b28:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015b2c:	2bff      	cmp	r3, #255	; 0xff
 8015b2e:	d007      	beq.n	8015b40 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8015b30:	687b      	ldr	r3, [r7, #4]
 8015b32:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015b36:	3301      	adds	r3, #1
 8015b38:	b2da      	uxtb	r2, r3
 8015b3a:	687b      	ldr	r3, [r7, #4]
 8015b3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8015b40:	687b      	ldr	r3, [r7, #4]
 8015b42:	2200      	movs	r2, #0
 8015b44:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8015b46:	2300      	movs	r3, #0
}
 8015b48:	4618      	mov	r0, r3
 8015b4a:	3714      	adds	r7, #20
 8015b4c:	46bd      	mov	sp, r7
 8015b4e:	bd90      	pop	{r4, r7, pc}
 8015b50:	0801dd6c 	.word	0x0801dd6c
 8015b54:	0801e40c 	.word	0x0801e40c
 8015b58:	0801ddc0 	.word	0x0801ddc0

08015b5c <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8015b5c:	b580      	push	{r7, lr}
 8015b5e:	b082      	sub	sp, #8
 8015b60:	af00      	add	r7, sp, #0
 8015b62:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8015b64:	687b      	ldr	r3, [r7, #4]
 8015b66:	2b00      	cmp	r3, #0
 8015b68:	d106      	bne.n	8015b78 <tcp_rexmit_fast+0x1c>
 8015b6a:	4b2a      	ldr	r3, [pc, #168]	; (8015c14 <tcp_rexmit_fast+0xb8>)
 8015b6c:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8015b70:	4929      	ldr	r1, [pc, #164]	; (8015c18 <tcp_rexmit_fast+0xbc>)
 8015b72:	482a      	ldr	r0, [pc, #168]	; (8015c1c <tcp_rexmit_fast+0xc0>)
 8015b74:	f004 f9ca 	bl	8019f0c <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8015b78:	687b      	ldr	r3, [r7, #4]
 8015b7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015b7c:	2b00      	cmp	r3, #0
 8015b7e:	d044      	beq.n	8015c0a <tcp_rexmit_fast+0xae>
 8015b80:	687b      	ldr	r3, [r7, #4]
 8015b82:	8b5b      	ldrh	r3, [r3, #26]
 8015b84:	f003 0304 	and.w	r3, r3, #4
 8015b88:	2b00      	cmp	r3, #0
 8015b8a:	d13e      	bne.n	8015c0a <tcp_rexmit_fast+0xae>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8015b8c:	6878      	ldr	r0, [r7, #4]
 8015b8e:	f7ff ff79 	bl	8015a84 <tcp_rexmit>
 8015b92:	4603      	mov	r3, r0
 8015b94:	2b00      	cmp	r3, #0
 8015b96:	d138      	bne.n	8015c0a <tcp_rexmit_fast+0xae>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8015b98:	687b      	ldr	r3, [r7, #4]
 8015b9a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8015b9e:	687b      	ldr	r3, [r7, #4]
 8015ba0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8015ba4:	4293      	cmp	r3, r2
 8015ba6:	bf28      	it	cs
 8015ba8:	4613      	movcs	r3, r2
 8015baa:	b29b      	uxth	r3, r3
 8015bac:	0fda      	lsrs	r2, r3, #31
 8015bae:	4413      	add	r3, r2
 8015bb0:	105b      	asrs	r3, r3, #1
 8015bb2:	b29a      	uxth	r2, r3
 8015bb4:	687b      	ldr	r3, [r7, #4]
 8015bb6:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8015bba:	687b      	ldr	r3, [r7, #4]
 8015bbc:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8015bc0:	461a      	mov	r2, r3
 8015bc2:	687b      	ldr	r3, [r7, #4]
 8015bc4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015bc6:	005b      	lsls	r3, r3, #1
 8015bc8:	429a      	cmp	r2, r3
 8015bca:	d206      	bcs.n	8015bda <tcp_rexmit_fast+0x7e>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8015bcc:	687b      	ldr	r3, [r7, #4]
 8015bce:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015bd0:	005b      	lsls	r3, r3, #1
 8015bd2:	b29a      	uxth	r2, r3
 8015bd4:	687b      	ldr	r3, [r7, #4]
 8015bd6:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8015bda:	687b      	ldr	r3, [r7, #4]
 8015bdc:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8015be0:	687b      	ldr	r3, [r7, #4]
 8015be2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015be4:	4619      	mov	r1, r3
 8015be6:	0049      	lsls	r1, r1, #1
 8015be8:	440b      	add	r3, r1
 8015bea:	b29b      	uxth	r3, r3
 8015bec:	4413      	add	r3, r2
 8015bee:	b29a      	uxth	r2, r3
 8015bf0:	687b      	ldr	r3, [r7, #4]
 8015bf2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 8015bf6:	687b      	ldr	r3, [r7, #4]
 8015bf8:	8b5b      	ldrh	r3, [r3, #26]
 8015bfa:	f043 0304 	orr.w	r3, r3, #4
 8015bfe:	b29a      	uxth	r2, r3
 8015c00:	687b      	ldr	r3, [r7, #4]
 8015c02:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8015c04:	687b      	ldr	r3, [r7, #4]
 8015c06:	2200      	movs	r2, #0
 8015c08:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 8015c0a:	bf00      	nop
 8015c0c:	3708      	adds	r7, #8
 8015c0e:	46bd      	mov	sp, r7
 8015c10:	bd80      	pop	{r7, pc}
 8015c12:	bf00      	nop
 8015c14:	0801dd6c 	.word	0x0801dd6c
 8015c18:	0801e424 	.word	0x0801e424
 8015c1c:	0801ddc0 	.word	0x0801ddc0

08015c20 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8015c20:	b580      	push	{r7, lr}
 8015c22:	b086      	sub	sp, #24
 8015c24:	af00      	add	r7, sp, #0
 8015c26:	60f8      	str	r0, [r7, #12]
 8015c28:	607b      	str	r3, [r7, #4]
 8015c2a:	460b      	mov	r3, r1
 8015c2c:	817b      	strh	r3, [r7, #10]
 8015c2e:	4613      	mov	r3, r2
 8015c30:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8015c32:	897a      	ldrh	r2, [r7, #10]
 8015c34:	893b      	ldrh	r3, [r7, #8]
 8015c36:	4413      	add	r3, r2
 8015c38:	b29b      	uxth	r3, r3
 8015c3a:	3314      	adds	r3, #20
 8015c3c:	b29b      	uxth	r3, r3
 8015c3e:	f44f 7220 	mov.w	r2, #640	; 0x280
 8015c42:	4619      	mov	r1, r3
 8015c44:	2022      	movs	r0, #34	; 0x22
 8015c46:	f7f9 fd1b 	bl	800f680 <pbuf_alloc>
 8015c4a:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8015c4c:	697b      	ldr	r3, [r7, #20]
 8015c4e:	2b00      	cmp	r3, #0
 8015c50:	d04d      	beq.n	8015cee <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8015c52:	897b      	ldrh	r3, [r7, #10]
 8015c54:	3313      	adds	r3, #19
 8015c56:	697a      	ldr	r2, [r7, #20]
 8015c58:	8952      	ldrh	r2, [r2, #10]
 8015c5a:	4293      	cmp	r3, r2
 8015c5c:	db06      	blt.n	8015c6c <tcp_output_alloc_header_common+0x4c>
 8015c5e:	4b26      	ldr	r3, [pc, #152]	; (8015cf8 <tcp_output_alloc_header_common+0xd8>)
 8015c60:	f240 7223 	movw	r2, #1827	; 0x723
 8015c64:	4925      	ldr	r1, [pc, #148]	; (8015cfc <tcp_output_alloc_header_common+0xdc>)
 8015c66:	4826      	ldr	r0, [pc, #152]	; (8015d00 <tcp_output_alloc_header_common+0xe0>)
 8015c68:	f004 f950 	bl	8019f0c <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8015c6c:	697b      	ldr	r3, [r7, #20]
 8015c6e:	685b      	ldr	r3, [r3, #4]
 8015c70:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8015c72:	8c3b      	ldrh	r3, [r7, #32]
 8015c74:	4618      	mov	r0, r3
 8015c76:	f7f8 fd24 	bl	800e6c2 <lwip_htons>
 8015c7a:	4603      	mov	r3, r0
 8015c7c:	461a      	mov	r2, r3
 8015c7e:	693b      	ldr	r3, [r7, #16]
 8015c80:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8015c82:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8015c84:	4618      	mov	r0, r3
 8015c86:	f7f8 fd1c 	bl	800e6c2 <lwip_htons>
 8015c8a:	4603      	mov	r3, r0
 8015c8c:	461a      	mov	r2, r3
 8015c8e:	693b      	ldr	r3, [r7, #16]
 8015c90:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8015c92:	693b      	ldr	r3, [r7, #16]
 8015c94:	687a      	ldr	r2, [r7, #4]
 8015c96:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8015c98:	68f8      	ldr	r0, [r7, #12]
 8015c9a:	f7f8 fd27 	bl	800e6ec <lwip_htonl>
 8015c9e:	4602      	mov	r2, r0
 8015ca0:	693b      	ldr	r3, [r7, #16]
 8015ca2:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8015ca4:	897b      	ldrh	r3, [r7, #10]
 8015ca6:	089b      	lsrs	r3, r3, #2
 8015ca8:	b29b      	uxth	r3, r3
 8015caa:	3305      	adds	r3, #5
 8015cac:	b29b      	uxth	r3, r3
 8015cae:	031b      	lsls	r3, r3, #12
 8015cb0:	b29a      	uxth	r2, r3
 8015cb2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8015cb6:	b29b      	uxth	r3, r3
 8015cb8:	4313      	orrs	r3, r2
 8015cba:	b29b      	uxth	r3, r3
 8015cbc:	4618      	mov	r0, r3
 8015cbe:	f7f8 fd00 	bl	800e6c2 <lwip_htons>
 8015cc2:	4603      	mov	r3, r0
 8015cc4:	461a      	mov	r2, r3
 8015cc6:	693b      	ldr	r3, [r7, #16]
 8015cc8:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8015cca:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8015ccc:	4618      	mov	r0, r3
 8015cce:	f7f8 fcf8 	bl	800e6c2 <lwip_htons>
 8015cd2:	4603      	mov	r3, r0
 8015cd4:	461a      	mov	r2, r3
 8015cd6:	693b      	ldr	r3, [r7, #16]
 8015cd8:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8015cda:	693b      	ldr	r3, [r7, #16]
 8015cdc:	2200      	movs	r2, #0
 8015cde:	741a      	strb	r2, [r3, #16]
 8015ce0:	2200      	movs	r2, #0
 8015ce2:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8015ce4:	693b      	ldr	r3, [r7, #16]
 8015ce6:	2200      	movs	r2, #0
 8015ce8:	749a      	strb	r2, [r3, #18]
 8015cea:	2200      	movs	r2, #0
 8015cec:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8015cee:	697b      	ldr	r3, [r7, #20]
}
 8015cf0:	4618      	mov	r0, r3
 8015cf2:	3718      	adds	r7, #24
 8015cf4:	46bd      	mov	sp, r7
 8015cf6:	bd80      	pop	{r7, pc}
 8015cf8:	0801dd6c 	.word	0x0801dd6c
 8015cfc:	0801e444 	.word	0x0801e444
 8015d00:	0801ddc0 	.word	0x0801ddc0

08015d04 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8015d04:	b5b0      	push	{r4, r5, r7, lr}
 8015d06:	b08a      	sub	sp, #40	; 0x28
 8015d08:	af04      	add	r7, sp, #16
 8015d0a:	60f8      	str	r0, [r7, #12]
 8015d0c:	607b      	str	r3, [r7, #4]
 8015d0e:	460b      	mov	r3, r1
 8015d10:	817b      	strh	r3, [r7, #10]
 8015d12:	4613      	mov	r3, r2
 8015d14:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8015d16:	68fb      	ldr	r3, [r7, #12]
 8015d18:	2b00      	cmp	r3, #0
 8015d1a:	d106      	bne.n	8015d2a <tcp_output_alloc_header+0x26>
 8015d1c:	4b15      	ldr	r3, [pc, #84]	; (8015d74 <tcp_output_alloc_header+0x70>)
 8015d1e:	f240 7242 	movw	r2, #1858	; 0x742
 8015d22:	4915      	ldr	r1, [pc, #84]	; (8015d78 <tcp_output_alloc_header+0x74>)
 8015d24:	4815      	ldr	r0, [pc, #84]	; (8015d7c <tcp_output_alloc_header+0x78>)
 8015d26:	f004 f8f1 	bl	8019f0c <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8015d2a:	68fb      	ldr	r3, [r7, #12]
 8015d2c:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8015d2e:	68fb      	ldr	r3, [r7, #12]
 8015d30:	8adb      	ldrh	r3, [r3, #22]
 8015d32:	68fa      	ldr	r2, [r7, #12]
 8015d34:	8b12      	ldrh	r2, [r2, #24]
 8015d36:	68f9      	ldr	r1, [r7, #12]
 8015d38:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 8015d3a:	893d      	ldrh	r5, [r7, #8]
 8015d3c:	897c      	ldrh	r4, [r7, #10]
 8015d3e:	9103      	str	r1, [sp, #12]
 8015d40:	2110      	movs	r1, #16
 8015d42:	9102      	str	r1, [sp, #8]
 8015d44:	9201      	str	r2, [sp, #4]
 8015d46:	9300      	str	r3, [sp, #0]
 8015d48:	687b      	ldr	r3, [r7, #4]
 8015d4a:	462a      	mov	r2, r5
 8015d4c:	4621      	mov	r1, r4
 8015d4e:	f7ff ff67 	bl	8015c20 <tcp_output_alloc_header_common>
 8015d52:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8015d54:	697b      	ldr	r3, [r7, #20]
 8015d56:	2b00      	cmp	r3, #0
 8015d58:	d006      	beq.n	8015d68 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8015d5a:	68fb      	ldr	r3, [r7, #12]
 8015d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015d5e:	68fa      	ldr	r2, [r7, #12]
 8015d60:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8015d62:	441a      	add	r2, r3
 8015d64:	68fb      	ldr	r3, [r7, #12]
 8015d66:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 8015d68:	697b      	ldr	r3, [r7, #20]
}
 8015d6a:	4618      	mov	r0, r3
 8015d6c:	3718      	adds	r7, #24
 8015d6e:	46bd      	mov	sp, r7
 8015d70:	bdb0      	pop	{r4, r5, r7, pc}
 8015d72:	bf00      	nop
 8015d74:	0801dd6c 	.word	0x0801dd6c
 8015d78:	0801e474 	.word	0x0801e474
 8015d7c:	0801ddc0 	.word	0x0801ddc0

08015d80 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8015d80:	b580      	push	{r7, lr}
 8015d82:	b088      	sub	sp, #32
 8015d84:	af00      	add	r7, sp, #0
 8015d86:	60f8      	str	r0, [r7, #12]
 8015d88:	60b9      	str	r1, [r7, #8]
 8015d8a:	4611      	mov	r1, r2
 8015d8c:	461a      	mov	r2, r3
 8015d8e:	460b      	mov	r3, r1
 8015d90:	71fb      	strb	r3, [r7, #7]
 8015d92:	4613      	mov	r3, r2
 8015d94:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8015d96:	2300      	movs	r3, #0
 8015d98:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8015d9a:	68bb      	ldr	r3, [r7, #8]
 8015d9c:	2b00      	cmp	r3, #0
 8015d9e:	d106      	bne.n	8015dae <tcp_output_fill_options+0x2e>
 8015da0:	4b13      	ldr	r3, [pc, #76]	; (8015df0 <tcp_output_fill_options+0x70>)
 8015da2:	f240 7256 	movw	r2, #1878	; 0x756
 8015da6:	4913      	ldr	r1, [pc, #76]	; (8015df4 <tcp_output_fill_options+0x74>)
 8015da8:	4813      	ldr	r0, [pc, #76]	; (8015df8 <tcp_output_fill_options+0x78>)
 8015daa:	f004 f8af 	bl	8019f0c <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8015dae:	68bb      	ldr	r3, [r7, #8]
 8015db0:	685b      	ldr	r3, [r3, #4]
 8015db2:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8015db4:	69bb      	ldr	r3, [r7, #24]
 8015db6:	3314      	adds	r3, #20
 8015db8:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8015dba:	69bb      	ldr	r3, [r7, #24]
 8015dbc:	f103 0214 	add.w	r2, r3, #20
 8015dc0:	8bfb      	ldrh	r3, [r7, #30]
 8015dc2:	009b      	lsls	r3, r3, #2
 8015dc4:	4619      	mov	r1, r3
 8015dc6:	79fb      	ldrb	r3, [r7, #7]
 8015dc8:	009b      	lsls	r3, r3, #2
 8015dca:	f003 0304 	and.w	r3, r3, #4
 8015dce:	440b      	add	r3, r1
 8015dd0:	4413      	add	r3, r2
 8015dd2:	697a      	ldr	r2, [r7, #20]
 8015dd4:	429a      	cmp	r2, r3
 8015dd6:	d006      	beq.n	8015de6 <tcp_output_fill_options+0x66>
 8015dd8:	4b05      	ldr	r3, [pc, #20]	; (8015df0 <tcp_output_fill_options+0x70>)
 8015dda:	f240 7275 	movw	r2, #1909	; 0x775
 8015dde:	4907      	ldr	r1, [pc, #28]	; (8015dfc <tcp_output_fill_options+0x7c>)
 8015de0:	4805      	ldr	r0, [pc, #20]	; (8015df8 <tcp_output_fill_options+0x78>)
 8015de2:	f004 f893 	bl	8019f0c <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8015de6:	bf00      	nop
 8015de8:	3720      	adds	r7, #32
 8015dea:	46bd      	mov	sp, r7
 8015dec:	bd80      	pop	{r7, pc}
 8015dee:	bf00      	nop
 8015df0:	0801dd6c 	.word	0x0801dd6c
 8015df4:	0801e49c 	.word	0x0801e49c
 8015df8:	0801ddc0 	.word	0x0801ddc0
 8015dfc:	0801e394 	.word	0x0801e394

08015e00 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8015e00:	b580      	push	{r7, lr}
 8015e02:	b08a      	sub	sp, #40	; 0x28
 8015e04:	af04      	add	r7, sp, #16
 8015e06:	60f8      	str	r0, [r7, #12]
 8015e08:	60b9      	str	r1, [r7, #8]
 8015e0a:	607a      	str	r2, [r7, #4]
 8015e0c:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8015e0e:	68bb      	ldr	r3, [r7, #8]
 8015e10:	2b00      	cmp	r3, #0
 8015e12:	d106      	bne.n	8015e22 <tcp_output_control_segment+0x22>
 8015e14:	4b1c      	ldr	r3, [pc, #112]	; (8015e88 <tcp_output_control_segment+0x88>)
 8015e16:	f240 7287 	movw	r2, #1927	; 0x787
 8015e1a:	491c      	ldr	r1, [pc, #112]	; (8015e8c <tcp_output_control_segment+0x8c>)
 8015e1c:	481c      	ldr	r0, [pc, #112]	; (8015e90 <tcp_output_control_segment+0x90>)
 8015e1e:	f004 f875 	bl	8019f0c <iprintf>

  netif = tcp_route(pcb, src, dst);
 8015e22:	683a      	ldr	r2, [r7, #0]
 8015e24:	6879      	ldr	r1, [r7, #4]
 8015e26:	68f8      	ldr	r0, [r7, #12]
 8015e28:	f7fe fae4 	bl	80143f4 <tcp_route>
 8015e2c:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8015e2e:	693b      	ldr	r3, [r7, #16]
 8015e30:	2b00      	cmp	r3, #0
 8015e32:	d102      	bne.n	8015e3a <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8015e34:	23fc      	movs	r3, #252	; 0xfc
 8015e36:	75fb      	strb	r3, [r7, #23]
 8015e38:	e01c      	b.n	8015e74 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8015e3a:	68fb      	ldr	r3, [r7, #12]
 8015e3c:	2b00      	cmp	r3, #0
 8015e3e:	d006      	beq.n	8015e4e <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8015e40:	68fb      	ldr	r3, [r7, #12]
 8015e42:	7adb      	ldrb	r3, [r3, #11]
 8015e44:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8015e46:	68fb      	ldr	r3, [r7, #12]
 8015e48:	7a9b      	ldrb	r3, [r3, #10]
 8015e4a:	757b      	strb	r3, [r7, #21]
 8015e4c:	e003      	b.n	8015e56 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8015e4e:	23ff      	movs	r3, #255	; 0xff
 8015e50:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8015e52:	2300      	movs	r3, #0
 8015e54:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8015e56:	7dba      	ldrb	r2, [r7, #22]
 8015e58:	693b      	ldr	r3, [r7, #16]
 8015e5a:	9302      	str	r3, [sp, #8]
 8015e5c:	2306      	movs	r3, #6
 8015e5e:	9301      	str	r3, [sp, #4]
 8015e60:	7d7b      	ldrb	r3, [r7, #21]
 8015e62:	9300      	str	r3, [sp, #0]
 8015e64:	4613      	mov	r3, r2
 8015e66:	683a      	ldr	r2, [r7, #0]
 8015e68:	6879      	ldr	r1, [r7, #4]
 8015e6a:	68b8      	ldr	r0, [r7, #8]
 8015e6c:	f001 ff70 	bl	8017d50 <ip4_output_if>
 8015e70:	4603      	mov	r3, r0
 8015e72:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8015e74:	68b8      	ldr	r0, [r7, #8]
 8015e76:	f7f9 fee7 	bl	800fc48 <pbuf_free>
  return err;
 8015e7a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8015e7e:	4618      	mov	r0, r3
 8015e80:	3718      	adds	r7, #24
 8015e82:	46bd      	mov	sp, r7
 8015e84:	bd80      	pop	{r7, pc}
 8015e86:	bf00      	nop
 8015e88:	0801dd6c 	.word	0x0801dd6c
 8015e8c:	0801e4c4 	.word	0x0801e4c4
 8015e90:	0801ddc0 	.word	0x0801ddc0

08015e94 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8015e94:	b590      	push	{r4, r7, lr}
 8015e96:	b08b      	sub	sp, #44	; 0x2c
 8015e98:	af04      	add	r7, sp, #16
 8015e9a:	60f8      	str	r0, [r7, #12]
 8015e9c:	60b9      	str	r1, [r7, #8]
 8015e9e:	607a      	str	r2, [r7, #4]
 8015ea0:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8015ea2:	683b      	ldr	r3, [r7, #0]
 8015ea4:	2b00      	cmp	r3, #0
 8015ea6:	d106      	bne.n	8015eb6 <tcp_rst+0x22>
 8015ea8:	4b1f      	ldr	r3, [pc, #124]	; (8015f28 <tcp_rst+0x94>)
 8015eaa:	f240 72c4 	movw	r2, #1988	; 0x7c4
 8015eae:	491f      	ldr	r1, [pc, #124]	; (8015f2c <tcp_rst+0x98>)
 8015eb0:	481f      	ldr	r0, [pc, #124]	; (8015f30 <tcp_rst+0x9c>)
 8015eb2:	f004 f82b 	bl	8019f0c <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8015eb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015eb8:	2b00      	cmp	r3, #0
 8015eba:	d106      	bne.n	8015eca <tcp_rst+0x36>
 8015ebc:	4b1a      	ldr	r3, [pc, #104]	; (8015f28 <tcp_rst+0x94>)
 8015ebe:	f240 72c5 	movw	r2, #1989	; 0x7c5
 8015ec2:	491c      	ldr	r1, [pc, #112]	; (8015f34 <tcp_rst+0xa0>)
 8015ec4:	481a      	ldr	r0, [pc, #104]	; (8015f30 <tcp_rst+0x9c>)
 8015ec6:	f004 f821 	bl	8019f0c <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8015eca:	2300      	movs	r3, #0
 8015ecc:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8015ece:	f646 0310 	movw	r3, #26640	; 0x6810
 8015ed2:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8015ed4:	7dfb      	ldrb	r3, [r7, #23]
 8015ed6:	b29c      	uxth	r4, r3
 8015ed8:	68b8      	ldr	r0, [r7, #8]
 8015eda:	f7f8 fc07 	bl	800e6ec <lwip_htonl>
 8015ede:	4602      	mov	r2, r0
 8015ee0:	8abb      	ldrh	r3, [r7, #20]
 8015ee2:	9303      	str	r3, [sp, #12]
 8015ee4:	2314      	movs	r3, #20
 8015ee6:	9302      	str	r3, [sp, #8]
 8015ee8:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8015eea:	9301      	str	r3, [sp, #4]
 8015eec:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8015eee:	9300      	str	r3, [sp, #0]
 8015ef0:	4613      	mov	r3, r2
 8015ef2:	2200      	movs	r2, #0
 8015ef4:	4621      	mov	r1, r4
 8015ef6:	6878      	ldr	r0, [r7, #4]
 8015ef8:	f7ff fe92 	bl	8015c20 <tcp_output_alloc_header_common>
 8015efc:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8015efe:	693b      	ldr	r3, [r7, #16]
 8015f00:	2b00      	cmp	r3, #0
 8015f02:	d00c      	beq.n	8015f1e <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8015f04:	7dfb      	ldrb	r3, [r7, #23]
 8015f06:	2200      	movs	r2, #0
 8015f08:	6939      	ldr	r1, [r7, #16]
 8015f0a:	68f8      	ldr	r0, [r7, #12]
 8015f0c:	f7ff ff38 	bl	8015d80 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8015f10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015f12:	683a      	ldr	r2, [r7, #0]
 8015f14:	6939      	ldr	r1, [r7, #16]
 8015f16:	68f8      	ldr	r0, [r7, #12]
 8015f18:	f7ff ff72 	bl	8015e00 <tcp_output_control_segment>
 8015f1c:	e000      	b.n	8015f20 <tcp_rst+0x8c>
    return;
 8015f1e:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8015f20:	371c      	adds	r7, #28
 8015f22:	46bd      	mov	sp, r7
 8015f24:	bd90      	pop	{r4, r7, pc}
 8015f26:	bf00      	nop
 8015f28:	0801dd6c 	.word	0x0801dd6c
 8015f2c:	0801e4f0 	.word	0x0801e4f0
 8015f30:	0801ddc0 	.word	0x0801ddc0
 8015f34:	0801e50c 	.word	0x0801e50c

08015f38 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8015f38:	b590      	push	{r4, r7, lr}
 8015f3a:	b087      	sub	sp, #28
 8015f3c:	af00      	add	r7, sp, #0
 8015f3e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8015f40:	2300      	movs	r3, #0
 8015f42:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8015f44:	2300      	movs	r3, #0
 8015f46:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8015f48:	687b      	ldr	r3, [r7, #4]
 8015f4a:	2b00      	cmp	r3, #0
 8015f4c:	d106      	bne.n	8015f5c <tcp_send_empty_ack+0x24>
 8015f4e:	4b28      	ldr	r3, [pc, #160]	; (8015ff0 <tcp_send_empty_ack+0xb8>)
 8015f50:	f240 72ea 	movw	r2, #2026	; 0x7ea
 8015f54:	4927      	ldr	r1, [pc, #156]	; (8015ff4 <tcp_send_empty_ack+0xbc>)
 8015f56:	4828      	ldr	r0, [pc, #160]	; (8015ff8 <tcp_send_empty_ack+0xc0>)
 8015f58:	f003 ffd8 	bl	8019f0c <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8015f5c:	7dfb      	ldrb	r3, [r7, #23]
 8015f5e:	009b      	lsls	r3, r3, #2
 8015f60:	b2db      	uxtb	r3, r3
 8015f62:	f003 0304 	and.w	r3, r3, #4
 8015f66:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8015f68:	7d7b      	ldrb	r3, [r7, #21]
 8015f6a:	b29c      	uxth	r4, r3
 8015f6c:	687b      	ldr	r3, [r7, #4]
 8015f6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8015f70:	4618      	mov	r0, r3
 8015f72:	f7f8 fbbb 	bl	800e6ec <lwip_htonl>
 8015f76:	4603      	mov	r3, r0
 8015f78:	2200      	movs	r2, #0
 8015f7a:	4621      	mov	r1, r4
 8015f7c:	6878      	ldr	r0, [r7, #4]
 8015f7e:	f7ff fec1 	bl	8015d04 <tcp_output_alloc_header>
 8015f82:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8015f84:	693b      	ldr	r3, [r7, #16]
 8015f86:	2b00      	cmp	r3, #0
 8015f88:	d109      	bne.n	8015f9e <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8015f8a:	687b      	ldr	r3, [r7, #4]
 8015f8c:	8b5b      	ldrh	r3, [r3, #26]
 8015f8e:	f043 0303 	orr.w	r3, r3, #3
 8015f92:	b29a      	uxth	r2, r3
 8015f94:	687b      	ldr	r3, [r7, #4]
 8015f96:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8015f98:	f06f 0301 	mvn.w	r3, #1
 8015f9c:	e023      	b.n	8015fe6 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8015f9e:	7dbb      	ldrb	r3, [r7, #22]
 8015fa0:	7dfa      	ldrb	r2, [r7, #23]
 8015fa2:	6939      	ldr	r1, [r7, #16]
 8015fa4:	6878      	ldr	r0, [r7, #4]
 8015fa6:	f7ff feeb 	bl	8015d80 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8015faa:	687a      	ldr	r2, [r7, #4]
 8015fac:	687b      	ldr	r3, [r7, #4]
 8015fae:	3304      	adds	r3, #4
 8015fb0:	6939      	ldr	r1, [r7, #16]
 8015fb2:	6878      	ldr	r0, [r7, #4]
 8015fb4:	f7ff ff24 	bl	8015e00 <tcp_output_control_segment>
 8015fb8:	4603      	mov	r3, r0
 8015fba:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8015fbc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015fc0:	2b00      	cmp	r3, #0
 8015fc2:	d007      	beq.n	8015fd4 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8015fc4:	687b      	ldr	r3, [r7, #4]
 8015fc6:	8b5b      	ldrh	r3, [r3, #26]
 8015fc8:	f043 0303 	orr.w	r3, r3, #3
 8015fcc:	b29a      	uxth	r2, r3
 8015fce:	687b      	ldr	r3, [r7, #4]
 8015fd0:	835a      	strh	r2, [r3, #26]
 8015fd2:	e006      	b.n	8015fe2 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8015fd4:	687b      	ldr	r3, [r7, #4]
 8015fd6:	8b5b      	ldrh	r3, [r3, #26]
 8015fd8:	f023 0303 	bic.w	r3, r3, #3
 8015fdc:	b29a      	uxth	r2, r3
 8015fde:	687b      	ldr	r3, [r7, #4]
 8015fe0:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8015fe2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8015fe6:	4618      	mov	r0, r3
 8015fe8:	371c      	adds	r7, #28
 8015fea:	46bd      	mov	sp, r7
 8015fec:	bd90      	pop	{r4, r7, pc}
 8015fee:	bf00      	nop
 8015ff0:	0801dd6c 	.word	0x0801dd6c
 8015ff4:	0801e528 	.word	0x0801e528
 8015ff8:	0801ddc0 	.word	0x0801ddc0

08015ffc <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8015ffc:	b590      	push	{r4, r7, lr}
 8015ffe:	b087      	sub	sp, #28
 8016000:	af00      	add	r7, sp, #0
 8016002:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8016004:	2300      	movs	r3, #0
 8016006:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8016008:	687b      	ldr	r3, [r7, #4]
 801600a:	2b00      	cmp	r3, #0
 801600c:	d106      	bne.n	801601c <tcp_keepalive+0x20>
 801600e:	4b18      	ldr	r3, [pc, #96]	; (8016070 <tcp_keepalive+0x74>)
 8016010:	f640 0224 	movw	r2, #2084	; 0x824
 8016014:	4917      	ldr	r1, [pc, #92]	; (8016074 <tcp_keepalive+0x78>)
 8016016:	4818      	ldr	r0, [pc, #96]	; (8016078 <tcp_keepalive+0x7c>)
 8016018:	f003 ff78 	bl	8019f0c <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 801601c:	7dfb      	ldrb	r3, [r7, #23]
 801601e:	b29c      	uxth	r4, r3
 8016020:	687b      	ldr	r3, [r7, #4]
 8016022:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016024:	3b01      	subs	r3, #1
 8016026:	4618      	mov	r0, r3
 8016028:	f7f8 fb60 	bl	800e6ec <lwip_htonl>
 801602c:	4603      	mov	r3, r0
 801602e:	2200      	movs	r2, #0
 8016030:	4621      	mov	r1, r4
 8016032:	6878      	ldr	r0, [r7, #4]
 8016034:	f7ff fe66 	bl	8015d04 <tcp_output_alloc_header>
 8016038:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801603a:	693b      	ldr	r3, [r7, #16]
 801603c:	2b00      	cmp	r3, #0
 801603e:	d102      	bne.n	8016046 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8016040:	f04f 33ff 	mov.w	r3, #4294967295
 8016044:	e010      	b.n	8016068 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8016046:	7dfb      	ldrb	r3, [r7, #23]
 8016048:	2200      	movs	r2, #0
 801604a:	6939      	ldr	r1, [r7, #16]
 801604c:	6878      	ldr	r0, [r7, #4]
 801604e:	f7ff fe97 	bl	8015d80 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8016052:	687a      	ldr	r2, [r7, #4]
 8016054:	687b      	ldr	r3, [r7, #4]
 8016056:	3304      	adds	r3, #4
 8016058:	6939      	ldr	r1, [r7, #16]
 801605a:	6878      	ldr	r0, [r7, #4]
 801605c:	f7ff fed0 	bl	8015e00 <tcp_output_control_segment>
 8016060:	4603      	mov	r3, r0
 8016062:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8016064:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8016068:	4618      	mov	r0, r3
 801606a:	371c      	adds	r7, #28
 801606c:	46bd      	mov	sp, r7
 801606e:	bd90      	pop	{r4, r7, pc}
 8016070:	0801dd6c 	.word	0x0801dd6c
 8016074:	0801e548 	.word	0x0801e548
 8016078:	0801ddc0 	.word	0x0801ddc0

0801607c <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 801607c:	b590      	push	{r4, r7, lr}
 801607e:	b08b      	sub	sp, #44	; 0x2c
 8016080:	af00      	add	r7, sp, #0
 8016082:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8016084:	2300      	movs	r3, #0
 8016086:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801608a:	687b      	ldr	r3, [r7, #4]
 801608c:	2b00      	cmp	r3, #0
 801608e:	d106      	bne.n	801609e <tcp_zero_window_probe+0x22>
 8016090:	4b4c      	ldr	r3, [pc, #304]	; (80161c4 <tcp_zero_window_probe+0x148>)
 8016092:	f640 024f 	movw	r2, #2127	; 0x84f
 8016096:	494c      	ldr	r1, [pc, #304]	; (80161c8 <tcp_zero_window_probe+0x14c>)
 8016098:	484c      	ldr	r0, [pc, #304]	; (80161cc <tcp_zero_window_probe+0x150>)
 801609a:	f003 ff37 	bl	8019f0c <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 801609e:	687b      	ldr	r3, [r7, #4]
 80160a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80160a2:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 80160a4:	6a3b      	ldr	r3, [r7, #32]
 80160a6:	2b00      	cmp	r3, #0
 80160a8:	d101      	bne.n	80160ae <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 80160aa:	2300      	movs	r3, #0
 80160ac:	e086      	b.n	80161bc <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 80160ae:	687b      	ldr	r3, [r7, #4]
 80160b0:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 80160b4:	2bff      	cmp	r3, #255	; 0xff
 80160b6:	d007      	beq.n	80160c8 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 80160b8:	687b      	ldr	r3, [r7, #4]
 80160ba:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 80160be:	3301      	adds	r3, #1
 80160c0:	b2da      	uxtb	r2, r3
 80160c2:	687b      	ldr	r3, [r7, #4]
 80160c4:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 80160c8:	6a3b      	ldr	r3, [r7, #32]
 80160ca:	68db      	ldr	r3, [r3, #12]
 80160cc:	899b      	ldrh	r3, [r3, #12]
 80160ce:	b29b      	uxth	r3, r3
 80160d0:	4618      	mov	r0, r3
 80160d2:	f7f8 faf6 	bl	800e6c2 <lwip_htons>
 80160d6:	4603      	mov	r3, r0
 80160d8:	b2db      	uxtb	r3, r3
 80160da:	f003 0301 	and.w	r3, r3, #1
 80160de:	2b00      	cmp	r3, #0
 80160e0:	d005      	beq.n	80160ee <tcp_zero_window_probe+0x72>
 80160e2:	6a3b      	ldr	r3, [r7, #32]
 80160e4:	891b      	ldrh	r3, [r3, #8]
 80160e6:	2b00      	cmp	r3, #0
 80160e8:	d101      	bne.n	80160ee <tcp_zero_window_probe+0x72>
 80160ea:	2301      	movs	r3, #1
 80160ec:	e000      	b.n	80160f0 <tcp_zero_window_probe+0x74>
 80160ee:	2300      	movs	r3, #0
 80160f0:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 80160f2:	7ffb      	ldrb	r3, [r7, #31]
 80160f4:	2b00      	cmp	r3, #0
 80160f6:	bf0c      	ite	eq
 80160f8:	2301      	moveq	r3, #1
 80160fa:	2300      	movne	r3, #0
 80160fc:	b2db      	uxtb	r3, r3
 80160fe:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8016100:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016104:	b299      	uxth	r1, r3
 8016106:	6a3b      	ldr	r3, [r7, #32]
 8016108:	68db      	ldr	r3, [r3, #12]
 801610a:	685b      	ldr	r3, [r3, #4]
 801610c:	8bba      	ldrh	r2, [r7, #28]
 801610e:	6878      	ldr	r0, [r7, #4]
 8016110:	f7ff fdf8 	bl	8015d04 <tcp_output_alloc_header>
 8016114:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8016116:	69bb      	ldr	r3, [r7, #24]
 8016118:	2b00      	cmp	r3, #0
 801611a:	d102      	bne.n	8016122 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 801611c:	f04f 33ff 	mov.w	r3, #4294967295
 8016120:	e04c      	b.n	80161bc <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8016122:	69bb      	ldr	r3, [r7, #24]
 8016124:	685b      	ldr	r3, [r3, #4]
 8016126:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8016128:	7ffb      	ldrb	r3, [r7, #31]
 801612a:	2b00      	cmp	r3, #0
 801612c:	d011      	beq.n	8016152 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801612e:	697b      	ldr	r3, [r7, #20]
 8016130:	899b      	ldrh	r3, [r3, #12]
 8016132:	b29b      	uxth	r3, r3
 8016134:	b21b      	sxth	r3, r3
 8016136:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 801613a:	b21c      	sxth	r4, r3
 801613c:	2011      	movs	r0, #17
 801613e:	f7f8 fac0 	bl	800e6c2 <lwip_htons>
 8016142:	4603      	mov	r3, r0
 8016144:	b21b      	sxth	r3, r3
 8016146:	4323      	orrs	r3, r4
 8016148:	b21b      	sxth	r3, r3
 801614a:	b29a      	uxth	r2, r3
 801614c:	697b      	ldr	r3, [r7, #20]
 801614e:	819a      	strh	r2, [r3, #12]
 8016150:	e010      	b.n	8016174 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8016152:	69bb      	ldr	r3, [r7, #24]
 8016154:	685b      	ldr	r3, [r3, #4]
 8016156:	3314      	adds	r3, #20
 8016158:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801615a:	6a3b      	ldr	r3, [r7, #32]
 801615c:	6858      	ldr	r0, [r3, #4]
 801615e:	6a3b      	ldr	r3, [r7, #32]
 8016160:	685b      	ldr	r3, [r3, #4]
 8016162:	891a      	ldrh	r2, [r3, #8]
 8016164:	6a3b      	ldr	r3, [r7, #32]
 8016166:	891b      	ldrh	r3, [r3, #8]
 8016168:	1ad3      	subs	r3, r2, r3
 801616a:	b29b      	uxth	r3, r3
 801616c:	2201      	movs	r2, #1
 801616e:	6939      	ldr	r1, [r7, #16]
 8016170:	f7f9 ff54 	bl	801001c <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8016174:	6a3b      	ldr	r3, [r7, #32]
 8016176:	68db      	ldr	r3, [r3, #12]
 8016178:	685b      	ldr	r3, [r3, #4]
 801617a:	4618      	mov	r0, r3
 801617c:	f7f8 fab6 	bl	800e6ec <lwip_htonl>
 8016180:	4603      	mov	r3, r0
 8016182:	3301      	adds	r3, #1
 8016184:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8016186:	687b      	ldr	r3, [r7, #4]
 8016188:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801618a:	68fb      	ldr	r3, [r7, #12]
 801618c:	1ad3      	subs	r3, r2, r3
 801618e:	2b00      	cmp	r3, #0
 8016190:	da02      	bge.n	8016198 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8016192:	687b      	ldr	r3, [r7, #4]
 8016194:	68fa      	ldr	r2, [r7, #12]
 8016196:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8016198:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801619c:	2200      	movs	r2, #0
 801619e:	69b9      	ldr	r1, [r7, #24]
 80161a0:	6878      	ldr	r0, [r7, #4]
 80161a2:	f7ff fded 	bl	8015d80 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80161a6:	687a      	ldr	r2, [r7, #4]
 80161a8:	687b      	ldr	r3, [r7, #4]
 80161aa:	3304      	adds	r3, #4
 80161ac:	69b9      	ldr	r1, [r7, #24]
 80161ae:	6878      	ldr	r0, [r7, #4]
 80161b0:	f7ff fe26 	bl	8015e00 <tcp_output_control_segment>
 80161b4:	4603      	mov	r3, r0
 80161b6:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 80161b8:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 80161bc:	4618      	mov	r0, r3
 80161be:	372c      	adds	r7, #44	; 0x2c
 80161c0:	46bd      	mov	sp, r7
 80161c2:	bd90      	pop	{r4, r7, pc}
 80161c4:	0801dd6c 	.word	0x0801dd6c
 80161c8:	0801e564 	.word	0x0801e564
 80161cc:	0801ddc0 	.word	0x0801ddc0

080161d0 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 80161d0:	b580      	push	{r7, lr}
 80161d2:	b082      	sub	sp, #8
 80161d4:	af00      	add	r7, sp, #0
 80161d6:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 80161d8:	f7fa f8a0 	bl	801031c <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 80161dc:	4b0a      	ldr	r3, [pc, #40]	; (8016208 <tcpip_tcp_timer+0x38>)
 80161de:	681b      	ldr	r3, [r3, #0]
 80161e0:	2b00      	cmp	r3, #0
 80161e2:	d103      	bne.n	80161ec <tcpip_tcp_timer+0x1c>
 80161e4:	4b09      	ldr	r3, [pc, #36]	; (801620c <tcpip_tcp_timer+0x3c>)
 80161e6:	681b      	ldr	r3, [r3, #0]
 80161e8:	2b00      	cmp	r3, #0
 80161ea:	d005      	beq.n	80161f8 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 80161ec:	2200      	movs	r2, #0
 80161ee:	4908      	ldr	r1, [pc, #32]	; (8016210 <tcpip_tcp_timer+0x40>)
 80161f0:	20fa      	movs	r0, #250	; 0xfa
 80161f2:	f000 f8f3 	bl	80163dc <sys_timeout>
 80161f6:	e003      	b.n	8016200 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 80161f8:	4b06      	ldr	r3, [pc, #24]	; (8016214 <tcpip_tcp_timer+0x44>)
 80161fa:	2200      	movs	r2, #0
 80161fc:	601a      	str	r2, [r3, #0]
  }
}
 80161fe:	bf00      	nop
 8016200:	bf00      	nop
 8016202:	3708      	adds	r7, #8
 8016204:	46bd      	mov	sp, r7
 8016206:	bd80      	pop	{r7, pc}
 8016208:	20018388 	.word	0x20018388
 801620c:	20018398 	.word	0x20018398
 8016210:	080161d1 	.word	0x080161d1
 8016214:	200002d0 	.word	0x200002d0

08016218 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8016218:	b580      	push	{r7, lr}
 801621a:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801621c:	4b0a      	ldr	r3, [pc, #40]	; (8016248 <tcp_timer_needed+0x30>)
 801621e:	681b      	ldr	r3, [r3, #0]
 8016220:	2b00      	cmp	r3, #0
 8016222:	d10f      	bne.n	8016244 <tcp_timer_needed+0x2c>
 8016224:	4b09      	ldr	r3, [pc, #36]	; (801624c <tcp_timer_needed+0x34>)
 8016226:	681b      	ldr	r3, [r3, #0]
 8016228:	2b00      	cmp	r3, #0
 801622a:	d103      	bne.n	8016234 <tcp_timer_needed+0x1c>
 801622c:	4b08      	ldr	r3, [pc, #32]	; (8016250 <tcp_timer_needed+0x38>)
 801622e:	681b      	ldr	r3, [r3, #0]
 8016230:	2b00      	cmp	r3, #0
 8016232:	d007      	beq.n	8016244 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8016234:	4b04      	ldr	r3, [pc, #16]	; (8016248 <tcp_timer_needed+0x30>)
 8016236:	2201      	movs	r2, #1
 8016238:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801623a:	2200      	movs	r2, #0
 801623c:	4905      	ldr	r1, [pc, #20]	; (8016254 <tcp_timer_needed+0x3c>)
 801623e:	20fa      	movs	r0, #250	; 0xfa
 8016240:	f000 f8cc 	bl	80163dc <sys_timeout>
  }
}
 8016244:	bf00      	nop
 8016246:	bd80      	pop	{r7, pc}
 8016248:	200002d0 	.word	0x200002d0
 801624c:	20018388 	.word	0x20018388
 8016250:	20018398 	.word	0x20018398
 8016254:	080161d1 	.word	0x080161d1

08016258 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8016258:	b580      	push	{r7, lr}
 801625a:	b086      	sub	sp, #24
 801625c:	af00      	add	r7, sp, #0
 801625e:	60f8      	str	r0, [r7, #12]
 8016260:	60b9      	str	r1, [r7, #8]
 8016262:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8016264:	2006      	movs	r0, #6
 8016266:	f7f8 fe91 	bl	800ef8c <memp_malloc>
 801626a:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801626c:	693b      	ldr	r3, [r7, #16]
 801626e:	2b00      	cmp	r3, #0
 8016270:	d109      	bne.n	8016286 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8016272:	693b      	ldr	r3, [r7, #16]
 8016274:	2b00      	cmp	r3, #0
 8016276:	d151      	bne.n	801631c <sys_timeout_abs+0xc4>
 8016278:	4b2a      	ldr	r3, [pc, #168]	; (8016324 <sys_timeout_abs+0xcc>)
 801627a:	22be      	movs	r2, #190	; 0xbe
 801627c:	492a      	ldr	r1, [pc, #168]	; (8016328 <sys_timeout_abs+0xd0>)
 801627e:	482b      	ldr	r0, [pc, #172]	; (801632c <sys_timeout_abs+0xd4>)
 8016280:	f003 fe44 	bl	8019f0c <iprintf>
    return;
 8016284:	e04a      	b.n	801631c <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8016286:	693b      	ldr	r3, [r7, #16]
 8016288:	2200      	movs	r2, #0
 801628a:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801628c:	693b      	ldr	r3, [r7, #16]
 801628e:	68ba      	ldr	r2, [r7, #8]
 8016290:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8016292:	693b      	ldr	r3, [r7, #16]
 8016294:	687a      	ldr	r2, [r7, #4]
 8016296:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8016298:	693b      	ldr	r3, [r7, #16]
 801629a:	68fa      	ldr	r2, [r7, #12]
 801629c:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801629e:	4b24      	ldr	r3, [pc, #144]	; (8016330 <sys_timeout_abs+0xd8>)
 80162a0:	681b      	ldr	r3, [r3, #0]
 80162a2:	2b00      	cmp	r3, #0
 80162a4:	d103      	bne.n	80162ae <sys_timeout_abs+0x56>
    next_timeout = timeout;
 80162a6:	4a22      	ldr	r2, [pc, #136]	; (8016330 <sys_timeout_abs+0xd8>)
 80162a8:	693b      	ldr	r3, [r7, #16]
 80162aa:	6013      	str	r3, [r2, #0]
    return;
 80162ac:	e037      	b.n	801631e <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 80162ae:	693b      	ldr	r3, [r7, #16]
 80162b0:	685a      	ldr	r2, [r3, #4]
 80162b2:	4b1f      	ldr	r3, [pc, #124]	; (8016330 <sys_timeout_abs+0xd8>)
 80162b4:	681b      	ldr	r3, [r3, #0]
 80162b6:	685b      	ldr	r3, [r3, #4]
 80162b8:	1ad3      	subs	r3, r2, r3
 80162ba:	0fdb      	lsrs	r3, r3, #31
 80162bc:	f003 0301 	and.w	r3, r3, #1
 80162c0:	b2db      	uxtb	r3, r3
 80162c2:	2b00      	cmp	r3, #0
 80162c4:	d007      	beq.n	80162d6 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 80162c6:	4b1a      	ldr	r3, [pc, #104]	; (8016330 <sys_timeout_abs+0xd8>)
 80162c8:	681a      	ldr	r2, [r3, #0]
 80162ca:	693b      	ldr	r3, [r7, #16]
 80162cc:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 80162ce:	4a18      	ldr	r2, [pc, #96]	; (8016330 <sys_timeout_abs+0xd8>)
 80162d0:	693b      	ldr	r3, [r7, #16]
 80162d2:	6013      	str	r3, [r2, #0]
 80162d4:	e023      	b.n	801631e <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 80162d6:	4b16      	ldr	r3, [pc, #88]	; (8016330 <sys_timeout_abs+0xd8>)
 80162d8:	681b      	ldr	r3, [r3, #0]
 80162da:	617b      	str	r3, [r7, #20]
 80162dc:	e01a      	b.n	8016314 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 80162de:	697b      	ldr	r3, [r7, #20]
 80162e0:	681b      	ldr	r3, [r3, #0]
 80162e2:	2b00      	cmp	r3, #0
 80162e4:	d00b      	beq.n	80162fe <sys_timeout_abs+0xa6>
 80162e6:	693b      	ldr	r3, [r7, #16]
 80162e8:	685a      	ldr	r2, [r3, #4]
 80162ea:	697b      	ldr	r3, [r7, #20]
 80162ec:	681b      	ldr	r3, [r3, #0]
 80162ee:	685b      	ldr	r3, [r3, #4]
 80162f0:	1ad3      	subs	r3, r2, r3
 80162f2:	0fdb      	lsrs	r3, r3, #31
 80162f4:	f003 0301 	and.w	r3, r3, #1
 80162f8:	b2db      	uxtb	r3, r3
 80162fa:	2b00      	cmp	r3, #0
 80162fc:	d007      	beq.n	801630e <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 80162fe:	697b      	ldr	r3, [r7, #20]
 8016300:	681a      	ldr	r2, [r3, #0]
 8016302:	693b      	ldr	r3, [r7, #16]
 8016304:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8016306:	697b      	ldr	r3, [r7, #20]
 8016308:	693a      	ldr	r2, [r7, #16]
 801630a:	601a      	str	r2, [r3, #0]
        break;
 801630c:	e007      	b.n	801631e <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801630e:	697b      	ldr	r3, [r7, #20]
 8016310:	681b      	ldr	r3, [r3, #0]
 8016312:	617b      	str	r3, [r7, #20]
 8016314:	697b      	ldr	r3, [r7, #20]
 8016316:	2b00      	cmp	r3, #0
 8016318:	d1e1      	bne.n	80162de <sys_timeout_abs+0x86>
 801631a:	e000      	b.n	801631e <sys_timeout_abs+0xc6>
    return;
 801631c:	bf00      	nop
      }
    }
  }
}
 801631e:	3718      	adds	r7, #24
 8016320:	46bd      	mov	sp, r7
 8016322:	bd80      	pop	{r7, pc}
 8016324:	0801e588 	.word	0x0801e588
 8016328:	0801e5bc 	.word	0x0801e5bc
 801632c:	0801e5fc 	.word	0x0801e5fc
 8016330:	200002c8 	.word	0x200002c8

08016334 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8016334:	b580      	push	{r7, lr}
 8016336:	b086      	sub	sp, #24
 8016338:	af00      	add	r7, sp, #0
 801633a:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801633c:	687b      	ldr	r3, [r7, #4]
 801633e:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8016340:	697b      	ldr	r3, [r7, #20]
 8016342:	685b      	ldr	r3, [r3, #4]
 8016344:	4798      	blx	r3

  now = sys_now();
 8016346:	f7f4 fecd 	bl	800b0e4 <sys_now>
 801634a:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801634c:	697b      	ldr	r3, [r7, #20]
 801634e:	681a      	ldr	r2, [r3, #0]
 8016350:	4b0f      	ldr	r3, [pc, #60]	; (8016390 <lwip_cyclic_timer+0x5c>)
 8016352:	681b      	ldr	r3, [r3, #0]
 8016354:	4413      	add	r3, r2
 8016356:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8016358:	68fa      	ldr	r2, [r7, #12]
 801635a:	693b      	ldr	r3, [r7, #16]
 801635c:	1ad3      	subs	r3, r2, r3
 801635e:	0fdb      	lsrs	r3, r3, #31
 8016360:	f003 0301 	and.w	r3, r3, #1
 8016364:	b2db      	uxtb	r3, r3
 8016366:	2b00      	cmp	r3, #0
 8016368:	d009      	beq.n	801637e <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801636a:	697b      	ldr	r3, [r7, #20]
 801636c:	681a      	ldr	r2, [r3, #0]
 801636e:	693b      	ldr	r3, [r7, #16]
 8016370:	4413      	add	r3, r2
 8016372:	687a      	ldr	r2, [r7, #4]
 8016374:	4907      	ldr	r1, [pc, #28]	; (8016394 <lwip_cyclic_timer+0x60>)
 8016376:	4618      	mov	r0, r3
 8016378:	f7ff ff6e 	bl	8016258 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801637c:	e004      	b.n	8016388 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801637e:	687a      	ldr	r2, [r7, #4]
 8016380:	4904      	ldr	r1, [pc, #16]	; (8016394 <lwip_cyclic_timer+0x60>)
 8016382:	68f8      	ldr	r0, [r7, #12]
 8016384:	f7ff ff68 	bl	8016258 <sys_timeout_abs>
}
 8016388:	bf00      	nop
 801638a:	3718      	adds	r7, #24
 801638c:	46bd      	mov	sp, r7
 801638e:	bd80      	pop	{r7, pc}
 8016390:	200002cc 	.word	0x200002cc
 8016394:	08016335 	.word	0x08016335

08016398 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8016398:	b580      	push	{r7, lr}
 801639a:	b082      	sub	sp, #8
 801639c:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801639e:	2301      	movs	r3, #1
 80163a0:	607b      	str	r3, [r7, #4]
 80163a2:	e00e      	b.n	80163c2 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 80163a4:	4a0b      	ldr	r2, [pc, #44]	; (80163d4 <sys_timeouts_init+0x3c>)
 80163a6:	687b      	ldr	r3, [r7, #4]
 80163a8:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80163ac:	687b      	ldr	r3, [r7, #4]
 80163ae:	00db      	lsls	r3, r3, #3
 80163b0:	4a08      	ldr	r2, [pc, #32]	; (80163d4 <sys_timeouts_init+0x3c>)
 80163b2:	4413      	add	r3, r2
 80163b4:	461a      	mov	r2, r3
 80163b6:	4908      	ldr	r1, [pc, #32]	; (80163d8 <sys_timeouts_init+0x40>)
 80163b8:	f000 f810 	bl	80163dc <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80163bc:	687b      	ldr	r3, [r7, #4]
 80163be:	3301      	adds	r3, #1
 80163c0:	607b      	str	r3, [r7, #4]
 80163c2:	687b      	ldr	r3, [r7, #4]
 80163c4:	2b02      	cmp	r3, #2
 80163c6:	d9ed      	bls.n	80163a4 <sys_timeouts_init+0xc>
  }
}
 80163c8:	bf00      	nop
 80163ca:	bf00      	nop
 80163cc:	3708      	adds	r7, #8
 80163ce:	46bd      	mov	sp, r7
 80163d0:	bd80      	pop	{r7, pc}
 80163d2:	bf00      	nop
 80163d4:	0801f2f8 	.word	0x0801f2f8
 80163d8:	08016335 	.word	0x08016335

080163dc <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 80163dc:	b580      	push	{r7, lr}
 80163de:	b086      	sub	sp, #24
 80163e0:	af00      	add	r7, sp, #0
 80163e2:	60f8      	str	r0, [r7, #12]
 80163e4:	60b9      	str	r1, [r7, #8]
 80163e6:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 80163e8:	68fb      	ldr	r3, [r7, #12]
 80163ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80163ee:	d306      	bcc.n	80163fe <sys_timeout+0x22>
 80163f0:	4b0a      	ldr	r3, [pc, #40]	; (801641c <sys_timeout+0x40>)
 80163f2:	f240 1229 	movw	r2, #297	; 0x129
 80163f6:	490a      	ldr	r1, [pc, #40]	; (8016420 <sys_timeout+0x44>)
 80163f8:	480a      	ldr	r0, [pc, #40]	; (8016424 <sys_timeout+0x48>)
 80163fa:	f003 fd87 	bl	8019f0c <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 80163fe:	f7f4 fe71 	bl	800b0e4 <sys_now>
 8016402:	4602      	mov	r2, r0
 8016404:	68fb      	ldr	r3, [r7, #12]
 8016406:	4413      	add	r3, r2
 8016408:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801640a:	687a      	ldr	r2, [r7, #4]
 801640c:	68b9      	ldr	r1, [r7, #8]
 801640e:	6978      	ldr	r0, [r7, #20]
 8016410:	f7ff ff22 	bl	8016258 <sys_timeout_abs>
#endif
}
 8016414:	bf00      	nop
 8016416:	3718      	adds	r7, #24
 8016418:	46bd      	mov	sp, r7
 801641a:	bd80      	pop	{r7, pc}
 801641c:	0801e588 	.word	0x0801e588
 8016420:	0801e624 	.word	0x0801e624
 8016424:	0801e5fc 	.word	0x0801e5fc

08016428 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8016428:	b580      	push	{r7, lr}
 801642a:	b084      	sub	sp, #16
 801642c:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801642e:	f7f4 fe59 	bl	800b0e4 <sys_now>
 8016432:	60f8      	str	r0, [r7, #12]
  do {
    struct sys_timeo *tmptimeout;
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();
 8016434:	4b1a      	ldr	r3, [pc, #104]	; (80164a0 <sys_check_timeouts+0x78>)
 8016436:	781b      	ldrb	r3, [r3, #0]
 8016438:	b2db      	uxtb	r3, r3
 801643a:	2b00      	cmp	r3, #0
 801643c:	d001      	beq.n	8016442 <sys_check_timeouts+0x1a>
 801643e:	f7f9 f8c9 	bl	800f5d4 <pbuf_free_ooseq>

    tmptimeout = next_timeout;
 8016442:	4b18      	ldr	r3, [pc, #96]	; (80164a4 <sys_check_timeouts+0x7c>)
 8016444:	681b      	ldr	r3, [r3, #0]
 8016446:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8016448:	68bb      	ldr	r3, [r7, #8]
 801644a:	2b00      	cmp	r3, #0
 801644c:	d022      	beq.n	8016494 <sys_check_timeouts+0x6c>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801644e:	68bb      	ldr	r3, [r7, #8]
 8016450:	685b      	ldr	r3, [r3, #4]
 8016452:	68fa      	ldr	r2, [r7, #12]
 8016454:	1ad3      	subs	r3, r2, r3
 8016456:	0fdb      	lsrs	r3, r3, #31
 8016458:	f003 0301 	and.w	r3, r3, #1
 801645c:	b2db      	uxtb	r3, r3
 801645e:	2b00      	cmp	r3, #0
 8016460:	d11a      	bne.n	8016498 <sys_check_timeouts+0x70>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8016462:	68bb      	ldr	r3, [r7, #8]
 8016464:	681b      	ldr	r3, [r3, #0]
 8016466:	4a0f      	ldr	r2, [pc, #60]	; (80164a4 <sys_check_timeouts+0x7c>)
 8016468:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801646a:	68bb      	ldr	r3, [r7, #8]
 801646c:	689b      	ldr	r3, [r3, #8]
 801646e:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8016470:	68bb      	ldr	r3, [r7, #8]
 8016472:	68db      	ldr	r3, [r3, #12]
 8016474:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8016476:	68bb      	ldr	r3, [r7, #8]
 8016478:	685b      	ldr	r3, [r3, #4]
 801647a:	4a0b      	ldr	r2, [pc, #44]	; (80164a8 <sys_check_timeouts+0x80>)
 801647c:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801647e:	68b9      	ldr	r1, [r7, #8]
 8016480:	2006      	movs	r0, #6
 8016482:	f7f8 fdcf 	bl	800f024 <memp_free>
    if (handler != NULL) {
 8016486:	687b      	ldr	r3, [r7, #4]
 8016488:	2b00      	cmp	r3, #0
 801648a:	d0d3      	beq.n	8016434 <sys_check_timeouts+0xc>
      handler(arg);
 801648c:	687b      	ldr	r3, [r7, #4]
 801648e:	6838      	ldr	r0, [r7, #0]
 8016490:	4798      	blx	r3
  do {
 8016492:	e7cf      	b.n	8016434 <sys_check_timeouts+0xc>
      return;
 8016494:	bf00      	nop
 8016496:	e000      	b.n	801649a <sys_check_timeouts+0x72>
      return;
 8016498:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801649a:	3710      	adds	r7, #16
 801649c:	46bd      	mov	sp, r7
 801649e:	bd80      	pop	{r7, pc}
 80164a0:	20018380 	.word	0x20018380
 80164a4:	200002c8 	.word	0x200002c8
 80164a8:	200002cc 	.word	0x200002cc

080164ac <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 80164ac:	b580      	push	{r7, lr}
 80164ae:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 80164b0:	f003 fd5a 	bl	8019f68 <rand>
 80164b4:	4603      	mov	r3, r0
 80164b6:	b29b      	uxth	r3, r3
 80164b8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80164bc:	b29b      	uxth	r3, r3
 80164be:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 80164c2:	b29a      	uxth	r2, r3
 80164c4:	4b01      	ldr	r3, [pc, #4]	; (80164cc <udp_init+0x20>)
 80164c6:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 80164c8:	bf00      	nop
 80164ca:	bd80      	pop	{r7, pc}
 80164cc:	20000038 	.word	0x20000038

080164d0 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 80164d0:	b580      	push	{r7, lr}
 80164d2:	b084      	sub	sp, #16
 80164d4:	af00      	add	r7, sp, #0
 80164d6:	60f8      	str	r0, [r7, #12]
 80164d8:	60b9      	str	r1, [r7, #8]
 80164da:	4613      	mov	r3, r2
 80164dc:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 80164de:	68fb      	ldr	r3, [r7, #12]
 80164e0:	2b00      	cmp	r3, #0
 80164e2:	d105      	bne.n	80164f0 <udp_input_local_match+0x20>
 80164e4:	4b27      	ldr	r3, [pc, #156]	; (8016584 <udp_input_local_match+0xb4>)
 80164e6:	2287      	movs	r2, #135	; 0x87
 80164e8:	4927      	ldr	r1, [pc, #156]	; (8016588 <udp_input_local_match+0xb8>)
 80164ea:	4828      	ldr	r0, [pc, #160]	; (801658c <udp_input_local_match+0xbc>)
 80164ec:	f003 fd0e 	bl	8019f0c <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 80164f0:	68bb      	ldr	r3, [r7, #8]
 80164f2:	2b00      	cmp	r3, #0
 80164f4:	d105      	bne.n	8016502 <udp_input_local_match+0x32>
 80164f6:	4b23      	ldr	r3, [pc, #140]	; (8016584 <udp_input_local_match+0xb4>)
 80164f8:	2288      	movs	r2, #136	; 0x88
 80164fa:	4925      	ldr	r1, [pc, #148]	; (8016590 <udp_input_local_match+0xc0>)
 80164fc:	4823      	ldr	r0, [pc, #140]	; (801658c <udp_input_local_match+0xbc>)
 80164fe:	f003 fd05 	bl	8019f0c <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8016502:	68fb      	ldr	r3, [r7, #12]
 8016504:	7a1b      	ldrb	r3, [r3, #8]
 8016506:	2b00      	cmp	r3, #0
 8016508:	d00b      	beq.n	8016522 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801650a:	68fb      	ldr	r3, [r7, #12]
 801650c:	7a1a      	ldrb	r2, [r3, #8]
 801650e:	4b21      	ldr	r3, [pc, #132]	; (8016594 <udp_input_local_match+0xc4>)
 8016510:	685b      	ldr	r3, [r3, #4]
 8016512:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8016516:	3301      	adds	r3, #1
 8016518:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801651a:	429a      	cmp	r2, r3
 801651c:	d001      	beq.n	8016522 <udp_input_local_match+0x52>
    return 0;
 801651e:	2300      	movs	r3, #0
 8016520:	e02b      	b.n	801657a <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8016522:	79fb      	ldrb	r3, [r7, #7]
 8016524:	2b00      	cmp	r3, #0
 8016526:	d018      	beq.n	801655a <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8016528:	68fb      	ldr	r3, [r7, #12]
 801652a:	2b00      	cmp	r3, #0
 801652c:	d013      	beq.n	8016556 <udp_input_local_match+0x86>
 801652e:	68fb      	ldr	r3, [r7, #12]
 8016530:	681b      	ldr	r3, [r3, #0]
 8016532:	2b00      	cmp	r3, #0
 8016534:	d00f      	beq.n	8016556 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8016536:	4b17      	ldr	r3, [pc, #92]	; (8016594 <udp_input_local_match+0xc4>)
 8016538:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801653a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801653e:	d00a      	beq.n	8016556 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8016540:	68fb      	ldr	r3, [r7, #12]
 8016542:	681a      	ldr	r2, [r3, #0]
 8016544:	4b13      	ldr	r3, [pc, #76]	; (8016594 <udp_input_local_match+0xc4>)
 8016546:	695b      	ldr	r3, [r3, #20]
 8016548:	405a      	eors	r2, r3
 801654a:	68bb      	ldr	r3, [r7, #8]
 801654c:	3308      	adds	r3, #8
 801654e:	681b      	ldr	r3, [r3, #0]
 8016550:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8016552:	2b00      	cmp	r3, #0
 8016554:	d110      	bne.n	8016578 <udp_input_local_match+0xa8>
          return 1;
 8016556:	2301      	movs	r3, #1
 8016558:	e00f      	b.n	801657a <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801655a:	68fb      	ldr	r3, [r7, #12]
 801655c:	2b00      	cmp	r3, #0
 801655e:	d009      	beq.n	8016574 <udp_input_local_match+0xa4>
 8016560:	68fb      	ldr	r3, [r7, #12]
 8016562:	681b      	ldr	r3, [r3, #0]
 8016564:	2b00      	cmp	r3, #0
 8016566:	d005      	beq.n	8016574 <udp_input_local_match+0xa4>
 8016568:	68fb      	ldr	r3, [r7, #12]
 801656a:	681a      	ldr	r2, [r3, #0]
 801656c:	4b09      	ldr	r3, [pc, #36]	; (8016594 <udp_input_local_match+0xc4>)
 801656e:	695b      	ldr	r3, [r3, #20]
 8016570:	429a      	cmp	r2, r3
 8016572:	d101      	bne.n	8016578 <udp_input_local_match+0xa8>
        return 1;
 8016574:	2301      	movs	r3, #1
 8016576:	e000      	b.n	801657a <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8016578:	2300      	movs	r3, #0
}
 801657a:	4618      	mov	r0, r3
 801657c:	3710      	adds	r7, #16
 801657e:	46bd      	mov	sp, r7
 8016580:	bd80      	pop	{r7, pc}
 8016582:	bf00      	nop
 8016584:	0801e670 	.word	0x0801e670
 8016588:	0801e6a0 	.word	0x0801e6a0
 801658c:	0801e6c4 	.word	0x0801e6c4
 8016590:	0801e6ec 	.word	0x0801e6ec
 8016594:	20007724 	.word	0x20007724

08016598 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8016598:	b590      	push	{r4, r7, lr}
 801659a:	b08d      	sub	sp, #52	; 0x34
 801659c:	af02      	add	r7, sp, #8
 801659e:	6078      	str	r0, [r7, #4]
 80165a0:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 80165a2:	2300      	movs	r3, #0
 80165a4:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 80165a6:	687b      	ldr	r3, [r7, #4]
 80165a8:	2b00      	cmp	r3, #0
 80165aa:	d105      	bne.n	80165b8 <udp_input+0x20>
 80165ac:	4b7c      	ldr	r3, [pc, #496]	; (80167a0 <udp_input+0x208>)
 80165ae:	22cf      	movs	r2, #207	; 0xcf
 80165b0:	497c      	ldr	r1, [pc, #496]	; (80167a4 <udp_input+0x20c>)
 80165b2:	487d      	ldr	r0, [pc, #500]	; (80167a8 <udp_input+0x210>)
 80165b4:	f003 fcaa 	bl	8019f0c <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 80165b8:	683b      	ldr	r3, [r7, #0]
 80165ba:	2b00      	cmp	r3, #0
 80165bc:	d105      	bne.n	80165ca <udp_input+0x32>
 80165be:	4b78      	ldr	r3, [pc, #480]	; (80167a0 <udp_input+0x208>)
 80165c0:	22d0      	movs	r2, #208	; 0xd0
 80165c2:	497a      	ldr	r1, [pc, #488]	; (80167ac <udp_input+0x214>)
 80165c4:	4878      	ldr	r0, [pc, #480]	; (80167a8 <udp_input+0x210>)
 80165c6:	f003 fca1 	bl	8019f0c <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 80165ca:	687b      	ldr	r3, [r7, #4]
 80165cc:	895b      	ldrh	r3, [r3, #10]
 80165ce:	2b07      	cmp	r3, #7
 80165d0:	d803      	bhi.n	80165da <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 80165d2:	6878      	ldr	r0, [r7, #4]
 80165d4:	f7f9 fb38 	bl	800fc48 <pbuf_free>
    goto end;
 80165d8:	e0de      	b.n	8016798 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 80165da:	687b      	ldr	r3, [r7, #4]
 80165dc:	685b      	ldr	r3, [r3, #4]
 80165de:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 80165e0:	4b73      	ldr	r3, [pc, #460]	; (80167b0 <udp_input+0x218>)
 80165e2:	695b      	ldr	r3, [r3, #20]
 80165e4:	4a72      	ldr	r2, [pc, #456]	; (80167b0 <udp_input+0x218>)
 80165e6:	6812      	ldr	r2, [r2, #0]
 80165e8:	4611      	mov	r1, r2
 80165ea:	4618      	mov	r0, r3
 80165ec:	f001 fc88 	bl	8017f00 <ip4_addr_isbroadcast_u32>
 80165f0:	4603      	mov	r3, r0
 80165f2:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 80165f4:	697b      	ldr	r3, [r7, #20]
 80165f6:	881b      	ldrh	r3, [r3, #0]
 80165f8:	b29b      	uxth	r3, r3
 80165fa:	4618      	mov	r0, r3
 80165fc:	f7f8 f861 	bl	800e6c2 <lwip_htons>
 8016600:	4603      	mov	r3, r0
 8016602:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8016604:	697b      	ldr	r3, [r7, #20]
 8016606:	885b      	ldrh	r3, [r3, #2]
 8016608:	b29b      	uxth	r3, r3
 801660a:	4618      	mov	r0, r3
 801660c:	f7f8 f859 	bl	800e6c2 <lwip_htons>
 8016610:	4603      	mov	r3, r0
 8016612:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8016614:	2300      	movs	r3, #0
 8016616:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8016618:	2300      	movs	r3, #0
 801661a:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801661c:	2300      	movs	r3, #0
 801661e:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8016620:	4b64      	ldr	r3, [pc, #400]	; (80167b4 <udp_input+0x21c>)
 8016622:	681b      	ldr	r3, [r3, #0]
 8016624:	627b      	str	r3, [r7, #36]	; 0x24
 8016626:	e054      	b.n	80166d2 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8016628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801662a:	8a5b      	ldrh	r3, [r3, #18]
 801662c:	89fa      	ldrh	r2, [r7, #14]
 801662e:	429a      	cmp	r2, r3
 8016630:	d14a      	bne.n	80166c8 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8016632:	7cfb      	ldrb	r3, [r7, #19]
 8016634:	461a      	mov	r2, r3
 8016636:	6839      	ldr	r1, [r7, #0]
 8016638:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801663a:	f7ff ff49 	bl	80164d0 <udp_input_local_match>
 801663e:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8016640:	2b00      	cmp	r3, #0
 8016642:	d041      	beq.n	80166c8 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8016644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016646:	7c1b      	ldrb	r3, [r3, #16]
 8016648:	f003 0304 	and.w	r3, r3, #4
 801664c:	2b00      	cmp	r3, #0
 801664e:	d11d      	bne.n	801668c <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8016650:	69fb      	ldr	r3, [r7, #28]
 8016652:	2b00      	cmp	r3, #0
 8016654:	d102      	bne.n	801665c <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 8016656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016658:	61fb      	str	r3, [r7, #28]
 801665a:	e017      	b.n	801668c <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801665c:	7cfb      	ldrb	r3, [r7, #19]
 801665e:	2b00      	cmp	r3, #0
 8016660:	d014      	beq.n	801668c <udp_input+0xf4>
 8016662:	4b53      	ldr	r3, [pc, #332]	; (80167b0 <udp_input+0x218>)
 8016664:	695b      	ldr	r3, [r3, #20]
 8016666:	f1b3 3fff 	cmp.w	r3, #4294967295
 801666a:	d10f      	bne.n	801668c <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801666c:	69fb      	ldr	r3, [r7, #28]
 801666e:	681a      	ldr	r2, [r3, #0]
 8016670:	683b      	ldr	r3, [r7, #0]
 8016672:	3304      	adds	r3, #4
 8016674:	681b      	ldr	r3, [r3, #0]
 8016676:	429a      	cmp	r2, r3
 8016678:	d008      	beq.n	801668c <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801667a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801667c:	681a      	ldr	r2, [r3, #0]
 801667e:	683b      	ldr	r3, [r7, #0]
 8016680:	3304      	adds	r3, #4
 8016682:	681b      	ldr	r3, [r3, #0]
 8016684:	429a      	cmp	r2, r3
 8016686:	d101      	bne.n	801668c <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8016688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801668a:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801668c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801668e:	8a9b      	ldrh	r3, [r3, #20]
 8016690:	8a3a      	ldrh	r2, [r7, #16]
 8016692:	429a      	cmp	r2, r3
 8016694:	d118      	bne.n	80166c8 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8016696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016698:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801669a:	2b00      	cmp	r3, #0
 801669c:	d005      	beq.n	80166aa <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801669e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80166a0:	685a      	ldr	r2, [r3, #4]
 80166a2:	4b43      	ldr	r3, [pc, #268]	; (80167b0 <udp_input+0x218>)
 80166a4:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 80166a6:	429a      	cmp	r2, r3
 80166a8:	d10e      	bne.n	80166c8 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 80166aa:	6a3b      	ldr	r3, [r7, #32]
 80166ac:	2b00      	cmp	r3, #0
 80166ae:	d014      	beq.n	80166da <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 80166b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80166b2:	68da      	ldr	r2, [r3, #12]
 80166b4:	6a3b      	ldr	r3, [r7, #32]
 80166b6:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 80166b8:	4b3e      	ldr	r3, [pc, #248]	; (80167b4 <udp_input+0x21c>)
 80166ba:	681a      	ldr	r2, [r3, #0]
 80166bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80166be:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 80166c0:	4a3c      	ldr	r2, [pc, #240]	; (80167b4 <udp_input+0x21c>)
 80166c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80166c4:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 80166c6:	e008      	b.n	80166da <udp_input+0x142>
      }
    }

    prev = pcb;
 80166c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80166ca:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80166cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80166ce:	68db      	ldr	r3, [r3, #12]
 80166d0:	627b      	str	r3, [r7, #36]	; 0x24
 80166d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80166d4:	2b00      	cmp	r3, #0
 80166d6:	d1a7      	bne.n	8016628 <udp_input+0x90>
 80166d8:	e000      	b.n	80166dc <udp_input+0x144>
        break;
 80166da:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 80166dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80166de:	2b00      	cmp	r3, #0
 80166e0:	d101      	bne.n	80166e6 <udp_input+0x14e>
    pcb = uncon_pcb;
 80166e2:	69fb      	ldr	r3, [r7, #28]
 80166e4:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 80166e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80166e8:	2b00      	cmp	r3, #0
 80166ea:	d002      	beq.n	80166f2 <udp_input+0x15a>
    for_us = 1;
 80166ec:	2301      	movs	r3, #1
 80166ee:	76fb      	strb	r3, [r7, #27]
 80166f0:	e00a      	b.n	8016708 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 80166f2:	683b      	ldr	r3, [r7, #0]
 80166f4:	3304      	adds	r3, #4
 80166f6:	681a      	ldr	r2, [r3, #0]
 80166f8:	4b2d      	ldr	r3, [pc, #180]	; (80167b0 <udp_input+0x218>)
 80166fa:	695b      	ldr	r3, [r3, #20]
 80166fc:	429a      	cmp	r2, r3
 80166fe:	bf0c      	ite	eq
 8016700:	2301      	moveq	r3, #1
 8016702:	2300      	movne	r3, #0
 8016704:	b2db      	uxtb	r3, r3
 8016706:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8016708:	7efb      	ldrb	r3, [r7, #27]
 801670a:	2b00      	cmp	r3, #0
 801670c:	d041      	beq.n	8016792 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801670e:	2108      	movs	r1, #8
 8016710:	6878      	ldr	r0, [r7, #4]
 8016712:	f7f9 fa13 	bl	800fb3c <pbuf_remove_header>
 8016716:	4603      	mov	r3, r0
 8016718:	2b00      	cmp	r3, #0
 801671a:	d00a      	beq.n	8016732 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801671c:	4b20      	ldr	r3, [pc, #128]	; (80167a0 <udp_input+0x208>)
 801671e:	f44f 72b8 	mov.w	r2, #368	; 0x170
 8016722:	4925      	ldr	r1, [pc, #148]	; (80167b8 <udp_input+0x220>)
 8016724:	4820      	ldr	r0, [pc, #128]	; (80167a8 <udp_input+0x210>)
 8016726:	f003 fbf1 	bl	8019f0c <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801672a:	6878      	ldr	r0, [r7, #4]
 801672c:	f7f9 fa8c 	bl	800fc48 <pbuf_free>
      goto end;
 8016730:	e032      	b.n	8016798 <udp_input+0x200>
    }

    if (pcb != NULL) {
 8016732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016734:	2b00      	cmp	r3, #0
 8016736:	d012      	beq.n	801675e <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8016738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801673a:	699b      	ldr	r3, [r3, #24]
 801673c:	2b00      	cmp	r3, #0
 801673e:	d00a      	beq.n	8016756 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8016740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016742:	699c      	ldr	r4, [r3, #24]
 8016744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016746:	69d8      	ldr	r0, [r3, #28]
 8016748:	8a3b      	ldrh	r3, [r7, #16]
 801674a:	9300      	str	r3, [sp, #0]
 801674c:	4b1b      	ldr	r3, [pc, #108]	; (80167bc <udp_input+0x224>)
 801674e:	687a      	ldr	r2, [r7, #4]
 8016750:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8016752:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8016754:	e021      	b.n	801679a <udp_input+0x202>
        pbuf_free(p);
 8016756:	6878      	ldr	r0, [r7, #4]
 8016758:	f7f9 fa76 	bl	800fc48 <pbuf_free>
        goto end;
 801675c:	e01c      	b.n	8016798 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801675e:	7cfb      	ldrb	r3, [r7, #19]
 8016760:	2b00      	cmp	r3, #0
 8016762:	d112      	bne.n	801678a <udp_input+0x1f2>
 8016764:	4b12      	ldr	r3, [pc, #72]	; (80167b0 <udp_input+0x218>)
 8016766:	695b      	ldr	r3, [r3, #20]
 8016768:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801676c:	2be0      	cmp	r3, #224	; 0xe0
 801676e:	d00c      	beq.n	801678a <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8016770:	4b0f      	ldr	r3, [pc, #60]	; (80167b0 <udp_input+0x218>)
 8016772:	899b      	ldrh	r3, [r3, #12]
 8016774:	3308      	adds	r3, #8
 8016776:	b29b      	uxth	r3, r3
 8016778:	b21b      	sxth	r3, r3
 801677a:	4619      	mov	r1, r3
 801677c:	6878      	ldr	r0, [r7, #4]
 801677e:	f7f9 fa50 	bl	800fc22 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8016782:	2103      	movs	r1, #3
 8016784:	6878      	ldr	r0, [r7, #4]
 8016786:	f001 f89b 	bl	80178c0 <icmp_dest_unreach>
      pbuf_free(p);
 801678a:	6878      	ldr	r0, [r7, #4]
 801678c:	f7f9 fa5c 	bl	800fc48 <pbuf_free>
  return;
 8016790:	e003      	b.n	801679a <udp_input+0x202>
    pbuf_free(p);
 8016792:	6878      	ldr	r0, [r7, #4]
 8016794:	f7f9 fa58 	bl	800fc48 <pbuf_free>
  return;
 8016798:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801679a:	372c      	adds	r7, #44	; 0x2c
 801679c:	46bd      	mov	sp, r7
 801679e:	bd90      	pop	{r4, r7, pc}
 80167a0:	0801e670 	.word	0x0801e670
 80167a4:	0801e714 	.word	0x0801e714
 80167a8:	0801e6c4 	.word	0x0801e6c4
 80167ac:	0801e72c 	.word	0x0801e72c
 80167b0:	20007724 	.word	0x20007724
 80167b4:	200183a0 	.word	0x200183a0
 80167b8:	0801e748 	.word	0x0801e748
 80167bc:	20007734 	.word	0x20007734

080167c0 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80167c0:	b480      	push	{r7}
 80167c2:	b085      	sub	sp, #20
 80167c4:	af00      	add	r7, sp, #0
 80167c6:	6078      	str	r0, [r7, #4]
 80167c8:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 80167ca:	687b      	ldr	r3, [r7, #4]
 80167cc:	2b00      	cmp	r3, #0
 80167ce:	d01e      	beq.n	801680e <udp_netif_ip_addr_changed+0x4e>
 80167d0:	687b      	ldr	r3, [r7, #4]
 80167d2:	681b      	ldr	r3, [r3, #0]
 80167d4:	2b00      	cmp	r3, #0
 80167d6:	d01a      	beq.n	801680e <udp_netif_ip_addr_changed+0x4e>
 80167d8:	683b      	ldr	r3, [r7, #0]
 80167da:	2b00      	cmp	r3, #0
 80167dc:	d017      	beq.n	801680e <udp_netif_ip_addr_changed+0x4e>
 80167de:	683b      	ldr	r3, [r7, #0]
 80167e0:	681b      	ldr	r3, [r3, #0]
 80167e2:	2b00      	cmp	r3, #0
 80167e4:	d013      	beq.n	801680e <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80167e6:	4b0d      	ldr	r3, [pc, #52]	; (801681c <udp_netif_ip_addr_changed+0x5c>)
 80167e8:	681b      	ldr	r3, [r3, #0]
 80167ea:	60fb      	str	r3, [r7, #12]
 80167ec:	e00c      	b.n	8016808 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 80167ee:	68fb      	ldr	r3, [r7, #12]
 80167f0:	681a      	ldr	r2, [r3, #0]
 80167f2:	687b      	ldr	r3, [r7, #4]
 80167f4:	681b      	ldr	r3, [r3, #0]
 80167f6:	429a      	cmp	r2, r3
 80167f8:	d103      	bne.n	8016802 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 80167fa:	683b      	ldr	r3, [r7, #0]
 80167fc:	681a      	ldr	r2, [r3, #0]
 80167fe:	68fb      	ldr	r3, [r7, #12]
 8016800:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8016802:	68fb      	ldr	r3, [r7, #12]
 8016804:	68db      	ldr	r3, [r3, #12]
 8016806:	60fb      	str	r3, [r7, #12]
 8016808:	68fb      	ldr	r3, [r7, #12]
 801680a:	2b00      	cmp	r3, #0
 801680c:	d1ef      	bne.n	80167ee <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801680e:	bf00      	nop
 8016810:	3714      	adds	r7, #20
 8016812:	46bd      	mov	sp, r7
 8016814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016818:	4770      	bx	lr
 801681a:	bf00      	nop
 801681c:	200183a0 	.word	0x200183a0

08016820 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8016820:	b580      	push	{r7, lr}
 8016822:	b082      	sub	sp, #8
 8016824:	af00      	add	r7, sp, #0
 8016826:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8016828:	4915      	ldr	r1, [pc, #84]	; (8016880 <etharp_free_entry+0x60>)
 801682a:	687a      	ldr	r2, [r7, #4]
 801682c:	4613      	mov	r3, r2
 801682e:	005b      	lsls	r3, r3, #1
 8016830:	4413      	add	r3, r2
 8016832:	00db      	lsls	r3, r3, #3
 8016834:	440b      	add	r3, r1
 8016836:	681b      	ldr	r3, [r3, #0]
 8016838:	2b00      	cmp	r3, #0
 801683a:	d013      	beq.n	8016864 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801683c:	4910      	ldr	r1, [pc, #64]	; (8016880 <etharp_free_entry+0x60>)
 801683e:	687a      	ldr	r2, [r7, #4]
 8016840:	4613      	mov	r3, r2
 8016842:	005b      	lsls	r3, r3, #1
 8016844:	4413      	add	r3, r2
 8016846:	00db      	lsls	r3, r3, #3
 8016848:	440b      	add	r3, r1
 801684a:	681b      	ldr	r3, [r3, #0]
 801684c:	4618      	mov	r0, r3
 801684e:	f7f9 f9fb 	bl	800fc48 <pbuf_free>
    arp_table[i].q = NULL;
 8016852:	490b      	ldr	r1, [pc, #44]	; (8016880 <etharp_free_entry+0x60>)
 8016854:	687a      	ldr	r2, [r7, #4]
 8016856:	4613      	mov	r3, r2
 8016858:	005b      	lsls	r3, r3, #1
 801685a:	4413      	add	r3, r2
 801685c:	00db      	lsls	r3, r3, #3
 801685e:	440b      	add	r3, r1
 8016860:	2200      	movs	r2, #0
 8016862:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8016864:	4906      	ldr	r1, [pc, #24]	; (8016880 <etharp_free_entry+0x60>)
 8016866:	687a      	ldr	r2, [r7, #4]
 8016868:	4613      	mov	r3, r2
 801686a:	005b      	lsls	r3, r3, #1
 801686c:	4413      	add	r3, r2
 801686e:	00db      	lsls	r3, r3, #3
 8016870:	440b      	add	r3, r1
 8016872:	3314      	adds	r3, #20
 8016874:	2200      	movs	r2, #0
 8016876:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8016878:	bf00      	nop
 801687a:	3708      	adds	r7, #8
 801687c:	46bd      	mov	sp, r7
 801687e:	bd80      	pop	{r7, pc}
 8016880:	200002d4 	.word	0x200002d4

08016884 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8016884:	b580      	push	{r7, lr}
 8016886:	b082      	sub	sp, #8
 8016888:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801688a:	2300      	movs	r3, #0
 801688c:	607b      	str	r3, [r7, #4]
 801688e:	e096      	b.n	80169be <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8016890:	494f      	ldr	r1, [pc, #316]	; (80169d0 <etharp_tmr+0x14c>)
 8016892:	687a      	ldr	r2, [r7, #4]
 8016894:	4613      	mov	r3, r2
 8016896:	005b      	lsls	r3, r3, #1
 8016898:	4413      	add	r3, r2
 801689a:	00db      	lsls	r3, r3, #3
 801689c:	440b      	add	r3, r1
 801689e:	3314      	adds	r3, #20
 80168a0:	781b      	ldrb	r3, [r3, #0]
 80168a2:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 80168a4:	78fb      	ldrb	r3, [r7, #3]
 80168a6:	2b00      	cmp	r3, #0
 80168a8:	f000 8086 	beq.w	80169b8 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 80168ac:	4948      	ldr	r1, [pc, #288]	; (80169d0 <etharp_tmr+0x14c>)
 80168ae:	687a      	ldr	r2, [r7, #4]
 80168b0:	4613      	mov	r3, r2
 80168b2:	005b      	lsls	r3, r3, #1
 80168b4:	4413      	add	r3, r2
 80168b6:	00db      	lsls	r3, r3, #3
 80168b8:	440b      	add	r3, r1
 80168ba:	3312      	adds	r3, #18
 80168bc:	881b      	ldrh	r3, [r3, #0]
 80168be:	3301      	adds	r3, #1
 80168c0:	b298      	uxth	r0, r3
 80168c2:	4943      	ldr	r1, [pc, #268]	; (80169d0 <etharp_tmr+0x14c>)
 80168c4:	687a      	ldr	r2, [r7, #4]
 80168c6:	4613      	mov	r3, r2
 80168c8:	005b      	lsls	r3, r3, #1
 80168ca:	4413      	add	r3, r2
 80168cc:	00db      	lsls	r3, r3, #3
 80168ce:	440b      	add	r3, r1
 80168d0:	3312      	adds	r3, #18
 80168d2:	4602      	mov	r2, r0
 80168d4:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80168d6:	493e      	ldr	r1, [pc, #248]	; (80169d0 <etharp_tmr+0x14c>)
 80168d8:	687a      	ldr	r2, [r7, #4]
 80168da:	4613      	mov	r3, r2
 80168dc:	005b      	lsls	r3, r3, #1
 80168de:	4413      	add	r3, r2
 80168e0:	00db      	lsls	r3, r3, #3
 80168e2:	440b      	add	r3, r1
 80168e4:	3312      	adds	r3, #18
 80168e6:	881b      	ldrh	r3, [r3, #0]
 80168e8:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80168ec:	d215      	bcs.n	801691a <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80168ee:	4938      	ldr	r1, [pc, #224]	; (80169d0 <etharp_tmr+0x14c>)
 80168f0:	687a      	ldr	r2, [r7, #4]
 80168f2:	4613      	mov	r3, r2
 80168f4:	005b      	lsls	r3, r3, #1
 80168f6:	4413      	add	r3, r2
 80168f8:	00db      	lsls	r3, r3, #3
 80168fa:	440b      	add	r3, r1
 80168fc:	3314      	adds	r3, #20
 80168fe:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8016900:	2b01      	cmp	r3, #1
 8016902:	d10e      	bne.n	8016922 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8016904:	4932      	ldr	r1, [pc, #200]	; (80169d0 <etharp_tmr+0x14c>)
 8016906:	687a      	ldr	r2, [r7, #4]
 8016908:	4613      	mov	r3, r2
 801690a:	005b      	lsls	r3, r3, #1
 801690c:	4413      	add	r3, r2
 801690e:	00db      	lsls	r3, r3, #3
 8016910:	440b      	add	r3, r1
 8016912:	3312      	adds	r3, #18
 8016914:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8016916:	2b04      	cmp	r3, #4
 8016918:	d903      	bls.n	8016922 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801691a:	6878      	ldr	r0, [r7, #4]
 801691c:	f7ff ff80 	bl	8016820 <etharp_free_entry>
 8016920:	e04a      	b.n	80169b8 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8016922:	492b      	ldr	r1, [pc, #172]	; (80169d0 <etharp_tmr+0x14c>)
 8016924:	687a      	ldr	r2, [r7, #4]
 8016926:	4613      	mov	r3, r2
 8016928:	005b      	lsls	r3, r3, #1
 801692a:	4413      	add	r3, r2
 801692c:	00db      	lsls	r3, r3, #3
 801692e:	440b      	add	r3, r1
 8016930:	3314      	adds	r3, #20
 8016932:	781b      	ldrb	r3, [r3, #0]
 8016934:	2b03      	cmp	r3, #3
 8016936:	d10a      	bne.n	801694e <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8016938:	4925      	ldr	r1, [pc, #148]	; (80169d0 <etharp_tmr+0x14c>)
 801693a:	687a      	ldr	r2, [r7, #4]
 801693c:	4613      	mov	r3, r2
 801693e:	005b      	lsls	r3, r3, #1
 8016940:	4413      	add	r3, r2
 8016942:	00db      	lsls	r3, r3, #3
 8016944:	440b      	add	r3, r1
 8016946:	3314      	adds	r3, #20
 8016948:	2204      	movs	r2, #4
 801694a:	701a      	strb	r2, [r3, #0]
 801694c:	e034      	b.n	80169b8 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801694e:	4920      	ldr	r1, [pc, #128]	; (80169d0 <etharp_tmr+0x14c>)
 8016950:	687a      	ldr	r2, [r7, #4]
 8016952:	4613      	mov	r3, r2
 8016954:	005b      	lsls	r3, r3, #1
 8016956:	4413      	add	r3, r2
 8016958:	00db      	lsls	r3, r3, #3
 801695a:	440b      	add	r3, r1
 801695c:	3314      	adds	r3, #20
 801695e:	781b      	ldrb	r3, [r3, #0]
 8016960:	2b04      	cmp	r3, #4
 8016962:	d10a      	bne.n	801697a <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8016964:	491a      	ldr	r1, [pc, #104]	; (80169d0 <etharp_tmr+0x14c>)
 8016966:	687a      	ldr	r2, [r7, #4]
 8016968:	4613      	mov	r3, r2
 801696a:	005b      	lsls	r3, r3, #1
 801696c:	4413      	add	r3, r2
 801696e:	00db      	lsls	r3, r3, #3
 8016970:	440b      	add	r3, r1
 8016972:	3314      	adds	r3, #20
 8016974:	2202      	movs	r2, #2
 8016976:	701a      	strb	r2, [r3, #0]
 8016978:	e01e      	b.n	80169b8 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801697a:	4915      	ldr	r1, [pc, #84]	; (80169d0 <etharp_tmr+0x14c>)
 801697c:	687a      	ldr	r2, [r7, #4]
 801697e:	4613      	mov	r3, r2
 8016980:	005b      	lsls	r3, r3, #1
 8016982:	4413      	add	r3, r2
 8016984:	00db      	lsls	r3, r3, #3
 8016986:	440b      	add	r3, r1
 8016988:	3314      	adds	r3, #20
 801698a:	781b      	ldrb	r3, [r3, #0]
 801698c:	2b01      	cmp	r3, #1
 801698e:	d113      	bne.n	80169b8 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8016990:	490f      	ldr	r1, [pc, #60]	; (80169d0 <etharp_tmr+0x14c>)
 8016992:	687a      	ldr	r2, [r7, #4]
 8016994:	4613      	mov	r3, r2
 8016996:	005b      	lsls	r3, r3, #1
 8016998:	4413      	add	r3, r2
 801699a:	00db      	lsls	r3, r3, #3
 801699c:	440b      	add	r3, r1
 801699e:	3308      	adds	r3, #8
 80169a0:	6818      	ldr	r0, [r3, #0]
 80169a2:	687a      	ldr	r2, [r7, #4]
 80169a4:	4613      	mov	r3, r2
 80169a6:	005b      	lsls	r3, r3, #1
 80169a8:	4413      	add	r3, r2
 80169aa:	00db      	lsls	r3, r3, #3
 80169ac:	4a08      	ldr	r2, [pc, #32]	; (80169d0 <etharp_tmr+0x14c>)
 80169ae:	4413      	add	r3, r2
 80169b0:	3304      	adds	r3, #4
 80169b2:	4619      	mov	r1, r3
 80169b4:	f000 fe6e 	bl	8017694 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80169b8:	687b      	ldr	r3, [r7, #4]
 80169ba:	3301      	adds	r3, #1
 80169bc:	607b      	str	r3, [r7, #4]
 80169be:	687b      	ldr	r3, [r7, #4]
 80169c0:	2b09      	cmp	r3, #9
 80169c2:	f77f af65 	ble.w	8016890 <etharp_tmr+0xc>
      }
    }
  }
}
 80169c6:	bf00      	nop
 80169c8:	bf00      	nop
 80169ca:	3708      	adds	r7, #8
 80169cc:	46bd      	mov	sp, r7
 80169ce:	bd80      	pop	{r7, pc}
 80169d0:	200002d4 	.word	0x200002d4

080169d4 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 80169d4:	b580      	push	{r7, lr}
 80169d6:	b08a      	sub	sp, #40	; 0x28
 80169d8:	af00      	add	r7, sp, #0
 80169da:	60f8      	str	r0, [r7, #12]
 80169dc:	460b      	mov	r3, r1
 80169de:	607a      	str	r2, [r7, #4]
 80169e0:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 80169e2:	230a      	movs	r3, #10
 80169e4:	84fb      	strh	r3, [r7, #38]	; 0x26
 80169e6:	230a      	movs	r3, #10
 80169e8:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 80169ea:	230a      	movs	r3, #10
 80169ec:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 80169ee:	2300      	movs	r3, #0
 80169f0:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 80169f2:	230a      	movs	r3, #10
 80169f4:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 80169f6:	2300      	movs	r3, #0
 80169f8:	83bb      	strh	r3, [r7, #28]
 80169fa:	2300      	movs	r3, #0
 80169fc:	837b      	strh	r3, [r7, #26]
 80169fe:	2300      	movs	r3, #0
 8016a00:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8016a02:	2300      	movs	r3, #0
 8016a04:	843b      	strh	r3, [r7, #32]
 8016a06:	e0ae      	b.n	8016b66 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8016a08:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016a0c:	49a6      	ldr	r1, [pc, #664]	; (8016ca8 <etharp_find_entry+0x2d4>)
 8016a0e:	4613      	mov	r3, r2
 8016a10:	005b      	lsls	r3, r3, #1
 8016a12:	4413      	add	r3, r2
 8016a14:	00db      	lsls	r3, r3, #3
 8016a16:	440b      	add	r3, r1
 8016a18:	3314      	adds	r3, #20
 8016a1a:	781b      	ldrb	r3, [r3, #0]
 8016a1c:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8016a1e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8016a22:	2b0a      	cmp	r3, #10
 8016a24:	d105      	bne.n	8016a32 <etharp_find_entry+0x5e>
 8016a26:	7dfb      	ldrb	r3, [r7, #23]
 8016a28:	2b00      	cmp	r3, #0
 8016a2a:	d102      	bne.n	8016a32 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8016a2c:	8c3b      	ldrh	r3, [r7, #32]
 8016a2e:	847b      	strh	r3, [r7, #34]	; 0x22
 8016a30:	e095      	b.n	8016b5e <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 8016a32:	7dfb      	ldrb	r3, [r7, #23]
 8016a34:	2b00      	cmp	r3, #0
 8016a36:	f000 8092 	beq.w	8016b5e <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8016a3a:	7dfb      	ldrb	r3, [r7, #23]
 8016a3c:	2b01      	cmp	r3, #1
 8016a3e:	d009      	beq.n	8016a54 <etharp_find_entry+0x80>
 8016a40:	7dfb      	ldrb	r3, [r7, #23]
 8016a42:	2b01      	cmp	r3, #1
 8016a44:	d806      	bhi.n	8016a54 <etharp_find_entry+0x80>
 8016a46:	4b99      	ldr	r3, [pc, #612]	; (8016cac <etharp_find_entry+0x2d8>)
 8016a48:	f240 1223 	movw	r2, #291	; 0x123
 8016a4c:	4998      	ldr	r1, [pc, #608]	; (8016cb0 <etharp_find_entry+0x2dc>)
 8016a4e:	4899      	ldr	r0, [pc, #612]	; (8016cb4 <etharp_find_entry+0x2e0>)
 8016a50:	f003 fa5c 	bl	8019f0c <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8016a54:	68fb      	ldr	r3, [r7, #12]
 8016a56:	2b00      	cmp	r3, #0
 8016a58:	d020      	beq.n	8016a9c <etharp_find_entry+0xc8>
 8016a5a:	68fb      	ldr	r3, [r7, #12]
 8016a5c:	6819      	ldr	r1, [r3, #0]
 8016a5e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016a62:	4891      	ldr	r0, [pc, #580]	; (8016ca8 <etharp_find_entry+0x2d4>)
 8016a64:	4613      	mov	r3, r2
 8016a66:	005b      	lsls	r3, r3, #1
 8016a68:	4413      	add	r3, r2
 8016a6a:	00db      	lsls	r3, r3, #3
 8016a6c:	4403      	add	r3, r0
 8016a6e:	3304      	adds	r3, #4
 8016a70:	681b      	ldr	r3, [r3, #0]
 8016a72:	4299      	cmp	r1, r3
 8016a74:	d112      	bne.n	8016a9c <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8016a76:	687b      	ldr	r3, [r7, #4]
 8016a78:	2b00      	cmp	r3, #0
 8016a7a:	d00c      	beq.n	8016a96 <etharp_find_entry+0xc2>
 8016a7c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016a80:	4989      	ldr	r1, [pc, #548]	; (8016ca8 <etharp_find_entry+0x2d4>)
 8016a82:	4613      	mov	r3, r2
 8016a84:	005b      	lsls	r3, r3, #1
 8016a86:	4413      	add	r3, r2
 8016a88:	00db      	lsls	r3, r3, #3
 8016a8a:	440b      	add	r3, r1
 8016a8c:	3308      	adds	r3, #8
 8016a8e:	681b      	ldr	r3, [r3, #0]
 8016a90:	687a      	ldr	r2, [r7, #4]
 8016a92:	429a      	cmp	r2, r3
 8016a94:	d102      	bne.n	8016a9c <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8016a96:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8016a9a:	e100      	b.n	8016c9e <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8016a9c:	7dfb      	ldrb	r3, [r7, #23]
 8016a9e:	2b01      	cmp	r3, #1
 8016aa0:	d140      	bne.n	8016b24 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8016aa2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016aa6:	4980      	ldr	r1, [pc, #512]	; (8016ca8 <etharp_find_entry+0x2d4>)
 8016aa8:	4613      	mov	r3, r2
 8016aaa:	005b      	lsls	r3, r3, #1
 8016aac:	4413      	add	r3, r2
 8016aae:	00db      	lsls	r3, r3, #3
 8016ab0:	440b      	add	r3, r1
 8016ab2:	681b      	ldr	r3, [r3, #0]
 8016ab4:	2b00      	cmp	r3, #0
 8016ab6:	d01a      	beq.n	8016aee <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8016ab8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016abc:	497a      	ldr	r1, [pc, #488]	; (8016ca8 <etharp_find_entry+0x2d4>)
 8016abe:	4613      	mov	r3, r2
 8016ac0:	005b      	lsls	r3, r3, #1
 8016ac2:	4413      	add	r3, r2
 8016ac4:	00db      	lsls	r3, r3, #3
 8016ac6:	440b      	add	r3, r1
 8016ac8:	3312      	adds	r3, #18
 8016aca:	881b      	ldrh	r3, [r3, #0]
 8016acc:	8bba      	ldrh	r2, [r7, #28]
 8016ace:	429a      	cmp	r2, r3
 8016ad0:	d845      	bhi.n	8016b5e <etharp_find_entry+0x18a>
            old_queue = i;
 8016ad2:	8c3b      	ldrh	r3, [r7, #32]
 8016ad4:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 8016ad6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016ada:	4973      	ldr	r1, [pc, #460]	; (8016ca8 <etharp_find_entry+0x2d4>)
 8016adc:	4613      	mov	r3, r2
 8016ade:	005b      	lsls	r3, r3, #1
 8016ae0:	4413      	add	r3, r2
 8016ae2:	00db      	lsls	r3, r3, #3
 8016ae4:	440b      	add	r3, r1
 8016ae6:	3312      	adds	r3, #18
 8016ae8:	881b      	ldrh	r3, [r3, #0]
 8016aea:	83bb      	strh	r3, [r7, #28]
 8016aec:	e037      	b.n	8016b5e <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8016aee:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016af2:	496d      	ldr	r1, [pc, #436]	; (8016ca8 <etharp_find_entry+0x2d4>)
 8016af4:	4613      	mov	r3, r2
 8016af6:	005b      	lsls	r3, r3, #1
 8016af8:	4413      	add	r3, r2
 8016afa:	00db      	lsls	r3, r3, #3
 8016afc:	440b      	add	r3, r1
 8016afe:	3312      	adds	r3, #18
 8016b00:	881b      	ldrh	r3, [r3, #0]
 8016b02:	8b7a      	ldrh	r2, [r7, #26]
 8016b04:	429a      	cmp	r2, r3
 8016b06:	d82a      	bhi.n	8016b5e <etharp_find_entry+0x18a>
            old_pending = i;
 8016b08:	8c3b      	ldrh	r3, [r7, #32]
 8016b0a:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 8016b0c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016b10:	4965      	ldr	r1, [pc, #404]	; (8016ca8 <etharp_find_entry+0x2d4>)
 8016b12:	4613      	mov	r3, r2
 8016b14:	005b      	lsls	r3, r3, #1
 8016b16:	4413      	add	r3, r2
 8016b18:	00db      	lsls	r3, r3, #3
 8016b1a:	440b      	add	r3, r1
 8016b1c:	3312      	adds	r3, #18
 8016b1e:	881b      	ldrh	r3, [r3, #0]
 8016b20:	837b      	strh	r3, [r7, #26]
 8016b22:	e01c      	b.n	8016b5e <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8016b24:	7dfb      	ldrb	r3, [r7, #23]
 8016b26:	2b01      	cmp	r3, #1
 8016b28:	d919      	bls.n	8016b5e <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8016b2a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016b2e:	495e      	ldr	r1, [pc, #376]	; (8016ca8 <etharp_find_entry+0x2d4>)
 8016b30:	4613      	mov	r3, r2
 8016b32:	005b      	lsls	r3, r3, #1
 8016b34:	4413      	add	r3, r2
 8016b36:	00db      	lsls	r3, r3, #3
 8016b38:	440b      	add	r3, r1
 8016b3a:	3312      	adds	r3, #18
 8016b3c:	881b      	ldrh	r3, [r3, #0]
 8016b3e:	8b3a      	ldrh	r2, [r7, #24]
 8016b40:	429a      	cmp	r2, r3
 8016b42:	d80c      	bhi.n	8016b5e <etharp_find_entry+0x18a>
            old_stable = i;
 8016b44:	8c3b      	ldrh	r3, [r7, #32]
 8016b46:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 8016b48:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016b4c:	4956      	ldr	r1, [pc, #344]	; (8016ca8 <etharp_find_entry+0x2d4>)
 8016b4e:	4613      	mov	r3, r2
 8016b50:	005b      	lsls	r3, r3, #1
 8016b52:	4413      	add	r3, r2
 8016b54:	00db      	lsls	r3, r3, #3
 8016b56:	440b      	add	r3, r1
 8016b58:	3312      	adds	r3, #18
 8016b5a:	881b      	ldrh	r3, [r3, #0]
 8016b5c:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8016b5e:	8c3b      	ldrh	r3, [r7, #32]
 8016b60:	3301      	adds	r3, #1
 8016b62:	b29b      	uxth	r3, r3
 8016b64:	843b      	strh	r3, [r7, #32]
 8016b66:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8016b6a:	2b09      	cmp	r3, #9
 8016b6c:	f77f af4c 	ble.w	8016a08 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8016b70:	7afb      	ldrb	r3, [r7, #11]
 8016b72:	f003 0302 	and.w	r3, r3, #2
 8016b76:	2b00      	cmp	r3, #0
 8016b78:	d108      	bne.n	8016b8c <etharp_find_entry+0x1b8>
 8016b7a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8016b7e:	2b0a      	cmp	r3, #10
 8016b80:	d107      	bne.n	8016b92 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8016b82:	7afb      	ldrb	r3, [r7, #11]
 8016b84:	f003 0301 	and.w	r3, r3, #1
 8016b88:	2b00      	cmp	r3, #0
 8016b8a:	d102      	bne.n	8016b92 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8016b8c:	f04f 33ff 	mov.w	r3, #4294967295
 8016b90:	e085      	b.n	8016c9e <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8016b92:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8016b96:	2b09      	cmp	r3, #9
 8016b98:	dc02      	bgt.n	8016ba0 <etharp_find_entry+0x1cc>
    i = empty;
 8016b9a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8016b9c:	843b      	strh	r3, [r7, #32]
 8016b9e:	e039      	b.n	8016c14 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8016ba0:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8016ba4:	2b09      	cmp	r3, #9
 8016ba6:	dc14      	bgt.n	8016bd2 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8016ba8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8016baa:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8016bac:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016bb0:	493d      	ldr	r1, [pc, #244]	; (8016ca8 <etharp_find_entry+0x2d4>)
 8016bb2:	4613      	mov	r3, r2
 8016bb4:	005b      	lsls	r3, r3, #1
 8016bb6:	4413      	add	r3, r2
 8016bb8:	00db      	lsls	r3, r3, #3
 8016bba:	440b      	add	r3, r1
 8016bbc:	681b      	ldr	r3, [r3, #0]
 8016bbe:	2b00      	cmp	r3, #0
 8016bc0:	d018      	beq.n	8016bf4 <etharp_find_entry+0x220>
 8016bc2:	4b3a      	ldr	r3, [pc, #232]	; (8016cac <etharp_find_entry+0x2d8>)
 8016bc4:	f240 126d 	movw	r2, #365	; 0x16d
 8016bc8:	493b      	ldr	r1, [pc, #236]	; (8016cb8 <etharp_find_entry+0x2e4>)
 8016bca:	483a      	ldr	r0, [pc, #232]	; (8016cb4 <etharp_find_entry+0x2e0>)
 8016bcc:	f003 f99e 	bl	8019f0c <iprintf>
 8016bd0:	e010      	b.n	8016bf4 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8016bd2:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8016bd6:	2b09      	cmp	r3, #9
 8016bd8:	dc02      	bgt.n	8016be0 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 8016bda:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8016bdc:	843b      	strh	r3, [r7, #32]
 8016bde:	e009      	b.n	8016bf4 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8016be0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8016be4:	2b09      	cmp	r3, #9
 8016be6:	dc02      	bgt.n	8016bee <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8016be8:	8bfb      	ldrh	r3, [r7, #30]
 8016bea:	843b      	strh	r3, [r7, #32]
 8016bec:	e002      	b.n	8016bf4 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8016bee:	f04f 33ff 	mov.w	r3, #4294967295
 8016bf2:	e054      	b.n	8016c9e <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8016bf4:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8016bf8:	2b09      	cmp	r3, #9
 8016bfa:	dd06      	ble.n	8016c0a <etharp_find_entry+0x236>
 8016bfc:	4b2b      	ldr	r3, [pc, #172]	; (8016cac <etharp_find_entry+0x2d8>)
 8016bfe:	f240 127f 	movw	r2, #383	; 0x17f
 8016c02:	492e      	ldr	r1, [pc, #184]	; (8016cbc <etharp_find_entry+0x2e8>)
 8016c04:	482b      	ldr	r0, [pc, #172]	; (8016cb4 <etharp_find_entry+0x2e0>)
 8016c06:	f003 f981 	bl	8019f0c <iprintf>
    etharp_free_entry(i);
 8016c0a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8016c0e:	4618      	mov	r0, r3
 8016c10:	f7ff fe06 	bl	8016820 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8016c14:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8016c18:	2b09      	cmp	r3, #9
 8016c1a:	dd06      	ble.n	8016c2a <etharp_find_entry+0x256>
 8016c1c:	4b23      	ldr	r3, [pc, #140]	; (8016cac <etharp_find_entry+0x2d8>)
 8016c1e:	f240 1283 	movw	r2, #387	; 0x183
 8016c22:	4926      	ldr	r1, [pc, #152]	; (8016cbc <etharp_find_entry+0x2e8>)
 8016c24:	4823      	ldr	r0, [pc, #140]	; (8016cb4 <etharp_find_entry+0x2e0>)
 8016c26:	f003 f971 	bl	8019f0c <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8016c2a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016c2e:	491e      	ldr	r1, [pc, #120]	; (8016ca8 <etharp_find_entry+0x2d4>)
 8016c30:	4613      	mov	r3, r2
 8016c32:	005b      	lsls	r3, r3, #1
 8016c34:	4413      	add	r3, r2
 8016c36:	00db      	lsls	r3, r3, #3
 8016c38:	440b      	add	r3, r1
 8016c3a:	3314      	adds	r3, #20
 8016c3c:	781b      	ldrb	r3, [r3, #0]
 8016c3e:	2b00      	cmp	r3, #0
 8016c40:	d006      	beq.n	8016c50 <etharp_find_entry+0x27c>
 8016c42:	4b1a      	ldr	r3, [pc, #104]	; (8016cac <etharp_find_entry+0x2d8>)
 8016c44:	f44f 72c2 	mov.w	r2, #388	; 0x184
 8016c48:	491d      	ldr	r1, [pc, #116]	; (8016cc0 <etharp_find_entry+0x2ec>)
 8016c4a:	481a      	ldr	r0, [pc, #104]	; (8016cb4 <etharp_find_entry+0x2e0>)
 8016c4c:	f003 f95e 	bl	8019f0c <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8016c50:	68fb      	ldr	r3, [r7, #12]
 8016c52:	2b00      	cmp	r3, #0
 8016c54:	d00b      	beq.n	8016c6e <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8016c56:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016c5a:	68fb      	ldr	r3, [r7, #12]
 8016c5c:	6819      	ldr	r1, [r3, #0]
 8016c5e:	4812      	ldr	r0, [pc, #72]	; (8016ca8 <etharp_find_entry+0x2d4>)
 8016c60:	4613      	mov	r3, r2
 8016c62:	005b      	lsls	r3, r3, #1
 8016c64:	4413      	add	r3, r2
 8016c66:	00db      	lsls	r3, r3, #3
 8016c68:	4403      	add	r3, r0
 8016c6a:	3304      	adds	r3, #4
 8016c6c:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8016c6e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016c72:	490d      	ldr	r1, [pc, #52]	; (8016ca8 <etharp_find_entry+0x2d4>)
 8016c74:	4613      	mov	r3, r2
 8016c76:	005b      	lsls	r3, r3, #1
 8016c78:	4413      	add	r3, r2
 8016c7a:	00db      	lsls	r3, r3, #3
 8016c7c:	440b      	add	r3, r1
 8016c7e:	3312      	adds	r3, #18
 8016c80:	2200      	movs	r2, #0
 8016c82:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8016c84:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016c88:	4907      	ldr	r1, [pc, #28]	; (8016ca8 <etharp_find_entry+0x2d4>)
 8016c8a:	4613      	mov	r3, r2
 8016c8c:	005b      	lsls	r3, r3, #1
 8016c8e:	4413      	add	r3, r2
 8016c90:	00db      	lsls	r3, r3, #3
 8016c92:	440b      	add	r3, r1
 8016c94:	3308      	adds	r3, #8
 8016c96:	687a      	ldr	r2, [r7, #4]
 8016c98:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8016c9a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8016c9e:	4618      	mov	r0, r3
 8016ca0:	3728      	adds	r7, #40	; 0x28
 8016ca2:	46bd      	mov	sp, r7
 8016ca4:	bd80      	pop	{r7, pc}
 8016ca6:	bf00      	nop
 8016ca8:	200002d4 	.word	0x200002d4
 8016cac:	0801e9d4 	.word	0x0801e9d4
 8016cb0:	0801ea0c 	.word	0x0801ea0c
 8016cb4:	0801ea4c 	.word	0x0801ea4c
 8016cb8:	0801ea74 	.word	0x0801ea74
 8016cbc:	0801ea8c 	.word	0x0801ea8c
 8016cc0:	0801eaa0 	.word	0x0801eaa0

08016cc4 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8016cc4:	b580      	push	{r7, lr}
 8016cc6:	b088      	sub	sp, #32
 8016cc8:	af02      	add	r7, sp, #8
 8016cca:	60f8      	str	r0, [r7, #12]
 8016ccc:	60b9      	str	r1, [r7, #8]
 8016cce:	607a      	str	r2, [r7, #4]
 8016cd0:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8016cd2:	68fb      	ldr	r3, [r7, #12]
 8016cd4:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8016cd8:	2b06      	cmp	r3, #6
 8016cda:	d006      	beq.n	8016cea <etharp_update_arp_entry+0x26>
 8016cdc:	4b48      	ldr	r3, [pc, #288]	; (8016e00 <etharp_update_arp_entry+0x13c>)
 8016cde:	f240 12a9 	movw	r2, #425	; 0x1a9
 8016ce2:	4948      	ldr	r1, [pc, #288]	; (8016e04 <etharp_update_arp_entry+0x140>)
 8016ce4:	4848      	ldr	r0, [pc, #288]	; (8016e08 <etharp_update_arp_entry+0x144>)
 8016ce6:	f003 f911 	bl	8019f0c <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8016cea:	68bb      	ldr	r3, [r7, #8]
 8016cec:	2b00      	cmp	r3, #0
 8016cee:	d012      	beq.n	8016d16 <etharp_update_arp_entry+0x52>
 8016cf0:	68bb      	ldr	r3, [r7, #8]
 8016cf2:	681b      	ldr	r3, [r3, #0]
 8016cf4:	2b00      	cmp	r3, #0
 8016cf6:	d00e      	beq.n	8016d16 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8016cf8:	68bb      	ldr	r3, [r7, #8]
 8016cfa:	681b      	ldr	r3, [r3, #0]
 8016cfc:	68f9      	ldr	r1, [r7, #12]
 8016cfe:	4618      	mov	r0, r3
 8016d00:	f001 f8fe 	bl	8017f00 <ip4_addr_isbroadcast_u32>
 8016d04:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8016d06:	2b00      	cmp	r3, #0
 8016d08:	d105      	bne.n	8016d16 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8016d0a:	68bb      	ldr	r3, [r7, #8]
 8016d0c:	681b      	ldr	r3, [r3, #0]
 8016d0e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8016d12:	2be0      	cmp	r3, #224	; 0xe0
 8016d14:	d102      	bne.n	8016d1c <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8016d16:	f06f 030f 	mvn.w	r3, #15
 8016d1a:	e06c      	b.n	8016df6 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8016d1c:	78fb      	ldrb	r3, [r7, #3]
 8016d1e:	68fa      	ldr	r2, [r7, #12]
 8016d20:	4619      	mov	r1, r3
 8016d22:	68b8      	ldr	r0, [r7, #8]
 8016d24:	f7ff fe56 	bl	80169d4 <etharp_find_entry>
 8016d28:	4603      	mov	r3, r0
 8016d2a:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8016d2c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8016d30:	2b00      	cmp	r3, #0
 8016d32:	da02      	bge.n	8016d3a <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8016d34:	8afb      	ldrh	r3, [r7, #22]
 8016d36:	b25b      	sxtb	r3, r3
 8016d38:	e05d      	b.n	8016df6 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8016d3a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8016d3e:	4933      	ldr	r1, [pc, #204]	; (8016e0c <etharp_update_arp_entry+0x148>)
 8016d40:	4613      	mov	r3, r2
 8016d42:	005b      	lsls	r3, r3, #1
 8016d44:	4413      	add	r3, r2
 8016d46:	00db      	lsls	r3, r3, #3
 8016d48:	440b      	add	r3, r1
 8016d4a:	3314      	adds	r3, #20
 8016d4c:	2202      	movs	r2, #2
 8016d4e:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8016d50:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8016d54:	492d      	ldr	r1, [pc, #180]	; (8016e0c <etharp_update_arp_entry+0x148>)
 8016d56:	4613      	mov	r3, r2
 8016d58:	005b      	lsls	r3, r3, #1
 8016d5a:	4413      	add	r3, r2
 8016d5c:	00db      	lsls	r3, r3, #3
 8016d5e:	440b      	add	r3, r1
 8016d60:	3308      	adds	r3, #8
 8016d62:	68fa      	ldr	r2, [r7, #12]
 8016d64:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8016d66:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8016d6a:	4613      	mov	r3, r2
 8016d6c:	005b      	lsls	r3, r3, #1
 8016d6e:	4413      	add	r3, r2
 8016d70:	00db      	lsls	r3, r3, #3
 8016d72:	3308      	adds	r3, #8
 8016d74:	4a25      	ldr	r2, [pc, #148]	; (8016e0c <etharp_update_arp_entry+0x148>)
 8016d76:	4413      	add	r3, r2
 8016d78:	3304      	adds	r3, #4
 8016d7a:	2206      	movs	r2, #6
 8016d7c:	6879      	ldr	r1, [r7, #4]
 8016d7e:	4618      	mov	r0, r3
 8016d80:	f002 fb9a 	bl	80194b8 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8016d84:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8016d88:	4920      	ldr	r1, [pc, #128]	; (8016e0c <etharp_update_arp_entry+0x148>)
 8016d8a:	4613      	mov	r3, r2
 8016d8c:	005b      	lsls	r3, r3, #1
 8016d8e:	4413      	add	r3, r2
 8016d90:	00db      	lsls	r3, r3, #3
 8016d92:	440b      	add	r3, r1
 8016d94:	3312      	adds	r3, #18
 8016d96:	2200      	movs	r2, #0
 8016d98:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8016d9a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8016d9e:	491b      	ldr	r1, [pc, #108]	; (8016e0c <etharp_update_arp_entry+0x148>)
 8016da0:	4613      	mov	r3, r2
 8016da2:	005b      	lsls	r3, r3, #1
 8016da4:	4413      	add	r3, r2
 8016da6:	00db      	lsls	r3, r3, #3
 8016da8:	440b      	add	r3, r1
 8016daa:	681b      	ldr	r3, [r3, #0]
 8016dac:	2b00      	cmp	r3, #0
 8016dae:	d021      	beq.n	8016df4 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8016db0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8016db4:	4915      	ldr	r1, [pc, #84]	; (8016e0c <etharp_update_arp_entry+0x148>)
 8016db6:	4613      	mov	r3, r2
 8016db8:	005b      	lsls	r3, r3, #1
 8016dba:	4413      	add	r3, r2
 8016dbc:	00db      	lsls	r3, r3, #3
 8016dbe:	440b      	add	r3, r1
 8016dc0:	681b      	ldr	r3, [r3, #0]
 8016dc2:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8016dc4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8016dc8:	4910      	ldr	r1, [pc, #64]	; (8016e0c <etharp_update_arp_entry+0x148>)
 8016dca:	4613      	mov	r3, r2
 8016dcc:	005b      	lsls	r3, r3, #1
 8016dce:	4413      	add	r3, r2
 8016dd0:	00db      	lsls	r3, r3, #3
 8016dd2:	440b      	add	r3, r1
 8016dd4:	2200      	movs	r2, #0
 8016dd6:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8016dd8:	68fb      	ldr	r3, [r7, #12]
 8016dda:	f103 0226 	add.w	r2, r3, #38	; 0x26
 8016dde:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8016de2:	9300      	str	r3, [sp, #0]
 8016de4:	687b      	ldr	r3, [r7, #4]
 8016de6:	6939      	ldr	r1, [r7, #16]
 8016de8:	68f8      	ldr	r0, [r7, #12]
 8016dea:	f001 ff91 	bl	8018d10 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8016dee:	6938      	ldr	r0, [r7, #16]
 8016df0:	f7f8 ff2a 	bl	800fc48 <pbuf_free>
  }
  return ERR_OK;
 8016df4:	2300      	movs	r3, #0
}
 8016df6:	4618      	mov	r0, r3
 8016df8:	3718      	adds	r7, #24
 8016dfa:	46bd      	mov	sp, r7
 8016dfc:	bd80      	pop	{r7, pc}
 8016dfe:	bf00      	nop
 8016e00:	0801e9d4 	.word	0x0801e9d4
 8016e04:	0801eacc 	.word	0x0801eacc
 8016e08:	0801ea4c 	.word	0x0801ea4c
 8016e0c:	200002d4 	.word	0x200002d4

08016e10 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8016e10:	b580      	push	{r7, lr}
 8016e12:	b084      	sub	sp, #16
 8016e14:	af00      	add	r7, sp, #0
 8016e16:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8016e18:	2300      	movs	r3, #0
 8016e1a:	60fb      	str	r3, [r7, #12]
 8016e1c:	e01e      	b.n	8016e5c <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8016e1e:	4913      	ldr	r1, [pc, #76]	; (8016e6c <etharp_cleanup_netif+0x5c>)
 8016e20:	68fa      	ldr	r2, [r7, #12]
 8016e22:	4613      	mov	r3, r2
 8016e24:	005b      	lsls	r3, r3, #1
 8016e26:	4413      	add	r3, r2
 8016e28:	00db      	lsls	r3, r3, #3
 8016e2a:	440b      	add	r3, r1
 8016e2c:	3314      	adds	r3, #20
 8016e2e:	781b      	ldrb	r3, [r3, #0]
 8016e30:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8016e32:	7afb      	ldrb	r3, [r7, #11]
 8016e34:	2b00      	cmp	r3, #0
 8016e36:	d00e      	beq.n	8016e56 <etharp_cleanup_netif+0x46>
 8016e38:	490c      	ldr	r1, [pc, #48]	; (8016e6c <etharp_cleanup_netif+0x5c>)
 8016e3a:	68fa      	ldr	r2, [r7, #12]
 8016e3c:	4613      	mov	r3, r2
 8016e3e:	005b      	lsls	r3, r3, #1
 8016e40:	4413      	add	r3, r2
 8016e42:	00db      	lsls	r3, r3, #3
 8016e44:	440b      	add	r3, r1
 8016e46:	3308      	adds	r3, #8
 8016e48:	681b      	ldr	r3, [r3, #0]
 8016e4a:	687a      	ldr	r2, [r7, #4]
 8016e4c:	429a      	cmp	r2, r3
 8016e4e:	d102      	bne.n	8016e56 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8016e50:	68f8      	ldr	r0, [r7, #12]
 8016e52:	f7ff fce5 	bl	8016820 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8016e56:	68fb      	ldr	r3, [r7, #12]
 8016e58:	3301      	adds	r3, #1
 8016e5a:	60fb      	str	r3, [r7, #12]
 8016e5c:	68fb      	ldr	r3, [r7, #12]
 8016e5e:	2b09      	cmp	r3, #9
 8016e60:	dddd      	ble.n	8016e1e <etharp_cleanup_netif+0xe>
    }
  }
}
 8016e62:	bf00      	nop
 8016e64:	bf00      	nop
 8016e66:	3710      	adds	r7, #16
 8016e68:	46bd      	mov	sp, r7
 8016e6a:	bd80      	pop	{r7, pc}
 8016e6c:	200002d4 	.word	0x200002d4

08016e70 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8016e70:	b5b0      	push	{r4, r5, r7, lr}
 8016e72:	b08a      	sub	sp, #40	; 0x28
 8016e74:	af04      	add	r7, sp, #16
 8016e76:	6078      	str	r0, [r7, #4]
 8016e78:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8016e7a:	683b      	ldr	r3, [r7, #0]
 8016e7c:	2b00      	cmp	r3, #0
 8016e7e:	d107      	bne.n	8016e90 <etharp_input+0x20>
 8016e80:	4b3d      	ldr	r3, [pc, #244]	; (8016f78 <etharp_input+0x108>)
 8016e82:	f240 228a 	movw	r2, #650	; 0x28a
 8016e86:	493d      	ldr	r1, [pc, #244]	; (8016f7c <etharp_input+0x10c>)
 8016e88:	483d      	ldr	r0, [pc, #244]	; (8016f80 <etharp_input+0x110>)
 8016e8a:	f003 f83f 	bl	8019f0c <iprintf>
 8016e8e:	e06f      	b.n	8016f70 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8016e90:	687b      	ldr	r3, [r7, #4]
 8016e92:	685b      	ldr	r3, [r3, #4]
 8016e94:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8016e96:	693b      	ldr	r3, [r7, #16]
 8016e98:	881b      	ldrh	r3, [r3, #0]
 8016e9a:	b29b      	uxth	r3, r3
 8016e9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8016ea0:	d10c      	bne.n	8016ebc <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8016ea2:	693b      	ldr	r3, [r7, #16]
 8016ea4:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8016ea6:	2b06      	cmp	r3, #6
 8016ea8:	d108      	bne.n	8016ebc <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8016eaa:	693b      	ldr	r3, [r7, #16]
 8016eac:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8016eae:	2b04      	cmp	r3, #4
 8016eb0:	d104      	bne.n	8016ebc <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8016eb2:	693b      	ldr	r3, [r7, #16]
 8016eb4:	885b      	ldrh	r3, [r3, #2]
 8016eb6:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8016eb8:	2b08      	cmp	r3, #8
 8016eba:	d003      	beq.n	8016ec4 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8016ebc:	6878      	ldr	r0, [r7, #4]
 8016ebe:	f7f8 fec3 	bl	800fc48 <pbuf_free>
    return;
 8016ec2:	e055      	b.n	8016f70 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8016ec4:	693b      	ldr	r3, [r7, #16]
 8016ec6:	330e      	adds	r3, #14
 8016ec8:	681b      	ldr	r3, [r3, #0]
 8016eca:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8016ecc:	693b      	ldr	r3, [r7, #16]
 8016ece:	3318      	adds	r3, #24
 8016ed0:	681b      	ldr	r3, [r3, #0]
 8016ed2:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8016ed4:	683b      	ldr	r3, [r7, #0]
 8016ed6:	3304      	adds	r3, #4
 8016ed8:	681b      	ldr	r3, [r3, #0]
 8016eda:	2b00      	cmp	r3, #0
 8016edc:	d102      	bne.n	8016ee4 <etharp_input+0x74>
    for_us = 0;
 8016ede:	2300      	movs	r3, #0
 8016ee0:	75fb      	strb	r3, [r7, #23]
 8016ee2:	e009      	b.n	8016ef8 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8016ee4:	68ba      	ldr	r2, [r7, #8]
 8016ee6:	683b      	ldr	r3, [r7, #0]
 8016ee8:	3304      	adds	r3, #4
 8016eea:	681b      	ldr	r3, [r3, #0]
 8016eec:	429a      	cmp	r2, r3
 8016eee:	bf0c      	ite	eq
 8016ef0:	2301      	moveq	r3, #1
 8016ef2:	2300      	movne	r3, #0
 8016ef4:	b2db      	uxtb	r3, r3
 8016ef6:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8016ef8:	693b      	ldr	r3, [r7, #16]
 8016efa:	f103 0208 	add.w	r2, r3, #8
 8016efe:	7dfb      	ldrb	r3, [r7, #23]
 8016f00:	2b00      	cmp	r3, #0
 8016f02:	d001      	beq.n	8016f08 <etharp_input+0x98>
 8016f04:	2301      	movs	r3, #1
 8016f06:	e000      	b.n	8016f0a <etharp_input+0x9a>
 8016f08:	2302      	movs	r3, #2
 8016f0a:	f107 010c 	add.w	r1, r7, #12
 8016f0e:	6838      	ldr	r0, [r7, #0]
 8016f10:	f7ff fed8 	bl	8016cc4 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8016f14:	693b      	ldr	r3, [r7, #16]
 8016f16:	88db      	ldrh	r3, [r3, #6]
 8016f18:	b29b      	uxth	r3, r3
 8016f1a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8016f1e:	d003      	beq.n	8016f28 <etharp_input+0xb8>
 8016f20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8016f24:	d01e      	beq.n	8016f64 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8016f26:	e020      	b.n	8016f6a <etharp_input+0xfa>
      if (for_us) {
 8016f28:	7dfb      	ldrb	r3, [r7, #23]
 8016f2a:	2b00      	cmp	r3, #0
 8016f2c:	d01c      	beq.n	8016f68 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8016f2e:	683b      	ldr	r3, [r7, #0]
 8016f30:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8016f34:	693b      	ldr	r3, [r7, #16]
 8016f36:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8016f3a:	683b      	ldr	r3, [r7, #0]
 8016f3c:	f103 0526 	add.w	r5, r3, #38	; 0x26
 8016f40:	683b      	ldr	r3, [r7, #0]
 8016f42:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 8016f44:	693a      	ldr	r2, [r7, #16]
 8016f46:	3208      	adds	r2, #8
        etharp_raw(netif,
 8016f48:	2102      	movs	r1, #2
 8016f4a:	9103      	str	r1, [sp, #12]
 8016f4c:	f107 010c 	add.w	r1, r7, #12
 8016f50:	9102      	str	r1, [sp, #8]
 8016f52:	9201      	str	r2, [sp, #4]
 8016f54:	9300      	str	r3, [sp, #0]
 8016f56:	462b      	mov	r3, r5
 8016f58:	4622      	mov	r2, r4
 8016f5a:	4601      	mov	r1, r0
 8016f5c:	6838      	ldr	r0, [r7, #0]
 8016f5e:	f000 faeb 	bl	8017538 <etharp_raw>
      break;
 8016f62:	e001      	b.n	8016f68 <etharp_input+0xf8>
      break;
 8016f64:	bf00      	nop
 8016f66:	e000      	b.n	8016f6a <etharp_input+0xfa>
      break;
 8016f68:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8016f6a:	6878      	ldr	r0, [r7, #4]
 8016f6c:	f7f8 fe6c 	bl	800fc48 <pbuf_free>
}
 8016f70:	3718      	adds	r7, #24
 8016f72:	46bd      	mov	sp, r7
 8016f74:	bdb0      	pop	{r4, r5, r7, pc}
 8016f76:	bf00      	nop
 8016f78:	0801e9d4 	.word	0x0801e9d4
 8016f7c:	0801eb24 	.word	0x0801eb24
 8016f80:	0801ea4c 	.word	0x0801ea4c

08016f84 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8016f84:	b580      	push	{r7, lr}
 8016f86:	b086      	sub	sp, #24
 8016f88:	af02      	add	r7, sp, #8
 8016f8a:	60f8      	str	r0, [r7, #12]
 8016f8c:	60b9      	str	r1, [r7, #8]
 8016f8e:	4613      	mov	r3, r2
 8016f90:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8016f92:	79fa      	ldrb	r2, [r7, #7]
 8016f94:	4944      	ldr	r1, [pc, #272]	; (80170a8 <etharp_output_to_arp_index+0x124>)
 8016f96:	4613      	mov	r3, r2
 8016f98:	005b      	lsls	r3, r3, #1
 8016f9a:	4413      	add	r3, r2
 8016f9c:	00db      	lsls	r3, r3, #3
 8016f9e:	440b      	add	r3, r1
 8016fa0:	3314      	adds	r3, #20
 8016fa2:	781b      	ldrb	r3, [r3, #0]
 8016fa4:	2b01      	cmp	r3, #1
 8016fa6:	d806      	bhi.n	8016fb6 <etharp_output_to_arp_index+0x32>
 8016fa8:	4b40      	ldr	r3, [pc, #256]	; (80170ac <etharp_output_to_arp_index+0x128>)
 8016faa:	f240 22ee 	movw	r2, #750	; 0x2ee
 8016fae:	4940      	ldr	r1, [pc, #256]	; (80170b0 <etharp_output_to_arp_index+0x12c>)
 8016fb0:	4840      	ldr	r0, [pc, #256]	; (80170b4 <etharp_output_to_arp_index+0x130>)
 8016fb2:	f002 ffab 	bl	8019f0c <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8016fb6:	79fa      	ldrb	r2, [r7, #7]
 8016fb8:	493b      	ldr	r1, [pc, #236]	; (80170a8 <etharp_output_to_arp_index+0x124>)
 8016fba:	4613      	mov	r3, r2
 8016fbc:	005b      	lsls	r3, r3, #1
 8016fbe:	4413      	add	r3, r2
 8016fc0:	00db      	lsls	r3, r3, #3
 8016fc2:	440b      	add	r3, r1
 8016fc4:	3314      	adds	r3, #20
 8016fc6:	781b      	ldrb	r3, [r3, #0]
 8016fc8:	2b02      	cmp	r3, #2
 8016fca:	d153      	bne.n	8017074 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8016fcc:	79fa      	ldrb	r2, [r7, #7]
 8016fce:	4936      	ldr	r1, [pc, #216]	; (80170a8 <etharp_output_to_arp_index+0x124>)
 8016fd0:	4613      	mov	r3, r2
 8016fd2:	005b      	lsls	r3, r3, #1
 8016fd4:	4413      	add	r3, r2
 8016fd6:	00db      	lsls	r3, r3, #3
 8016fd8:	440b      	add	r3, r1
 8016fda:	3312      	adds	r3, #18
 8016fdc:	881b      	ldrh	r3, [r3, #0]
 8016fde:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8016fe2:	d919      	bls.n	8017018 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8016fe4:	79fa      	ldrb	r2, [r7, #7]
 8016fe6:	4613      	mov	r3, r2
 8016fe8:	005b      	lsls	r3, r3, #1
 8016fea:	4413      	add	r3, r2
 8016fec:	00db      	lsls	r3, r3, #3
 8016fee:	4a2e      	ldr	r2, [pc, #184]	; (80170a8 <etharp_output_to_arp_index+0x124>)
 8016ff0:	4413      	add	r3, r2
 8016ff2:	3304      	adds	r3, #4
 8016ff4:	4619      	mov	r1, r3
 8016ff6:	68f8      	ldr	r0, [r7, #12]
 8016ff8:	f000 fb4c 	bl	8017694 <etharp_request>
 8016ffc:	4603      	mov	r3, r0
 8016ffe:	2b00      	cmp	r3, #0
 8017000:	d138      	bne.n	8017074 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8017002:	79fa      	ldrb	r2, [r7, #7]
 8017004:	4928      	ldr	r1, [pc, #160]	; (80170a8 <etharp_output_to_arp_index+0x124>)
 8017006:	4613      	mov	r3, r2
 8017008:	005b      	lsls	r3, r3, #1
 801700a:	4413      	add	r3, r2
 801700c:	00db      	lsls	r3, r3, #3
 801700e:	440b      	add	r3, r1
 8017010:	3314      	adds	r3, #20
 8017012:	2203      	movs	r2, #3
 8017014:	701a      	strb	r2, [r3, #0]
 8017016:	e02d      	b.n	8017074 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8017018:	79fa      	ldrb	r2, [r7, #7]
 801701a:	4923      	ldr	r1, [pc, #140]	; (80170a8 <etharp_output_to_arp_index+0x124>)
 801701c:	4613      	mov	r3, r2
 801701e:	005b      	lsls	r3, r3, #1
 8017020:	4413      	add	r3, r2
 8017022:	00db      	lsls	r3, r3, #3
 8017024:	440b      	add	r3, r1
 8017026:	3312      	adds	r3, #18
 8017028:	881b      	ldrh	r3, [r3, #0]
 801702a:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 801702e:	d321      	bcc.n	8017074 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8017030:	79fa      	ldrb	r2, [r7, #7]
 8017032:	4613      	mov	r3, r2
 8017034:	005b      	lsls	r3, r3, #1
 8017036:	4413      	add	r3, r2
 8017038:	00db      	lsls	r3, r3, #3
 801703a:	4a1b      	ldr	r2, [pc, #108]	; (80170a8 <etharp_output_to_arp_index+0x124>)
 801703c:	4413      	add	r3, r2
 801703e:	1d19      	adds	r1, r3, #4
 8017040:	79fa      	ldrb	r2, [r7, #7]
 8017042:	4613      	mov	r3, r2
 8017044:	005b      	lsls	r3, r3, #1
 8017046:	4413      	add	r3, r2
 8017048:	00db      	lsls	r3, r3, #3
 801704a:	3308      	adds	r3, #8
 801704c:	4a16      	ldr	r2, [pc, #88]	; (80170a8 <etharp_output_to_arp_index+0x124>)
 801704e:	4413      	add	r3, r2
 8017050:	3304      	adds	r3, #4
 8017052:	461a      	mov	r2, r3
 8017054:	68f8      	ldr	r0, [r7, #12]
 8017056:	f000 fafb 	bl	8017650 <etharp_request_dst>
 801705a:	4603      	mov	r3, r0
 801705c:	2b00      	cmp	r3, #0
 801705e:	d109      	bne.n	8017074 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8017060:	79fa      	ldrb	r2, [r7, #7]
 8017062:	4911      	ldr	r1, [pc, #68]	; (80170a8 <etharp_output_to_arp_index+0x124>)
 8017064:	4613      	mov	r3, r2
 8017066:	005b      	lsls	r3, r3, #1
 8017068:	4413      	add	r3, r2
 801706a:	00db      	lsls	r3, r3, #3
 801706c:	440b      	add	r3, r1
 801706e:	3314      	adds	r3, #20
 8017070:	2203      	movs	r2, #3
 8017072:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8017074:	68fb      	ldr	r3, [r7, #12]
 8017076:	f103 0126 	add.w	r1, r3, #38	; 0x26
 801707a:	79fa      	ldrb	r2, [r7, #7]
 801707c:	4613      	mov	r3, r2
 801707e:	005b      	lsls	r3, r3, #1
 8017080:	4413      	add	r3, r2
 8017082:	00db      	lsls	r3, r3, #3
 8017084:	3308      	adds	r3, #8
 8017086:	4a08      	ldr	r2, [pc, #32]	; (80170a8 <etharp_output_to_arp_index+0x124>)
 8017088:	4413      	add	r3, r2
 801708a:	3304      	adds	r3, #4
 801708c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8017090:	9200      	str	r2, [sp, #0]
 8017092:	460a      	mov	r2, r1
 8017094:	68b9      	ldr	r1, [r7, #8]
 8017096:	68f8      	ldr	r0, [r7, #12]
 8017098:	f001 fe3a 	bl	8018d10 <ethernet_output>
 801709c:	4603      	mov	r3, r0
}
 801709e:	4618      	mov	r0, r3
 80170a0:	3710      	adds	r7, #16
 80170a2:	46bd      	mov	sp, r7
 80170a4:	bd80      	pop	{r7, pc}
 80170a6:	bf00      	nop
 80170a8:	200002d4 	.word	0x200002d4
 80170ac:	0801e9d4 	.word	0x0801e9d4
 80170b0:	0801eb44 	.word	0x0801eb44
 80170b4:	0801ea4c 	.word	0x0801ea4c

080170b8 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 80170b8:	b580      	push	{r7, lr}
 80170ba:	b08a      	sub	sp, #40	; 0x28
 80170bc:	af02      	add	r7, sp, #8
 80170be:	60f8      	str	r0, [r7, #12]
 80170c0:	60b9      	str	r1, [r7, #8]
 80170c2:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 80170c4:	687b      	ldr	r3, [r7, #4]
 80170c6:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 80170c8:	68fb      	ldr	r3, [r7, #12]
 80170ca:	2b00      	cmp	r3, #0
 80170cc:	d106      	bne.n	80170dc <etharp_output+0x24>
 80170ce:	4b73      	ldr	r3, [pc, #460]	; (801729c <etharp_output+0x1e4>)
 80170d0:	f240 321e 	movw	r2, #798	; 0x31e
 80170d4:	4972      	ldr	r1, [pc, #456]	; (80172a0 <etharp_output+0x1e8>)
 80170d6:	4873      	ldr	r0, [pc, #460]	; (80172a4 <etharp_output+0x1ec>)
 80170d8:	f002 ff18 	bl	8019f0c <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 80170dc:	68bb      	ldr	r3, [r7, #8]
 80170de:	2b00      	cmp	r3, #0
 80170e0:	d106      	bne.n	80170f0 <etharp_output+0x38>
 80170e2:	4b6e      	ldr	r3, [pc, #440]	; (801729c <etharp_output+0x1e4>)
 80170e4:	f240 321f 	movw	r2, #799	; 0x31f
 80170e8:	496f      	ldr	r1, [pc, #444]	; (80172a8 <etharp_output+0x1f0>)
 80170ea:	486e      	ldr	r0, [pc, #440]	; (80172a4 <etharp_output+0x1ec>)
 80170ec:	f002 ff0e 	bl	8019f0c <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 80170f0:	687b      	ldr	r3, [r7, #4]
 80170f2:	2b00      	cmp	r3, #0
 80170f4:	d106      	bne.n	8017104 <etharp_output+0x4c>
 80170f6:	4b69      	ldr	r3, [pc, #420]	; (801729c <etharp_output+0x1e4>)
 80170f8:	f44f 7248 	mov.w	r2, #800	; 0x320
 80170fc:	496b      	ldr	r1, [pc, #428]	; (80172ac <etharp_output+0x1f4>)
 80170fe:	4869      	ldr	r0, [pc, #420]	; (80172a4 <etharp_output+0x1ec>)
 8017100:	f002 ff04 	bl	8019f0c <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8017104:	687b      	ldr	r3, [r7, #4]
 8017106:	681b      	ldr	r3, [r3, #0]
 8017108:	68f9      	ldr	r1, [r7, #12]
 801710a:	4618      	mov	r0, r3
 801710c:	f000 fef8 	bl	8017f00 <ip4_addr_isbroadcast_u32>
 8017110:	4603      	mov	r3, r0
 8017112:	2b00      	cmp	r3, #0
 8017114:	d002      	beq.n	801711c <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8017116:	4b66      	ldr	r3, [pc, #408]	; (80172b0 <etharp_output+0x1f8>)
 8017118:	61fb      	str	r3, [r7, #28]
 801711a:	e0af      	b.n	801727c <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801711c:	687b      	ldr	r3, [r7, #4]
 801711e:	681b      	ldr	r3, [r3, #0]
 8017120:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8017124:	2be0      	cmp	r3, #224	; 0xe0
 8017126:	d118      	bne.n	801715a <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8017128:	2301      	movs	r3, #1
 801712a:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801712c:	2300      	movs	r3, #0
 801712e:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8017130:	235e      	movs	r3, #94	; 0x5e
 8017132:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8017134:	687b      	ldr	r3, [r7, #4]
 8017136:	3301      	adds	r3, #1
 8017138:	781b      	ldrb	r3, [r3, #0]
 801713a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801713e:	b2db      	uxtb	r3, r3
 8017140:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8017142:	687b      	ldr	r3, [r7, #4]
 8017144:	3302      	adds	r3, #2
 8017146:	781b      	ldrb	r3, [r3, #0]
 8017148:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801714a:	687b      	ldr	r3, [r7, #4]
 801714c:	3303      	adds	r3, #3
 801714e:	781b      	ldrb	r3, [r3, #0]
 8017150:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8017152:	f107 0310 	add.w	r3, r7, #16
 8017156:	61fb      	str	r3, [r7, #28]
 8017158:	e090      	b.n	801727c <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801715a:	687b      	ldr	r3, [r7, #4]
 801715c:	681a      	ldr	r2, [r3, #0]
 801715e:	68fb      	ldr	r3, [r7, #12]
 8017160:	3304      	adds	r3, #4
 8017162:	681b      	ldr	r3, [r3, #0]
 8017164:	405a      	eors	r2, r3
 8017166:	68fb      	ldr	r3, [r7, #12]
 8017168:	3308      	adds	r3, #8
 801716a:	681b      	ldr	r3, [r3, #0]
 801716c:	4013      	ands	r3, r2
 801716e:	2b00      	cmp	r3, #0
 8017170:	d012      	beq.n	8017198 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8017172:	687b      	ldr	r3, [r7, #4]
 8017174:	681b      	ldr	r3, [r3, #0]
 8017176:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8017178:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 801717c:	4293      	cmp	r3, r2
 801717e:	d00b      	beq.n	8017198 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8017180:	68fb      	ldr	r3, [r7, #12]
 8017182:	330c      	adds	r3, #12
 8017184:	681b      	ldr	r3, [r3, #0]
 8017186:	2b00      	cmp	r3, #0
 8017188:	d003      	beq.n	8017192 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801718a:	68fb      	ldr	r3, [r7, #12]
 801718c:	330c      	adds	r3, #12
 801718e:	61bb      	str	r3, [r7, #24]
 8017190:	e002      	b.n	8017198 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8017192:	f06f 0303 	mvn.w	r3, #3
 8017196:	e07d      	b.n	8017294 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8017198:	4b46      	ldr	r3, [pc, #280]	; (80172b4 <etharp_output+0x1fc>)
 801719a:	781b      	ldrb	r3, [r3, #0]
 801719c:	4619      	mov	r1, r3
 801719e:	4a46      	ldr	r2, [pc, #280]	; (80172b8 <etharp_output+0x200>)
 80171a0:	460b      	mov	r3, r1
 80171a2:	005b      	lsls	r3, r3, #1
 80171a4:	440b      	add	r3, r1
 80171a6:	00db      	lsls	r3, r3, #3
 80171a8:	4413      	add	r3, r2
 80171aa:	3314      	adds	r3, #20
 80171ac:	781b      	ldrb	r3, [r3, #0]
 80171ae:	2b01      	cmp	r3, #1
 80171b0:	d925      	bls.n	80171fe <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 80171b2:	4b40      	ldr	r3, [pc, #256]	; (80172b4 <etharp_output+0x1fc>)
 80171b4:	781b      	ldrb	r3, [r3, #0]
 80171b6:	4619      	mov	r1, r3
 80171b8:	4a3f      	ldr	r2, [pc, #252]	; (80172b8 <etharp_output+0x200>)
 80171ba:	460b      	mov	r3, r1
 80171bc:	005b      	lsls	r3, r3, #1
 80171be:	440b      	add	r3, r1
 80171c0:	00db      	lsls	r3, r3, #3
 80171c2:	4413      	add	r3, r2
 80171c4:	3308      	adds	r3, #8
 80171c6:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 80171c8:	68fa      	ldr	r2, [r7, #12]
 80171ca:	429a      	cmp	r2, r3
 80171cc:	d117      	bne.n	80171fe <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 80171ce:	69bb      	ldr	r3, [r7, #24]
 80171d0:	681a      	ldr	r2, [r3, #0]
 80171d2:	4b38      	ldr	r3, [pc, #224]	; (80172b4 <etharp_output+0x1fc>)
 80171d4:	781b      	ldrb	r3, [r3, #0]
 80171d6:	4618      	mov	r0, r3
 80171d8:	4937      	ldr	r1, [pc, #220]	; (80172b8 <etharp_output+0x200>)
 80171da:	4603      	mov	r3, r0
 80171dc:	005b      	lsls	r3, r3, #1
 80171de:	4403      	add	r3, r0
 80171e0:	00db      	lsls	r3, r3, #3
 80171e2:	440b      	add	r3, r1
 80171e4:	3304      	adds	r3, #4
 80171e6:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 80171e8:	429a      	cmp	r2, r3
 80171ea:	d108      	bne.n	80171fe <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 80171ec:	4b31      	ldr	r3, [pc, #196]	; (80172b4 <etharp_output+0x1fc>)
 80171ee:	781b      	ldrb	r3, [r3, #0]
 80171f0:	461a      	mov	r2, r3
 80171f2:	68b9      	ldr	r1, [r7, #8]
 80171f4:	68f8      	ldr	r0, [r7, #12]
 80171f6:	f7ff fec5 	bl	8016f84 <etharp_output_to_arp_index>
 80171fa:	4603      	mov	r3, r0
 80171fc:	e04a      	b.n	8017294 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80171fe:	2300      	movs	r3, #0
 8017200:	75fb      	strb	r3, [r7, #23]
 8017202:	e031      	b.n	8017268 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8017204:	7dfa      	ldrb	r2, [r7, #23]
 8017206:	492c      	ldr	r1, [pc, #176]	; (80172b8 <etharp_output+0x200>)
 8017208:	4613      	mov	r3, r2
 801720a:	005b      	lsls	r3, r3, #1
 801720c:	4413      	add	r3, r2
 801720e:	00db      	lsls	r3, r3, #3
 8017210:	440b      	add	r3, r1
 8017212:	3314      	adds	r3, #20
 8017214:	781b      	ldrb	r3, [r3, #0]
 8017216:	2b01      	cmp	r3, #1
 8017218:	d923      	bls.n	8017262 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801721a:	7dfa      	ldrb	r2, [r7, #23]
 801721c:	4926      	ldr	r1, [pc, #152]	; (80172b8 <etharp_output+0x200>)
 801721e:	4613      	mov	r3, r2
 8017220:	005b      	lsls	r3, r3, #1
 8017222:	4413      	add	r3, r2
 8017224:	00db      	lsls	r3, r3, #3
 8017226:	440b      	add	r3, r1
 8017228:	3308      	adds	r3, #8
 801722a:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801722c:	68fa      	ldr	r2, [r7, #12]
 801722e:	429a      	cmp	r2, r3
 8017230:	d117      	bne.n	8017262 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8017232:	69bb      	ldr	r3, [r7, #24]
 8017234:	6819      	ldr	r1, [r3, #0]
 8017236:	7dfa      	ldrb	r2, [r7, #23]
 8017238:	481f      	ldr	r0, [pc, #124]	; (80172b8 <etharp_output+0x200>)
 801723a:	4613      	mov	r3, r2
 801723c:	005b      	lsls	r3, r3, #1
 801723e:	4413      	add	r3, r2
 8017240:	00db      	lsls	r3, r3, #3
 8017242:	4403      	add	r3, r0
 8017244:	3304      	adds	r3, #4
 8017246:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8017248:	4299      	cmp	r1, r3
 801724a:	d10a      	bne.n	8017262 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801724c:	4a19      	ldr	r2, [pc, #100]	; (80172b4 <etharp_output+0x1fc>)
 801724e:	7dfb      	ldrb	r3, [r7, #23]
 8017250:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 8017252:	7dfb      	ldrb	r3, [r7, #23]
 8017254:	461a      	mov	r2, r3
 8017256:	68b9      	ldr	r1, [r7, #8]
 8017258:	68f8      	ldr	r0, [r7, #12]
 801725a:	f7ff fe93 	bl	8016f84 <etharp_output_to_arp_index>
 801725e:	4603      	mov	r3, r0
 8017260:	e018      	b.n	8017294 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8017262:	7dfb      	ldrb	r3, [r7, #23]
 8017264:	3301      	adds	r3, #1
 8017266:	75fb      	strb	r3, [r7, #23]
 8017268:	7dfb      	ldrb	r3, [r7, #23]
 801726a:	2b09      	cmp	r3, #9
 801726c:	d9ca      	bls.n	8017204 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801726e:	68ba      	ldr	r2, [r7, #8]
 8017270:	69b9      	ldr	r1, [r7, #24]
 8017272:	68f8      	ldr	r0, [r7, #12]
 8017274:	f000 f822 	bl	80172bc <etharp_query>
 8017278:	4603      	mov	r3, r0
 801727a:	e00b      	b.n	8017294 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801727c:	68fb      	ldr	r3, [r7, #12]
 801727e:	f103 0226 	add.w	r2, r3, #38	; 0x26
 8017282:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8017286:	9300      	str	r3, [sp, #0]
 8017288:	69fb      	ldr	r3, [r7, #28]
 801728a:	68b9      	ldr	r1, [r7, #8]
 801728c:	68f8      	ldr	r0, [r7, #12]
 801728e:	f001 fd3f 	bl	8018d10 <ethernet_output>
 8017292:	4603      	mov	r3, r0
}
 8017294:	4618      	mov	r0, r3
 8017296:	3720      	adds	r7, #32
 8017298:	46bd      	mov	sp, r7
 801729a:	bd80      	pop	{r7, pc}
 801729c:	0801e9d4 	.word	0x0801e9d4
 80172a0:	0801eb24 	.word	0x0801eb24
 80172a4:	0801ea4c 	.word	0x0801ea4c
 80172a8:	0801eb74 	.word	0x0801eb74
 80172ac:	0801eb14 	.word	0x0801eb14
 80172b0:	0801f314 	.word	0x0801f314
 80172b4:	200003c4 	.word	0x200003c4
 80172b8:	200002d4 	.word	0x200002d4

080172bc <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 80172bc:	b580      	push	{r7, lr}
 80172be:	b08c      	sub	sp, #48	; 0x30
 80172c0:	af02      	add	r7, sp, #8
 80172c2:	60f8      	str	r0, [r7, #12]
 80172c4:	60b9      	str	r1, [r7, #8]
 80172c6:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 80172c8:	68fb      	ldr	r3, [r7, #12]
 80172ca:	3326      	adds	r3, #38	; 0x26
 80172cc:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 80172ce:	23ff      	movs	r3, #255	; 0xff
 80172d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 80172d4:	2300      	movs	r3, #0
 80172d6:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 80172d8:	68bb      	ldr	r3, [r7, #8]
 80172da:	681b      	ldr	r3, [r3, #0]
 80172dc:	68f9      	ldr	r1, [r7, #12]
 80172de:	4618      	mov	r0, r3
 80172e0:	f000 fe0e 	bl	8017f00 <ip4_addr_isbroadcast_u32>
 80172e4:	4603      	mov	r3, r0
 80172e6:	2b00      	cmp	r3, #0
 80172e8:	d10c      	bne.n	8017304 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 80172ea:	68bb      	ldr	r3, [r7, #8]
 80172ec:	681b      	ldr	r3, [r3, #0]
 80172ee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 80172f2:	2be0      	cmp	r3, #224	; 0xe0
 80172f4:	d006      	beq.n	8017304 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 80172f6:	68bb      	ldr	r3, [r7, #8]
 80172f8:	2b00      	cmp	r3, #0
 80172fa:	d003      	beq.n	8017304 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 80172fc:	68bb      	ldr	r3, [r7, #8]
 80172fe:	681b      	ldr	r3, [r3, #0]
 8017300:	2b00      	cmp	r3, #0
 8017302:	d102      	bne.n	801730a <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8017304:	f06f 030f 	mvn.w	r3, #15
 8017308:	e101      	b.n	801750e <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801730a:	68fa      	ldr	r2, [r7, #12]
 801730c:	2101      	movs	r1, #1
 801730e:	68b8      	ldr	r0, [r7, #8]
 8017310:	f7ff fb60 	bl	80169d4 <etharp_find_entry>
 8017314:	4603      	mov	r3, r0
 8017316:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8017318:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801731c:	2b00      	cmp	r3, #0
 801731e:	da02      	bge.n	8017326 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8017320:	8a7b      	ldrh	r3, [r7, #18]
 8017322:	b25b      	sxtb	r3, r3
 8017324:	e0f3      	b.n	801750e <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8017326:	8a7b      	ldrh	r3, [r7, #18]
 8017328:	2b7e      	cmp	r3, #126	; 0x7e
 801732a:	d906      	bls.n	801733a <etharp_query+0x7e>
 801732c:	4b7a      	ldr	r3, [pc, #488]	; (8017518 <etharp_query+0x25c>)
 801732e:	f240 32c1 	movw	r2, #961	; 0x3c1
 8017332:	497a      	ldr	r1, [pc, #488]	; (801751c <etharp_query+0x260>)
 8017334:	487a      	ldr	r0, [pc, #488]	; (8017520 <etharp_query+0x264>)
 8017336:	f002 fde9 	bl	8019f0c <iprintf>
  i = (netif_addr_idx_t)i_err;
 801733a:	8a7b      	ldrh	r3, [r7, #18]
 801733c:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801733e:	7c7a      	ldrb	r2, [r7, #17]
 8017340:	4978      	ldr	r1, [pc, #480]	; (8017524 <etharp_query+0x268>)
 8017342:	4613      	mov	r3, r2
 8017344:	005b      	lsls	r3, r3, #1
 8017346:	4413      	add	r3, r2
 8017348:	00db      	lsls	r3, r3, #3
 801734a:	440b      	add	r3, r1
 801734c:	3314      	adds	r3, #20
 801734e:	781b      	ldrb	r3, [r3, #0]
 8017350:	2b00      	cmp	r3, #0
 8017352:	d115      	bne.n	8017380 <etharp_query+0xc4>
    is_new_entry = 1;
 8017354:	2301      	movs	r3, #1
 8017356:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8017358:	7c7a      	ldrb	r2, [r7, #17]
 801735a:	4972      	ldr	r1, [pc, #456]	; (8017524 <etharp_query+0x268>)
 801735c:	4613      	mov	r3, r2
 801735e:	005b      	lsls	r3, r3, #1
 8017360:	4413      	add	r3, r2
 8017362:	00db      	lsls	r3, r3, #3
 8017364:	440b      	add	r3, r1
 8017366:	3314      	adds	r3, #20
 8017368:	2201      	movs	r2, #1
 801736a:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801736c:	7c7a      	ldrb	r2, [r7, #17]
 801736e:	496d      	ldr	r1, [pc, #436]	; (8017524 <etharp_query+0x268>)
 8017370:	4613      	mov	r3, r2
 8017372:	005b      	lsls	r3, r3, #1
 8017374:	4413      	add	r3, r2
 8017376:	00db      	lsls	r3, r3, #3
 8017378:	440b      	add	r3, r1
 801737a:	3308      	adds	r3, #8
 801737c:	68fa      	ldr	r2, [r7, #12]
 801737e:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8017380:	7c7a      	ldrb	r2, [r7, #17]
 8017382:	4968      	ldr	r1, [pc, #416]	; (8017524 <etharp_query+0x268>)
 8017384:	4613      	mov	r3, r2
 8017386:	005b      	lsls	r3, r3, #1
 8017388:	4413      	add	r3, r2
 801738a:	00db      	lsls	r3, r3, #3
 801738c:	440b      	add	r3, r1
 801738e:	3314      	adds	r3, #20
 8017390:	781b      	ldrb	r3, [r3, #0]
 8017392:	2b01      	cmp	r3, #1
 8017394:	d011      	beq.n	80173ba <etharp_query+0xfe>
 8017396:	7c7a      	ldrb	r2, [r7, #17]
 8017398:	4962      	ldr	r1, [pc, #392]	; (8017524 <etharp_query+0x268>)
 801739a:	4613      	mov	r3, r2
 801739c:	005b      	lsls	r3, r3, #1
 801739e:	4413      	add	r3, r2
 80173a0:	00db      	lsls	r3, r3, #3
 80173a2:	440b      	add	r3, r1
 80173a4:	3314      	adds	r3, #20
 80173a6:	781b      	ldrb	r3, [r3, #0]
 80173a8:	2b01      	cmp	r3, #1
 80173aa:	d806      	bhi.n	80173ba <etharp_query+0xfe>
 80173ac:	4b5a      	ldr	r3, [pc, #360]	; (8017518 <etharp_query+0x25c>)
 80173ae:	f240 32cd 	movw	r2, #973	; 0x3cd
 80173b2:	495d      	ldr	r1, [pc, #372]	; (8017528 <etharp_query+0x26c>)
 80173b4:	485a      	ldr	r0, [pc, #360]	; (8017520 <etharp_query+0x264>)
 80173b6:	f002 fda9 	bl	8019f0c <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 80173ba:	6a3b      	ldr	r3, [r7, #32]
 80173bc:	2b00      	cmp	r3, #0
 80173be:	d102      	bne.n	80173c6 <etharp_query+0x10a>
 80173c0:	687b      	ldr	r3, [r7, #4]
 80173c2:	2b00      	cmp	r3, #0
 80173c4:	d10c      	bne.n	80173e0 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 80173c6:	68b9      	ldr	r1, [r7, #8]
 80173c8:	68f8      	ldr	r0, [r7, #12]
 80173ca:	f000 f963 	bl	8017694 <etharp_request>
 80173ce:	4603      	mov	r3, r0
 80173d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 80173d4:	687b      	ldr	r3, [r7, #4]
 80173d6:	2b00      	cmp	r3, #0
 80173d8:	d102      	bne.n	80173e0 <etharp_query+0x124>
      return result;
 80173da:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80173de:	e096      	b.n	801750e <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 80173e0:	687b      	ldr	r3, [r7, #4]
 80173e2:	2b00      	cmp	r3, #0
 80173e4:	d106      	bne.n	80173f4 <etharp_query+0x138>
 80173e6:	4b4c      	ldr	r3, [pc, #304]	; (8017518 <etharp_query+0x25c>)
 80173e8:	f240 32e1 	movw	r2, #993	; 0x3e1
 80173ec:	494f      	ldr	r1, [pc, #316]	; (801752c <etharp_query+0x270>)
 80173ee:	484c      	ldr	r0, [pc, #304]	; (8017520 <etharp_query+0x264>)
 80173f0:	f002 fd8c 	bl	8019f0c <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 80173f4:	7c7a      	ldrb	r2, [r7, #17]
 80173f6:	494b      	ldr	r1, [pc, #300]	; (8017524 <etharp_query+0x268>)
 80173f8:	4613      	mov	r3, r2
 80173fa:	005b      	lsls	r3, r3, #1
 80173fc:	4413      	add	r3, r2
 80173fe:	00db      	lsls	r3, r3, #3
 8017400:	440b      	add	r3, r1
 8017402:	3314      	adds	r3, #20
 8017404:	781b      	ldrb	r3, [r3, #0]
 8017406:	2b01      	cmp	r3, #1
 8017408:	d917      	bls.n	801743a <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801740a:	4a49      	ldr	r2, [pc, #292]	; (8017530 <etharp_query+0x274>)
 801740c:	7c7b      	ldrb	r3, [r7, #17]
 801740e:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8017410:	7c7a      	ldrb	r2, [r7, #17]
 8017412:	4613      	mov	r3, r2
 8017414:	005b      	lsls	r3, r3, #1
 8017416:	4413      	add	r3, r2
 8017418:	00db      	lsls	r3, r3, #3
 801741a:	3308      	adds	r3, #8
 801741c:	4a41      	ldr	r2, [pc, #260]	; (8017524 <etharp_query+0x268>)
 801741e:	4413      	add	r3, r2
 8017420:	3304      	adds	r3, #4
 8017422:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8017426:	9200      	str	r2, [sp, #0]
 8017428:	697a      	ldr	r2, [r7, #20]
 801742a:	6879      	ldr	r1, [r7, #4]
 801742c:	68f8      	ldr	r0, [r7, #12]
 801742e:	f001 fc6f 	bl	8018d10 <ethernet_output>
 8017432:	4603      	mov	r3, r0
 8017434:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8017438:	e067      	b.n	801750a <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801743a:	7c7a      	ldrb	r2, [r7, #17]
 801743c:	4939      	ldr	r1, [pc, #228]	; (8017524 <etharp_query+0x268>)
 801743e:	4613      	mov	r3, r2
 8017440:	005b      	lsls	r3, r3, #1
 8017442:	4413      	add	r3, r2
 8017444:	00db      	lsls	r3, r3, #3
 8017446:	440b      	add	r3, r1
 8017448:	3314      	adds	r3, #20
 801744a:	781b      	ldrb	r3, [r3, #0]
 801744c:	2b01      	cmp	r3, #1
 801744e:	d15c      	bne.n	801750a <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8017450:	2300      	movs	r3, #0
 8017452:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 8017454:	687b      	ldr	r3, [r7, #4]
 8017456:	61fb      	str	r3, [r7, #28]
    while (p) {
 8017458:	e01c      	b.n	8017494 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801745a:	69fb      	ldr	r3, [r7, #28]
 801745c:	895a      	ldrh	r2, [r3, #10]
 801745e:	69fb      	ldr	r3, [r7, #28]
 8017460:	891b      	ldrh	r3, [r3, #8]
 8017462:	429a      	cmp	r2, r3
 8017464:	d10a      	bne.n	801747c <etharp_query+0x1c0>
 8017466:	69fb      	ldr	r3, [r7, #28]
 8017468:	681b      	ldr	r3, [r3, #0]
 801746a:	2b00      	cmp	r3, #0
 801746c:	d006      	beq.n	801747c <etharp_query+0x1c0>
 801746e:	4b2a      	ldr	r3, [pc, #168]	; (8017518 <etharp_query+0x25c>)
 8017470:	f240 32f1 	movw	r2, #1009	; 0x3f1
 8017474:	492f      	ldr	r1, [pc, #188]	; (8017534 <etharp_query+0x278>)
 8017476:	482a      	ldr	r0, [pc, #168]	; (8017520 <etharp_query+0x264>)
 8017478:	f002 fd48 	bl	8019f0c <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801747c:	69fb      	ldr	r3, [r7, #28]
 801747e:	7b1b      	ldrb	r3, [r3, #12]
 8017480:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8017484:	2b00      	cmp	r3, #0
 8017486:	d002      	beq.n	801748e <etharp_query+0x1d2>
        copy_needed = 1;
 8017488:	2301      	movs	r3, #1
 801748a:	61bb      	str	r3, [r7, #24]
        break;
 801748c:	e005      	b.n	801749a <etharp_query+0x1de>
      }
      p = p->next;
 801748e:	69fb      	ldr	r3, [r7, #28]
 8017490:	681b      	ldr	r3, [r3, #0]
 8017492:	61fb      	str	r3, [r7, #28]
    while (p) {
 8017494:	69fb      	ldr	r3, [r7, #28]
 8017496:	2b00      	cmp	r3, #0
 8017498:	d1df      	bne.n	801745a <etharp_query+0x19e>
    }
    if (copy_needed) {
 801749a:	69bb      	ldr	r3, [r7, #24]
 801749c:	2b00      	cmp	r3, #0
 801749e:	d007      	beq.n	80174b0 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 80174a0:	687a      	ldr	r2, [r7, #4]
 80174a2:	f44f 7120 	mov.w	r1, #640	; 0x280
 80174a6:	200e      	movs	r0, #14
 80174a8:	f7f8 febc 	bl	8010224 <pbuf_clone>
 80174ac:	61f8      	str	r0, [r7, #28]
 80174ae:	e004      	b.n	80174ba <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 80174b0:	687b      	ldr	r3, [r7, #4]
 80174b2:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 80174b4:	69f8      	ldr	r0, [r7, #28]
 80174b6:	f7f8 fc67 	bl	800fd88 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 80174ba:	69fb      	ldr	r3, [r7, #28]
 80174bc:	2b00      	cmp	r3, #0
 80174be:	d021      	beq.n	8017504 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 80174c0:	7c7a      	ldrb	r2, [r7, #17]
 80174c2:	4918      	ldr	r1, [pc, #96]	; (8017524 <etharp_query+0x268>)
 80174c4:	4613      	mov	r3, r2
 80174c6:	005b      	lsls	r3, r3, #1
 80174c8:	4413      	add	r3, r2
 80174ca:	00db      	lsls	r3, r3, #3
 80174cc:	440b      	add	r3, r1
 80174ce:	681b      	ldr	r3, [r3, #0]
 80174d0:	2b00      	cmp	r3, #0
 80174d2:	d00a      	beq.n	80174ea <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 80174d4:	7c7a      	ldrb	r2, [r7, #17]
 80174d6:	4913      	ldr	r1, [pc, #76]	; (8017524 <etharp_query+0x268>)
 80174d8:	4613      	mov	r3, r2
 80174da:	005b      	lsls	r3, r3, #1
 80174dc:	4413      	add	r3, r2
 80174de:	00db      	lsls	r3, r3, #3
 80174e0:	440b      	add	r3, r1
 80174e2:	681b      	ldr	r3, [r3, #0]
 80174e4:	4618      	mov	r0, r3
 80174e6:	f7f8 fbaf 	bl	800fc48 <pbuf_free>
      }
      arp_table[i].q = p;
 80174ea:	7c7a      	ldrb	r2, [r7, #17]
 80174ec:	490d      	ldr	r1, [pc, #52]	; (8017524 <etharp_query+0x268>)
 80174ee:	4613      	mov	r3, r2
 80174f0:	005b      	lsls	r3, r3, #1
 80174f2:	4413      	add	r3, r2
 80174f4:	00db      	lsls	r3, r3, #3
 80174f6:	440b      	add	r3, r1
 80174f8:	69fa      	ldr	r2, [r7, #28]
 80174fa:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 80174fc:	2300      	movs	r3, #0
 80174fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8017502:	e002      	b.n	801750a <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8017504:	23ff      	movs	r3, #255	; 0xff
 8017506:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 801750a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 801750e:	4618      	mov	r0, r3
 8017510:	3728      	adds	r7, #40	; 0x28
 8017512:	46bd      	mov	sp, r7
 8017514:	bd80      	pop	{r7, pc}
 8017516:	bf00      	nop
 8017518:	0801e9d4 	.word	0x0801e9d4
 801751c:	0801eb80 	.word	0x0801eb80
 8017520:	0801ea4c 	.word	0x0801ea4c
 8017524:	200002d4 	.word	0x200002d4
 8017528:	0801eb90 	.word	0x0801eb90
 801752c:	0801eb74 	.word	0x0801eb74
 8017530:	200003c4 	.word	0x200003c4
 8017534:	0801ebb8 	.word	0x0801ebb8

08017538 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8017538:	b580      	push	{r7, lr}
 801753a:	b08a      	sub	sp, #40	; 0x28
 801753c:	af02      	add	r7, sp, #8
 801753e:	60f8      	str	r0, [r7, #12]
 8017540:	60b9      	str	r1, [r7, #8]
 8017542:	607a      	str	r2, [r7, #4]
 8017544:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8017546:	2300      	movs	r3, #0
 8017548:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801754a:	68fb      	ldr	r3, [r7, #12]
 801754c:	2b00      	cmp	r3, #0
 801754e:	d106      	bne.n	801755e <etharp_raw+0x26>
 8017550:	4b3a      	ldr	r3, [pc, #232]	; (801763c <etharp_raw+0x104>)
 8017552:	f240 4257 	movw	r2, #1111	; 0x457
 8017556:	493a      	ldr	r1, [pc, #232]	; (8017640 <etharp_raw+0x108>)
 8017558:	483a      	ldr	r0, [pc, #232]	; (8017644 <etharp_raw+0x10c>)
 801755a:	f002 fcd7 	bl	8019f0c <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801755e:	f44f 7220 	mov.w	r2, #640	; 0x280
 8017562:	211c      	movs	r1, #28
 8017564:	200e      	movs	r0, #14
 8017566:	f7f8 f88b 	bl	800f680 <pbuf_alloc>
 801756a:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801756c:	69bb      	ldr	r3, [r7, #24]
 801756e:	2b00      	cmp	r3, #0
 8017570:	d102      	bne.n	8017578 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8017572:	f04f 33ff 	mov.w	r3, #4294967295
 8017576:	e05d      	b.n	8017634 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8017578:	69bb      	ldr	r3, [r7, #24]
 801757a:	895b      	ldrh	r3, [r3, #10]
 801757c:	2b1b      	cmp	r3, #27
 801757e:	d806      	bhi.n	801758e <etharp_raw+0x56>
 8017580:	4b2e      	ldr	r3, [pc, #184]	; (801763c <etharp_raw+0x104>)
 8017582:	f240 4262 	movw	r2, #1122	; 0x462
 8017586:	4930      	ldr	r1, [pc, #192]	; (8017648 <etharp_raw+0x110>)
 8017588:	482e      	ldr	r0, [pc, #184]	; (8017644 <etharp_raw+0x10c>)
 801758a:	f002 fcbf 	bl	8019f0c <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801758e:	69bb      	ldr	r3, [r7, #24]
 8017590:	685b      	ldr	r3, [r3, #4]
 8017592:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8017594:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8017596:	4618      	mov	r0, r3
 8017598:	f7f7 f893 	bl	800e6c2 <lwip_htons>
 801759c:	4603      	mov	r3, r0
 801759e:	461a      	mov	r2, r3
 80175a0:	697b      	ldr	r3, [r7, #20]
 80175a2:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 80175a4:	68fb      	ldr	r3, [r7, #12]
 80175a6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80175aa:	2b06      	cmp	r3, #6
 80175ac:	d006      	beq.n	80175bc <etharp_raw+0x84>
 80175ae:	4b23      	ldr	r3, [pc, #140]	; (801763c <etharp_raw+0x104>)
 80175b0:	f240 4269 	movw	r2, #1129	; 0x469
 80175b4:	4925      	ldr	r1, [pc, #148]	; (801764c <etharp_raw+0x114>)
 80175b6:	4823      	ldr	r0, [pc, #140]	; (8017644 <etharp_raw+0x10c>)
 80175b8:	f002 fca8 	bl	8019f0c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 80175bc:	697b      	ldr	r3, [r7, #20]
 80175be:	3308      	adds	r3, #8
 80175c0:	2206      	movs	r2, #6
 80175c2:	6839      	ldr	r1, [r7, #0]
 80175c4:	4618      	mov	r0, r3
 80175c6:	f001 ff77 	bl	80194b8 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 80175ca:	697b      	ldr	r3, [r7, #20]
 80175cc:	3312      	adds	r3, #18
 80175ce:	2206      	movs	r2, #6
 80175d0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80175d2:	4618      	mov	r0, r3
 80175d4:	f001 ff70 	bl	80194b8 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 80175d8:	697b      	ldr	r3, [r7, #20]
 80175da:	330e      	adds	r3, #14
 80175dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80175de:	6812      	ldr	r2, [r2, #0]
 80175e0:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 80175e2:	697b      	ldr	r3, [r7, #20]
 80175e4:	3318      	adds	r3, #24
 80175e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80175e8:	6812      	ldr	r2, [r2, #0]
 80175ea:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 80175ec:	697b      	ldr	r3, [r7, #20]
 80175ee:	2200      	movs	r2, #0
 80175f0:	701a      	strb	r2, [r3, #0]
 80175f2:	2200      	movs	r2, #0
 80175f4:	f042 0201 	orr.w	r2, r2, #1
 80175f8:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 80175fa:	697b      	ldr	r3, [r7, #20]
 80175fc:	2200      	movs	r2, #0
 80175fe:	f042 0208 	orr.w	r2, r2, #8
 8017602:	709a      	strb	r2, [r3, #2]
 8017604:	2200      	movs	r2, #0
 8017606:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8017608:	697b      	ldr	r3, [r7, #20]
 801760a:	2206      	movs	r2, #6
 801760c:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801760e:	697b      	ldr	r3, [r7, #20]
 8017610:	2204      	movs	r2, #4
 8017612:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8017614:	f640 0306 	movw	r3, #2054	; 0x806
 8017618:	9300      	str	r3, [sp, #0]
 801761a:	687b      	ldr	r3, [r7, #4]
 801761c:	68ba      	ldr	r2, [r7, #8]
 801761e:	69b9      	ldr	r1, [r7, #24]
 8017620:	68f8      	ldr	r0, [r7, #12]
 8017622:	f001 fb75 	bl	8018d10 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8017626:	69b8      	ldr	r0, [r7, #24]
 8017628:	f7f8 fb0e 	bl	800fc48 <pbuf_free>
  p = NULL;
 801762c:	2300      	movs	r3, #0
 801762e:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8017630:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8017634:	4618      	mov	r0, r3
 8017636:	3720      	adds	r7, #32
 8017638:	46bd      	mov	sp, r7
 801763a:	bd80      	pop	{r7, pc}
 801763c:	0801e9d4 	.word	0x0801e9d4
 8017640:	0801eb24 	.word	0x0801eb24
 8017644:	0801ea4c 	.word	0x0801ea4c
 8017648:	0801ebd4 	.word	0x0801ebd4
 801764c:	0801ec08 	.word	0x0801ec08

08017650 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8017650:	b580      	push	{r7, lr}
 8017652:	b088      	sub	sp, #32
 8017654:	af04      	add	r7, sp, #16
 8017656:	60f8      	str	r0, [r7, #12]
 8017658:	60b9      	str	r1, [r7, #8]
 801765a:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801765c:	68fb      	ldr	r3, [r7, #12]
 801765e:	f103 0126 	add.w	r1, r3, #38	; 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8017662:	68fb      	ldr	r3, [r7, #12]
 8017664:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8017668:	68fb      	ldr	r3, [r7, #12]
 801766a:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801766c:	2201      	movs	r2, #1
 801766e:	9203      	str	r2, [sp, #12]
 8017670:	68ba      	ldr	r2, [r7, #8]
 8017672:	9202      	str	r2, [sp, #8]
 8017674:	4a06      	ldr	r2, [pc, #24]	; (8017690 <etharp_request_dst+0x40>)
 8017676:	9201      	str	r2, [sp, #4]
 8017678:	9300      	str	r3, [sp, #0]
 801767a:	4603      	mov	r3, r0
 801767c:	687a      	ldr	r2, [r7, #4]
 801767e:	68f8      	ldr	r0, [r7, #12]
 8017680:	f7ff ff5a 	bl	8017538 <etharp_raw>
 8017684:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8017686:	4618      	mov	r0, r3
 8017688:	3710      	adds	r7, #16
 801768a:	46bd      	mov	sp, r7
 801768c:	bd80      	pop	{r7, pc}
 801768e:	bf00      	nop
 8017690:	0801f31c 	.word	0x0801f31c

08017694 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8017694:	b580      	push	{r7, lr}
 8017696:	b082      	sub	sp, #8
 8017698:	af00      	add	r7, sp, #0
 801769a:	6078      	str	r0, [r7, #4]
 801769c:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801769e:	4a05      	ldr	r2, [pc, #20]	; (80176b4 <etharp_request+0x20>)
 80176a0:	6839      	ldr	r1, [r7, #0]
 80176a2:	6878      	ldr	r0, [r7, #4]
 80176a4:	f7ff ffd4 	bl	8017650 <etharp_request_dst>
 80176a8:	4603      	mov	r3, r0
}
 80176aa:	4618      	mov	r0, r3
 80176ac:	3708      	adds	r7, #8
 80176ae:	46bd      	mov	sp, r7
 80176b0:	bd80      	pop	{r7, pc}
 80176b2:	bf00      	nop
 80176b4:	0801f314 	.word	0x0801f314

080176b8 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 80176b8:	b580      	push	{r7, lr}
 80176ba:	b08e      	sub	sp, #56	; 0x38
 80176bc:	af04      	add	r7, sp, #16
 80176be:	6078      	str	r0, [r7, #4]
 80176c0:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 80176c2:	4b79      	ldr	r3, [pc, #484]	; (80178a8 <icmp_input+0x1f0>)
 80176c4:	689b      	ldr	r3, [r3, #8]
 80176c6:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 80176c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80176ca:	781b      	ldrb	r3, [r3, #0]
 80176cc:	f003 030f 	and.w	r3, r3, #15
 80176d0:	b2db      	uxtb	r3, r3
 80176d2:	009b      	lsls	r3, r3, #2
 80176d4:	b2db      	uxtb	r3, r3
 80176d6:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 80176d8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80176da:	2b13      	cmp	r3, #19
 80176dc:	f240 80cd 	bls.w	801787a <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 80176e0:	687b      	ldr	r3, [r7, #4]
 80176e2:	895b      	ldrh	r3, [r3, #10]
 80176e4:	2b03      	cmp	r3, #3
 80176e6:	f240 80ca 	bls.w	801787e <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 80176ea:	687b      	ldr	r3, [r7, #4]
 80176ec:	685b      	ldr	r3, [r3, #4]
 80176ee:	781b      	ldrb	r3, [r3, #0]
 80176f0:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 80176f4:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80176f8:	2b00      	cmp	r3, #0
 80176fa:	f000 80b7 	beq.w	801786c <icmp_input+0x1b4>
 80176fe:	2b08      	cmp	r3, #8
 8017700:	f040 80b7 	bne.w	8017872 <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8017704:	4b69      	ldr	r3, [pc, #420]	; (80178ac <icmp_input+0x1f4>)
 8017706:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8017708:	4b67      	ldr	r3, [pc, #412]	; (80178a8 <icmp_input+0x1f0>)
 801770a:	695b      	ldr	r3, [r3, #20]
 801770c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8017710:	2be0      	cmp	r3, #224	; 0xe0
 8017712:	f000 80bb 	beq.w	801788c <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8017716:	4b64      	ldr	r3, [pc, #400]	; (80178a8 <icmp_input+0x1f0>)
 8017718:	695b      	ldr	r3, [r3, #20]
 801771a:	4a63      	ldr	r2, [pc, #396]	; (80178a8 <icmp_input+0x1f0>)
 801771c:	6812      	ldr	r2, [r2, #0]
 801771e:	4611      	mov	r1, r2
 8017720:	4618      	mov	r0, r3
 8017722:	f000 fbed 	bl	8017f00 <ip4_addr_isbroadcast_u32>
 8017726:	4603      	mov	r3, r0
 8017728:	2b00      	cmp	r3, #0
 801772a:	f040 80b1 	bne.w	8017890 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801772e:	687b      	ldr	r3, [r7, #4]
 8017730:	891b      	ldrh	r3, [r3, #8]
 8017732:	2b07      	cmp	r3, #7
 8017734:	f240 80a5 	bls.w	8017882 <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8017738:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801773a:	330e      	adds	r3, #14
 801773c:	4619      	mov	r1, r3
 801773e:	6878      	ldr	r0, [r7, #4]
 8017740:	f7f8 f9ec 	bl	800fb1c <pbuf_add_header>
 8017744:	4603      	mov	r3, r0
 8017746:	2b00      	cmp	r3, #0
 8017748:	d04b      	beq.n	80177e2 <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801774a:	687b      	ldr	r3, [r7, #4]
 801774c:	891a      	ldrh	r2, [r3, #8]
 801774e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8017750:	4413      	add	r3, r2
 8017752:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8017754:	687b      	ldr	r3, [r7, #4]
 8017756:	891b      	ldrh	r3, [r3, #8]
 8017758:	8b7a      	ldrh	r2, [r7, #26]
 801775a:	429a      	cmp	r2, r3
 801775c:	f0c0 809a 	bcc.w	8017894 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8017760:	8b7b      	ldrh	r3, [r7, #26]
 8017762:	f44f 7220 	mov.w	r2, #640	; 0x280
 8017766:	4619      	mov	r1, r3
 8017768:	200e      	movs	r0, #14
 801776a:	f7f7 ff89 	bl	800f680 <pbuf_alloc>
 801776e:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8017770:	697b      	ldr	r3, [r7, #20]
 8017772:	2b00      	cmp	r3, #0
 8017774:	f000 8090 	beq.w	8017898 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8017778:	697b      	ldr	r3, [r7, #20]
 801777a:	895b      	ldrh	r3, [r3, #10]
 801777c:	461a      	mov	r2, r3
 801777e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8017780:	3308      	adds	r3, #8
 8017782:	429a      	cmp	r2, r3
 8017784:	d203      	bcs.n	801778e <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 8017786:	6978      	ldr	r0, [r7, #20]
 8017788:	f7f8 fa5e 	bl	800fc48 <pbuf_free>
          goto icmperr;
 801778c:	e085      	b.n	801789a <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801778e:	697b      	ldr	r3, [r7, #20]
 8017790:	685b      	ldr	r3, [r3, #4]
 8017792:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8017794:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8017796:	4618      	mov	r0, r3
 8017798:	f001 fe8e 	bl	80194b8 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801779c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801779e:	4619      	mov	r1, r3
 80177a0:	6978      	ldr	r0, [r7, #20]
 80177a2:	f7f8 f9cb 	bl	800fb3c <pbuf_remove_header>
 80177a6:	4603      	mov	r3, r0
 80177a8:	2b00      	cmp	r3, #0
 80177aa:	d009      	beq.n	80177c0 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 80177ac:	4b40      	ldr	r3, [pc, #256]	; (80178b0 <icmp_input+0x1f8>)
 80177ae:	22b6      	movs	r2, #182	; 0xb6
 80177b0:	4940      	ldr	r1, [pc, #256]	; (80178b4 <icmp_input+0x1fc>)
 80177b2:	4841      	ldr	r0, [pc, #260]	; (80178b8 <icmp_input+0x200>)
 80177b4:	f002 fbaa 	bl	8019f0c <iprintf>
          pbuf_free(r);
 80177b8:	6978      	ldr	r0, [r7, #20]
 80177ba:	f7f8 fa45 	bl	800fc48 <pbuf_free>
          goto icmperr;
 80177be:	e06c      	b.n	801789a <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 80177c0:	6879      	ldr	r1, [r7, #4]
 80177c2:	6978      	ldr	r0, [r7, #20]
 80177c4:	f7f8 fb58 	bl	800fe78 <pbuf_copy>
 80177c8:	4603      	mov	r3, r0
 80177ca:	2b00      	cmp	r3, #0
 80177cc:	d003      	beq.n	80177d6 <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 80177ce:	6978      	ldr	r0, [r7, #20]
 80177d0:	f7f8 fa3a 	bl	800fc48 <pbuf_free>
          goto icmperr;
 80177d4:	e061      	b.n	801789a <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 80177d6:	6878      	ldr	r0, [r7, #4]
 80177d8:	f7f8 fa36 	bl	800fc48 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 80177dc:	697b      	ldr	r3, [r7, #20]
 80177de:	607b      	str	r3, [r7, #4]
 80177e0:	e00f      	b.n	8017802 <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 80177e2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80177e4:	330e      	adds	r3, #14
 80177e6:	4619      	mov	r1, r3
 80177e8:	6878      	ldr	r0, [r7, #4]
 80177ea:	f7f8 f9a7 	bl	800fb3c <pbuf_remove_header>
 80177ee:	4603      	mov	r3, r0
 80177f0:	2b00      	cmp	r3, #0
 80177f2:	d006      	beq.n	8017802 <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 80177f4:	4b2e      	ldr	r3, [pc, #184]	; (80178b0 <icmp_input+0x1f8>)
 80177f6:	22c7      	movs	r2, #199	; 0xc7
 80177f8:	4930      	ldr	r1, [pc, #192]	; (80178bc <icmp_input+0x204>)
 80177fa:	482f      	ldr	r0, [pc, #188]	; (80178b8 <icmp_input+0x200>)
 80177fc:	f002 fb86 	bl	8019f0c <iprintf>
          goto icmperr;
 8017800:	e04b      	b.n	801789a <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8017802:	687b      	ldr	r3, [r7, #4]
 8017804:	685b      	ldr	r3, [r3, #4]
 8017806:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8017808:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801780a:	4619      	mov	r1, r3
 801780c:	6878      	ldr	r0, [r7, #4]
 801780e:	f7f8 f985 	bl	800fb1c <pbuf_add_header>
 8017812:	4603      	mov	r3, r0
 8017814:	2b00      	cmp	r3, #0
 8017816:	d12b      	bne.n	8017870 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8017818:	687b      	ldr	r3, [r7, #4]
 801781a:	685b      	ldr	r3, [r3, #4]
 801781c:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801781e:	69fb      	ldr	r3, [r7, #28]
 8017820:	681a      	ldr	r2, [r3, #0]
 8017822:	68fb      	ldr	r3, [r7, #12]
 8017824:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8017826:	4b20      	ldr	r3, [pc, #128]	; (80178a8 <icmp_input+0x1f0>)
 8017828:	691a      	ldr	r2, [r3, #16]
 801782a:	68fb      	ldr	r3, [r7, #12]
 801782c:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801782e:	693b      	ldr	r3, [r7, #16]
 8017830:	2200      	movs	r2, #0
 8017832:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 8017834:	693b      	ldr	r3, [r7, #16]
 8017836:	2200      	movs	r2, #0
 8017838:	709a      	strb	r2, [r3, #2]
 801783a:	2200      	movs	r2, #0
 801783c:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801783e:	68fb      	ldr	r3, [r7, #12]
 8017840:	22ff      	movs	r2, #255	; 0xff
 8017842:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8017844:	68fb      	ldr	r3, [r7, #12]
 8017846:	2200      	movs	r2, #0
 8017848:	729a      	strb	r2, [r3, #10]
 801784a:	2200      	movs	r2, #0
 801784c:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801784e:	683b      	ldr	r3, [r7, #0]
 8017850:	9302      	str	r3, [sp, #8]
 8017852:	2301      	movs	r3, #1
 8017854:	9301      	str	r3, [sp, #4]
 8017856:	2300      	movs	r3, #0
 8017858:	9300      	str	r3, [sp, #0]
 801785a:	23ff      	movs	r3, #255	; 0xff
 801785c:	2200      	movs	r2, #0
 801785e:	69f9      	ldr	r1, [r7, #28]
 8017860:	6878      	ldr	r0, [r7, #4]
 8017862:	f000 fa75 	bl	8017d50 <ip4_output_if>
 8017866:	4603      	mov	r3, r0
 8017868:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801786a:	e001      	b.n	8017870 <icmp_input+0x1b8>
      break;
 801786c:	bf00      	nop
 801786e:	e000      	b.n	8017872 <icmp_input+0x1ba>
      break;
 8017870:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 8017872:	6878      	ldr	r0, [r7, #4]
 8017874:	f7f8 f9e8 	bl	800fc48 <pbuf_free>
  return;
 8017878:	e013      	b.n	80178a2 <icmp_input+0x1ea>
    goto lenerr;
 801787a:	bf00      	nop
 801787c:	e002      	b.n	8017884 <icmp_input+0x1cc>
    goto lenerr;
 801787e:	bf00      	nop
 8017880:	e000      	b.n	8017884 <icmp_input+0x1cc>
        goto lenerr;
 8017882:	bf00      	nop
lenerr:
  pbuf_free(p);
 8017884:	6878      	ldr	r0, [r7, #4]
 8017886:	f7f8 f9df 	bl	800fc48 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801788a:	e00a      	b.n	80178a2 <icmp_input+0x1ea>
        goto icmperr;
 801788c:	bf00      	nop
 801788e:	e004      	b.n	801789a <icmp_input+0x1e2>
        goto icmperr;
 8017890:	bf00      	nop
 8017892:	e002      	b.n	801789a <icmp_input+0x1e2>
          goto icmperr;
 8017894:	bf00      	nop
 8017896:	e000      	b.n	801789a <icmp_input+0x1e2>
          goto icmperr;
 8017898:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801789a:	6878      	ldr	r0, [r7, #4]
 801789c:	f7f8 f9d4 	bl	800fc48 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80178a0:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 80178a2:	3728      	adds	r7, #40	; 0x28
 80178a4:	46bd      	mov	sp, r7
 80178a6:	bd80      	pop	{r7, pc}
 80178a8:	20007724 	.word	0x20007724
 80178ac:	20007738 	.word	0x20007738
 80178b0:	0801ec4c 	.word	0x0801ec4c
 80178b4:	0801ec84 	.word	0x0801ec84
 80178b8:	0801ecbc 	.word	0x0801ecbc
 80178bc:	0801ece4 	.word	0x0801ece4

080178c0 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 80178c0:	b580      	push	{r7, lr}
 80178c2:	b082      	sub	sp, #8
 80178c4:	af00      	add	r7, sp, #0
 80178c6:	6078      	str	r0, [r7, #4]
 80178c8:	460b      	mov	r3, r1
 80178ca:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 80178cc:	78fb      	ldrb	r3, [r7, #3]
 80178ce:	461a      	mov	r2, r3
 80178d0:	2103      	movs	r1, #3
 80178d2:	6878      	ldr	r0, [r7, #4]
 80178d4:	f000 f814 	bl	8017900 <icmp_send_response>
}
 80178d8:	bf00      	nop
 80178da:	3708      	adds	r7, #8
 80178dc:	46bd      	mov	sp, r7
 80178de:	bd80      	pop	{r7, pc}

080178e0 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 80178e0:	b580      	push	{r7, lr}
 80178e2:	b082      	sub	sp, #8
 80178e4:	af00      	add	r7, sp, #0
 80178e6:	6078      	str	r0, [r7, #4]
 80178e8:	460b      	mov	r3, r1
 80178ea:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 80178ec:	78fb      	ldrb	r3, [r7, #3]
 80178ee:	461a      	mov	r2, r3
 80178f0:	210b      	movs	r1, #11
 80178f2:	6878      	ldr	r0, [r7, #4]
 80178f4:	f000 f804 	bl	8017900 <icmp_send_response>
}
 80178f8:	bf00      	nop
 80178fa:	3708      	adds	r7, #8
 80178fc:	46bd      	mov	sp, r7
 80178fe:	bd80      	pop	{r7, pc}

08017900 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8017900:	b580      	push	{r7, lr}
 8017902:	b08c      	sub	sp, #48	; 0x30
 8017904:	af04      	add	r7, sp, #16
 8017906:	6078      	str	r0, [r7, #4]
 8017908:	460b      	mov	r3, r1
 801790a:	70fb      	strb	r3, [r7, #3]
 801790c:	4613      	mov	r3, r2
 801790e:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8017910:	f44f 7220 	mov.w	r2, #640	; 0x280
 8017914:	2124      	movs	r1, #36	; 0x24
 8017916:	2022      	movs	r0, #34	; 0x22
 8017918:	f7f7 feb2 	bl	800f680 <pbuf_alloc>
 801791c:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801791e:	69fb      	ldr	r3, [r7, #28]
 8017920:	2b00      	cmp	r3, #0
 8017922:	d04c      	beq.n	80179be <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8017924:	69fb      	ldr	r3, [r7, #28]
 8017926:	895b      	ldrh	r3, [r3, #10]
 8017928:	2b23      	cmp	r3, #35	; 0x23
 801792a:	d806      	bhi.n	801793a <icmp_send_response+0x3a>
 801792c:	4b26      	ldr	r3, [pc, #152]	; (80179c8 <icmp_send_response+0xc8>)
 801792e:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8017932:	4926      	ldr	r1, [pc, #152]	; (80179cc <icmp_send_response+0xcc>)
 8017934:	4826      	ldr	r0, [pc, #152]	; (80179d0 <icmp_send_response+0xd0>)
 8017936:	f002 fae9 	bl	8019f0c <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801793a:	687b      	ldr	r3, [r7, #4]
 801793c:	685b      	ldr	r3, [r3, #4]
 801793e:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8017940:	69fb      	ldr	r3, [r7, #28]
 8017942:	685b      	ldr	r3, [r3, #4]
 8017944:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8017946:	697b      	ldr	r3, [r7, #20]
 8017948:	78fa      	ldrb	r2, [r7, #3]
 801794a:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801794c:	697b      	ldr	r3, [r7, #20]
 801794e:	78ba      	ldrb	r2, [r7, #2]
 8017950:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8017952:	697b      	ldr	r3, [r7, #20]
 8017954:	2200      	movs	r2, #0
 8017956:	711a      	strb	r2, [r3, #4]
 8017958:	2200      	movs	r2, #0
 801795a:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801795c:	697b      	ldr	r3, [r7, #20]
 801795e:	2200      	movs	r2, #0
 8017960:	719a      	strb	r2, [r3, #6]
 8017962:	2200      	movs	r2, #0
 8017964:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8017966:	69fb      	ldr	r3, [r7, #28]
 8017968:	685b      	ldr	r3, [r3, #4]
 801796a:	f103 0008 	add.w	r0, r3, #8
 801796e:	687b      	ldr	r3, [r7, #4]
 8017970:	685b      	ldr	r3, [r3, #4]
 8017972:	221c      	movs	r2, #28
 8017974:	4619      	mov	r1, r3
 8017976:	f001 fd9f 	bl	80194b8 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801797a:	69bb      	ldr	r3, [r7, #24]
 801797c:	68db      	ldr	r3, [r3, #12]
 801797e:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8017980:	f107 030c 	add.w	r3, r7, #12
 8017984:	4618      	mov	r0, r3
 8017986:	f000 f825 	bl	80179d4 <ip4_route>
 801798a:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801798c:	693b      	ldr	r3, [r7, #16]
 801798e:	2b00      	cmp	r3, #0
 8017990:	d011      	beq.n	80179b6 <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 8017992:	697b      	ldr	r3, [r7, #20]
 8017994:	2200      	movs	r2, #0
 8017996:	709a      	strb	r2, [r3, #2]
 8017998:	2200      	movs	r2, #0
 801799a:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801799c:	f107 020c 	add.w	r2, r7, #12
 80179a0:	693b      	ldr	r3, [r7, #16]
 80179a2:	9302      	str	r3, [sp, #8]
 80179a4:	2301      	movs	r3, #1
 80179a6:	9301      	str	r3, [sp, #4]
 80179a8:	2300      	movs	r3, #0
 80179aa:	9300      	str	r3, [sp, #0]
 80179ac:	23ff      	movs	r3, #255	; 0xff
 80179ae:	2100      	movs	r1, #0
 80179b0:	69f8      	ldr	r0, [r7, #28]
 80179b2:	f000 f9cd 	bl	8017d50 <ip4_output_if>
  }
  pbuf_free(q);
 80179b6:	69f8      	ldr	r0, [r7, #28]
 80179b8:	f7f8 f946 	bl	800fc48 <pbuf_free>
 80179bc:	e000      	b.n	80179c0 <icmp_send_response+0xc0>
    return;
 80179be:	bf00      	nop
}
 80179c0:	3720      	adds	r7, #32
 80179c2:	46bd      	mov	sp, r7
 80179c4:	bd80      	pop	{r7, pc}
 80179c6:	bf00      	nop
 80179c8:	0801ec4c 	.word	0x0801ec4c
 80179cc:	0801ed18 	.word	0x0801ed18
 80179d0:	0801ecbc 	.word	0x0801ecbc

080179d4 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 80179d4:	b480      	push	{r7}
 80179d6:	b085      	sub	sp, #20
 80179d8:	af00      	add	r7, sp, #0
 80179da:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 80179dc:	4b33      	ldr	r3, [pc, #204]	; (8017aac <ip4_route+0xd8>)
 80179de:	681b      	ldr	r3, [r3, #0]
 80179e0:	60fb      	str	r3, [r7, #12]
 80179e2:	e036      	b.n	8017a52 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80179e4:	68fb      	ldr	r3, [r7, #12]
 80179e6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80179ea:	f003 0301 	and.w	r3, r3, #1
 80179ee:	b2db      	uxtb	r3, r3
 80179f0:	2b00      	cmp	r3, #0
 80179f2:	d02b      	beq.n	8017a4c <ip4_route+0x78>
 80179f4:	68fb      	ldr	r3, [r7, #12]
 80179f6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80179fa:	089b      	lsrs	r3, r3, #2
 80179fc:	f003 0301 	and.w	r3, r3, #1
 8017a00:	b2db      	uxtb	r3, r3
 8017a02:	2b00      	cmp	r3, #0
 8017a04:	d022      	beq.n	8017a4c <ip4_route+0x78>
 8017a06:	68fb      	ldr	r3, [r7, #12]
 8017a08:	3304      	adds	r3, #4
 8017a0a:	681b      	ldr	r3, [r3, #0]
 8017a0c:	2b00      	cmp	r3, #0
 8017a0e:	d01d      	beq.n	8017a4c <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8017a10:	687b      	ldr	r3, [r7, #4]
 8017a12:	681a      	ldr	r2, [r3, #0]
 8017a14:	68fb      	ldr	r3, [r7, #12]
 8017a16:	3304      	adds	r3, #4
 8017a18:	681b      	ldr	r3, [r3, #0]
 8017a1a:	405a      	eors	r2, r3
 8017a1c:	68fb      	ldr	r3, [r7, #12]
 8017a1e:	3308      	adds	r3, #8
 8017a20:	681b      	ldr	r3, [r3, #0]
 8017a22:	4013      	ands	r3, r2
 8017a24:	2b00      	cmp	r3, #0
 8017a26:	d101      	bne.n	8017a2c <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8017a28:	68fb      	ldr	r3, [r7, #12]
 8017a2a:	e038      	b.n	8017a9e <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8017a2c:	68fb      	ldr	r3, [r7, #12]
 8017a2e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8017a32:	f003 0302 	and.w	r3, r3, #2
 8017a36:	2b00      	cmp	r3, #0
 8017a38:	d108      	bne.n	8017a4c <ip4_route+0x78>
 8017a3a:	687b      	ldr	r3, [r7, #4]
 8017a3c:	681a      	ldr	r2, [r3, #0]
 8017a3e:	68fb      	ldr	r3, [r7, #12]
 8017a40:	330c      	adds	r3, #12
 8017a42:	681b      	ldr	r3, [r3, #0]
 8017a44:	429a      	cmp	r2, r3
 8017a46:	d101      	bne.n	8017a4c <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8017a48:	68fb      	ldr	r3, [r7, #12]
 8017a4a:	e028      	b.n	8017a9e <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8017a4c:	68fb      	ldr	r3, [r7, #12]
 8017a4e:	681b      	ldr	r3, [r3, #0]
 8017a50:	60fb      	str	r3, [r7, #12]
 8017a52:	68fb      	ldr	r3, [r7, #12]
 8017a54:	2b00      	cmp	r3, #0
 8017a56:	d1c5      	bne.n	80179e4 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8017a58:	4b15      	ldr	r3, [pc, #84]	; (8017ab0 <ip4_route+0xdc>)
 8017a5a:	681b      	ldr	r3, [r3, #0]
 8017a5c:	2b00      	cmp	r3, #0
 8017a5e:	d01a      	beq.n	8017a96 <ip4_route+0xc2>
 8017a60:	4b13      	ldr	r3, [pc, #76]	; (8017ab0 <ip4_route+0xdc>)
 8017a62:	681b      	ldr	r3, [r3, #0]
 8017a64:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8017a68:	f003 0301 	and.w	r3, r3, #1
 8017a6c:	2b00      	cmp	r3, #0
 8017a6e:	d012      	beq.n	8017a96 <ip4_route+0xc2>
 8017a70:	4b0f      	ldr	r3, [pc, #60]	; (8017ab0 <ip4_route+0xdc>)
 8017a72:	681b      	ldr	r3, [r3, #0]
 8017a74:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8017a78:	f003 0304 	and.w	r3, r3, #4
 8017a7c:	2b00      	cmp	r3, #0
 8017a7e:	d00a      	beq.n	8017a96 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8017a80:	4b0b      	ldr	r3, [pc, #44]	; (8017ab0 <ip4_route+0xdc>)
 8017a82:	681b      	ldr	r3, [r3, #0]
 8017a84:	3304      	adds	r3, #4
 8017a86:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8017a88:	2b00      	cmp	r3, #0
 8017a8a:	d004      	beq.n	8017a96 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8017a8c:	687b      	ldr	r3, [r7, #4]
 8017a8e:	681b      	ldr	r3, [r3, #0]
 8017a90:	b2db      	uxtb	r3, r3
 8017a92:	2b7f      	cmp	r3, #127	; 0x7f
 8017a94:	d101      	bne.n	8017a9a <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8017a96:	2300      	movs	r3, #0
 8017a98:	e001      	b.n	8017a9e <ip4_route+0xca>
  }

  return netif_default;
 8017a9a:	4b05      	ldr	r3, [pc, #20]	; (8017ab0 <ip4_route+0xdc>)
 8017a9c:	681b      	ldr	r3, [r3, #0]
}
 8017a9e:	4618      	mov	r0, r3
 8017aa0:	3714      	adds	r7, #20
 8017aa2:	46bd      	mov	sp, r7
 8017aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017aa8:	4770      	bx	lr
 8017aaa:	bf00      	nop
 8017aac:	20018378 	.word	0x20018378
 8017ab0:	2001837c 	.word	0x2001837c

08017ab4 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8017ab4:	b580      	push	{r7, lr}
 8017ab6:	b082      	sub	sp, #8
 8017ab8:	af00      	add	r7, sp, #0
 8017aba:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8017abc:	687b      	ldr	r3, [r7, #4]
 8017abe:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8017ac2:	f003 0301 	and.w	r3, r3, #1
 8017ac6:	b2db      	uxtb	r3, r3
 8017ac8:	2b00      	cmp	r3, #0
 8017aca:	d016      	beq.n	8017afa <ip4_input_accept+0x46>
 8017acc:	687b      	ldr	r3, [r7, #4]
 8017ace:	3304      	adds	r3, #4
 8017ad0:	681b      	ldr	r3, [r3, #0]
 8017ad2:	2b00      	cmp	r3, #0
 8017ad4:	d011      	beq.n	8017afa <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8017ad6:	4b0b      	ldr	r3, [pc, #44]	; (8017b04 <ip4_input_accept+0x50>)
 8017ad8:	695a      	ldr	r2, [r3, #20]
 8017ada:	687b      	ldr	r3, [r7, #4]
 8017adc:	3304      	adds	r3, #4
 8017ade:	681b      	ldr	r3, [r3, #0]
 8017ae0:	429a      	cmp	r2, r3
 8017ae2:	d008      	beq.n	8017af6 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8017ae4:	4b07      	ldr	r3, [pc, #28]	; (8017b04 <ip4_input_accept+0x50>)
 8017ae6:	695b      	ldr	r3, [r3, #20]
 8017ae8:	6879      	ldr	r1, [r7, #4]
 8017aea:	4618      	mov	r0, r3
 8017aec:	f000 fa08 	bl	8017f00 <ip4_addr_isbroadcast_u32>
 8017af0:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8017af2:	2b00      	cmp	r3, #0
 8017af4:	d001      	beq.n	8017afa <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 8017af6:	2301      	movs	r3, #1
 8017af8:	e000      	b.n	8017afc <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 8017afa:	2300      	movs	r3, #0
}
 8017afc:	4618      	mov	r0, r3
 8017afe:	3708      	adds	r7, #8
 8017b00:	46bd      	mov	sp, r7
 8017b02:	bd80      	pop	{r7, pc}
 8017b04:	20007724 	.word	0x20007724

08017b08 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8017b08:	b580      	push	{r7, lr}
 8017b0a:	b086      	sub	sp, #24
 8017b0c:	af00      	add	r7, sp, #0
 8017b0e:	6078      	str	r0, [r7, #4]
 8017b10:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8017b12:	687b      	ldr	r3, [r7, #4]
 8017b14:	685b      	ldr	r3, [r3, #4]
 8017b16:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8017b18:	697b      	ldr	r3, [r7, #20]
 8017b1a:	781b      	ldrb	r3, [r3, #0]
 8017b1c:	091b      	lsrs	r3, r3, #4
 8017b1e:	b2db      	uxtb	r3, r3
 8017b20:	2b04      	cmp	r3, #4
 8017b22:	d004      	beq.n	8017b2e <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8017b24:	6878      	ldr	r0, [r7, #4]
 8017b26:	f7f8 f88f 	bl	800fc48 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8017b2a:	2300      	movs	r3, #0
 8017b2c:	e107      	b.n	8017d3e <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8017b2e:	697b      	ldr	r3, [r7, #20]
 8017b30:	781b      	ldrb	r3, [r3, #0]
 8017b32:	f003 030f 	and.w	r3, r3, #15
 8017b36:	b2db      	uxtb	r3, r3
 8017b38:	009b      	lsls	r3, r3, #2
 8017b3a:	b2db      	uxtb	r3, r3
 8017b3c:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8017b3e:	697b      	ldr	r3, [r7, #20]
 8017b40:	885b      	ldrh	r3, [r3, #2]
 8017b42:	b29b      	uxth	r3, r3
 8017b44:	4618      	mov	r0, r3
 8017b46:	f7f6 fdbc 	bl	800e6c2 <lwip_htons>
 8017b4a:	4603      	mov	r3, r0
 8017b4c:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8017b4e:	687b      	ldr	r3, [r7, #4]
 8017b50:	891b      	ldrh	r3, [r3, #8]
 8017b52:	89ba      	ldrh	r2, [r7, #12]
 8017b54:	429a      	cmp	r2, r3
 8017b56:	d204      	bcs.n	8017b62 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 8017b58:	89bb      	ldrh	r3, [r7, #12]
 8017b5a:	4619      	mov	r1, r3
 8017b5c:	6878      	ldr	r0, [r7, #4]
 8017b5e:	f7f7 feed 	bl	800f93c <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8017b62:	687b      	ldr	r3, [r7, #4]
 8017b64:	895b      	ldrh	r3, [r3, #10]
 8017b66:	89fa      	ldrh	r2, [r7, #14]
 8017b68:	429a      	cmp	r2, r3
 8017b6a:	d807      	bhi.n	8017b7c <ip4_input+0x74>
 8017b6c:	687b      	ldr	r3, [r7, #4]
 8017b6e:	891b      	ldrh	r3, [r3, #8]
 8017b70:	89ba      	ldrh	r2, [r7, #12]
 8017b72:	429a      	cmp	r2, r3
 8017b74:	d802      	bhi.n	8017b7c <ip4_input+0x74>
 8017b76:	89fb      	ldrh	r3, [r7, #14]
 8017b78:	2b13      	cmp	r3, #19
 8017b7a:	d804      	bhi.n	8017b86 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8017b7c:	6878      	ldr	r0, [r7, #4]
 8017b7e:	f7f8 f863 	bl	800fc48 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8017b82:	2300      	movs	r3, #0
 8017b84:	e0db      	b.n	8017d3e <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8017b86:	697b      	ldr	r3, [r7, #20]
 8017b88:	691b      	ldr	r3, [r3, #16]
 8017b8a:	4a6f      	ldr	r2, [pc, #444]	; (8017d48 <ip4_input+0x240>)
 8017b8c:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8017b8e:	697b      	ldr	r3, [r7, #20]
 8017b90:	68db      	ldr	r3, [r3, #12]
 8017b92:	4a6d      	ldr	r2, [pc, #436]	; (8017d48 <ip4_input+0x240>)
 8017b94:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8017b96:	4b6c      	ldr	r3, [pc, #432]	; (8017d48 <ip4_input+0x240>)
 8017b98:	695b      	ldr	r3, [r3, #20]
 8017b9a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8017b9e:	2be0      	cmp	r3, #224	; 0xe0
 8017ba0:	d112      	bne.n	8017bc8 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8017ba2:	683b      	ldr	r3, [r7, #0]
 8017ba4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8017ba8:	f003 0301 	and.w	r3, r3, #1
 8017bac:	b2db      	uxtb	r3, r3
 8017bae:	2b00      	cmp	r3, #0
 8017bb0:	d007      	beq.n	8017bc2 <ip4_input+0xba>
 8017bb2:	683b      	ldr	r3, [r7, #0]
 8017bb4:	3304      	adds	r3, #4
 8017bb6:	681b      	ldr	r3, [r3, #0]
 8017bb8:	2b00      	cmp	r3, #0
 8017bba:	d002      	beq.n	8017bc2 <ip4_input+0xba>
      netif = inp;
 8017bbc:	683b      	ldr	r3, [r7, #0]
 8017bbe:	613b      	str	r3, [r7, #16]
 8017bc0:	e02a      	b.n	8017c18 <ip4_input+0x110>
    } else {
      netif = NULL;
 8017bc2:	2300      	movs	r3, #0
 8017bc4:	613b      	str	r3, [r7, #16]
 8017bc6:	e027      	b.n	8017c18 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8017bc8:	6838      	ldr	r0, [r7, #0]
 8017bca:	f7ff ff73 	bl	8017ab4 <ip4_input_accept>
 8017bce:	4603      	mov	r3, r0
 8017bd0:	2b00      	cmp	r3, #0
 8017bd2:	d002      	beq.n	8017bda <ip4_input+0xd2>
      netif = inp;
 8017bd4:	683b      	ldr	r3, [r7, #0]
 8017bd6:	613b      	str	r3, [r7, #16]
 8017bd8:	e01e      	b.n	8017c18 <ip4_input+0x110>
    } else {
      netif = NULL;
 8017bda:	2300      	movs	r3, #0
 8017bdc:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8017bde:	4b5a      	ldr	r3, [pc, #360]	; (8017d48 <ip4_input+0x240>)
 8017be0:	695b      	ldr	r3, [r3, #20]
 8017be2:	b2db      	uxtb	r3, r3
 8017be4:	2b7f      	cmp	r3, #127	; 0x7f
 8017be6:	d017      	beq.n	8017c18 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8017be8:	4b58      	ldr	r3, [pc, #352]	; (8017d4c <ip4_input+0x244>)
 8017bea:	681b      	ldr	r3, [r3, #0]
 8017bec:	613b      	str	r3, [r7, #16]
 8017bee:	e00e      	b.n	8017c0e <ip4_input+0x106>
          if (netif == inp) {
 8017bf0:	693a      	ldr	r2, [r7, #16]
 8017bf2:	683b      	ldr	r3, [r7, #0]
 8017bf4:	429a      	cmp	r2, r3
 8017bf6:	d006      	beq.n	8017c06 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8017bf8:	6938      	ldr	r0, [r7, #16]
 8017bfa:	f7ff ff5b 	bl	8017ab4 <ip4_input_accept>
 8017bfe:	4603      	mov	r3, r0
 8017c00:	2b00      	cmp	r3, #0
 8017c02:	d108      	bne.n	8017c16 <ip4_input+0x10e>
 8017c04:	e000      	b.n	8017c08 <ip4_input+0x100>
            continue;
 8017c06:	bf00      	nop
        NETIF_FOREACH(netif) {
 8017c08:	693b      	ldr	r3, [r7, #16]
 8017c0a:	681b      	ldr	r3, [r3, #0]
 8017c0c:	613b      	str	r3, [r7, #16]
 8017c0e:	693b      	ldr	r3, [r7, #16]
 8017c10:	2b00      	cmp	r3, #0
 8017c12:	d1ed      	bne.n	8017bf0 <ip4_input+0xe8>
 8017c14:	e000      	b.n	8017c18 <ip4_input+0x110>
            break;
 8017c16:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8017c18:	4b4b      	ldr	r3, [pc, #300]	; (8017d48 <ip4_input+0x240>)
 8017c1a:	691b      	ldr	r3, [r3, #16]
 8017c1c:	6839      	ldr	r1, [r7, #0]
 8017c1e:	4618      	mov	r0, r3
 8017c20:	f000 f96e 	bl	8017f00 <ip4_addr_isbroadcast_u32>
 8017c24:	4603      	mov	r3, r0
 8017c26:	2b00      	cmp	r3, #0
 8017c28:	d105      	bne.n	8017c36 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8017c2a:	4b47      	ldr	r3, [pc, #284]	; (8017d48 <ip4_input+0x240>)
 8017c2c:	691b      	ldr	r3, [r3, #16]
 8017c2e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8017c32:	2be0      	cmp	r3, #224	; 0xe0
 8017c34:	d104      	bne.n	8017c40 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8017c36:	6878      	ldr	r0, [r7, #4]
 8017c38:	f7f8 f806 	bl	800fc48 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8017c3c:	2300      	movs	r3, #0
 8017c3e:	e07e      	b.n	8017d3e <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8017c40:	693b      	ldr	r3, [r7, #16]
 8017c42:	2b00      	cmp	r3, #0
 8017c44:	d104      	bne.n	8017c50 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8017c46:	6878      	ldr	r0, [r7, #4]
 8017c48:	f7f7 fffe 	bl	800fc48 <pbuf_free>
    return ERR_OK;
 8017c4c:	2300      	movs	r3, #0
 8017c4e:	e076      	b.n	8017d3e <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8017c50:	697b      	ldr	r3, [r7, #20]
 8017c52:	88db      	ldrh	r3, [r3, #6]
 8017c54:	b29b      	uxth	r3, r3
 8017c56:	461a      	mov	r2, r3
 8017c58:	f64f 733f 	movw	r3, #65343	; 0xff3f
 8017c5c:	4013      	ands	r3, r2
 8017c5e:	2b00      	cmp	r3, #0
 8017c60:	d00b      	beq.n	8017c7a <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8017c62:	6878      	ldr	r0, [r7, #4]
 8017c64:	f000 fc92 	bl	801858c <ip4_reass>
 8017c68:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8017c6a:	687b      	ldr	r3, [r7, #4]
 8017c6c:	2b00      	cmp	r3, #0
 8017c6e:	d101      	bne.n	8017c74 <ip4_input+0x16c>
      return ERR_OK;
 8017c70:	2300      	movs	r3, #0
 8017c72:	e064      	b.n	8017d3e <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8017c74:	687b      	ldr	r3, [r7, #4]
 8017c76:	685b      	ldr	r3, [r3, #4]
 8017c78:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8017c7a:	4a33      	ldr	r2, [pc, #204]	; (8017d48 <ip4_input+0x240>)
 8017c7c:	693b      	ldr	r3, [r7, #16]
 8017c7e:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8017c80:	4a31      	ldr	r2, [pc, #196]	; (8017d48 <ip4_input+0x240>)
 8017c82:	683b      	ldr	r3, [r7, #0]
 8017c84:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8017c86:	4a30      	ldr	r2, [pc, #192]	; (8017d48 <ip4_input+0x240>)
 8017c88:	697b      	ldr	r3, [r7, #20]
 8017c8a:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8017c8c:	697b      	ldr	r3, [r7, #20]
 8017c8e:	781b      	ldrb	r3, [r3, #0]
 8017c90:	f003 030f 	and.w	r3, r3, #15
 8017c94:	b2db      	uxtb	r3, r3
 8017c96:	009b      	lsls	r3, r3, #2
 8017c98:	b2db      	uxtb	r3, r3
 8017c9a:	b29a      	uxth	r2, r3
 8017c9c:	4b2a      	ldr	r3, [pc, #168]	; (8017d48 <ip4_input+0x240>)
 8017c9e:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8017ca0:	89fb      	ldrh	r3, [r7, #14]
 8017ca2:	4619      	mov	r1, r3
 8017ca4:	6878      	ldr	r0, [r7, #4]
 8017ca6:	f7f7 ff49 	bl	800fb3c <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8017caa:	697b      	ldr	r3, [r7, #20]
 8017cac:	7a5b      	ldrb	r3, [r3, #9]
 8017cae:	2b11      	cmp	r3, #17
 8017cb0:	d006      	beq.n	8017cc0 <ip4_input+0x1b8>
 8017cb2:	2b11      	cmp	r3, #17
 8017cb4:	dc13      	bgt.n	8017cde <ip4_input+0x1d6>
 8017cb6:	2b01      	cmp	r3, #1
 8017cb8:	d00c      	beq.n	8017cd4 <ip4_input+0x1cc>
 8017cba:	2b06      	cmp	r3, #6
 8017cbc:	d005      	beq.n	8017cca <ip4_input+0x1c2>
 8017cbe:	e00e      	b.n	8017cde <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8017cc0:	6839      	ldr	r1, [r7, #0]
 8017cc2:	6878      	ldr	r0, [r7, #4]
 8017cc4:	f7fe fc68 	bl	8016598 <udp_input>
        break;
 8017cc8:	e026      	b.n	8017d18 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 8017cca:	6839      	ldr	r1, [r7, #0]
 8017ccc:	6878      	ldr	r0, [r7, #4]
 8017cce:	f7fa f887 	bl	8011de0 <tcp_input>
        break;
 8017cd2:	e021      	b.n	8017d18 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8017cd4:	6839      	ldr	r1, [r7, #0]
 8017cd6:	6878      	ldr	r0, [r7, #4]
 8017cd8:	f7ff fcee 	bl	80176b8 <icmp_input>
        break;
 8017cdc:	e01c      	b.n	8017d18 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8017cde:	4b1a      	ldr	r3, [pc, #104]	; (8017d48 <ip4_input+0x240>)
 8017ce0:	695b      	ldr	r3, [r3, #20]
 8017ce2:	6939      	ldr	r1, [r7, #16]
 8017ce4:	4618      	mov	r0, r3
 8017ce6:	f000 f90b 	bl	8017f00 <ip4_addr_isbroadcast_u32>
 8017cea:	4603      	mov	r3, r0
 8017cec:	2b00      	cmp	r3, #0
 8017cee:	d10f      	bne.n	8017d10 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8017cf0:	4b15      	ldr	r3, [pc, #84]	; (8017d48 <ip4_input+0x240>)
 8017cf2:	695b      	ldr	r3, [r3, #20]
 8017cf4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8017cf8:	2be0      	cmp	r3, #224	; 0xe0
 8017cfa:	d009      	beq.n	8017d10 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8017cfc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8017d00:	4619      	mov	r1, r3
 8017d02:	6878      	ldr	r0, [r7, #4]
 8017d04:	f7f7 ff8d 	bl	800fc22 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8017d08:	2102      	movs	r1, #2
 8017d0a:	6878      	ldr	r0, [r7, #4]
 8017d0c:	f7ff fdd8 	bl	80178c0 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8017d10:	6878      	ldr	r0, [r7, #4]
 8017d12:	f7f7 ff99 	bl	800fc48 <pbuf_free>
        break;
 8017d16:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8017d18:	4b0b      	ldr	r3, [pc, #44]	; (8017d48 <ip4_input+0x240>)
 8017d1a:	2200      	movs	r2, #0
 8017d1c:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8017d1e:	4b0a      	ldr	r3, [pc, #40]	; (8017d48 <ip4_input+0x240>)
 8017d20:	2200      	movs	r2, #0
 8017d22:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8017d24:	4b08      	ldr	r3, [pc, #32]	; (8017d48 <ip4_input+0x240>)
 8017d26:	2200      	movs	r2, #0
 8017d28:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8017d2a:	4b07      	ldr	r3, [pc, #28]	; (8017d48 <ip4_input+0x240>)
 8017d2c:	2200      	movs	r2, #0
 8017d2e:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8017d30:	4b05      	ldr	r3, [pc, #20]	; (8017d48 <ip4_input+0x240>)
 8017d32:	2200      	movs	r2, #0
 8017d34:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8017d36:	4b04      	ldr	r3, [pc, #16]	; (8017d48 <ip4_input+0x240>)
 8017d38:	2200      	movs	r2, #0
 8017d3a:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8017d3c:	2300      	movs	r3, #0
}
 8017d3e:	4618      	mov	r0, r3
 8017d40:	3718      	adds	r7, #24
 8017d42:	46bd      	mov	sp, r7
 8017d44:	bd80      	pop	{r7, pc}
 8017d46:	bf00      	nop
 8017d48:	20007724 	.word	0x20007724
 8017d4c:	20018378 	.word	0x20018378

08017d50 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8017d50:	b580      	push	{r7, lr}
 8017d52:	b08a      	sub	sp, #40	; 0x28
 8017d54:	af04      	add	r7, sp, #16
 8017d56:	60f8      	str	r0, [r7, #12]
 8017d58:	60b9      	str	r1, [r7, #8]
 8017d5a:	607a      	str	r2, [r7, #4]
 8017d5c:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8017d5e:	68bb      	ldr	r3, [r7, #8]
 8017d60:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8017d62:	687b      	ldr	r3, [r7, #4]
 8017d64:	2b00      	cmp	r3, #0
 8017d66:	d009      	beq.n	8017d7c <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8017d68:	68bb      	ldr	r3, [r7, #8]
 8017d6a:	2b00      	cmp	r3, #0
 8017d6c:	d003      	beq.n	8017d76 <ip4_output_if+0x26>
 8017d6e:	68bb      	ldr	r3, [r7, #8]
 8017d70:	681b      	ldr	r3, [r3, #0]
 8017d72:	2b00      	cmp	r3, #0
 8017d74:	d102      	bne.n	8017d7c <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8017d76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017d78:	3304      	adds	r3, #4
 8017d7a:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8017d7c:	78fa      	ldrb	r2, [r7, #3]
 8017d7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017d80:	9302      	str	r3, [sp, #8]
 8017d82:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8017d86:	9301      	str	r3, [sp, #4]
 8017d88:	f897 3020 	ldrb.w	r3, [r7, #32]
 8017d8c:	9300      	str	r3, [sp, #0]
 8017d8e:	4613      	mov	r3, r2
 8017d90:	687a      	ldr	r2, [r7, #4]
 8017d92:	6979      	ldr	r1, [r7, #20]
 8017d94:	68f8      	ldr	r0, [r7, #12]
 8017d96:	f000 f805 	bl	8017da4 <ip4_output_if_src>
 8017d9a:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8017d9c:	4618      	mov	r0, r3
 8017d9e:	3718      	adds	r7, #24
 8017da0:	46bd      	mov	sp, r7
 8017da2:	bd80      	pop	{r7, pc}

08017da4 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8017da4:	b580      	push	{r7, lr}
 8017da6:	b088      	sub	sp, #32
 8017da8:	af00      	add	r7, sp, #0
 8017daa:	60f8      	str	r0, [r7, #12]
 8017dac:	60b9      	str	r1, [r7, #8]
 8017dae:	607a      	str	r2, [r7, #4]
 8017db0:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8017db2:	68fb      	ldr	r3, [r7, #12]
 8017db4:	7b9b      	ldrb	r3, [r3, #14]
 8017db6:	2b01      	cmp	r3, #1
 8017db8:	d006      	beq.n	8017dc8 <ip4_output_if_src+0x24>
 8017dba:	4b4b      	ldr	r3, [pc, #300]	; (8017ee8 <ip4_output_if_src+0x144>)
 8017dbc:	f44f 7255 	mov.w	r2, #852	; 0x354
 8017dc0:	494a      	ldr	r1, [pc, #296]	; (8017eec <ip4_output_if_src+0x148>)
 8017dc2:	484b      	ldr	r0, [pc, #300]	; (8017ef0 <ip4_output_if_src+0x14c>)
 8017dc4:	f002 f8a2 	bl	8019f0c <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8017dc8:	687b      	ldr	r3, [r7, #4]
 8017dca:	2b00      	cmp	r3, #0
 8017dcc:	d060      	beq.n	8017e90 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8017dce:	2314      	movs	r3, #20
 8017dd0:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8017dd2:	2114      	movs	r1, #20
 8017dd4:	68f8      	ldr	r0, [r7, #12]
 8017dd6:	f7f7 fea1 	bl	800fb1c <pbuf_add_header>
 8017dda:	4603      	mov	r3, r0
 8017ddc:	2b00      	cmp	r3, #0
 8017dde:	d002      	beq.n	8017de6 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8017de0:	f06f 0301 	mvn.w	r3, #1
 8017de4:	e07c      	b.n	8017ee0 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8017de6:	68fb      	ldr	r3, [r7, #12]
 8017de8:	685b      	ldr	r3, [r3, #4]
 8017dea:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8017dec:	68fb      	ldr	r3, [r7, #12]
 8017dee:	895b      	ldrh	r3, [r3, #10]
 8017df0:	2b13      	cmp	r3, #19
 8017df2:	d806      	bhi.n	8017e02 <ip4_output_if_src+0x5e>
 8017df4:	4b3c      	ldr	r3, [pc, #240]	; (8017ee8 <ip4_output_if_src+0x144>)
 8017df6:	f44f 7262 	mov.w	r2, #904	; 0x388
 8017dfa:	493e      	ldr	r1, [pc, #248]	; (8017ef4 <ip4_output_if_src+0x150>)
 8017dfc:	483c      	ldr	r0, [pc, #240]	; (8017ef0 <ip4_output_if_src+0x14c>)
 8017dfe:	f002 f885 	bl	8019f0c <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8017e02:	69fb      	ldr	r3, [r7, #28]
 8017e04:	78fa      	ldrb	r2, [r7, #3]
 8017e06:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8017e08:	69fb      	ldr	r3, [r7, #28]
 8017e0a:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8017e0e:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8017e10:	687b      	ldr	r3, [r7, #4]
 8017e12:	681a      	ldr	r2, [r3, #0]
 8017e14:	69fb      	ldr	r3, [r7, #28]
 8017e16:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8017e18:	8b7b      	ldrh	r3, [r7, #26]
 8017e1a:	089b      	lsrs	r3, r3, #2
 8017e1c:	b29b      	uxth	r3, r3
 8017e1e:	b2db      	uxtb	r3, r3
 8017e20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017e24:	b2da      	uxtb	r2, r3
 8017e26:	69fb      	ldr	r3, [r7, #28]
 8017e28:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8017e2a:	69fb      	ldr	r3, [r7, #28]
 8017e2c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8017e30:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8017e32:	68fb      	ldr	r3, [r7, #12]
 8017e34:	891b      	ldrh	r3, [r3, #8]
 8017e36:	4618      	mov	r0, r3
 8017e38:	f7f6 fc43 	bl	800e6c2 <lwip_htons>
 8017e3c:	4603      	mov	r3, r0
 8017e3e:	461a      	mov	r2, r3
 8017e40:	69fb      	ldr	r3, [r7, #28]
 8017e42:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8017e44:	69fb      	ldr	r3, [r7, #28]
 8017e46:	2200      	movs	r2, #0
 8017e48:	719a      	strb	r2, [r3, #6]
 8017e4a:	2200      	movs	r2, #0
 8017e4c:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8017e4e:	4b2a      	ldr	r3, [pc, #168]	; (8017ef8 <ip4_output_if_src+0x154>)
 8017e50:	881b      	ldrh	r3, [r3, #0]
 8017e52:	4618      	mov	r0, r3
 8017e54:	f7f6 fc35 	bl	800e6c2 <lwip_htons>
 8017e58:	4603      	mov	r3, r0
 8017e5a:	461a      	mov	r2, r3
 8017e5c:	69fb      	ldr	r3, [r7, #28]
 8017e5e:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8017e60:	4b25      	ldr	r3, [pc, #148]	; (8017ef8 <ip4_output_if_src+0x154>)
 8017e62:	881b      	ldrh	r3, [r3, #0]
 8017e64:	3301      	adds	r3, #1
 8017e66:	b29a      	uxth	r2, r3
 8017e68:	4b23      	ldr	r3, [pc, #140]	; (8017ef8 <ip4_output_if_src+0x154>)
 8017e6a:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8017e6c:	68bb      	ldr	r3, [r7, #8]
 8017e6e:	2b00      	cmp	r3, #0
 8017e70:	d104      	bne.n	8017e7c <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8017e72:	4b22      	ldr	r3, [pc, #136]	; (8017efc <ip4_output_if_src+0x158>)
 8017e74:	681a      	ldr	r2, [r3, #0]
 8017e76:	69fb      	ldr	r3, [r7, #28]
 8017e78:	60da      	str	r2, [r3, #12]
 8017e7a:	e003      	b.n	8017e84 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8017e7c:	68bb      	ldr	r3, [r7, #8]
 8017e7e:	681a      	ldr	r2, [r3, #0]
 8017e80:	69fb      	ldr	r3, [r7, #28]
 8017e82:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8017e84:	69fb      	ldr	r3, [r7, #28]
 8017e86:	2200      	movs	r2, #0
 8017e88:	729a      	strb	r2, [r3, #10]
 8017e8a:	2200      	movs	r2, #0
 8017e8c:	72da      	strb	r2, [r3, #11]
 8017e8e:	e00f      	b.n	8017eb0 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8017e90:	68fb      	ldr	r3, [r7, #12]
 8017e92:	895b      	ldrh	r3, [r3, #10]
 8017e94:	2b13      	cmp	r3, #19
 8017e96:	d802      	bhi.n	8017e9e <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8017e98:	f06f 0301 	mvn.w	r3, #1
 8017e9c:	e020      	b.n	8017ee0 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8017e9e:	68fb      	ldr	r3, [r7, #12]
 8017ea0:	685b      	ldr	r3, [r3, #4]
 8017ea2:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8017ea4:	69fb      	ldr	r3, [r7, #28]
 8017ea6:	691b      	ldr	r3, [r3, #16]
 8017ea8:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8017eaa:	f107 0314 	add.w	r3, r7, #20
 8017eae:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8017eb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017eb2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8017eb4:	2b00      	cmp	r3, #0
 8017eb6:	d00c      	beq.n	8017ed2 <ip4_output_if_src+0x12e>
 8017eb8:	68fb      	ldr	r3, [r7, #12]
 8017eba:	891a      	ldrh	r2, [r3, #8]
 8017ebc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017ebe:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8017ec0:	429a      	cmp	r2, r3
 8017ec2:	d906      	bls.n	8017ed2 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8017ec4:	687a      	ldr	r2, [r7, #4]
 8017ec6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8017ec8:	68f8      	ldr	r0, [r7, #12]
 8017eca:	f000 fd4d 	bl	8018968 <ip4_frag>
 8017ece:	4603      	mov	r3, r0
 8017ed0:	e006      	b.n	8017ee0 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8017ed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017ed4:	695b      	ldr	r3, [r3, #20]
 8017ed6:	687a      	ldr	r2, [r7, #4]
 8017ed8:	68f9      	ldr	r1, [r7, #12]
 8017eda:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017edc:	4798      	blx	r3
 8017ede:	4603      	mov	r3, r0
}
 8017ee0:	4618      	mov	r0, r3
 8017ee2:	3720      	adds	r7, #32
 8017ee4:	46bd      	mov	sp, r7
 8017ee6:	bd80      	pop	{r7, pc}
 8017ee8:	0801ed44 	.word	0x0801ed44
 8017eec:	0801ed78 	.word	0x0801ed78
 8017ef0:	0801ed84 	.word	0x0801ed84
 8017ef4:	0801edac 	.word	0x0801edac
 8017ef8:	200003c6 	.word	0x200003c6
 8017efc:	0801f310 	.word	0x0801f310

08017f00 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8017f00:	b480      	push	{r7}
 8017f02:	b085      	sub	sp, #20
 8017f04:	af00      	add	r7, sp, #0
 8017f06:	6078      	str	r0, [r7, #4]
 8017f08:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8017f0a:	687b      	ldr	r3, [r7, #4]
 8017f0c:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8017f0e:	687b      	ldr	r3, [r7, #4]
 8017f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017f14:	d002      	beq.n	8017f1c <ip4_addr_isbroadcast_u32+0x1c>
 8017f16:	687b      	ldr	r3, [r7, #4]
 8017f18:	2b00      	cmp	r3, #0
 8017f1a:	d101      	bne.n	8017f20 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8017f1c:	2301      	movs	r3, #1
 8017f1e:	e02a      	b.n	8017f76 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8017f20:	683b      	ldr	r3, [r7, #0]
 8017f22:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8017f26:	f003 0302 	and.w	r3, r3, #2
 8017f2a:	2b00      	cmp	r3, #0
 8017f2c:	d101      	bne.n	8017f32 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8017f2e:	2300      	movs	r3, #0
 8017f30:	e021      	b.n	8017f76 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8017f32:	683b      	ldr	r3, [r7, #0]
 8017f34:	3304      	adds	r3, #4
 8017f36:	681b      	ldr	r3, [r3, #0]
 8017f38:	687a      	ldr	r2, [r7, #4]
 8017f3a:	429a      	cmp	r2, r3
 8017f3c:	d101      	bne.n	8017f42 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8017f3e:	2300      	movs	r3, #0
 8017f40:	e019      	b.n	8017f76 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8017f42:	68fa      	ldr	r2, [r7, #12]
 8017f44:	683b      	ldr	r3, [r7, #0]
 8017f46:	3304      	adds	r3, #4
 8017f48:	681b      	ldr	r3, [r3, #0]
 8017f4a:	405a      	eors	r2, r3
 8017f4c:	683b      	ldr	r3, [r7, #0]
 8017f4e:	3308      	adds	r3, #8
 8017f50:	681b      	ldr	r3, [r3, #0]
 8017f52:	4013      	ands	r3, r2
 8017f54:	2b00      	cmp	r3, #0
 8017f56:	d10d      	bne.n	8017f74 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8017f58:	683b      	ldr	r3, [r7, #0]
 8017f5a:	3308      	adds	r3, #8
 8017f5c:	681b      	ldr	r3, [r3, #0]
 8017f5e:	43da      	mvns	r2, r3
 8017f60:	687b      	ldr	r3, [r7, #4]
 8017f62:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8017f64:	683b      	ldr	r3, [r7, #0]
 8017f66:	3308      	adds	r3, #8
 8017f68:	681b      	ldr	r3, [r3, #0]
 8017f6a:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8017f6c:	429a      	cmp	r2, r3
 8017f6e:	d101      	bne.n	8017f74 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8017f70:	2301      	movs	r3, #1
 8017f72:	e000      	b.n	8017f76 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8017f74:	2300      	movs	r3, #0
  }
}
 8017f76:	4618      	mov	r0, r3
 8017f78:	3714      	adds	r7, #20
 8017f7a:	46bd      	mov	sp, r7
 8017f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f80:	4770      	bx	lr
	...

08017f84 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8017f84:	b580      	push	{r7, lr}
 8017f86:	b084      	sub	sp, #16
 8017f88:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8017f8a:	2300      	movs	r3, #0
 8017f8c:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8017f8e:	4b12      	ldr	r3, [pc, #72]	; (8017fd8 <ip_reass_tmr+0x54>)
 8017f90:	681b      	ldr	r3, [r3, #0]
 8017f92:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8017f94:	e018      	b.n	8017fc8 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8017f96:	68fb      	ldr	r3, [r7, #12]
 8017f98:	7fdb      	ldrb	r3, [r3, #31]
 8017f9a:	2b00      	cmp	r3, #0
 8017f9c:	d00b      	beq.n	8017fb6 <ip_reass_tmr+0x32>
      r->timer--;
 8017f9e:	68fb      	ldr	r3, [r7, #12]
 8017fa0:	7fdb      	ldrb	r3, [r3, #31]
 8017fa2:	3b01      	subs	r3, #1
 8017fa4:	b2da      	uxtb	r2, r3
 8017fa6:	68fb      	ldr	r3, [r7, #12]
 8017fa8:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8017faa:	68fb      	ldr	r3, [r7, #12]
 8017fac:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8017fae:	68fb      	ldr	r3, [r7, #12]
 8017fb0:	681b      	ldr	r3, [r3, #0]
 8017fb2:	60fb      	str	r3, [r7, #12]
 8017fb4:	e008      	b.n	8017fc8 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8017fb6:	68fb      	ldr	r3, [r7, #12]
 8017fb8:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8017fba:	68fb      	ldr	r3, [r7, #12]
 8017fbc:	681b      	ldr	r3, [r3, #0]
 8017fbe:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8017fc0:	68b9      	ldr	r1, [r7, #8]
 8017fc2:	6878      	ldr	r0, [r7, #4]
 8017fc4:	f000 f80a 	bl	8017fdc <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8017fc8:	68fb      	ldr	r3, [r7, #12]
 8017fca:	2b00      	cmp	r3, #0
 8017fcc:	d1e3      	bne.n	8017f96 <ip_reass_tmr+0x12>
    }
  }
}
 8017fce:	bf00      	nop
 8017fd0:	bf00      	nop
 8017fd2:	3710      	adds	r7, #16
 8017fd4:	46bd      	mov	sp, r7
 8017fd6:	bd80      	pop	{r7, pc}
 8017fd8:	200003c8 	.word	0x200003c8

08017fdc <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8017fdc:	b580      	push	{r7, lr}
 8017fde:	b088      	sub	sp, #32
 8017fe0:	af00      	add	r7, sp, #0
 8017fe2:	6078      	str	r0, [r7, #4]
 8017fe4:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8017fe6:	2300      	movs	r3, #0
 8017fe8:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8017fea:	683a      	ldr	r2, [r7, #0]
 8017fec:	687b      	ldr	r3, [r7, #4]
 8017fee:	429a      	cmp	r2, r3
 8017ff0:	d105      	bne.n	8017ffe <ip_reass_free_complete_datagram+0x22>
 8017ff2:	4b45      	ldr	r3, [pc, #276]	; (8018108 <ip_reass_free_complete_datagram+0x12c>)
 8017ff4:	22ab      	movs	r2, #171	; 0xab
 8017ff6:	4945      	ldr	r1, [pc, #276]	; (801810c <ip_reass_free_complete_datagram+0x130>)
 8017ff8:	4845      	ldr	r0, [pc, #276]	; (8018110 <ip_reass_free_complete_datagram+0x134>)
 8017ffa:	f001 ff87 	bl	8019f0c <iprintf>
  if (prev != NULL) {
 8017ffe:	683b      	ldr	r3, [r7, #0]
 8018000:	2b00      	cmp	r3, #0
 8018002:	d00a      	beq.n	801801a <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8018004:	683b      	ldr	r3, [r7, #0]
 8018006:	681b      	ldr	r3, [r3, #0]
 8018008:	687a      	ldr	r2, [r7, #4]
 801800a:	429a      	cmp	r2, r3
 801800c:	d005      	beq.n	801801a <ip_reass_free_complete_datagram+0x3e>
 801800e:	4b3e      	ldr	r3, [pc, #248]	; (8018108 <ip_reass_free_complete_datagram+0x12c>)
 8018010:	22ad      	movs	r2, #173	; 0xad
 8018012:	4940      	ldr	r1, [pc, #256]	; (8018114 <ip_reass_free_complete_datagram+0x138>)
 8018014:	483e      	ldr	r0, [pc, #248]	; (8018110 <ip_reass_free_complete_datagram+0x134>)
 8018016:	f001 ff79 	bl	8019f0c <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801801a:	687b      	ldr	r3, [r7, #4]
 801801c:	685b      	ldr	r3, [r3, #4]
 801801e:	685b      	ldr	r3, [r3, #4]
 8018020:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8018022:	697b      	ldr	r3, [r7, #20]
 8018024:	889b      	ldrh	r3, [r3, #4]
 8018026:	b29b      	uxth	r3, r3
 8018028:	2b00      	cmp	r3, #0
 801802a:	d12a      	bne.n	8018082 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801802c:	687b      	ldr	r3, [r7, #4]
 801802e:	685b      	ldr	r3, [r3, #4]
 8018030:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8018032:	697b      	ldr	r3, [r7, #20]
 8018034:	681a      	ldr	r2, [r3, #0]
 8018036:	687b      	ldr	r3, [r7, #4]
 8018038:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801803a:	69bb      	ldr	r3, [r7, #24]
 801803c:	6858      	ldr	r0, [r3, #4]
 801803e:	687b      	ldr	r3, [r7, #4]
 8018040:	3308      	adds	r3, #8
 8018042:	2214      	movs	r2, #20
 8018044:	4619      	mov	r1, r3
 8018046:	f001 fa37 	bl	80194b8 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801804a:	2101      	movs	r1, #1
 801804c:	69b8      	ldr	r0, [r7, #24]
 801804e:	f7ff fc47 	bl	80178e0 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8018052:	69b8      	ldr	r0, [r7, #24]
 8018054:	f7f7 fe80 	bl	800fd58 <pbuf_clen>
 8018058:	4603      	mov	r3, r0
 801805a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801805c:	8bfa      	ldrh	r2, [r7, #30]
 801805e:	8a7b      	ldrh	r3, [r7, #18]
 8018060:	4413      	add	r3, r2
 8018062:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8018066:	db05      	blt.n	8018074 <ip_reass_free_complete_datagram+0x98>
 8018068:	4b27      	ldr	r3, [pc, #156]	; (8018108 <ip_reass_free_complete_datagram+0x12c>)
 801806a:	22bc      	movs	r2, #188	; 0xbc
 801806c:	492a      	ldr	r1, [pc, #168]	; (8018118 <ip_reass_free_complete_datagram+0x13c>)
 801806e:	4828      	ldr	r0, [pc, #160]	; (8018110 <ip_reass_free_complete_datagram+0x134>)
 8018070:	f001 ff4c 	bl	8019f0c <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8018074:	8bfa      	ldrh	r2, [r7, #30]
 8018076:	8a7b      	ldrh	r3, [r7, #18]
 8018078:	4413      	add	r3, r2
 801807a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801807c:	69b8      	ldr	r0, [r7, #24]
 801807e:	f7f7 fde3 	bl	800fc48 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8018082:	687b      	ldr	r3, [r7, #4]
 8018084:	685b      	ldr	r3, [r3, #4]
 8018086:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8018088:	e01f      	b.n	80180ca <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801808a:	69bb      	ldr	r3, [r7, #24]
 801808c:	685b      	ldr	r3, [r3, #4]
 801808e:	617b      	str	r3, [r7, #20]
    pcur = p;
 8018090:	69bb      	ldr	r3, [r7, #24]
 8018092:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8018094:	697b      	ldr	r3, [r7, #20]
 8018096:	681b      	ldr	r3, [r3, #0]
 8018098:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801809a:	68f8      	ldr	r0, [r7, #12]
 801809c:	f7f7 fe5c 	bl	800fd58 <pbuf_clen>
 80180a0:	4603      	mov	r3, r0
 80180a2:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80180a4:	8bfa      	ldrh	r2, [r7, #30]
 80180a6:	8a7b      	ldrh	r3, [r7, #18]
 80180a8:	4413      	add	r3, r2
 80180aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80180ae:	db05      	blt.n	80180bc <ip_reass_free_complete_datagram+0xe0>
 80180b0:	4b15      	ldr	r3, [pc, #84]	; (8018108 <ip_reass_free_complete_datagram+0x12c>)
 80180b2:	22cc      	movs	r2, #204	; 0xcc
 80180b4:	4918      	ldr	r1, [pc, #96]	; (8018118 <ip_reass_free_complete_datagram+0x13c>)
 80180b6:	4816      	ldr	r0, [pc, #88]	; (8018110 <ip_reass_free_complete_datagram+0x134>)
 80180b8:	f001 ff28 	bl	8019f0c <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 80180bc:	8bfa      	ldrh	r2, [r7, #30]
 80180be:	8a7b      	ldrh	r3, [r7, #18]
 80180c0:	4413      	add	r3, r2
 80180c2:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 80180c4:	68f8      	ldr	r0, [r7, #12]
 80180c6:	f7f7 fdbf 	bl	800fc48 <pbuf_free>
  while (p != NULL) {
 80180ca:	69bb      	ldr	r3, [r7, #24]
 80180cc:	2b00      	cmp	r3, #0
 80180ce:	d1dc      	bne.n	801808a <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 80180d0:	6839      	ldr	r1, [r7, #0]
 80180d2:	6878      	ldr	r0, [r7, #4]
 80180d4:	f000 f8c2 	bl	801825c <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 80180d8:	4b10      	ldr	r3, [pc, #64]	; (801811c <ip_reass_free_complete_datagram+0x140>)
 80180da:	881b      	ldrh	r3, [r3, #0]
 80180dc:	8bfa      	ldrh	r2, [r7, #30]
 80180de:	429a      	cmp	r2, r3
 80180e0:	d905      	bls.n	80180ee <ip_reass_free_complete_datagram+0x112>
 80180e2:	4b09      	ldr	r3, [pc, #36]	; (8018108 <ip_reass_free_complete_datagram+0x12c>)
 80180e4:	22d2      	movs	r2, #210	; 0xd2
 80180e6:	490e      	ldr	r1, [pc, #56]	; (8018120 <ip_reass_free_complete_datagram+0x144>)
 80180e8:	4809      	ldr	r0, [pc, #36]	; (8018110 <ip_reass_free_complete_datagram+0x134>)
 80180ea:	f001 ff0f 	bl	8019f0c <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 80180ee:	4b0b      	ldr	r3, [pc, #44]	; (801811c <ip_reass_free_complete_datagram+0x140>)
 80180f0:	881a      	ldrh	r2, [r3, #0]
 80180f2:	8bfb      	ldrh	r3, [r7, #30]
 80180f4:	1ad3      	subs	r3, r2, r3
 80180f6:	b29a      	uxth	r2, r3
 80180f8:	4b08      	ldr	r3, [pc, #32]	; (801811c <ip_reass_free_complete_datagram+0x140>)
 80180fa:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 80180fc:	8bfb      	ldrh	r3, [r7, #30]
}
 80180fe:	4618      	mov	r0, r3
 8018100:	3720      	adds	r7, #32
 8018102:	46bd      	mov	sp, r7
 8018104:	bd80      	pop	{r7, pc}
 8018106:	bf00      	nop
 8018108:	0801eddc 	.word	0x0801eddc
 801810c:	0801ee18 	.word	0x0801ee18
 8018110:	0801ee24 	.word	0x0801ee24
 8018114:	0801ee4c 	.word	0x0801ee4c
 8018118:	0801ee60 	.word	0x0801ee60
 801811c:	200003cc 	.word	0x200003cc
 8018120:	0801ee80 	.word	0x0801ee80

08018124 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8018124:	b580      	push	{r7, lr}
 8018126:	b08a      	sub	sp, #40	; 0x28
 8018128:	af00      	add	r7, sp, #0
 801812a:	6078      	str	r0, [r7, #4]
 801812c:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801812e:	2300      	movs	r3, #0
 8018130:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8018132:	2300      	movs	r3, #0
 8018134:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8018136:	2300      	movs	r3, #0
 8018138:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801813a:	2300      	movs	r3, #0
 801813c:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801813e:	2300      	movs	r3, #0
 8018140:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8018142:	4b28      	ldr	r3, [pc, #160]	; (80181e4 <ip_reass_remove_oldest_datagram+0xc0>)
 8018144:	681b      	ldr	r3, [r3, #0]
 8018146:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8018148:	e030      	b.n	80181ac <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801814a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801814c:	695a      	ldr	r2, [r3, #20]
 801814e:	687b      	ldr	r3, [r7, #4]
 8018150:	68db      	ldr	r3, [r3, #12]
 8018152:	429a      	cmp	r2, r3
 8018154:	d10c      	bne.n	8018170 <ip_reass_remove_oldest_datagram+0x4c>
 8018156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018158:	699a      	ldr	r2, [r3, #24]
 801815a:	687b      	ldr	r3, [r7, #4]
 801815c:	691b      	ldr	r3, [r3, #16]
 801815e:	429a      	cmp	r2, r3
 8018160:	d106      	bne.n	8018170 <ip_reass_remove_oldest_datagram+0x4c>
 8018162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018164:	899a      	ldrh	r2, [r3, #12]
 8018166:	687b      	ldr	r3, [r7, #4]
 8018168:	889b      	ldrh	r3, [r3, #4]
 801816a:	b29b      	uxth	r3, r3
 801816c:	429a      	cmp	r2, r3
 801816e:	d014      	beq.n	801819a <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8018170:	693b      	ldr	r3, [r7, #16]
 8018172:	3301      	adds	r3, #1
 8018174:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 8018176:	6a3b      	ldr	r3, [r7, #32]
 8018178:	2b00      	cmp	r3, #0
 801817a:	d104      	bne.n	8018186 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801817c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801817e:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8018180:	69fb      	ldr	r3, [r7, #28]
 8018182:	61bb      	str	r3, [r7, #24]
 8018184:	e009      	b.n	801819a <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 8018186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018188:	7fda      	ldrb	r2, [r3, #31]
 801818a:	6a3b      	ldr	r3, [r7, #32]
 801818c:	7fdb      	ldrb	r3, [r3, #31]
 801818e:	429a      	cmp	r2, r3
 8018190:	d803      	bhi.n	801819a <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8018192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018194:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8018196:	69fb      	ldr	r3, [r7, #28]
 8018198:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801819a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801819c:	681b      	ldr	r3, [r3, #0]
 801819e:	2b00      	cmp	r3, #0
 80181a0:	d001      	beq.n	80181a6 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 80181a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80181a4:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 80181a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80181a8:	681b      	ldr	r3, [r3, #0]
 80181aa:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 80181ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80181ae:	2b00      	cmp	r3, #0
 80181b0:	d1cb      	bne.n	801814a <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 80181b2:	6a3b      	ldr	r3, [r7, #32]
 80181b4:	2b00      	cmp	r3, #0
 80181b6:	d008      	beq.n	80181ca <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 80181b8:	69b9      	ldr	r1, [r7, #24]
 80181ba:	6a38      	ldr	r0, [r7, #32]
 80181bc:	f7ff ff0e 	bl	8017fdc <ip_reass_free_complete_datagram>
 80181c0:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 80181c2:	697a      	ldr	r2, [r7, #20]
 80181c4:	68fb      	ldr	r3, [r7, #12]
 80181c6:	4413      	add	r3, r2
 80181c8:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 80181ca:	697a      	ldr	r2, [r7, #20]
 80181cc:	683b      	ldr	r3, [r7, #0]
 80181ce:	429a      	cmp	r2, r3
 80181d0:	da02      	bge.n	80181d8 <ip_reass_remove_oldest_datagram+0xb4>
 80181d2:	693b      	ldr	r3, [r7, #16]
 80181d4:	2b01      	cmp	r3, #1
 80181d6:	dcac      	bgt.n	8018132 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 80181d8:	697b      	ldr	r3, [r7, #20]
}
 80181da:	4618      	mov	r0, r3
 80181dc:	3728      	adds	r7, #40	; 0x28
 80181de:	46bd      	mov	sp, r7
 80181e0:	bd80      	pop	{r7, pc}
 80181e2:	bf00      	nop
 80181e4:	200003c8 	.word	0x200003c8

080181e8 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 80181e8:	b580      	push	{r7, lr}
 80181ea:	b084      	sub	sp, #16
 80181ec:	af00      	add	r7, sp, #0
 80181ee:	6078      	str	r0, [r7, #4]
 80181f0:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80181f2:	2004      	movs	r0, #4
 80181f4:	f7f6 feca 	bl	800ef8c <memp_malloc>
 80181f8:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 80181fa:	68fb      	ldr	r3, [r7, #12]
 80181fc:	2b00      	cmp	r3, #0
 80181fe:	d110      	bne.n	8018222 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8018200:	6839      	ldr	r1, [r7, #0]
 8018202:	6878      	ldr	r0, [r7, #4]
 8018204:	f7ff ff8e 	bl	8018124 <ip_reass_remove_oldest_datagram>
 8018208:	4602      	mov	r2, r0
 801820a:	683b      	ldr	r3, [r7, #0]
 801820c:	4293      	cmp	r3, r2
 801820e:	dc03      	bgt.n	8018218 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8018210:	2004      	movs	r0, #4
 8018212:	f7f6 febb 	bl	800ef8c <memp_malloc>
 8018216:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8018218:	68fb      	ldr	r3, [r7, #12]
 801821a:	2b00      	cmp	r3, #0
 801821c:	d101      	bne.n	8018222 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801821e:	2300      	movs	r3, #0
 8018220:	e016      	b.n	8018250 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8018222:	2220      	movs	r2, #32
 8018224:	2100      	movs	r1, #0
 8018226:	68f8      	ldr	r0, [r7, #12]
 8018228:	f001 f954 	bl	80194d4 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801822c:	68fb      	ldr	r3, [r7, #12]
 801822e:	220f      	movs	r2, #15
 8018230:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8018232:	4b09      	ldr	r3, [pc, #36]	; (8018258 <ip_reass_enqueue_new_datagram+0x70>)
 8018234:	681a      	ldr	r2, [r3, #0]
 8018236:	68fb      	ldr	r3, [r7, #12]
 8018238:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801823a:	4a07      	ldr	r2, [pc, #28]	; (8018258 <ip_reass_enqueue_new_datagram+0x70>)
 801823c:	68fb      	ldr	r3, [r7, #12]
 801823e:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8018240:	68fb      	ldr	r3, [r7, #12]
 8018242:	3308      	adds	r3, #8
 8018244:	2214      	movs	r2, #20
 8018246:	6879      	ldr	r1, [r7, #4]
 8018248:	4618      	mov	r0, r3
 801824a:	f001 f935 	bl	80194b8 <memcpy>
  return ipr;
 801824e:	68fb      	ldr	r3, [r7, #12]
}
 8018250:	4618      	mov	r0, r3
 8018252:	3710      	adds	r7, #16
 8018254:	46bd      	mov	sp, r7
 8018256:	bd80      	pop	{r7, pc}
 8018258:	200003c8 	.word	0x200003c8

0801825c <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801825c:	b580      	push	{r7, lr}
 801825e:	b082      	sub	sp, #8
 8018260:	af00      	add	r7, sp, #0
 8018262:	6078      	str	r0, [r7, #4]
 8018264:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8018266:	4b10      	ldr	r3, [pc, #64]	; (80182a8 <ip_reass_dequeue_datagram+0x4c>)
 8018268:	681b      	ldr	r3, [r3, #0]
 801826a:	687a      	ldr	r2, [r7, #4]
 801826c:	429a      	cmp	r2, r3
 801826e:	d104      	bne.n	801827a <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8018270:	687b      	ldr	r3, [r7, #4]
 8018272:	681b      	ldr	r3, [r3, #0]
 8018274:	4a0c      	ldr	r2, [pc, #48]	; (80182a8 <ip_reass_dequeue_datagram+0x4c>)
 8018276:	6013      	str	r3, [r2, #0]
 8018278:	e00d      	b.n	8018296 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801827a:	683b      	ldr	r3, [r7, #0]
 801827c:	2b00      	cmp	r3, #0
 801827e:	d106      	bne.n	801828e <ip_reass_dequeue_datagram+0x32>
 8018280:	4b0a      	ldr	r3, [pc, #40]	; (80182ac <ip_reass_dequeue_datagram+0x50>)
 8018282:	f240 1245 	movw	r2, #325	; 0x145
 8018286:	490a      	ldr	r1, [pc, #40]	; (80182b0 <ip_reass_dequeue_datagram+0x54>)
 8018288:	480a      	ldr	r0, [pc, #40]	; (80182b4 <ip_reass_dequeue_datagram+0x58>)
 801828a:	f001 fe3f 	bl	8019f0c <iprintf>
    prev->next = ipr->next;
 801828e:	687b      	ldr	r3, [r7, #4]
 8018290:	681a      	ldr	r2, [r3, #0]
 8018292:	683b      	ldr	r3, [r7, #0]
 8018294:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8018296:	6879      	ldr	r1, [r7, #4]
 8018298:	2004      	movs	r0, #4
 801829a:	f7f6 fec3 	bl	800f024 <memp_free>
}
 801829e:	bf00      	nop
 80182a0:	3708      	adds	r7, #8
 80182a2:	46bd      	mov	sp, r7
 80182a4:	bd80      	pop	{r7, pc}
 80182a6:	bf00      	nop
 80182a8:	200003c8 	.word	0x200003c8
 80182ac:	0801eddc 	.word	0x0801eddc
 80182b0:	0801eea4 	.word	0x0801eea4
 80182b4:	0801ee24 	.word	0x0801ee24

080182b8 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 80182b8:	b580      	push	{r7, lr}
 80182ba:	b08c      	sub	sp, #48	; 0x30
 80182bc:	af00      	add	r7, sp, #0
 80182be:	60f8      	str	r0, [r7, #12]
 80182c0:	60b9      	str	r1, [r7, #8]
 80182c2:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 80182c4:	2300      	movs	r3, #0
 80182c6:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 80182c8:	2301      	movs	r3, #1
 80182ca:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 80182cc:	68bb      	ldr	r3, [r7, #8]
 80182ce:	685b      	ldr	r3, [r3, #4]
 80182d0:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 80182d2:	69fb      	ldr	r3, [r7, #28]
 80182d4:	885b      	ldrh	r3, [r3, #2]
 80182d6:	b29b      	uxth	r3, r3
 80182d8:	4618      	mov	r0, r3
 80182da:	f7f6 f9f2 	bl	800e6c2 <lwip_htons>
 80182de:	4603      	mov	r3, r0
 80182e0:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 80182e2:	69fb      	ldr	r3, [r7, #28]
 80182e4:	781b      	ldrb	r3, [r3, #0]
 80182e6:	f003 030f 	and.w	r3, r3, #15
 80182ea:	b2db      	uxtb	r3, r3
 80182ec:	009b      	lsls	r3, r3, #2
 80182ee:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 80182f0:	7e7b      	ldrb	r3, [r7, #25]
 80182f2:	b29b      	uxth	r3, r3
 80182f4:	8b7a      	ldrh	r2, [r7, #26]
 80182f6:	429a      	cmp	r2, r3
 80182f8:	d202      	bcs.n	8018300 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 80182fa:	f04f 33ff 	mov.w	r3, #4294967295
 80182fe:	e135      	b.n	801856c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 8018300:	7e7b      	ldrb	r3, [r7, #25]
 8018302:	b29b      	uxth	r3, r3
 8018304:	8b7a      	ldrh	r2, [r7, #26]
 8018306:	1ad3      	subs	r3, r2, r3
 8018308:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801830a:	69fb      	ldr	r3, [r7, #28]
 801830c:	88db      	ldrh	r3, [r3, #6]
 801830e:	b29b      	uxth	r3, r3
 8018310:	4618      	mov	r0, r3
 8018312:	f7f6 f9d6 	bl	800e6c2 <lwip_htons>
 8018316:	4603      	mov	r3, r0
 8018318:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801831c:	b29b      	uxth	r3, r3
 801831e:	00db      	lsls	r3, r3, #3
 8018320:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 8018322:	68bb      	ldr	r3, [r7, #8]
 8018324:	685b      	ldr	r3, [r3, #4]
 8018326:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 8018328:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801832a:	2200      	movs	r2, #0
 801832c:	701a      	strb	r2, [r3, #0]
 801832e:	2200      	movs	r2, #0
 8018330:	705a      	strb	r2, [r3, #1]
 8018332:	2200      	movs	r2, #0
 8018334:	709a      	strb	r2, [r3, #2]
 8018336:	2200      	movs	r2, #0
 8018338:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801833a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801833c:	8afa      	ldrh	r2, [r7, #22]
 801833e:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 8018340:	8afa      	ldrh	r2, [r7, #22]
 8018342:	8b7b      	ldrh	r3, [r7, #26]
 8018344:	4413      	add	r3, r2
 8018346:	b29a      	uxth	r2, r3
 8018348:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801834a:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801834c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801834e:	88db      	ldrh	r3, [r3, #6]
 8018350:	b29b      	uxth	r3, r3
 8018352:	8afa      	ldrh	r2, [r7, #22]
 8018354:	429a      	cmp	r2, r3
 8018356:	d902      	bls.n	801835e <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018358:	f04f 33ff 	mov.w	r3, #4294967295
 801835c:	e106      	b.n	801856c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801835e:	68fb      	ldr	r3, [r7, #12]
 8018360:	685b      	ldr	r3, [r3, #4]
 8018362:	627b      	str	r3, [r7, #36]	; 0x24
 8018364:	e068      	b.n	8018438 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 8018366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018368:	685b      	ldr	r3, [r3, #4]
 801836a:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801836c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801836e:	889b      	ldrh	r3, [r3, #4]
 8018370:	b29a      	uxth	r2, r3
 8018372:	693b      	ldr	r3, [r7, #16]
 8018374:	889b      	ldrh	r3, [r3, #4]
 8018376:	b29b      	uxth	r3, r3
 8018378:	429a      	cmp	r2, r3
 801837a:	d235      	bcs.n	80183e8 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801837c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801837e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018380:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8018382:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018384:	2b00      	cmp	r3, #0
 8018386:	d020      	beq.n	80183ca <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8018388:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801838a:	889b      	ldrh	r3, [r3, #4]
 801838c:	b29a      	uxth	r2, r3
 801838e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018390:	88db      	ldrh	r3, [r3, #6]
 8018392:	b29b      	uxth	r3, r3
 8018394:	429a      	cmp	r2, r3
 8018396:	d307      	bcc.n	80183a8 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8018398:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801839a:	88db      	ldrh	r3, [r3, #6]
 801839c:	b29a      	uxth	r2, r3
 801839e:	693b      	ldr	r3, [r7, #16]
 80183a0:	889b      	ldrh	r3, [r3, #4]
 80183a2:	b29b      	uxth	r3, r3
 80183a4:	429a      	cmp	r2, r3
 80183a6:	d902      	bls.n	80183ae <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 80183a8:	f04f 33ff 	mov.w	r3, #4294967295
 80183ac:	e0de      	b.n	801856c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 80183ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80183b0:	68ba      	ldr	r2, [r7, #8]
 80183b2:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 80183b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80183b6:	88db      	ldrh	r3, [r3, #6]
 80183b8:	b29a      	uxth	r2, r3
 80183ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80183bc:	889b      	ldrh	r3, [r3, #4]
 80183be:	b29b      	uxth	r3, r3
 80183c0:	429a      	cmp	r2, r3
 80183c2:	d03d      	beq.n	8018440 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 80183c4:	2300      	movs	r3, #0
 80183c6:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 80183c8:	e03a      	b.n	8018440 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 80183ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80183cc:	88db      	ldrh	r3, [r3, #6]
 80183ce:	b29a      	uxth	r2, r3
 80183d0:	693b      	ldr	r3, [r7, #16]
 80183d2:	889b      	ldrh	r3, [r3, #4]
 80183d4:	b29b      	uxth	r3, r3
 80183d6:	429a      	cmp	r2, r3
 80183d8:	d902      	bls.n	80183e0 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 80183da:	f04f 33ff 	mov.w	r3, #4294967295
 80183de:	e0c5      	b.n	801856c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 80183e0:	68fb      	ldr	r3, [r7, #12]
 80183e2:	68ba      	ldr	r2, [r7, #8]
 80183e4:	605a      	str	r2, [r3, #4]
      break;
 80183e6:	e02b      	b.n	8018440 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 80183e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80183ea:	889b      	ldrh	r3, [r3, #4]
 80183ec:	b29a      	uxth	r2, r3
 80183ee:	693b      	ldr	r3, [r7, #16]
 80183f0:	889b      	ldrh	r3, [r3, #4]
 80183f2:	b29b      	uxth	r3, r3
 80183f4:	429a      	cmp	r2, r3
 80183f6:	d102      	bne.n	80183fe <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 80183f8:	f04f 33ff 	mov.w	r3, #4294967295
 80183fc:	e0b6      	b.n	801856c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 80183fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018400:	889b      	ldrh	r3, [r3, #4]
 8018402:	b29a      	uxth	r2, r3
 8018404:	693b      	ldr	r3, [r7, #16]
 8018406:	88db      	ldrh	r3, [r3, #6]
 8018408:	b29b      	uxth	r3, r3
 801840a:	429a      	cmp	r2, r3
 801840c:	d202      	bcs.n	8018414 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801840e:	f04f 33ff 	mov.w	r3, #4294967295
 8018412:	e0ab      	b.n	801856c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8018414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018416:	2b00      	cmp	r3, #0
 8018418:	d009      	beq.n	801842e <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801841a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801841c:	88db      	ldrh	r3, [r3, #6]
 801841e:	b29a      	uxth	r2, r3
 8018420:	693b      	ldr	r3, [r7, #16]
 8018422:	889b      	ldrh	r3, [r3, #4]
 8018424:	b29b      	uxth	r3, r3
 8018426:	429a      	cmp	r2, r3
 8018428:	d001      	beq.n	801842e <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801842a:	2300      	movs	r3, #0
 801842c:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801842e:	693b      	ldr	r3, [r7, #16]
 8018430:	681b      	ldr	r3, [r3, #0]
 8018432:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8018434:	693b      	ldr	r3, [r7, #16]
 8018436:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 8018438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801843a:	2b00      	cmp	r3, #0
 801843c:	d193      	bne.n	8018366 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801843e:	e000      	b.n	8018442 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8018440:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8018442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018444:	2b00      	cmp	r3, #0
 8018446:	d12d      	bne.n	80184a4 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 8018448:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801844a:	2b00      	cmp	r3, #0
 801844c:	d01c      	beq.n	8018488 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801844e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018450:	88db      	ldrh	r3, [r3, #6]
 8018452:	b29a      	uxth	r2, r3
 8018454:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018456:	889b      	ldrh	r3, [r3, #4]
 8018458:	b29b      	uxth	r3, r3
 801845a:	429a      	cmp	r2, r3
 801845c:	d906      	bls.n	801846c <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801845e:	4b45      	ldr	r3, [pc, #276]	; (8018574 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8018460:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 8018464:	4944      	ldr	r1, [pc, #272]	; (8018578 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8018466:	4845      	ldr	r0, [pc, #276]	; (801857c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8018468:	f001 fd50 	bl	8019f0c <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801846c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801846e:	68ba      	ldr	r2, [r7, #8]
 8018470:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8018472:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018474:	88db      	ldrh	r3, [r3, #6]
 8018476:	b29a      	uxth	r2, r3
 8018478:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801847a:	889b      	ldrh	r3, [r3, #4]
 801847c:	b29b      	uxth	r3, r3
 801847e:	429a      	cmp	r2, r3
 8018480:	d010      	beq.n	80184a4 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8018482:	2300      	movs	r3, #0
 8018484:	623b      	str	r3, [r7, #32]
 8018486:	e00d      	b.n	80184a4 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8018488:	68fb      	ldr	r3, [r7, #12]
 801848a:	685b      	ldr	r3, [r3, #4]
 801848c:	2b00      	cmp	r3, #0
 801848e:	d006      	beq.n	801849e <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8018490:	4b38      	ldr	r3, [pc, #224]	; (8018574 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8018492:	f44f 72df 	mov.w	r2, #446	; 0x1be
 8018496:	493a      	ldr	r1, [pc, #232]	; (8018580 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8018498:	4838      	ldr	r0, [pc, #224]	; (801857c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801849a:	f001 fd37 	bl	8019f0c <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801849e:	68fb      	ldr	r3, [r7, #12]
 80184a0:	68ba      	ldr	r2, [r7, #8]
 80184a2:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80184a4:	687b      	ldr	r3, [r7, #4]
 80184a6:	2b00      	cmp	r3, #0
 80184a8:	d105      	bne.n	80184b6 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 80184aa:	68fb      	ldr	r3, [r7, #12]
 80184ac:	7f9b      	ldrb	r3, [r3, #30]
 80184ae:	f003 0301 	and.w	r3, r3, #1
 80184b2:	2b00      	cmp	r3, #0
 80184b4:	d059      	beq.n	801856a <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 80184b6:	6a3b      	ldr	r3, [r7, #32]
 80184b8:	2b00      	cmp	r3, #0
 80184ba:	d04f      	beq.n	801855c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 80184bc:	68fb      	ldr	r3, [r7, #12]
 80184be:	685b      	ldr	r3, [r3, #4]
 80184c0:	2b00      	cmp	r3, #0
 80184c2:	d006      	beq.n	80184d2 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 80184c4:	68fb      	ldr	r3, [r7, #12]
 80184c6:	685b      	ldr	r3, [r3, #4]
 80184c8:	685b      	ldr	r3, [r3, #4]
 80184ca:	889b      	ldrh	r3, [r3, #4]
 80184cc:	b29b      	uxth	r3, r3
 80184ce:	2b00      	cmp	r3, #0
 80184d0:	d002      	beq.n	80184d8 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 80184d2:	2300      	movs	r3, #0
 80184d4:	623b      	str	r3, [r7, #32]
 80184d6:	e041      	b.n	801855c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 80184d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80184da:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 80184dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80184de:	681b      	ldr	r3, [r3, #0]
 80184e0:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 80184e2:	e012      	b.n	801850a <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 80184e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80184e6:	685b      	ldr	r3, [r3, #4]
 80184e8:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 80184ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80184ec:	88db      	ldrh	r3, [r3, #6]
 80184ee:	b29a      	uxth	r2, r3
 80184f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80184f2:	889b      	ldrh	r3, [r3, #4]
 80184f4:	b29b      	uxth	r3, r3
 80184f6:	429a      	cmp	r2, r3
 80184f8:	d002      	beq.n	8018500 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 80184fa:	2300      	movs	r3, #0
 80184fc:	623b      	str	r3, [r7, #32]
            break;
 80184fe:	e007      	b.n	8018510 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 8018500:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018502:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8018504:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018506:	681b      	ldr	r3, [r3, #0]
 8018508:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801850a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801850c:	2b00      	cmp	r3, #0
 801850e:	d1e9      	bne.n	80184e4 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8018510:	6a3b      	ldr	r3, [r7, #32]
 8018512:	2b00      	cmp	r3, #0
 8018514:	d022      	beq.n	801855c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8018516:	68fb      	ldr	r3, [r7, #12]
 8018518:	685b      	ldr	r3, [r3, #4]
 801851a:	2b00      	cmp	r3, #0
 801851c:	d106      	bne.n	801852c <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801851e:	4b15      	ldr	r3, [pc, #84]	; (8018574 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8018520:	f240 12df 	movw	r2, #479	; 0x1df
 8018524:	4917      	ldr	r1, [pc, #92]	; (8018584 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8018526:	4815      	ldr	r0, [pc, #84]	; (801857c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8018528:	f001 fcf0 	bl	8019f0c <iprintf>
          LWIP_ASSERT("sanity check",
 801852c:	68fb      	ldr	r3, [r7, #12]
 801852e:	685b      	ldr	r3, [r3, #4]
 8018530:	685b      	ldr	r3, [r3, #4]
 8018532:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8018534:	429a      	cmp	r2, r3
 8018536:	d106      	bne.n	8018546 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 8018538:	4b0e      	ldr	r3, [pc, #56]	; (8018574 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801853a:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 801853e:	4911      	ldr	r1, [pc, #68]	; (8018584 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8018540:	480e      	ldr	r0, [pc, #56]	; (801857c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8018542:	f001 fce3 	bl	8019f0c <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8018546:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018548:	681b      	ldr	r3, [r3, #0]
 801854a:	2b00      	cmp	r3, #0
 801854c:	d006      	beq.n	801855c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801854e:	4b09      	ldr	r3, [pc, #36]	; (8018574 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8018550:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 8018554:	490c      	ldr	r1, [pc, #48]	; (8018588 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8018556:	4809      	ldr	r0, [pc, #36]	; (801857c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8018558:	f001 fcd8 	bl	8019f0c <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801855c:	6a3b      	ldr	r3, [r7, #32]
 801855e:	2b00      	cmp	r3, #0
 8018560:	bf14      	ite	ne
 8018562:	2301      	movne	r3, #1
 8018564:	2300      	moveq	r3, #0
 8018566:	b2db      	uxtb	r3, r3
 8018568:	e000      	b.n	801856c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801856a:	2300      	movs	r3, #0
}
 801856c:	4618      	mov	r0, r3
 801856e:	3730      	adds	r7, #48	; 0x30
 8018570:	46bd      	mov	sp, r7
 8018572:	bd80      	pop	{r7, pc}
 8018574:	0801eddc 	.word	0x0801eddc
 8018578:	0801eec0 	.word	0x0801eec0
 801857c:	0801ee24 	.word	0x0801ee24
 8018580:	0801eee0 	.word	0x0801eee0
 8018584:	0801ef18 	.word	0x0801ef18
 8018588:	0801ef28 	.word	0x0801ef28

0801858c <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801858c:	b580      	push	{r7, lr}
 801858e:	b08e      	sub	sp, #56	; 0x38
 8018590:	af00      	add	r7, sp, #0
 8018592:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 8018594:	687b      	ldr	r3, [r7, #4]
 8018596:	685b      	ldr	r3, [r3, #4]
 8018598:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801859a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801859c:	781b      	ldrb	r3, [r3, #0]
 801859e:	f003 030f 	and.w	r3, r3, #15
 80185a2:	b2db      	uxtb	r3, r3
 80185a4:	009b      	lsls	r3, r3, #2
 80185a6:	b2db      	uxtb	r3, r3
 80185a8:	2b14      	cmp	r3, #20
 80185aa:	f040 8167 	bne.w	801887c <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 80185ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80185b0:	88db      	ldrh	r3, [r3, #6]
 80185b2:	b29b      	uxth	r3, r3
 80185b4:	4618      	mov	r0, r3
 80185b6:	f7f6 f884 	bl	800e6c2 <lwip_htons>
 80185ba:	4603      	mov	r3, r0
 80185bc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80185c0:	b29b      	uxth	r3, r3
 80185c2:	00db      	lsls	r3, r3, #3
 80185c4:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 80185c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80185c8:	885b      	ldrh	r3, [r3, #2]
 80185ca:	b29b      	uxth	r3, r3
 80185cc:	4618      	mov	r0, r3
 80185ce:	f7f6 f878 	bl	800e6c2 <lwip_htons>
 80185d2:	4603      	mov	r3, r0
 80185d4:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 80185d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80185d8:	781b      	ldrb	r3, [r3, #0]
 80185da:	f003 030f 	and.w	r3, r3, #15
 80185de:	b2db      	uxtb	r3, r3
 80185e0:	009b      	lsls	r3, r3, #2
 80185e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 80185e6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80185ea:	b29b      	uxth	r3, r3
 80185ec:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80185ee:	429a      	cmp	r2, r3
 80185f0:	f0c0 8146 	bcc.w	8018880 <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 80185f4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80185f8:	b29b      	uxth	r3, r3
 80185fa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80185fc:	1ad3      	subs	r3, r2, r3
 80185fe:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8018600:	6878      	ldr	r0, [r7, #4]
 8018602:	f7f7 fba9 	bl	800fd58 <pbuf_clen>
 8018606:	4603      	mov	r3, r0
 8018608:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801860a:	4b9f      	ldr	r3, [pc, #636]	; (8018888 <ip4_reass+0x2fc>)
 801860c:	881b      	ldrh	r3, [r3, #0]
 801860e:	461a      	mov	r2, r3
 8018610:	8c3b      	ldrh	r3, [r7, #32]
 8018612:	4413      	add	r3, r2
 8018614:	2b0a      	cmp	r3, #10
 8018616:	dd10      	ble.n	801863a <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8018618:	8c3b      	ldrh	r3, [r7, #32]
 801861a:	4619      	mov	r1, r3
 801861c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801861e:	f7ff fd81 	bl	8018124 <ip_reass_remove_oldest_datagram>
 8018622:	4603      	mov	r3, r0
 8018624:	2b00      	cmp	r3, #0
 8018626:	f000 812d 	beq.w	8018884 <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801862a:	4b97      	ldr	r3, [pc, #604]	; (8018888 <ip4_reass+0x2fc>)
 801862c:	881b      	ldrh	r3, [r3, #0]
 801862e:	461a      	mov	r2, r3
 8018630:	8c3b      	ldrh	r3, [r7, #32]
 8018632:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8018634:	2b0a      	cmp	r3, #10
 8018636:	f300 8125 	bgt.w	8018884 <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801863a:	4b94      	ldr	r3, [pc, #592]	; (801888c <ip4_reass+0x300>)
 801863c:	681b      	ldr	r3, [r3, #0]
 801863e:	633b      	str	r3, [r7, #48]	; 0x30
 8018640:	e015      	b.n	801866e <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8018642:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018644:	695a      	ldr	r2, [r3, #20]
 8018646:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018648:	68db      	ldr	r3, [r3, #12]
 801864a:	429a      	cmp	r2, r3
 801864c:	d10c      	bne.n	8018668 <ip4_reass+0xdc>
 801864e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018650:	699a      	ldr	r2, [r3, #24]
 8018652:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018654:	691b      	ldr	r3, [r3, #16]
 8018656:	429a      	cmp	r2, r3
 8018658:	d106      	bne.n	8018668 <ip4_reass+0xdc>
 801865a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801865c:	899a      	ldrh	r2, [r3, #12]
 801865e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018660:	889b      	ldrh	r3, [r3, #4]
 8018662:	b29b      	uxth	r3, r3
 8018664:	429a      	cmp	r2, r3
 8018666:	d006      	beq.n	8018676 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8018668:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801866a:	681b      	ldr	r3, [r3, #0]
 801866c:	633b      	str	r3, [r7, #48]	; 0x30
 801866e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018670:	2b00      	cmp	r3, #0
 8018672:	d1e6      	bne.n	8018642 <ip4_reass+0xb6>
 8018674:	e000      	b.n	8018678 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 8018676:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8018678:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801867a:	2b00      	cmp	r3, #0
 801867c:	d109      	bne.n	8018692 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801867e:	8c3b      	ldrh	r3, [r7, #32]
 8018680:	4619      	mov	r1, r3
 8018682:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018684:	f7ff fdb0 	bl	80181e8 <ip_reass_enqueue_new_datagram>
 8018688:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801868a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801868c:	2b00      	cmp	r3, #0
 801868e:	d11c      	bne.n	80186ca <ip4_reass+0x13e>
      goto nullreturn;
 8018690:	e109      	b.n	80188a6 <ip4_reass+0x31a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8018692:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018694:	88db      	ldrh	r3, [r3, #6]
 8018696:	b29b      	uxth	r3, r3
 8018698:	4618      	mov	r0, r3
 801869a:	f7f6 f812 	bl	800e6c2 <lwip_htons>
 801869e:	4603      	mov	r3, r0
 80186a0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80186a4:	2b00      	cmp	r3, #0
 80186a6:	d110      	bne.n	80186ca <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 80186a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80186aa:	89db      	ldrh	r3, [r3, #14]
 80186ac:	4618      	mov	r0, r3
 80186ae:	f7f6 f808 	bl	800e6c2 <lwip_htons>
 80186b2:	4603      	mov	r3, r0
 80186b4:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80186b8:	2b00      	cmp	r3, #0
 80186ba:	d006      	beq.n	80186ca <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 80186bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80186be:	3308      	adds	r3, #8
 80186c0:	2214      	movs	r2, #20
 80186c2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80186c4:	4618      	mov	r0, r3
 80186c6:	f000 fef7 	bl	80194b8 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 80186ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80186cc:	88db      	ldrh	r3, [r3, #6]
 80186ce:	b29b      	uxth	r3, r3
 80186d0:	f003 0320 	and.w	r3, r3, #32
 80186d4:	2b00      	cmp	r3, #0
 80186d6:	bf0c      	ite	eq
 80186d8:	2301      	moveq	r3, #1
 80186da:	2300      	movne	r3, #0
 80186dc:	b2db      	uxtb	r3, r3
 80186de:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 80186e0:	69fb      	ldr	r3, [r7, #28]
 80186e2:	2b00      	cmp	r3, #0
 80186e4:	d00e      	beq.n	8018704 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 80186e6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80186e8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80186ea:	4413      	add	r3, r2
 80186ec:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 80186ee:	8b7a      	ldrh	r2, [r7, #26]
 80186f0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80186f2:	429a      	cmp	r2, r3
 80186f4:	f0c0 80a0 	bcc.w	8018838 <ip4_reass+0x2ac>
 80186f8:	8b7b      	ldrh	r3, [r7, #26]
 80186fa:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 80186fe:	4293      	cmp	r3, r2
 8018700:	f200 809a 	bhi.w	8018838 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8018704:	69fa      	ldr	r2, [r7, #28]
 8018706:	6879      	ldr	r1, [r7, #4]
 8018708:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801870a:	f7ff fdd5 	bl	80182b8 <ip_reass_chain_frag_into_datagram_and_validate>
 801870e:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 8018710:	697b      	ldr	r3, [r7, #20]
 8018712:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018716:	f000 8091 	beq.w	801883c <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801871a:	4b5b      	ldr	r3, [pc, #364]	; (8018888 <ip4_reass+0x2fc>)
 801871c:	881a      	ldrh	r2, [r3, #0]
 801871e:	8c3b      	ldrh	r3, [r7, #32]
 8018720:	4413      	add	r3, r2
 8018722:	b29a      	uxth	r2, r3
 8018724:	4b58      	ldr	r3, [pc, #352]	; (8018888 <ip4_reass+0x2fc>)
 8018726:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8018728:	69fb      	ldr	r3, [r7, #28]
 801872a:	2b00      	cmp	r3, #0
 801872c:	d00d      	beq.n	801874a <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801872e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8018730:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018732:	4413      	add	r3, r2
 8018734:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8018736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018738:	8a7a      	ldrh	r2, [r7, #18]
 801873a:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801873c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801873e:	7f9b      	ldrb	r3, [r3, #30]
 8018740:	f043 0301 	orr.w	r3, r3, #1
 8018744:	b2da      	uxtb	r2, r3
 8018746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018748:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801874a:	697b      	ldr	r3, [r7, #20]
 801874c:	2b01      	cmp	r3, #1
 801874e:	d171      	bne.n	8018834 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8018750:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018752:	8b9b      	ldrh	r3, [r3, #28]
 8018754:	3314      	adds	r3, #20
 8018756:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8018758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801875a:	685b      	ldr	r3, [r3, #4]
 801875c:	685b      	ldr	r3, [r3, #4]
 801875e:	681b      	ldr	r3, [r3, #0]
 8018760:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 8018762:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018764:	685b      	ldr	r3, [r3, #4]
 8018766:	685b      	ldr	r3, [r3, #4]
 8018768:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801876a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801876c:	3308      	adds	r3, #8
 801876e:	2214      	movs	r2, #20
 8018770:	4619      	mov	r1, r3
 8018772:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018774:	f000 fea0 	bl	80194b8 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8018778:	8a3b      	ldrh	r3, [r7, #16]
 801877a:	4618      	mov	r0, r3
 801877c:	f7f5 ffa1 	bl	800e6c2 <lwip_htons>
 8018780:	4603      	mov	r3, r0
 8018782:	461a      	mov	r2, r3
 8018784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018786:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8018788:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801878a:	2200      	movs	r2, #0
 801878c:	719a      	strb	r2, [r3, #6]
 801878e:	2200      	movs	r2, #0
 8018790:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8018792:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018794:	2200      	movs	r2, #0
 8018796:	729a      	strb	r2, [r3, #10]
 8018798:	2200      	movs	r2, #0
 801879a:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801879c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801879e:	685b      	ldr	r3, [r3, #4]
 80187a0:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 80187a2:	e00d      	b.n	80187c0 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 80187a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80187a6:	685b      	ldr	r3, [r3, #4]
 80187a8:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 80187aa:	2114      	movs	r1, #20
 80187ac:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80187ae:	f7f7 f9c5 	bl	800fb3c <pbuf_remove_header>
      pbuf_cat(p, r);
 80187b2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80187b4:	6878      	ldr	r0, [r7, #4]
 80187b6:	f7f7 fb09 	bl	800fdcc <pbuf_cat>
      r = iprh->next_pbuf;
 80187ba:	68fb      	ldr	r3, [r7, #12]
 80187bc:	681b      	ldr	r3, [r3, #0]
 80187be:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 80187c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80187c2:	2b00      	cmp	r3, #0
 80187c4:	d1ee      	bne.n	80187a4 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 80187c6:	4b31      	ldr	r3, [pc, #196]	; (801888c <ip4_reass+0x300>)
 80187c8:	681b      	ldr	r3, [r3, #0]
 80187ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80187cc:	429a      	cmp	r2, r3
 80187ce:	d102      	bne.n	80187d6 <ip4_reass+0x24a>
      ipr_prev = NULL;
 80187d0:	2300      	movs	r3, #0
 80187d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80187d4:	e010      	b.n	80187f8 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80187d6:	4b2d      	ldr	r3, [pc, #180]	; (801888c <ip4_reass+0x300>)
 80187d8:	681b      	ldr	r3, [r3, #0]
 80187da:	62fb      	str	r3, [r7, #44]	; 0x2c
 80187dc:	e007      	b.n	80187ee <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 80187de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80187e0:	681b      	ldr	r3, [r3, #0]
 80187e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80187e4:	429a      	cmp	r2, r3
 80187e6:	d006      	beq.n	80187f6 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80187e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80187ea:	681b      	ldr	r3, [r3, #0]
 80187ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80187ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80187f0:	2b00      	cmp	r3, #0
 80187f2:	d1f4      	bne.n	80187de <ip4_reass+0x252>
 80187f4:	e000      	b.n	80187f8 <ip4_reass+0x26c>
          break;
 80187f6:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 80187f8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80187fa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80187fc:	f7ff fd2e 	bl	801825c <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 8018800:	6878      	ldr	r0, [r7, #4]
 8018802:	f7f7 faa9 	bl	800fd58 <pbuf_clen>
 8018806:	4603      	mov	r3, r0
 8018808:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801880a:	4b1f      	ldr	r3, [pc, #124]	; (8018888 <ip4_reass+0x2fc>)
 801880c:	881b      	ldrh	r3, [r3, #0]
 801880e:	8c3a      	ldrh	r2, [r7, #32]
 8018810:	429a      	cmp	r2, r3
 8018812:	d906      	bls.n	8018822 <ip4_reass+0x296>
 8018814:	4b1e      	ldr	r3, [pc, #120]	; (8018890 <ip4_reass+0x304>)
 8018816:	f240 229b 	movw	r2, #667	; 0x29b
 801881a:	491e      	ldr	r1, [pc, #120]	; (8018894 <ip4_reass+0x308>)
 801881c:	481e      	ldr	r0, [pc, #120]	; (8018898 <ip4_reass+0x30c>)
 801881e:	f001 fb75 	bl	8019f0c <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8018822:	4b19      	ldr	r3, [pc, #100]	; (8018888 <ip4_reass+0x2fc>)
 8018824:	881a      	ldrh	r2, [r3, #0]
 8018826:	8c3b      	ldrh	r3, [r7, #32]
 8018828:	1ad3      	subs	r3, r2, r3
 801882a:	b29a      	uxth	r2, r3
 801882c:	4b16      	ldr	r3, [pc, #88]	; (8018888 <ip4_reass+0x2fc>)
 801882e:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8018830:	687b      	ldr	r3, [r7, #4]
 8018832:	e03c      	b.n	80188ae <ip4_reass+0x322>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8018834:	2300      	movs	r3, #0
 8018836:	e03a      	b.n	80188ae <ip4_reass+0x322>
      goto nullreturn_ipr;
 8018838:	bf00      	nop
 801883a:	e000      	b.n	801883e <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 801883c:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801883e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018840:	2b00      	cmp	r3, #0
 8018842:	d106      	bne.n	8018852 <ip4_reass+0x2c6>
 8018844:	4b12      	ldr	r3, [pc, #72]	; (8018890 <ip4_reass+0x304>)
 8018846:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 801884a:	4914      	ldr	r1, [pc, #80]	; (801889c <ip4_reass+0x310>)
 801884c:	4812      	ldr	r0, [pc, #72]	; (8018898 <ip4_reass+0x30c>)
 801884e:	f001 fb5d 	bl	8019f0c <iprintf>
  if (ipr->p == NULL) {
 8018852:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018854:	685b      	ldr	r3, [r3, #4]
 8018856:	2b00      	cmp	r3, #0
 8018858:	d124      	bne.n	80188a4 <ip4_reass+0x318>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801885a:	4b0c      	ldr	r3, [pc, #48]	; (801888c <ip4_reass+0x300>)
 801885c:	681b      	ldr	r3, [r3, #0]
 801885e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8018860:	429a      	cmp	r2, r3
 8018862:	d006      	beq.n	8018872 <ip4_reass+0x2e6>
 8018864:	4b0a      	ldr	r3, [pc, #40]	; (8018890 <ip4_reass+0x304>)
 8018866:	f240 22ab 	movw	r2, #683	; 0x2ab
 801886a:	490d      	ldr	r1, [pc, #52]	; (80188a0 <ip4_reass+0x314>)
 801886c:	480a      	ldr	r0, [pc, #40]	; (8018898 <ip4_reass+0x30c>)
 801886e:	f001 fb4d 	bl	8019f0c <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 8018872:	2100      	movs	r1, #0
 8018874:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8018876:	f7ff fcf1 	bl	801825c <ip_reass_dequeue_datagram>
 801887a:	e014      	b.n	80188a6 <ip4_reass+0x31a>
    goto nullreturn;
 801887c:	bf00      	nop
 801887e:	e012      	b.n	80188a6 <ip4_reass+0x31a>
    goto nullreturn;
 8018880:	bf00      	nop
 8018882:	e010      	b.n	80188a6 <ip4_reass+0x31a>
      goto nullreturn;
 8018884:	bf00      	nop
 8018886:	e00e      	b.n	80188a6 <ip4_reass+0x31a>
 8018888:	200003cc 	.word	0x200003cc
 801888c:	200003c8 	.word	0x200003c8
 8018890:	0801eddc 	.word	0x0801eddc
 8018894:	0801ef4c 	.word	0x0801ef4c
 8018898:	0801ee24 	.word	0x0801ee24
 801889c:	0801ef68 	.word	0x0801ef68
 80188a0:	0801ef74 	.word	0x0801ef74
  }

nullreturn:
 80188a4:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 80188a6:	6878      	ldr	r0, [r7, #4]
 80188a8:	f7f7 f9ce 	bl	800fc48 <pbuf_free>
  return NULL;
 80188ac:	2300      	movs	r3, #0
}
 80188ae:	4618      	mov	r0, r3
 80188b0:	3738      	adds	r7, #56	; 0x38
 80188b2:	46bd      	mov	sp, r7
 80188b4:	bd80      	pop	{r7, pc}
 80188b6:	bf00      	nop

080188b8 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 80188b8:	b580      	push	{r7, lr}
 80188ba:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 80188bc:	2005      	movs	r0, #5
 80188be:	f7f6 fb65 	bl	800ef8c <memp_malloc>
 80188c2:	4603      	mov	r3, r0
}
 80188c4:	4618      	mov	r0, r3
 80188c6:	bd80      	pop	{r7, pc}

080188c8 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 80188c8:	b580      	push	{r7, lr}
 80188ca:	b082      	sub	sp, #8
 80188cc:	af00      	add	r7, sp, #0
 80188ce:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 80188d0:	687b      	ldr	r3, [r7, #4]
 80188d2:	2b00      	cmp	r3, #0
 80188d4:	d106      	bne.n	80188e4 <ip_frag_free_pbuf_custom_ref+0x1c>
 80188d6:	4b07      	ldr	r3, [pc, #28]	; (80188f4 <ip_frag_free_pbuf_custom_ref+0x2c>)
 80188d8:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 80188dc:	4906      	ldr	r1, [pc, #24]	; (80188f8 <ip_frag_free_pbuf_custom_ref+0x30>)
 80188de:	4807      	ldr	r0, [pc, #28]	; (80188fc <ip_frag_free_pbuf_custom_ref+0x34>)
 80188e0:	f001 fb14 	bl	8019f0c <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 80188e4:	6879      	ldr	r1, [r7, #4]
 80188e6:	2005      	movs	r0, #5
 80188e8:	f7f6 fb9c 	bl	800f024 <memp_free>
}
 80188ec:	bf00      	nop
 80188ee:	3708      	adds	r7, #8
 80188f0:	46bd      	mov	sp, r7
 80188f2:	bd80      	pop	{r7, pc}
 80188f4:	0801eddc 	.word	0x0801eddc
 80188f8:	0801ef94 	.word	0x0801ef94
 80188fc:	0801ee24 	.word	0x0801ee24

08018900 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8018900:	b580      	push	{r7, lr}
 8018902:	b084      	sub	sp, #16
 8018904:	af00      	add	r7, sp, #0
 8018906:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8018908:	687b      	ldr	r3, [r7, #4]
 801890a:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801890c:	68fb      	ldr	r3, [r7, #12]
 801890e:	2b00      	cmp	r3, #0
 8018910:	d106      	bne.n	8018920 <ipfrag_free_pbuf_custom+0x20>
 8018912:	4b11      	ldr	r3, [pc, #68]	; (8018958 <ipfrag_free_pbuf_custom+0x58>)
 8018914:	f240 22ce 	movw	r2, #718	; 0x2ce
 8018918:	4910      	ldr	r1, [pc, #64]	; (801895c <ipfrag_free_pbuf_custom+0x5c>)
 801891a:	4811      	ldr	r0, [pc, #68]	; (8018960 <ipfrag_free_pbuf_custom+0x60>)
 801891c:	f001 faf6 	bl	8019f0c <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8018920:	68fa      	ldr	r2, [r7, #12]
 8018922:	687b      	ldr	r3, [r7, #4]
 8018924:	429a      	cmp	r2, r3
 8018926:	d006      	beq.n	8018936 <ipfrag_free_pbuf_custom+0x36>
 8018928:	4b0b      	ldr	r3, [pc, #44]	; (8018958 <ipfrag_free_pbuf_custom+0x58>)
 801892a:	f240 22cf 	movw	r2, #719	; 0x2cf
 801892e:	490d      	ldr	r1, [pc, #52]	; (8018964 <ipfrag_free_pbuf_custom+0x64>)
 8018930:	480b      	ldr	r0, [pc, #44]	; (8018960 <ipfrag_free_pbuf_custom+0x60>)
 8018932:	f001 faeb 	bl	8019f0c <iprintf>
  if (pcr->original != NULL) {
 8018936:	68fb      	ldr	r3, [r7, #12]
 8018938:	695b      	ldr	r3, [r3, #20]
 801893a:	2b00      	cmp	r3, #0
 801893c:	d004      	beq.n	8018948 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801893e:	68fb      	ldr	r3, [r7, #12]
 8018940:	695b      	ldr	r3, [r3, #20]
 8018942:	4618      	mov	r0, r3
 8018944:	f7f7 f980 	bl	800fc48 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8018948:	68f8      	ldr	r0, [r7, #12]
 801894a:	f7ff ffbd 	bl	80188c8 <ip_frag_free_pbuf_custom_ref>
}
 801894e:	bf00      	nop
 8018950:	3710      	adds	r7, #16
 8018952:	46bd      	mov	sp, r7
 8018954:	bd80      	pop	{r7, pc}
 8018956:	bf00      	nop
 8018958:	0801eddc 	.word	0x0801eddc
 801895c:	0801efa0 	.word	0x0801efa0
 8018960:	0801ee24 	.word	0x0801ee24
 8018964:	0801efac 	.word	0x0801efac

08018968 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8018968:	b580      	push	{r7, lr}
 801896a:	b094      	sub	sp, #80	; 0x50
 801896c:	af02      	add	r7, sp, #8
 801896e:	60f8      	str	r0, [r7, #12]
 8018970:	60b9      	str	r1, [r7, #8]
 8018972:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8018974:	2300      	movs	r3, #0
 8018976:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801897a:	68bb      	ldr	r3, [r7, #8]
 801897c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801897e:	3b14      	subs	r3, #20
 8018980:	2b00      	cmp	r3, #0
 8018982:	da00      	bge.n	8018986 <ip4_frag+0x1e>
 8018984:	3307      	adds	r3, #7
 8018986:	10db      	asrs	r3, r3, #3
 8018988:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801898a:	2314      	movs	r3, #20
 801898c:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801898e:	68fb      	ldr	r3, [r7, #12]
 8018990:	685b      	ldr	r3, [r3, #4]
 8018992:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 8018994:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018996:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8018998:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801899a:	781b      	ldrb	r3, [r3, #0]
 801899c:	f003 030f 	and.w	r3, r3, #15
 80189a0:	b2db      	uxtb	r3, r3
 80189a2:	009b      	lsls	r3, r3, #2
 80189a4:	b2db      	uxtb	r3, r3
 80189a6:	2b14      	cmp	r3, #20
 80189a8:	d002      	beq.n	80189b0 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 80189aa:	f06f 0305 	mvn.w	r3, #5
 80189ae:	e110      	b.n	8018bd2 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 80189b0:	68fb      	ldr	r3, [r7, #12]
 80189b2:	895b      	ldrh	r3, [r3, #10]
 80189b4:	2b13      	cmp	r3, #19
 80189b6:	d809      	bhi.n	80189cc <ip4_frag+0x64>
 80189b8:	4b88      	ldr	r3, [pc, #544]	; (8018bdc <ip4_frag+0x274>)
 80189ba:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 80189be:	4988      	ldr	r1, [pc, #544]	; (8018be0 <ip4_frag+0x278>)
 80189c0:	4888      	ldr	r0, [pc, #544]	; (8018be4 <ip4_frag+0x27c>)
 80189c2:	f001 faa3 	bl	8019f0c <iprintf>
 80189c6:	f06f 0305 	mvn.w	r3, #5
 80189ca:	e102      	b.n	8018bd2 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 80189cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80189ce:	88db      	ldrh	r3, [r3, #6]
 80189d0:	b29b      	uxth	r3, r3
 80189d2:	4618      	mov	r0, r3
 80189d4:	f7f5 fe75 	bl	800e6c2 <lwip_htons>
 80189d8:	4603      	mov	r3, r0
 80189da:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 80189dc:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80189de:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80189e2:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 80189e6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80189e8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80189ec:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 80189ee:	68fb      	ldr	r3, [r7, #12]
 80189f0:	891b      	ldrh	r3, [r3, #8]
 80189f2:	3b14      	subs	r3, #20
 80189f4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 80189f8:	e0e1      	b.n	8018bbe <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 80189fa:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80189fc:	00db      	lsls	r3, r3, #3
 80189fe:	b29b      	uxth	r3, r3
 8018a00:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8018a04:	4293      	cmp	r3, r2
 8018a06:	bf28      	it	cs
 8018a08:	4613      	movcs	r3, r2
 8018a0a:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8018a0c:	f44f 7220 	mov.w	r2, #640	; 0x280
 8018a10:	2114      	movs	r1, #20
 8018a12:	200e      	movs	r0, #14
 8018a14:	f7f6 fe34 	bl	800f680 <pbuf_alloc>
 8018a18:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 8018a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018a1c:	2b00      	cmp	r3, #0
 8018a1e:	f000 80d5 	beq.w	8018bcc <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8018a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018a24:	895b      	ldrh	r3, [r3, #10]
 8018a26:	2b13      	cmp	r3, #19
 8018a28:	d806      	bhi.n	8018a38 <ip4_frag+0xd0>
 8018a2a:	4b6c      	ldr	r3, [pc, #432]	; (8018bdc <ip4_frag+0x274>)
 8018a2c:	f44f 7249 	mov.w	r2, #804	; 0x324
 8018a30:	496d      	ldr	r1, [pc, #436]	; (8018be8 <ip4_frag+0x280>)
 8018a32:	486c      	ldr	r0, [pc, #432]	; (8018be4 <ip4_frag+0x27c>)
 8018a34:	f001 fa6a 	bl	8019f0c <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8018a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018a3a:	685b      	ldr	r3, [r3, #4]
 8018a3c:	2214      	movs	r2, #20
 8018a3e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8018a40:	4618      	mov	r0, r3
 8018a42:	f000 fd39 	bl	80194b8 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8018a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018a48:	685b      	ldr	r3, [r3, #4]
 8018a4a:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 8018a4c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8018a4e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 8018a52:	e064      	b.n	8018b1e <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8018a54:	68fb      	ldr	r3, [r7, #12]
 8018a56:	895a      	ldrh	r2, [r3, #10]
 8018a58:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8018a5a:	1ad3      	subs	r3, r2, r3
 8018a5c:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8018a5e:	68fb      	ldr	r3, [r7, #12]
 8018a60:	895b      	ldrh	r3, [r3, #10]
 8018a62:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8018a64:	429a      	cmp	r2, r3
 8018a66:	d906      	bls.n	8018a76 <ip4_frag+0x10e>
 8018a68:	4b5c      	ldr	r3, [pc, #368]	; (8018bdc <ip4_frag+0x274>)
 8018a6a:	f240 322d 	movw	r2, #813	; 0x32d
 8018a6e:	495f      	ldr	r1, [pc, #380]	; (8018bec <ip4_frag+0x284>)
 8018a70:	485c      	ldr	r0, [pc, #368]	; (8018be4 <ip4_frag+0x27c>)
 8018a72:	f001 fa4b 	bl	8019f0c <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8018a76:	8bfa      	ldrh	r2, [r7, #30]
 8018a78:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8018a7c:	4293      	cmp	r3, r2
 8018a7e:	bf28      	it	cs
 8018a80:	4613      	movcs	r3, r2
 8018a82:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8018a86:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8018a8a:	2b00      	cmp	r3, #0
 8018a8c:	d105      	bne.n	8018a9a <ip4_frag+0x132>
        poff = 0;
 8018a8e:	2300      	movs	r3, #0
 8018a90:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8018a92:	68fb      	ldr	r3, [r7, #12]
 8018a94:	681b      	ldr	r3, [r3, #0]
 8018a96:	60fb      	str	r3, [r7, #12]
        continue;
 8018a98:	e041      	b.n	8018b1e <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8018a9a:	f7ff ff0d 	bl	80188b8 <ip_frag_alloc_pbuf_custom_ref>
 8018a9e:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 8018aa0:	69bb      	ldr	r3, [r7, #24]
 8018aa2:	2b00      	cmp	r3, #0
 8018aa4:	d103      	bne.n	8018aae <ip4_frag+0x146>
        pbuf_free(rambuf);
 8018aa6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8018aa8:	f7f7 f8ce 	bl	800fc48 <pbuf_free>
        goto memerr;
 8018aac:	e08f      	b.n	8018bce <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8018aae:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 8018ab0:	68fb      	ldr	r3, [r7, #12]
 8018ab2:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8018ab4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8018ab6:	4413      	add	r3, r2
 8018ab8:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 8018abc:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8018ac0:	9201      	str	r2, [sp, #4]
 8018ac2:	9300      	str	r3, [sp, #0]
 8018ac4:	4603      	mov	r3, r0
 8018ac6:	2241      	movs	r2, #65	; 0x41
 8018ac8:	2000      	movs	r0, #0
 8018aca:	f7f6 ff03 	bl	800f8d4 <pbuf_alloced_custom>
 8018ace:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8018ad0:	697b      	ldr	r3, [r7, #20]
 8018ad2:	2b00      	cmp	r3, #0
 8018ad4:	d106      	bne.n	8018ae4 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 8018ad6:	69b8      	ldr	r0, [r7, #24]
 8018ad8:	f7ff fef6 	bl	80188c8 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8018adc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8018ade:	f7f7 f8b3 	bl	800fc48 <pbuf_free>
        goto memerr;
 8018ae2:	e074      	b.n	8018bce <ip4_frag+0x266>
      }
      pbuf_ref(p);
 8018ae4:	68f8      	ldr	r0, [r7, #12]
 8018ae6:	f7f7 f94f 	bl	800fd88 <pbuf_ref>
      pcr->original = p;
 8018aea:	69bb      	ldr	r3, [r7, #24]
 8018aec:	68fa      	ldr	r2, [r7, #12]
 8018aee:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8018af0:	69bb      	ldr	r3, [r7, #24]
 8018af2:	4a3f      	ldr	r2, [pc, #252]	; (8018bf0 <ip4_frag+0x288>)
 8018af4:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8018af6:	6979      	ldr	r1, [r7, #20]
 8018af8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8018afa:	f7f7 f967 	bl	800fdcc <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8018afe:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 8018b02:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8018b06:	1ad3      	subs	r3, r2, r3
 8018b08:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 8018b0c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8018b10:	2b00      	cmp	r3, #0
 8018b12:	d004      	beq.n	8018b1e <ip4_frag+0x1b6>
        poff = 0;
 8018b14:	2300      	movs	r3, #0
 8018b16:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8018b18:	68fb      	ldr	r3, [r7, #12]
 8018b1a:	681b      	ldr	r3, [r3, #0]
 8018b1c:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8018b1e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8018b22:	2b00      	cmp	r3, #0
 8018b24:	d196      	bne.n	8018a54 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8018b26:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8018b28:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8018b2c:	4413      	add	r3, r2
 8018b2e:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8018b30:	68bb      	ldr	r3, [r7, #8]
 8018b32:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8018b34:	f1a3 0213 	sub.w	r2, r3, #19
 8018b38:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8018b3c:	429a      	cmp	r2, r3
 8018b3e:	bfcc      	ite	gt
 8018b40:	2301      	movgt	r3, #1
 8018b42:	2300      	movle	r3, #0
 8018b44:	b2db      	uxtb	r3, r3
 8018b46:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8018b48:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8018b4c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8018b50:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 8018b52:	6a3b      	ldr	r3, [r7, #32]
 8018b54:	2b00      	cmp	r3, #0
 8018b56:	d002      	beq.n	8018b5e <ip4_frag+0x1f6>
 8018b58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018b5a:	2b00      	cmp	r3, #0
 8018b5c:	d003      	beq.n	8018b66 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 8018b5e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8018b60:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8018b64:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8018b66:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8018b68:	4618      	mov	r0, r3
 8018b6a:	f7f5 fdaa 	bl	800e6c2 <lwip_htons>
 8018b6e:	4603      	mov	r3, r0
 8018b70:	461a      	mov	r2, r3
 8018b72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018b74:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8018b76:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8018b78:	3314      	adds	r3, #20
 8018b7a:	b29b      	uxth	r3, r3
 8018b7c:	4618      	mov	r0, r3
 8018b7e:	f7f5 fda0 	bl	800e6c2 <lwip_htons>
 8018b82:	4603      	mov	r3, r0
 8018b84:	461a      	mov	r2, r3
 8018b86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018b88:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8018b8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018b8c:	2200      	movs	r2, #0
 8018b8e:	729a      	strb	r2, [r3, #10]
 8018b90:	2200      	movs	r2, #0
 8018b92:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8018b94:	68bb      	ldr	r3, [r7, #8]
 8018b96:	695b      	ldr	r3, [r3, #20]
 8018b98:	687a      	ldr	r2, [r7, #4]
 8018b9a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8018b9c:	68b8      	ldr	r0, [r7, #8]
 8018b9e:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8018ba0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8018ba2:	f7f7 f851 	bl	800fc48 <pbuf_free>
    left = (u16_t)(left - fragsize);
 8018ba6:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8018baa:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8018bac:	1ad3      	subs	r3, r2, r3
 8018bae:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 8018bb2:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8018bb6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8018bb8:	4413      	add	r3, r2
 8018bba:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 8018bbe:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8018bc2:	2b00      	cmp	r3, #0
 8018bc4:	f47f af19 	bne.w	80189fa <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8018bc8:	2300      	movs	r3, #0
 8018bca:	e002      	b.n	8018bd2 <ip4_frag+0x26a>
      goto memerr;
 8018bcc:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8018bce:	f04f 33ff 	mov.w	r3, #4294967295
}
 8018bd2:	4618      	mov	r0, r3
 8018bd4:	3748      	adds	r7, #72	; 0x48
 8018bd6:	46bd      	mov	sp, r7
 8018bd8:	bd80      	pop	{r7, pc}
 8018bda:	bf00      	nop
 8018bdc:	0801eddc 	.word	0x0801eddc
 8018be0:	0801efb8 	.word	0x0801efb8
 8018be4:	0801ee24 	.word	0x0801ee24
 8018be8:	0801efd4 	.word	0x0801efd4
 8018bec:	0801eff4 	.word	0x0801eff4
 8018bf0:	08018901 	.word	0x08018901

08018bf4 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8018bf4:	b580      	push	{r7, lr}
 8018bf6:	b086      	sub	sp, #24
 8018bf8:	af00      	add	r7, sp, #0
 8018bfa:	6078      	str	r0, [r7, #4]
 8018bfc:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8018bfe:	230e      	movs	r3, #14
 8018c00:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8018c02:	687b      	ldr	r3, [r7, #4]
 8018c04:	895b      	ldrh	r3, [r3, #10]
 8018c06:	2b0e      	cmp	r3, #14
 8018c08:	d96e      	bls.n	8018ce8 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8018c0a:	687b      	ldr	r3, [r7, #4]
 8018c0c:	7bdb      	ldrb	r3, [r3, #15]
 8018c0e:	2b00      	cmp	r3, #0
 8018c10:	d106      	bne.n	8018c20 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8018c12:	683b      	ldr	r3, [r7, #0]
 8018c14:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8018c18:	3301      	adds	r3, #1
 8018c1a:	b2da      	uxtb	r2, r3
 8018c1c:	687b      	ldr	r3, [r7, #4]
 8018c1e:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8018c20:	687b      	ldr	r3, [r7, #4]
 8018c22:	685b      	ldr	r3, [r3, #4]
 8018c24:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8018c26:	693b      	ldr	r3, [r7, #16]
 8018c28:	7b1a      	ldrb	r2, [r3, #12]
 8018c2a:	7b5b      	ldrb	r3, [r3, #13]
 8018c2c:	021b      	lsls	r3, r3, #8
 8018c2e:	4313      	orrs	r3, r2
 8018c30:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8018c32:	693b      	ldr	r3, [r7, #16]
 8018c34:	781b      	ldrb	r3, [r3, #0]
 8018c36:	f003 0301 	and.w	r3, r3, #1
 8018c3a:	2b00      	cmp	r3, #0
 8018c3c:	d023      	beq.n	8018c86 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8018c3e:	693b      	ldr	r3, [r7, #16]
 8018c40:	781b      	ldrb	r3, [r3, #0]
 8018c42:	2b01      	cmp	r3, #1
 8018c44:	d10f      	bne.n	8018c66 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8018c46:	693b      	ldr	r3, [r7, #16]
 8018c48:	785b      	ldrb	r3, [r3, #1]
 8018c4a:	2b00      	cmp	r3, #0
 8018c4c:	d11b      	bne.n	8018c86 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8018c4e:	693b      	ldr	r3, [r7, #16]
 8018c50:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8018c52:	2b5e      	cmp	r3, #94	; 0x5e
 8018c54:	d117      	bne.n	8018c86 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8018c56:	687b      	ldr	r3, [r7, #4]
 8018c58:	7b5b      	ldrb	r3, [r3, #13]
 8018c5a:	f043 0310 	orr.w	r3, r3, #16
 8018c5e:	b2da      	uxtb	r2, r3
 8018c60:	687b      	ldr	r3, [r7, #4]
 8018c62:	735a      	strb	r2, [r3, #13]
 8018c64:	e00f      	b.n	8018c86 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8018c66:	693b      	ldr	r3, [r7, #16]
 8018c68:	2206      	movs	r2, #6
 8018c6a:	4928      	ldr	r1, [pc, #160]	; (8018d0c <ethernet_input+0x118>)
 8018c6c:	4618      	mov	r0, r3
 8018c6e:	f000 fc15 	bl	801949c <memcmp>
 8018c72:	4603      	mov	r3, r0
 8018c74:	2b00      	cmp	r3, #0
 8018c76:	d106      	bne.n	8018c86 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8018c78:	687b      	ldr	r3, [r7, #4]
 8018c7a:	7b5b      	ldrb	r3, [r3, #13]
 8018c7c:	f043 0308 	orr.w	r3, r3, #8
 8018c80:	b2da      	uxtb	r2, r3
 8018c82:	687b      	ldr	r3, [r7, #4]
 8018c84:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8018c86:	89fb      	ldrh	r3, [r7, #14]
 8018c88:	2b08      	cmp	r3, #8
 8018c8a:	d003      	beq.n	8018c94 <ethernet_input+0xa0>
 8018c8c:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8018c90:	d014      	beq.n	8018cbc <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8018c92:	e032      	b.n	8018cfa <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8018c94:	683b      	ldr	r3, [r7, #0]
 8018c96:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8018c9a:	f003 0308 	and.w	r3, r3, #8
 8018c9e:	2b00      	cmp	r3, #0
 8018ca0:	d024      	beq.n	8018cec <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8018ca2:	8afb      	ldrh	r3, [r7, #22]
 8018ca4:	4619      	mov	r1, r3
 8018ca6:	6878      	ldr	r0, [r7, #4]
 8018ca8:	f7f6 ff48 	bl	800fb3c <pbuf_remove_header>
 8018cac:	4603      	mov	r3, r0
 8018cae:	2b00      	cmp	r3, #0
 8018cb0:	d11e      	bne.n	8018cf0 <ethernet_input+0xfc>
        ip4_input(p, netif);
 8018cb2:	6839      	ldr	r1, [r7, #0]
 8018cb4:	6878      	ldr	r0, [r7, #4]
 8018cb6:	f7fe ff27 	bl	8017b08 <ip4_input>
      break;
 8018cba:	e013      	b.n	8018ce4 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8018cbc:	683b      	ldr	r3, [r7, #0]
 8018cbe:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8018cc2:	f003 0308 	and.w	r3, r3, #8
 8018cc6:	2b00      	cmp	r3, #0
 8018cc8:	d014      	beq.n	8018cf4 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8018cca:	8afb      	ldrh	r3, [r7, #22]
 8018ccc:	4619      	mov	r1, r3
 8018cce:	6878      	ldr	r0, [r7, #4]
 8018cd0:	f7f6 ff34 	bl	800fb3c <pbuf_remove_header>
 8018cd4:	4603      	mov	r3, r0
 8018cd6:	2b00      	cmp	r3, #0
 8018cd8:	d10e      	bne.n	8018cf8 <ethernet_input+0x104>
        etharp_input(p, netif);
 8018cda:	6839      	ldr	r1, [r7, #0]
 8018cdc:	6878      	ldr	r0, [r7, #4]
 8018cde:	f7fe f8c7 	bl	8016e70 <etharp_input>
      break;
 8018ce2:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8018ce4:	2300      	movs	r3, #0
 8018ce6:	e00c      	b.n	8018d02 <ethernet_input+0x10e>
    goto free_and_return;
 8018ce8:	bf00      	nop
 8018cea:	e006      	b.n	8018cfa <ethernet_input+0x106>
        goto free_and_return;
 8018cec:	bf00      	nop
 8018cee:	e004      	b.n	8018cfa <ethernet_input+0x106>
        goto free_and_return;
 8018cf0:	bf00      	nop
 8018cf2:	e002      	b.n	8018cfa <ethernet_input+0x106>
        goto free_and_return;
 8018cf4:	bf00      	nop
 8018cf6:	e000      	b.n	8018cfa <ethernet_input+0x106>
        goto free_and_return;
 8018cf8:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8018cfa:	6878      	ldr	r0, [r7, #4]
 8018cfc:	f7f6 ffa4 	bl	800fc48 <pbuf_free>
  return ERR_OK;
 8018d00:	2300      	movs	r3, #0
}
 8018d02:	4618      	mov	r0, r3
 8018d04:	3718      	adds	r7, #24
 8018d06:	46bd      	mov	sp, r7
 8018d08:	bd80      	pop	{r7, pc}
 8018d0a:	bf00      	nop
 8018d0c:	0801f314 	.word	0x0801f314

08018d10 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8018d10:	b580      	push	{r7, lr}
 8018d12:	b086      	sub	sp, #24
 8018d14:	af00      	add	r7, sp, #0
 8018d16:	60f8      	str	r0, [r7, #12]
 8018d18:	60b9      	str	r1, [r7, #8]
 8018d1a:	607a      	str	r2, [r7, #4]
 8018d1c:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8018d1e:	8c3b      	ldrh	r3, [r7, #32]
 8018d20:	4618      	mov	r0, r3
 8018d22:	f7f5 fcce 	bl	800e6c2 <lwip_htons>
 8018d26:	4603      	mov	r3, r0
 8018d28:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8018d2a:	210e      	movs	r1, #14
 8018d2c:	68b8      	ldr	r0, [r7, #8]
 8018d2e:	f7f6 fef5 	bl	800fb1c <pbuf_add_header>
 8018d32:	4603      	mov	r3, r0
 8018d34:	2b00      	cmp	r3, #0
 8018d36:	d125      	bne.n	8018d84 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8018d38:	68bb      	ldr	r3, [r7, #8]
 8018d3a:	685b      	ldr	r3, [r3, #4]
 8018d3c:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8018d3e:	693b      	ldr	r3, [r7, #16]
 8018d40:	8afa      	ldrh	r2, [r7, #22]
 8018d42:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8018d44:	693b      	ldr	r3, [r7, #16]
 8018d46:	2206      	movs	r2, #6
 8018d48:	6839      	ldr	r1, [r7, #0]
 8018d4a:	4618      	mov	r0, r3
 8018d4c:	f000 fbb4 	bl	80194b8 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8018d50:	693b      	ldr	r3, [r7, #16]
 8018d52:	3306      	adds	r3, #6
 8018d54:	2206      	movs	r2, #6
 8018d56:	6879      	ldr	r1, [r7, #4]
 8018d58:	4618      	mov	r0, r3
 8018d5a:	f000 fbad 	bl	80194b8 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8018d5e:	68fb      	ldr	r3, [r7, #12]
 8018d60:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8018d64:	2b06      	cmp	r3, #6
 8018d66:	d006      	beq.n	8018d76 <ethernet_output+0x66>
 8018d68:	4b0a      	ldr	r3, [pc, #40]	; (8018d94 <ethernet_output+0x84>)
 8018d6a:	f44f 7299 	mov.w	r2, #306	; 0x132
 8018d6e:	490a      	ldr	r1, [pc, #40]	; (8018d98 <ethernet_output+0x88>)
 8018d70:	480a      	ldr	r0, [pc, #40]	; (8018d9c <ethernet_output+0x8c>)
 8018d72:	f001 f8cb 	bl	8019f0c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8018d76:	68fb      	ldr	r3, [r7, #12]
 8018d78:	699b      	ldr	r3, [r3, #24]
 8018d7a:	68b9      	ldr	r1, [r7, #8]
 8018d7c:	68f8      	ldr	r0, [r7, #12]
 8018d7e:	4798      	blx	r3
 8018d80:	4603      	mov	r3, r0
 8018d82:	e002      	b.n	8018d8a <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8018d84:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8018d86:	f06f 0301 	mvn.w	r3, #1
}
 8018d8a:	4618      	mov	r0, r3
 8018d8c:	3718      	adds	r7, #24
 8018d8e:	46bd      	mov	sp, r7
 8018d90:	bd80      	pop	{r7, pc}
 8018d92:	bf00      	nop
 8018d94:	0801f004 	.word	0x0801f004
 8018d98:	0801f03c 	.word	0x0801f03c
 8018d9c:	0801f070 	.word	0x0801f070

08018da0 <__io_putchar>:
     set to 'Yes') calls __io_putchar() */
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
{
 8018da0:	b580      	push	{r7, lr}
 8018da2:	b082      	sub	sp, #8
 8018da4:	af00      	add	r7, sp, #0
 8018da6:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the UART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart4, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8018da8:	1d39      	adds	r1, r7, #4
 8018daa:	f04f 33ff 	mov.w	r3, #4294967295
 8018dae:	2201      	movs	r2, #1
 8018db0:	4803      	ldr	r0, [pc, #12]	; (8018dc0 <__io_putchar+0x20>)
 8018db2:	f7ef fc68 	bl	8008686 <HAL_UART_Transmit>
  return ch;
 8018db6:	687b      	ldr	r3, [r7, #4]
}
 8018db8:	4618      	mov	r0, r3
 8018dba:	3708      	adds	r7, #8
 8018dbc:	46bd      	mov	sp, r7
 8018dbe:	bd80      	pop	{r7, pc}
 8018dc0:	2000253c 	.word	0x2000253c

08018dc4 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8018dc4:	b580      	push	{r7, lr}
 8018dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8018dc8:	2201      	movs	r2, #1
 8018dca:	490e      	ldr	r1, [pc, #56]	; (8018e04 <MX_USB_HOST_Init+0x40>)
 8018dcc:	480e      	ldr	r0, [pc, #56]	; (8018e08 <MX_USB_HOST_Init+0x44>)
 8018dce:	f7f3 fefb 	bl	800cbc8 <USBH_Init>
 8018dd2:	4603      	mov	r3, r0
 8018dd4:	2b00      	cmp	r3, #0
 8018dd6:	d001      	beq.n	8018ddc <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8018dd8:	f7e8 fb60 	bl	800149c <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_MSC_CLASS) != USBH_OK)
 8018ddc:	490b      	ldr	r1, [pc, #44]	; (8018e0c <MX_USB_HOST_Init+0x48>)
 8018dde:	480a      	ldr	r0, [pc, #40]	; (8018e08 <MX_USB_HOST_Init+0x44>)
 8018de0:	f7f3 ff8e 	bl	800cd00 <USBH_RegisterClass>
 8018de4:	4603      	mov	r3, r0
 8018de6:	2b00      	cmp	r3, #0
 8018de8:	d001      	beq.n	8018dee <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8018dea:	f7e8 fb57 	bl	800149c <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8018dee:	4806      	ldr	r0, [pc, #24]	; (8018e08 <MX_USB_HOST_Init+0x44>)
 8018df0:	f7f4 f874 	bl	800cedc <USBH_Start>
 8018df4:	4603      	mov	r3, r0
 8018df6:	2b00      	cmp	r3, #0
 8018df8:	d001      	beq.n	8018dfe <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8018dfa:	f7e8 fb4f 	bl	800149c <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8018dfe:	bf00      	nop
 8018e00:	bd80      	pop	{r7, pc}
 8018e02:	bf00      	nop
 8018e04:	08018e25 	.word	0x08018e25
 8018e08:	200183a4 	.word	0x200183a4
 8018e0c:	20000010 	.word	0x20000010

08018e10 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8018e10:	b580      	push	{r7, lr}
 8018e12:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8018e14:	4802      	ldr	r0, [pc, #8]	; (8018e20 <MX_USB_HOST_Process+0x10>)
 8018e16:	f7f4 f871 	bl	800cefc <USBH_Process>
}
 8018e1a:	bf00      	nop
 8018e1c:	bd80      	pop	{r7, pc}
 8018e1e:	bf00      	nop
 8018e20:	200183a4 	.word	0x200183a4

08018e24 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8018e24:	b480      	push	{r7}
 8018e26:	b083      	sub	sp, #12
 8018e28:	af00      	add	r7, sp, #0
 8018e2a:	6078      	str	r0, [r7, #4]
 8018e2c:	460b      	mov	r3, r1
 8018e2e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8018e30:	78fb      	ldrb	r3, [r7, #3]
 8018e32:	3b01      	subs	r3, #1
 8018e34:	2b04      	cmp	r3, #4
 8018e36:	d819      	bhi.n	8018e6c <USBH_UserProcess+0x48>
 8018e38:	a201      	add	r2, pc, #4	; (adr r2, 8018e40 <USBH_UserProcess+0x1c>)
 8018e3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018e3e:	bf00      	nop
 8018e40:	08018e6d 	.word	0x08018e6d
 8018e44:	08018e5d 	.word	0x08018e5d
 8018e48:	08018e6d 	.word	0x08018e6d
 8018e4c:	08018e65 	.word	0x08018e65
 8018e50:	08018e55 	.word	0x08018e55
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8018e54:	4b09      	ldr	r3, [pc, #36]	; (8018e7c <USBH_UserProcess+0x58>)
 8018e56:	2203      	movs	r2, #3
 8018e58:	701a      	strb	r2, [r3, #0]
  break;
 8018e5a:	e008      	b.n	8018e6e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8018e5c:	4b07      	ldr	r3, [pc, #28]	; (8018e7c <USBH_UserProcess+0x58>)
 8018e5e:	2202      	movs	r2, #2
 8018e60:	701a      	strb	r2, [r3, #0]
//  {
//    printf("USB Device Process Error\n");
//    /* Error : Hang Here */
//    while(1);
//  }
  break;
 8018e62:	e004      	b.n	8018e6e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8018e64:	4b05      	ldr	r3, [pc, #20]	; (8018e7c <USBH_UserProcess+0x58>)
 8018e66:	2201      	movs	r2, #1
 8018e68:	701a      	strb	r2, [r3, #0]
  break;
 8018e6a:	e000      	b.n	8018e6e <USBH_UserProcess+0x4a>

  default:
  break;
 8018e6c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8018e6e:	bf00      	nop
 8018e70:	370c      	adds	r7, #12
 8018e72:	46bd      	mov	sp, r7
 8018e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018e78:	4770      	bx	lr
 8018e7a:	bf00      	nop
 8018e7c:	200003ce 	.word	0x200003ce

08018e80 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8018e80:	b580      	push	{r7, lr}
 8018e82:	b08a      	sub	sp, #40	; 0x28
 8018e84:	af00      	add	r7, sp, #0
 8018e86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8018e88:	f107 0314 	add.w	r3, r7, #20
 8018e8c:	2200      	movs	r2, #0
 8018e8e:	601a      	str	r2, [r3, #0]
 8018e90:	605a      	str	r2, [r3, #4]
 8018e92:	609a      	str	r2, [r3, #8]
 8018e94:	60da      	str	r2, [r3, #12]
 8018e96:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8018e98:	687b      	ldr	r3, [r7, #4]
 8018e9a:	681b      	ldr	r3, [r3, #0]
 8018e9c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8018ea0:	d147      	bne.n	8018f32 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8018ea2:	2300      	movs	r3, #0
 8018ea4:	613b      	str	r3, [r7, #16]
 8018ea6:	4b25      	ldr	r3, [pc, #148]	; (8018f3c <HAL_HCD_MspInit+0xbc>)
 8018ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8018eaa:	4a24      	ldr	r2, [pc, #144]	; (8018f3c <HAL_HCD_MspInit+0xbc>)
 8018eac:	f043 0301 	orr.w	r3, r3, #1
 8018eb0:	6313      	str	r3, [r2, #48]	; 0x30
 8018eb2:	4b22      	ldr	r3, [pc, #136]	; (8018f3c <HAL_HCD_MspInit+0xbc>)
 8018eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8018eb6:	f003 0301 	and.w	r3, r3, #1
 8018eba:	613b      	str	r3, [r7, #16]
 8018ebc:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8018ebe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8018ec2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8018ec4:	2300      	movs	r3, #0
 8018ec6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8018ec8:	2300      	movs	r3, #0
 8018eca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8018ecc:	f107 0314 	add.w	r3, r7, #20
 8018ed0:	4619      	mov	r1, r3
 8018ed2:	481b      	ldr	r0, [pc, #108]	; (8018f40 <HAL_HCD_MspInit+0xc0>)
 8018ed4:	f7ec ff2c 	bl	8005d30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8018ed8:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8018edc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8018ede:	2302      	movs	r3, #2
 8018ee0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8018ee2:	2300      	movs	r3, #0
 8018ee4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8018ee6:	2303      	movs	r3, #3
 8018ee8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8018eea:	230a      	movs	r3, #10
 8018eec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8018eee:	f107 0314 	add.w	r3, r7, #20
 8018ef2:	4619      	mov	r1, r3
 8018ef4:	4812      	ldr	r0, [pc, #72]	; (8018f40 <HAL_HCD_MspInit+0xc0>)
 8018ef6:	f7ec ff1b 	bl	8005d30 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8018efa:	4b10      	ldr	r3, [pc, #64]	; (8018f3c <HAL_HCD_MspInit+0xbc>)
 8018efc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8018efe:	4a0f      	ldr	r2, [pc, #60]	; (8018f3c <HAL_HCD_MspInit+0xbc>)
 8018f00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018f04:	6353      	str	r3, [r2, #52]	; 0x34
 8018f06:	2300      	movs	r3, #0
 8018f08:	60fb      	str	r3, [r7, #12]
 8018f0a:	4b0c      	ldr	r3, [pc, #48]	; (8018f3c <HAL_HCD_MspInit+0xbc>)
 8018f0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018f0e:	4a0b      	ldr	r2, [pc, #44]	; (8018f3c <HAL_HCD_MspInit+0xbc>)
 8018f10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8018f14:	6453      	str	r3, [r2, #68]	; 0x44
 8018f16:	4b09      	ldr	r3, [pc, #36]	; (8018f3c <HAL_HCD_MspInit+0xbc>)
 8018f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018f1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8018f1e:	60fb      	str	r3, [r7, #12]
 8018f20:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8018f22:	2200      	movs	r2, #0
 8018f24:	2100      	movs	r1, #0
 8018f26:	2043      	movs	r0, #67	; 0x43
 8018f28:	f7e9 fcb9 	bl	800289e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8018f2c:	2043      	movs	r0, #67	; 0x43
 8018f2e:	f7e9 fcd2 	bl	80028d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8018f32:	bf00      	nop
 8018f34:	3728      	adds	r7, #40	; 0x28
 8018f36:	46bd      	mov	sp, r7
 8018f38:	bd80      	pop	{r7, pc}
 8018f3a:	bf00      	nop
 8018f3c:	40023800 	.word	0x40023800
 8018f40:	40020000 	.word	0x40020000

08018f44 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8018f44:	b580      	push	{r7, lr}
 8018f46:	b082      	sub	sp, #8
 8018f48:	af00      	add	r7, sp, #0
 8018f4a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8018f4c:	687b      	ldr	r3, [r7, #4]
 8018f4e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8018f52:	4618      	mov	r0, r3
 8018f54:	f7f4 fcf1 	bl	800d93a <USBH_LL_IncTimer>
}
 8018f58:	bf00      	nop
 8018f5a:	3708      	adds	r7, #8
 8018f5c:	46bd      	mov	sp, r7
 8018f5e:	bd80      	pop	{r7, pc}

08018f60 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8018f60:	b580      	push	{r7, lr}
 8018f62:	b082      	sub	sp, #8
 8018f64:	af00      	add	r7, sp, #0
 8018f66:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8018f68:	687b      	ldr	r3, [r7, #4]
 8018f6a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8018f6e:	4618      	mov	r0, r3
 8018f70:	f7f4 fd29 	bl	800d9c6 <USBH_LL_Connect>
}
 8018f74:	bf00      	nop
 8018f76:	3708      	adds	r7, #8
 8018f78:	46bd      	mov	sp, r7
 8018f7a:	bd80      	pop	{r7, pc}

08018f7c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8018f7c:	b580      	push	{r7, lr}
 8018f7e:	b082      	sub	sp, #8
 8018f80:	af00      	add	r7, sp, #0
 8018f82:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8018f84:	687b      	ldr	r3, [r7, #4]
 8018f86:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8018f8a:	4618      	mov	r0, r3
 8018f8c:	f7f4 fd32 	bl	800d9f4 <USBH_LL_Disconnect>
}
 8018f90:	bf00      	nop
 8018f92:	3708      	adds	r7, #8
 8018f94:	46bd      	mov	sp, r7
 8018f96:	bd80      	pop	{r7, pc}

08018f98 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8018f98:	b480      	push	{r7}
 8018f9a:	b083      	sub	sp, #12
 8018f9c:	af00      	add	r7, sp, #0
 8018f9e:	6078      	str	r0, [r7, #4]
 8018fa0:	460b      	mov	r3, r1
 8018fa2:	70fb      	strb	r3, [r7, #3]
 8018fa4:	4613      	mov	r3, r2
 8018fa6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8018fa8:	bf00      	nop
 8018faa:	370c      	adds	r7, #12
 8018fac:	46bd      	mov	sp, r7
 8018fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018fb2:	4770      	bx	lr

08018fb4 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8018fb4:	b580      	push	{r7, lr}
 8018fb6:	b082      	sub	sp, #8
 8018fb8:	af00      	add	r7, sp, #0
 8018fba:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8018fbc:	687b      	ldr	r3, [r7, #4]
 8018fbe:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8018fc2:	4618      	mov	r0, r3
 8018fc4:	f7f4 fce3 	bl	800d98e <USBH_LL_PortEnabled>
}
 8018fc8:	bf00      	nop
 8018fca:	3708      	adds	r7, #8
 8018fcc:	46bd      	mov	sp, r7
 8018fce:	bd80      	pop	{r7, pc}

08018fd0 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8018fd0:	b580      	push	{r7, lr}
 8018fd2:	b082      	sub	sp, #8
 8018fd4:	af00      	add	r7, sp, #0
 8018fd6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8018fd8:	687b      	ldr	r3, [r7, #4]
 8018fda:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8018fde:	4618      	mov	r0, r3
 8018fe0:	f7f4 fce3 	bl	800d9aa <USBH_LL_PortDisabled>
}
 8018fe4:	bf00      	nop
 8018fe6:	3708      	adds	r7, #8
 8018fe8:	46bd      	mov	sp, r7
 8018fea:	bd80      	pop	{r7, pc}

08018fec <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8018fec:	b580      	push	{r7, lr}
 8018fee:	b082      	sub	sp, #8
 8018ff0:	af00      	add	r7, sp, #0
 8018ff2:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8018ff4:	687b      	ldr	r3, [r7, #4]
 8018ff6:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8018ffa:	2b01      	cmp	r3, #1
 8018ffc:	d12a      	bne.n	8019054 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8018ffe:	4a18      	ldr	r2, [pc, #96]	; (8019060 <USBH_LL_Init+0x74>)
 8019000:	687b      	ldr	r3, [r7, #4]
 8019002:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 8019006:	687b      	ldr	r3, [r7, #4]
 8019008:	4a15      	ldr	r2, [pc, #84]	; (8019060 <USBH_LL_Init+0x74>)
 801900a:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 801900e:	4b14      	ldr	r3, [pc, #80]	; (8019060 <USBH_LL_Init+0x74>)
 8019010:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8019014:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8019016:	4b12      	ldr	r3, [pc, #72]	; (8019060 <USBH_LL_Init+0x74>)
 8019018:	2208      	movs	r2, #8
 801901a:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 801901c:	4b10      	ldr	r3, [pc, #64]	; (8019060 <USBH_LL_Init+0x74>)
 801901e:	2201      	movs	r2, #1
 8019020:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8019022:	4b0f      	ldr	r3, [pc, #60]	; (8019060 <USBH_LL_Init+0x74>)
 8019024:	2200      	movs	r2, #0
 8019026:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8019028:	4b0d      	ldr	r3, [pc, #52]	; (8019060 <USBH_LL_Init+0x74>)
 801902a:	2202      	movs	r2, #2
 801902c:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 801902e:	4b0c      	ldr	r3, [pc, #48]	; (8019060 <USBH_LL_Init+0x74>)
 8019030:	2200      	movs	r2, #0
 8019032:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8019034:	480a      	ldr	r0, [pc, #40]	; (8019060 <USBH_LL_Init+0x74>)
 8019036:	f7ed f848 	bl	80060ca <HAL_HCD_Init>
 801903a:	4603      	mov	r3, r0
 801903c:	2b00      	cmp	r3, #0
 801903e:	d001      	beq.n	8019044 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8019040:	f7e8 fa2c 	bl	800149c <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8019044:	4806      	ldr	r0, [pc, #24]	; (8019060 <USBH_LL_Init+0x74>)
 8019046:	f7ed fc2c 	bl	80068a2 <HAL_HCD_GetCurrentFrame>
 801904a:	4603      	mov	r3, r0
 801904c:	4619      	mov	r1, r3
 801904e:	6878      	ldr	r0, [r7, #4]
 8019050:	f7f4 fc64 	bl	800d91c <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8019054:	2300      	movs	r3, #0
}
 8019056:	4618      	mov	r0, r3
 8019058:	3708      	adds	r7, #8
 801905a:	46bd      	mov	sp, r7
 801905c:	bd80      	pop	{r7, pc}
 801905e:	bf00      	nop
 8019060:	2001877c 	.word	0x2001877c

08019064 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8019064:	b580      	push	{r7, lr}
 8019066:	b084      	sub	sp, #16
 8019068:	af00      	add	r7, sp, #0
 801906a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801906c:	2300      	movs	r3, #0
 801906e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8019070:	2300      	movs	r3, #0
 8019072:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8019074:	687b      	ldr	r3, [r7, #4]
 8019076:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 801907a:	4618      	mov	r0, r3
 801907c:	f7ed fb9b 	bl	80067b6 <HAL_HCD_Start>
 8019080:	4603      	mov	r3, r0
 8019082:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8019084:	7bfb      	ldrb	r3, [r7, #15]
 8019086:	4618      	mov	r0, r3
 8019088:	f000 f98c 	bl	80193a4 <USBH_Get_USB_Status>
 801908c:	4603      	mov	r3, r0
 801908e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019090:	7bbb      	ldrb	r3, [r7, #14]
}
 8019092:	4618      	mov	r0, r3
 8019094:	3710      	adds	r7, #16
 8019096:	46bd      	mov	sp, r7
 8019098:	bd80      	pop	{r7, pc}

0801909a <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 801909a:	b580      	push	{r7, lr}
 801909c:	b084      	sub	sp, #16
 801909e:	af00      	add	r7, sp, #0
 80190a0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80190a2:	2300      	movs	r3, #0
 80190a4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80190a6:	2300      	movs	r3, #0
 80190a8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80190aa:	687b      	ldr	r3, [r7, #4]
 80190ac:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80190b0:	4618      	mov	r0, r3
 80190b2:	f7ed fba3 	bl	80067fc <HAL_HCD_Stop>
 80190b6:	4603      	mov	r3, r0
 80190b8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80190ba:	7bfb      	ldrb	r3, [r7, #15]
 80190bc:	4618      	mov	r0, r3
 80190be:	f000 f971 	bl	80193a4 <USBH_Get_USB_Status>
 80190c2:	4603      	mov	r3, r0
 80190c4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80190c6:	7bbb      	ldrb	r3, [r7, #14]
}
 80190c8:	4618      	mov	r0, r3
 80190ca:	3710      	adds	r7, #16
 80190cc:	46bd      	mov	sp, r7
 80190ce:	bd80      	pop	{r7, pc}

080190d0 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 80190d0:	b580      	push	{r7, lr}
 80190d2:	b084      	sub	sp, #16
 80190d4:	af00      	add	r7, sp, #0
 80190d6:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 80190d8:	2301      	movs	r3, #1
 80190da:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 80190dc:	687b      	ldr	r3, [r7, #4]
 80190de:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80190e2:	4618      	mov	r0, r3
 80190e4:	f7ed fbeb 	bl	80068be <HAL_HCD_GetCurrentSpeed>
 80190e8:	4603      	mov	r3, r0
 80190ea:	2b02      	cmp	r3, #2
 80190ec:	d00c      	beq.n	8019108 <USBH_LL_GetSpeed+0x38>
 80190ee:	2b02      	cmp	r3, #2
 80190f0:	d80d      	bhi.n	801910e <USBH_LL_GetSpeed+0x3e>
 80190f2:	2b00      	cmp	r3, #0
 80190f4:	d002      	beq.n	80190fc <USBH_LL_GetSpeed+0x2c>
 80190f6:	2b01      	cmp	r3, #1
 80190f8:	d003      	beq.n	8019102 <USBH_LL_GetSpeed+0x32>
 80190fa:	e008      	b.n	801910e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 80190fc:	2300      	movs	r3, #0
 80190fe:	73fb      	strb	r3, [r7, #15]
    break;
 8019100:	e008      	b.n	8019114 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8019102:	2301      	movs	r3, #1
 8019104:	73fb      	strb	r3, [r7, #15]
    break;
 8019106:	e005      	b.n	8019114 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8019108:	2302      	movs	r3, #2
 801910a:	73fb      	strb	r3, [r7, #15]
    break;
 801910c:	e002      	b.n	8019114 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 801910e:	2301      	movs	r3, #1
 8019110:	73fb      	strb	r3, [r7, #15]
    break;
 8019112:	bf00      	nop
  }
  return  speed;
 8019114:	7bfb      	ldrb	r3, [r7, #15]
}
 8019116:	4618      	mov	r0, r3
 8019118:	3710      	adds	r7, #16
 801911a:	46bd      	mov	sp, r7
 801911c:	bd80      	pop	{r7, pc}

0801911e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 801911e:	b580      	push	{r7, lr}
 8019120:	b084      	sub	sp, #16
 8019122:	af00      	add	r7, sp, #0
 8019124:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019126:	2300      	movs	r3, #0
 8019128:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801912a:	2300      	movs	r3, #0
 801912c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 801912e:	687b      	ldr	r3, [r7, #4]
 8019130:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8019134:	4618      	mov	r0, r3
 8019136:	f7ed fb7e 	bl	8006836 <HAL_HCD_ResetPort>
 801913a:	4603      	mov	r3, r0
 801913c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 801913e:	7bfb      	ldrb	r3, [r7, #15]
 8019140:	4618      	mov	r0, r3
 8019142:	f000 f92f 	bl	80193a4 <USBH_Get_USB_Status>
 8019146:	4603      	mov	r3, r0
 8019148:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801914a:	7bbb      	ldrb	r3, [r7, #14]
}
 801914c:	4618      	mov	r0, r3
 801914e:	3710      	adds	r7, #16
 8019150:	46bd      	mov	sp, r7
 8019152:	bd80      	pop	{r7, pc}

08019154 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8019154:	b580      	push	{r7, lr}
 8019156:	b082      	sub	sp, #8
 8019158:	af00      	add	r7, sp, #0
 801915a:	6078      	str	r0, [r7, #4]
 801915c:	460b      	mov	r3, r1
 801915e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8019160:	687b      	ldr	r3, [r7, #4]
 8019162:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8019166:	78fa      	ldrb	r2, [r7, #3]
 8019168:	4611      	mov	r1, r2
 801916a:	4618      	mov	r0, r3
 801916c:	f7ed fb85 	bl	800687a <HAL_HCD_HC_GetXferCount>
 8019170:	4603      	mov	r3, r0
}
 8019172:	4618      	mov	r0, r3
 8019174:	3708      	adds	r7, #8
 8019176:	46bd      	mov	sp, r7
 8019178:	bd80      	pop	{r7, pc}

0801917a <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 801917a:	b590      	push	{r4, r7, lr}
 801917c:	b089      	sub	sp, #36	; 0x24
 801917e:	af04      	add	r7, sp, #16
 8019180:	6078      	str	r0, [r7, #4]
 8019182:	4608      	mov	r0, r1
 8019184:	4611      	mov	r1, r2
 8019186:	461a      	mov	r2, r3
 8019188:	4603      	mov	r3, r0
 801918a:	70fb      	strb	r3, [r7, #3]
 801918c:	460b      	mov	r3, r1
 801918e:	70bb      	strb	r3, [r7, #2]
 8019190:	4613      	mov	r3, r2
 8019192:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019194:	2300      	movs	r3, #0
 8019196:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8019198:	2300      	movs	r3, #0
 801919a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 801919c:	687b      	ldr	r3, [r7, #4]
 801919e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 80191a2:	787c      	ldrb	r4, [r7, #1]
 80191a4:	78ba      	ldrb	r2, [r7, #2]
 80191a6:	78f9      	ldrb	r1, [r7, #3]
 80191a8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80191aa:	9302      	str	r3, [sp, #8]
 80191ac:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80191b0:	9301      	str	r3, [sp, #4]
 80191b2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80191b6:	9300      	str	r3, [sp, #0]
 80191b8:	4623      	mov	r3, r4
 80191ba:	f7ec ffe8 	bl	800618e <HAL_HCD_HC_Init>
 80191be:	4603      	mov	r3, r0
 80191c0:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 80191c2:	7bfb      	ldrb	r3, [r7, #15]
 80191c4:	4618      	mov	r0, r3
 80191c6:	f000 f8ed 	bl	80193a4 <USBH_Get_USB_Status>
 80191ca:	4603      	mov	r3, r0
 80191cc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80191ce:	7bbb      	ldrb	r3, [r7, #14]
}
 80191d0:	4618      	mov	r0, r3
 80191d2:	3714      	adds	r7, #20
 80191d4:	46bd      	mov	sp, r7
 80191d6:	bd90      	pop	{r4, r7, pc}

080191d8 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80191d8:	b580      	push	{r7, lr}
 80191da:	b084      	sub	sp, #16
 80191dc:	af00      	add	r7, sp, #0
 80191de:	6078      	str	r0, [r7, #4]
 80191e0:	460b      	mov	r3, r1
 80191e2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80191e4:	2300      	movs	r3, #0
 80191e6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80191e8:	2300      	movs	r3, #0
 80191ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 80191ec:	687b      	ldr	r3, [r7, #4]
 80191ee:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80191f2:	78fa      	ldrb	r2, [r7, #3]
 80191f4:	4611      	mov	r1, r2
 80191f6:	4618      	mov	r0, r3
 80191f8:	f7ed f858 	bl	80062ac <HAL_HCD_HC_Halt>
 80191fc:	4603      	mov	r3, r0
 80191fe:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8019200:	7bfb      	ldrb	r3, [r7, #15]
 8019202:	4618      	mov	r0, r3
 8019204:	f000 f8ce 	bl	80193a4 <USBH_Get_USB_Status>
 8019208:	4603      	mov	r3, r0
 801920a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801920c:	7bbb      	ldrb	r3, [r7, #14]
}
 801920e:	4618      	mov	r0, r3
 8019210:	3710      	adds	r7, #16
 8019212:	46bd      	mov	sp, r7
 8019214:	bd80      	pop	{r7, pc}

08019216 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8019216:	b590      	push	{r4, r7, lr}
 8019218:	b089      	sub	sp, #36	; 0x24
 801921a:	af04      	add	r7, sp, #16
 801921c:	6078      	str	r0, [r7, #4]
 801921e:	4608      	mov	r0, r1
 8019220:	4611      	mov	r1, r2
 8019222:	461a      	mov	r2, r3
 8019224:	4603      	mov	r3, r0
 8019226:	70fb      	strb	r3, [r7, #3]
 8019228:	460b      	mov	r3, r1
 801922a:	70bb      	strb	r3, [r7, #2]
 801922c:	4613      	mov	r3, r2
 801922e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019230:	2300      	movs	r3, #0
 8019232:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8019234:	2300      	movs	r3, #0
 8019236:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8019238:	687b      	ldr	r3, [r7, #4]
 801923a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 801923e:	787c      	ldrb	r4, [r7, #1]
 8019240:	78ba      	ldrb	r2, [r7, #2]
 8019242:	78f9      	ldrb	r1, [r7, #3]
 8019244:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8019248:	9303      	str	r3, [sp, #12]
 801924a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801924c:	9302      	str	r3, [sp, #8]
 801924e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019250:	9301      	str	r3, [sp, #4]
 8019252:	f897 3020 	ldrb.w	r3, [r7, #32]
 8019256:	9300      	str	r3, [sp, #0]
 8019258:	4623      	mov	r3, r4
 801925a:	f7ed f84b 	bl	80062f4 <HAL_HCD_HC_SubmitRequest>
 801925e:	4603      	mov	r3, r0
 8019260:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8019262:	7bfb      	ldrb	r3, [r7, #15]
 8019264:	4618      	mov	r0, r3
 8019266:	f000 f89d 	bl	80193a4 <USBH_Get_USB_Status>
 801926a:	4603      	mov	r3, r0
 801926c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801926e:	7bbb      	ldrb	r3, [r7, #14]
}
 8019270:	4618      	mov	r0, r3
 8019272:	3714      	adds	r7, #20
 8019274:	46bd      	mov	sp, r7
 8019276:	bd90      	pop	{r4, r7, pc}

08019278 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8019278:	b580      	push	{r7, lr}
 801927a:	b082      	sub	sp, #8
 801927c:	af00      	add	r7, sp, #0
 801927e:	6078      	str	r0, [r7, #4]
 8019280:	460b      	mov	r3, r1
 8019282:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8019284:	687b      	ldr	r3, [r7, #4]
 8019286:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 801928a:	78fa      	ldrb	r2, [r7, #3]
 801928c:	4611      	mov	r1, r2
 801928e:	4618      	mov	r0, r3
 8019290:	f7ed fadf 	bl	8006852 <HAL_HCD_HC_GetURBState>
 8019294:	4603      	mov	r3, r0
}
 8019296:	4618      	mov	r0, r3
 8019298:	3708      	adds	r7, #8
 801929a:	46bd      	mov	sp, r7
 801929c:	bd80      	pop	{r7, pc}

0801929e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 801929e:	b580      	push	{r7, lr}
 80192a0:	b082      	sub	sp, #8
 80192a2:	af00      	add	r7, sp, #0
 80192a4:	6078      	str	r0, [r7, #4]
 80192a6:	460b      	mov	r3, r1
 80192a8:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 80192aa:	687b      	ldr	r3, [r7, #4]
 80192ac:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 80192b0:	2b01      	cmp	r3, #1
 80192b2:	d103      	bne.n	80192bc <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 80192b4:	78fb      	ldrb	r3, [r7, #3]
 80192b6:	4618      	mov	r0, r3
 80192b8:	f000 f8a0 	bl	80193fc <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 80192bc:	20c8      	movs	r0, #200	; 0xc8
 80192be:	f7e9 f9ef 	bl	80026a0 <HAL_Delay>
  return USBH_OK;
 80192c2:	2300      	movs	r3, #0
}
 80192c4:	4618      	mov	r0, r3
 80192c6:	3708      	adds	r7, #8
 80192c8:	46bd      	mov	sp, r7
 80192ca:	bd80      	pop	{r7, pc}

080192cc <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 80192cc:	b480      	push	{r7}
 80192ce:	b085      	sub	sp, #20
 80192d0:	af00      	add	r7, sp, #0
 80192d2:	6078      	str	r0, [r7, #4]
 80192d4:	460b      	mov	r3, r1
 80192d6:	70fb      	strb	r3, [r7, #3]
 80192d8:	4613      	mov	r3, r2
 80192da:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80192dc:	687b      	ldr	r3, [r7, #4]
 80192de:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80192e2:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 80192e4:	78fb      	ldrb	r3, [r7, #3]
 80192e6:	68fa      	ldr	r2, [r7, #12]
 80192e8:	212c      	movs	r1, #44	; 0x2c
 80192ea:	fb01 f303 	mul.w	r3, r1, r3
 80192ee:	4413      	add	r3, r2
 80192f0:	333b      	adds	r3, #59	; 0x3b
 80192f2:	781b      	ldrb	r3, [r3, #0]
 80192f4:	2b00      	cmp	r3, #0
 80192f6:	d009      	beq.n	801930c <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 80192f8:	78fb      	ldrb	r3, [r7, #3]
 80192fa:	68fa      	ldr	r2, [r7, #12]
 80192fc:	212c      	movs	r1, #44	; 0x2c
 80192fe:	fb01 f303 	mul.w	r3, r1, r3
 8019302:	4413      	add	r3, r2
 8019304:	3354      	adds	r3, #84	; 0x54
 8019306:	78ba      	ldrb	r2, [r7, #2]
 8019308:	701a      	strb	r2, [r3, #0]
 801930a:	e008      	b.n	801931e <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 801930c:	78fb      	ldrb	r3, [r7, #3]
 801930e:	68fa      	ldr	r2, [r7, #12]
 8019310:	212c      	movs	r1, #44	; 0x2c
 8019312:	fb01 f303 	mul.w	r3, r1, r3
 8019316:	4413      	add	r3, r2
 8019318:	3355      	adds	r3, #85	; 0x55
 801931a:	78ba      	ldrb	r2, [r7, #2]
 801931c:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 801931e:	2300      	movs	r3, #0
}
 8019320:	4618      	mov	r0, r3
 8019322:	3714      	adds	r7, #20
 8019324:	46bd      	mov	sp, r7
 8019326:	f85d 7b04 	ldr.w	r7, [sp], #4
 801932a:	4770      	bx	lr

0801932c <USBH_LL_GetToggle>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval toggle (0/1)
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 801932c:	b480      	push	{r7}
 801932e:	b085      	sub	sp, #20
 8019330:	af00      	add	r7, sp, #0
 8019332:	6078      	str	r0, [r7, #4]
 8019334:	460b      	mov	r3, r1
 8019336:	70fb      	strb	r3, [r7, #3]
  uint8_t toggle = 0;
 8019338:	2300      	movs	r3, #0
 801933a:	73fb      	strb	r3, [r7, #15]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 801933c:	687b      	ldr	r3, [r7, #4]
 801933e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8019342:	60bb      	str	r3, [r7, #8]

  if(pHandle->hc[pipe].ep_is_in)
 8019344:	78fb      	ldrb	r3, [r7, #3]
 8019346:	68ba      	ldr	r2, [r7, #8]
 8019348:	212c      	movs	r1, #44	; 0x2c
 801934a:	fb01 f303 	mul.w	r3, r1, r3
 801934e:	4413      	add	r3, r2
 8019350:	333b      	adds	r3, #59	; 0x3b
 8019352:	781b      	ldrb	r3, [r3, #0]
 8019354:	2b00      	cmp	r3, #0
 8019356:	d009      	beq.n	801936c <USBH_LL_GetToggle+0x40>
  {
    toggle = pHandle->hc[pipe].toggle_in;
 8019358:	78fb      	ldrb	r3, [r7, #3]
 801935a:	68ba      	ldr	r2, [r7, #8]
 801935c:	212c      	movs	r1, #44	; 0x2c
 801935e:	fb01 f303 	mul.w	r3, r1, r3
 8019362:	4413      	add	r3, r2
 8019364:	3354      	adds	r3, #84	; 0x54
 8019366:	781b      	ldrb	r3, [r3, #0]
 8019368:	73fb      	strb	r3, [r7, #15]
 801936a:	e008      	b.n	801937e <USBH_LL_GetToggle+0x52>
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 801936c:	78fb      	ldrb	r3, [r7, #3]
 801936e:	68ba      	ldr	r2, [r7, #8]
 8019370:	212c      	movs	r1, #44	; 0x2c
 8019372:	fb01 f303 	mul.w	r3, r1, r3
 8019376:	4413      	add	r3, r2
 8019378:	3355      	adds	r3, #85	; 0x55
 801937a:	781b      	ldrb	r3, [r3, #0]
 801937c:	73fb      	strb	r3, [r7, #15]
  }
  return toggle;
 801937e:	7bfb      	ldrb	r3, [r7, #15]
}
 8019380:	4618      	mov	r0, r3
 8019382:	3714      	adds	r7, #20
 8019384:	46bd      	mov	sp, r7
 8019386:	f85d 7b04 	ldr.w	r7, [sp], #4
 801938a:	4770      	bx	lr

0801938c <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 801938c:	b580      	push	{r7, lr}
 801938e:	b082      	sub	sp, #8
 8019390:	af00      	add	r7, sp, #0
 8019392:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8019394:	6878      	ldr	r0, [r7, #4]
 8019396:	f7e9 f983 	bl	80026a0 <HAL_Delay>
}
 801939a:	bf00      	nop
 801939c:	3708      	adds	r7, #8
 801939e:	46bd      	mov	sp, r7
 80193a0:	bd80      	pop	{r7, pc}
	...

080193a4 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80193a4:	b480      	push	{r7}
 80193a6:	b085      	sub	sp, #20
 80193a8:	af00      	add	r7, sp, #0
 80193aa:	4603      	mov	r3, r0
 80193ac:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80193ae:	2300      	movs	r3, #0
 80193b0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80193b2:	79fb      	ldrb	r3, [r7, #7]
 80193b4:	2b03      	cmp	r3, #3
 80193b6:	d817      	bhi.n	80193e8 <USBH_Get_USB_Status+0x44>
 80193b8:	a201      	add	r2, pc, #4	; (adr r2, 80193c0 <USBH_Get_USB_Status+0x1c>)
 80193ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80193be:	bf00      	nop
 80193c0:	080193d1 	.word	0x080193d1
 80193c4:	080193d7 	.word	0x080193d7
 80193c8:	080193dd 	.word	0x080193dd
 80193cc:	080193e3 	.word	0x080193e3
  {
    case HAL_OK :
      usb_status = USBH_OK;
 80193d0:	2300      	movs	r3, #0
 80193d2:	73fb      	strb	r3, [r7, #15]
    break;
 80193d4:	e00b      	b.n	80193ee <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80193d6:	2302      	movs	r3, #2
 80193d8:	73fb      	strb	r3, [r7, #15]
    break;
 80193da:	e008      	b.n	80193ee <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80193dc:	2301      	movs	r3, #1
 80193de:	73fb      	strb	r3, [r7, #15]
    break;
 80193e0:	e005      	b.n	80193ee <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80193e2:	2302      	movs	r3, #2
 80193e4:	73fb      	strb	r3, [r7, #15]
    break;
 80193e6:	e002      	b.n	80193ee <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80193e8:	2302      	movs	r3, #2
 80193ea:	73fb      	strb	r3, [r7, #15]
    break;
 80193ec:	bf00      	nop
  }
  return usb_status;
 80193ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80193f0:	4618      	mov	r0, r3
 80193f2:	3714      	adds	r7, #20
 80193f4:	46bd      	mov	sp, r7
 80193f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80193fa:	4770      	bx	lr

080193fc <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 80193fc:	b580      	push	{r7, lr}
 80193fe:	b084      	sub	sp, #16
 8019400:	af00      	add	r7, sp, #0
 8019402:	4603      	mov	r3, r0
 8019404:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8019406:	79fb      	ldrb	r3, [r7, #7]
 8019408:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 801940a:	79fb      	ldrb	r3, [r7, #7]
 801940c:	2b00      	cmp	r3, #0
 801940e:	d102      	bne.n	8019416 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8019410:	2300      	movs	r3, #0
 8019412:	73fb      	strb	r3, [r7, #15]
 8019414:	e001      	b.n	801941a <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8019416:	2301      	movs	r3, #1
 8019418:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,(GPIO_PinState)data);
 801941a:	7bfb      	ldrb	r3, [r7, #15]
 801941c:	461a      	mov	r2, r3
 801941e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8019422:	4803      	ldr	r0, [pc, #12]	; (8019430 <MX_DriverVbusFS+0x34>)
 8019424:	f7ec fe38 	bl	8006098 <HAL_GPIO_WritePin>
}
 8019428:	bf00      	nop
 801942a:	3710      	adds	r7, #16
 801942c:	46bd      	mov	sp, r7
 801942e:	bd80      	pop	{r7, pc}
 8019430:	40020400 	.word	0x40020400

08019434 <__libc_init_array>:
 8019434:	b570      	push	{r4, r5, r6, lr}
 8019436:	4d0d      	ldr	r5, [pc, #52]	; (801946c <__libc_init_array+0x38>)
 8019438:	4c0d      	ldr	r4, [pc, #52]	; (8019470 <__libc_init_array+0x3c>)
 801943a:	1b64      	subs	r4, r4, r5
 801943c:	10a4      	asrs	r4, r4, #2
 801943e:	2600      	movs	r6, #0
 8019440:	42a6      	cmp	r6, r4
 8019442:	d109      	bne.n	8019458 <__libc_init_array+0x24>
 8019444:	4d0b      	ldr	r5, [pc, #44]	; (8019474 <__libc_init_array+0x40>)
 8019446:	4c0c      	ldr	r4, [pc, #48]	; (8019478 <__libc_init_array+0x44>)
 8019448:	f002 fdbe 	bl	801bfc8 <_init>
 801944c:	1b64      	subs	r4, r4, r5
 801944e:	10a4      	asrs	r4, r4, #2
 8019450:	2600      	movs	r6, #0
 8019452:	42a6      	cmp	r6, r4
 8019454:	d105      	bne.n	8019462 <__libc_init_array+0x2e>
 8019456:	bd70      	pop	{r4, r5, r6, pc}
 8019458:	f855 3b04 	ldr.w	r3, [r5], #4
 801945c:	4798      	blx	r3
 801945e:	3601      	adds	r6, #1
 8019460:	e7ee      	b.n	8019440 <__libc_init_array+0xc>
 8019462:	f855 3b04 	ldr.w	r3, [r5], #4
 8019466:	4798      	blx	r3
 8019468:	3601      	adds	r6, #1
 801946a:	e7f2      	b.n	8019452 <__libc_init_array+0x1e>
 801946c:	0801f770 	.word	0x0801f770
 8019470:	0801f770 	.word	0x0801f770
 8019474:	0801f770 	.word	0x0801f770
 8019478:	0801f774 	.word	0x0801f774

0801947c <malloc>:
 801947c:	4b02      	ldr	r3, [pc, #8]	; (8019488 <malloc+0xc>)
 801947e:	4601      	mov	r1, r0
 8019480:	6818      	ldr	r0, [r3, #0]
 8019482:	f000 b87f 	b.w	8019584 <_malloc_r>
 8019486:	bf00      	nop
 8019488:	2000003c 	.word	0x2000003c

0801948c <free>:
 801948c:	4b02      	ldr	r3, [pc, #8]	; (8019498 <free+0xc>)
 801948e:	4601      	mov	r1, r0
 8019490:	6818      	ldr	r0, [r3, #0]
 8019492:	f000 b827 	b.w	80194e4 <_free_r>
 8019496:	bf00      	nop
 8019498:	2000003c 	.word	0x2000003c

0801949c <memcmp>:
 801949c:	b530      	push	{r4, r5, lr}
 801949e:	3901      	subs	r1, #1
 80194a0:	2400      	movs	r4, #0
 80194a2:	42a2      	cmp	r2, r4
 80194a4:	d101      	bne.n	80194aa <memcmp+0xe>
 80194a6:	2000      	movs	r0, #0
 80194a8:	e005      	b.n	80194b6 <memcmp+0x1a>
 80194aa:	5d03      	ldrb	r3, [r0, r4]
 80194ac:	3401      	adds	r4, #1
 80194ae:	5d0d      	ldrb	r5, [r1, r4]
 80194b0:	42ab      	cmp	r3, r5
 80194b2:	d0f6      	beq.n	80194a2 <memcmp+0x6>
 80194b4:	1b58      	subs	r0, r3, r5
 80194b6:	bd30      	pop	{r4, r5, pc}

080194b8 <memcpy>:
 80194b8:	440a      	add	r2, r1
 80194ba:	4291      	cmp	r1, r2
 80194bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80194c0:	d100      	bne.n	80194c4 <memcpy+0xc>
 80194c2:	4770      	bx	lr
 80194c4:	b510      	push	{r4, lr}
 80194c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80194ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80194ce:	4291      	cmp	r1, r2
 80194d0:	d1f9      	bne.n	80194c6 <memcpy+0xe>
 80194d2:	bd10      	pop	{r4, pc}

080194d4 <memset>:
 80194d4:	4402      	add	r2, r0
 80194d6:	4603      	mov	r3, r0
 80194d8:	4293      	cmp	r3, r2
 80194da:	d100      	bne.n	80194de <memset+0xa>
 80194dc:	4770      	bx	lr
 80194de:	f803 1b01 	strb.w	r1, [r3], #1
 80194e2:	e7f9      	b.n	80194d8 <memset+0x4>

080194e4 <_free_r>:
 80194e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80194e6:	2900      	cmp	r1, #0
 80194e8:	d048      	beq.n	801957c <_free_r+0x98>
 80194ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80194ee:	9001      	str	r0, [sp, #4]
 80194f0:	2b00      	cmp	r3, #0
 80194f2:	f1a1 0404 	sub.w	r4, r1, #4
 80194f6:	bfb8      	it	lt
 80194f8:	18e4      	addlt	r4, r4, r3
 80194fa:	f001 ff13 	bl	801b324 <__malloc_lock>
 80194fe:	4a20      	ldr	r2, [pc, #128]	; (8019580 <_free_r+0x9c>)
 8019500:	9801      	ldr	r0, [sp, #4]
 8019502:	6813      	ldr	r3, [r2, #0]
 8019504:	4615      	mov	r5, r2
 8019506:	b933      	cbnz	r3, 8019516 <_free_r+0x32>
 8019508:	6063      	str	r3, [r4, #4]
 801950a:	6014      	str	r4, [r2, #0]
 801950c:	b003      	add	sp, #12
 801950e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8019512:	f001 bf0d 	b.w	801b330 <__malloc_unlock>
 8019516:	42a3      	cmp	r3, r4
 8019518:	d90b      	bls.n	8019532 <_free_r+0x4e>
 801951a:	6821      	ldr	r1, [r4, #0]
 801951c:	1862      	adds	r2, r4, r1
 801951e:	4293      	cmp	r3, r2
 8019520:	bf04      	itt	eq
 8019522:	681a      	ldreq	r2, [r3, #0]
 8019524:	685b      	ldreq	r3, [r3, #4]
 8019526:	6063      	str	r3, [r4, #4]
 8019528:	bf04      	itt	eq
 801952a:	1852      	addeq	r2, r2, r1
 801952c:	6022      	streq	r2, [r4, #0]
 801952e:	602c      	str	r4, [r5, #0]
 8019530:	e7ec      	b.n	801950c <_free_r+0x28>
 8019532:	461a      	mov	r2, r3
 8019534:	685b      	ldr	r3, [r3, #4]
 8019536:	b10b      	cbz	r3, 801953c <_free_r+0x58>
 8019538:	42a3      	cmp	r3, r4
 801953a:	d9fa      	bls.n	8019532 <_free_r+0x4e>
 801953c:	6811      	ldr	r1, [r2, #0]
 801953e:	1855      	adds	r5, r2, r1
 8019540:	42a5      	cmp	r5, r4
 8019542:	d10b      	bne.n	801955c <_free_r+0x78>
 8019544:	6824      	ldr	r4, [r4, #0]
 8019546:	4421      	add	r1, r4
 8019548:	1854      	adds	r4, r2, r1
 801954a:	42a3      	cmp	r3, r4
 801954c:	6011      	str	r1, [r2, #0]
 801954e:	d1dd      	bne.n	801950c <_free_r+0x28>
 8019550:	681c      	ldr	r4, [r3, #0]
 8019552:	685b      	ldr	r3, [r3, #4]
 8019554:	6053      	str	r3, [r2, #4]
 8019556:	4421      	add	r1, r4
 8019558:	6011      	str	r1, [r2, #0]
 801955a:	e7d7      	b.n	801950c <_free_r+0x28>
 801955c:	d902      	bls.n	8019564 <_free_r+0x80>
 801955e:	230c      	movs	r3, #12
 8019560:	6003      	str	r3, [r0, #0]
 8019562:	e7d3      	b.n	801950c <_free_r+0x28>
 8019564:	6825      	ldr	r5, [r4, #0]
 8019566:	1961      	adds	r1, r4, r5
 8019568:	428b      	cmp	r3, r1
 801956a:	bf04      	itt	eq
 801956c:	6819      	ldreq	r1, [r3, #0]
 801956e:	685b      	ldreq	r3, [r3, #4]
 8019570:	6063      	str	r3, [r4, #4]
 8019572:	bf04      	itt	eq
 8019574:	1949      	addeq	r1, r1, r5
 8019576:	6021      	streq	r1, [r4, #0]
 8019578:	6054      	str	r4, [r2, #4]
 801957a:	e7c7      	b.n	801950c <_free_r+0x28>
 801957c:	b003      	add	sp, #12
 801957e:	bd30      	pop	{r4, r5, pc}
 8019580:	200003d0 	.word	0x200003d0

08019584 <_malloc_r>:
 8019584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019586:	1ccd      	adds	r5, r1, #3
 8019588:	f025 0503 	bic.w	r5, r5, #3
 801958c:	3508      	adds	r5, #8
 801958e:	2d0c      	cmp	r5, #12
 8019590:	bf38      	it	cc
 8019592:	250c      	movcc	r5, #12
 8019594:	2d00      	cmp	r5, #0
 8019596:	4606      	mov	r6, r0
 8019598:	db01      	blt.n	801959e <_malloc_r+0x1a>
 801959a:	42a9      	cmp	r1, r5
 801959c:	d903      	bls.n	80195a6 <_malloc_r+0x22>
 801959e:	230c      	movs	r3, #12
 80195a0:	6033      	str	r3, [r6, #0]
 80195a2:	2000      	movs	r0, #0
 80195a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80195a6:	f001 febd 	bl	801b324 <__malloc_lock>
 80195aa:	4921      	ldr	r1, [pc, #132]	; (8019630 <_malloc_r+0xac>)
 80195ac:	680a      	ldr	r2, [r1, #0]
 80195ae:	4614      	mov	r4, r2
 80195b0:	b99c      	cbnz	r4, 80195da <_malloc_r+0x56>
 80195b2:	4f20      	ldr	r7, [pc, #128]	; (8019634 <_malloc_r+0xb0>)
 80195b4:	683b      	ldr	r3, [r7, #0]
 80195b6:	b923      	cbnz	r3, 80195c2 <_malloc_r+0x3e>
 80195b8:	4621      	mov	r1, r4
 80195ba:	4630      	mov	r0, r6
 80195bc:	f000 fd14 	bl	8019fe8 <_sbrk_r>
 80195c0:	6038      	str	r0, [r7, #0]
 80195c2:	4629      	mov	r1, r5
 80195c4:	4630      	mov	r0, r6
 80195c6:	f000 fd0f 	bl	8019fe8 <_sbrk_r>
 80195ca:	1c43      	adds	r3, r0, #1
 80195cc:	d123      	bne.n	8019616 <_malloc_r+0x92>
 80195ce:	230c      	movs	r3, #12
 80195d0:	6033      	str	r3, [r6, #0]
 80195d2:	4630      	mov	r0, r6
 80195d4:	f001 feac 	bl	801b330 <__malloc_unlock>
 80195d8:	e7e3      	b.n	80195a2 <_malloc_r+0x1e>
 80195da:	6823      	ldr	r3, [r4, #0]
 80195dc:	1b5b      	subs	r3, r3, r5
 80195de:	d417      	bmi.n	8019610 <_malloc_r+0x8c>
 80195e0:	2b0b      	cmp	r3, #11
 80195e2:	d903      	bls.n	80195ec <_malloc_r+0x68>
 80195e4:	6023      	str	r3, [r4, #0]
 80195e6:	441c      	add	r4, r3
 80195e8:	6025      	str	r5, [r4, #0]
 80195ea:	e004      	b.n	80195f6 <_malloc_r+0x72>
 80195ec:	6863      	ldr	r3, [r4, #4]
 80195ee:	42a2      	cmp	r2, r4
 80195f0:	bf0c      	ite	eq
 80195f2:	600b      	streq	r3, [r1, #0]
 80195f4:	6053      	strne	r3, [r2, #4]
 80195f6:	4630      	mov	r0, r6
 80195f8:	f001 fe9a 	bl	801b330 <__malloc_unlock>
 80195fc:	f104 000b 	add.w	r0, r4, #11
 8019600:	1d23      	adds	r3, r4, #4
 8019602:	f020 0007 	bic.w	r0, r0, #7
 8019606:	1ac2      	subs	r2, r0, r3
 8019608:	d0cc      	beq.n	80195a4 <_malloc_r+0x20>
 801960a:	1a1b      	subs	r3, r3, r0
 801960c:	50a3      	str	r3, [r4, r2]
 801960e:	e7c9      	b.n	80195a4 <_malloc_r+0x20>
 8019610:	4622      	mov	r2, r4
 8019612:	6864      	ldr	r4, [r4, #4]
 8019614:	e7cc      	b.n	80195b0 <_malloc_r+0x2c>
 8019616:	1cc4      	adds	r4, r0, #3
 8019618:	f024 0403 	bic.w	r4, r4, #3
 801961c:	42a0      	cmp	r0, r4
 801961e:	d0e3      	beq.n	80195e8 <_malloc_r+0x64>
 8019620:	1a21      	subs	r1, r4, r0
 8019622:	4630      	mov	r0, r6
 8019624:	f000 fce0 	bl	8019fe8 <_sbrk_r>
 8019628:	3001      	adds	r0, #1
 801962a:	d1dd      	bne.n	80195e8 <_malloc_r+0x64>
 801962c:	e7cf      	b.n	80195ce <_malloc_r+0x4a>
 801962e:	bf00      	nop
 8019630:	200003d0 	.word	0x200003d0
 8019634:	200003d4 	.word	0x200003d4

08019638 <__cvt>:
 8019638:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801963c:	ec55 4b10 	vmov	r4, r5, d0
 8019640:	2d00      	cmp	r5, #0
 8019642:	460e      	mov	r6, r1
 8019644:	4619      	mov	r1, r3
 8019646:	462b      	mov	r3, r5
 8019648:	bfbb      	ittet	lt
 801964a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 801964e:	461d      	movlt	r5, r3
 8019650:	2300      	movge	r3, #0
 8019652:	232d      	movlt	r3, #45	; 0x2d
 8019654:	700b      	strb	r3, [r1, #0]
 8019656:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8019658:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 801965c:	4691      	mov	r9, r2
 801965e:	f023 0820 	bic.w	r8, r3, #32
 8019662:	bfbc      	itt	lt
 8019664:	4622      	movlt	r2, r4
 8019666:	4614      	movlt	r4, r2
 8019668:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801966c:	d005      	beq.n	801967a <__cvt+0x42>
 801966e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8019672:	d100      	bne.n	8019676 <__cvt+0x3e>
 8019674:	3601      	adds	r6, #1
 8019676:	2102      	movs	r1, #2
 8019678:	e000      	b.n	801967c <__cvt+0x44>
 801967a:	2103      	movs	r1, #3
 801967c:	ab03      	add	r3, sp, #12
 801967e:	9301      	str	r3, [sp, #4]
 8019680:	ab02      	add	r3, sp, #8
 8019682:	9300      	str	r3, [sp, #0]
 8019684:	ec45 4b10 	vmov	d0, r4, r5
 8019688:	4653      	mov	r3, sl
 801968a:	4632      	mov	r2, r6
 801968c:	f000 fe28 	bl	801a2e0 <_dtoa_r>
 8019690:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8019694:	4607      	mov	r7, r0
 8019696:	d102      	bne.n	801969e <__cvt+0x66>
 8019698:	f019 0f01 	tst.w	r9, #1
 801969c:	d022      	beq.n	80196e4 <__cvt+0xac>
 801969e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80196a2:	eb07 0906 	add.w	r9, r7, r6
 80196a6:	d110      	bne.n	80196ca <__cvt+0x92>
 80196a8:	783b      	ldrb	r3, [r7, #0]
 80196aa:	2b30      	cmp	r3, #48	; 0x30
 80196ac:	d10a      	bne.n	80196c4 <__cvt+0x8c>
 80196ae:	2200      	movs	r2, #0
 80196b0:	2300      	movs	r3, #0
 80196b2:	4620      	mov	r0, r4
 80196b4:	4629      	mov	r1, r5
 80196b6:	f7e7 fa07 	bl	8000ac8 <__aeabi_dcmpeq>
 80196ba:	b918      	cbnz	r0, 80196c4 <__cvt+0x8c>
 80196bc:	f1c6 0601 	rsb	r6, r6, #1
 80196c0:	f8ca 6000 	str.w	r6, [sl]
 80196c4:	f8da 3000 	ldr.w	r3, [sl]
 80196c8:	4499      	add	r9, r3
 80196ca:	2200      	movs	r2, #0
 80196cc:	2300      	movs	r3, #0
 80196ce:	4620      	mov	r0, r4
 80196d0:	4629      	mov	r1, r5
 80196d2:	f7e7 f9f9 	bl	8000ac8 <__aeabi_dcmpeq>
 80196d6:	b108      	cbz	r0, 80196dc <__cvt+0xa4>
 80196d8:	f8cd 900c 	str.w	r9, [sp, #12]
 80196dc:	2230      	movs	r2, #48	; 0x30
 80196de:	9b03      	ldr	r3, [sp, #12]
 80196e0:	454b      	cmp	r3, r9
 80196e2:	d307      	bcc.n	80196f4 <__cvt+0xbc>
 80196e4:	9b03      	ldr	r3, [sp, #12]
 80196e6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80196e8:	1bdb      	subs	r3, r3, r7
 80196ea:	4638      	mov	r0, r7
 80196ec:	6013      	str	r3, [r2, #0]
 80196ee:	b004      	add	sp, #16
 80196f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80196f4:	1c59      	adds	r1, r3, #1
 80196f6:	9103      	str	r1, [sp, #12]
 80196f8:	701a      	strb	r2, [r3, #0]
 80196fa:	e7f0      	b.n	80196de <__cvt+0xa6>

080196fc <__exponent>:
 80196fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80196fe:	4603      	mov	r3, r0
 8019700:	2900      	cmp	r1, #0
 8019702:	bfb8      	it	lt
 8019704:	4249      	neglt	r1, r1
 8019706:	f803 2b02 	strb.w	r2, [r3], #2
 801970a:	bfb4      	ite	lt
 801970c:	222d      	movlt	r2, #45	; 0x2d
 801970e:	222b      	movge	r2, #43	; 0x2b
 8019710:	2909      	cmp	r1, #9
 8019712:	7042      	strb	r2, [r0, #1]
 8019714:	dd2a      	ble.n	801976c <__exponent+0x70>
 8019716:	f10d 0407 	add.w	r4, sp, #7
 801971a:	46a4      	mov	ip, r4
 801971c:	270a      	movs	r7, #10
 801971e:	46a6      	mov	lr, r4
 8019720:	460a      	mov	r2, r1
 8019722:	fb91 f6f7 	sdiv	r6, r1, r7
 8019726:	fb07 1516 	mls	r5, r7, r6, r1
 801972a:	3530      	adds	r5, #48	; 0x30
 801972c:	2a63      	cmp	r2, #99	; 0x63
 801972e:	f104 34ff 	add.w	r4, r4, #4294967295
 8019732:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8019736:	4631      	mov	r1, r6
 8019738:	dcf1      	bgt.n	801971e <__exponent+0x22>
 801973a:	3130      	adds	r1, #48	; 0x30
 801973c:	f1ae 0502 	sub.w	r5, lr, #2
 8019740:	f804 1c01 	strb.w	r1, [r4, #-1]
 8019744:	1c44      	adds	r4, r0, #1
 8019746:	4629      	mov	r1, r5
 8019748:	4561      	cmp	r1, ip
 801974a:	d30a      	bcc.n	8019762 <__exponent+0x66>
 801974c:	f10d 0209 	add.w	r2, sp, #9
 8019750:	eba2 020e 	sub.w	r2, r2, lr
 8019754:	4565      	cmp	r5, ip
 8019756:	bf88      	it	hi
 8019758:	2200      	movhi	r2, #0
 801975a:	4413      	add	r3, r2
 801975c:	1a18      	subs	r0, r3, r0
 801975e:	b003      	add	sp, #12
 8019760:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019762:	f811 2b01 	ldrb.w	r2, [r1], #1
 8019766:	f804 2f01 	strb.w	r2, [r4, #1]!
 801976a:	e7ed      	b.n	8019748 <__exponent+0x4c>
 801976c:	2330      	movs	r3, #48	; 0x30
 801976e:	3130      	adds	r1, #48	; 0x30
 8019770:	7083      	strb	r3, [r0, #2]
 8019772:	70c1      	strb	r1, [r0, #3]
 8019774:	1d03      	adds	r3, r0, #4
 8019776:	e7f1      	b.n	801975c <__exponent+0x60>

08019778 <_printf_float>:
 8019778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801977c:	ed2d 8b02 	vpush	{d8}
 8019780:	b08d      	sub	sp, #52	; 0x34
 8019782:	460c      	mov	r4, r1
 8019784:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8019788:	4616      	mov	r6, r2
 801978a:	461f      	mov	r7, r3
 801978c:	4605      	mov	r5, r0
 801978e:	f001 fd5d 	bl	801b24c <_localeconv_r>
 8019792:	f8d0 a000 	ldr.w	sl, [r0]
 8019796:	4650      	mov	r0, sl
 8019798:	f7e6 fd1a 	bl	80001d0 <strlen>
 801979c:	2300      	movs	r3, #0
 801979e:	930a      	str	r3, [sp, #40]	; 0x28
 80197a0:	6823      	ldr	r3, [r4, #0]
 80197a2:	9305      	str	r3, [sp, #20]
 80197a4:	f8d8 3000 	ldr.w	r3, [r8]
 80197a8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80197ac:	3307      	adds	r3, #7
 80197ae:	f023 0307 	bic.w	r3, r3, #7
 80197b2:	f103 0208 	add.w	r2, r3, #8
 80197b6:	f8c8 2000 	str.w	r2, [r8]
 80197ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80197be:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80197c2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80197c6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80197ca:	9307      	str	r3, [sp, #28]
 80197cc:	f8cd 8018 	str.w	r8, [sp, #24]
 80197d0:	ee08 0a10 	vmov	s16, r0
 80197d4:	4b9f      	ldr	r3, [pc, #636]	; (8019a54 <_printf_float+0x2dc>)
 80197d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80197da:	f04f 32ff 	mov.w	r2, #4294967295
 80197de:	f7e7 f9a5 	bl	8000b2c <__aeabi_dcmpun>
 80197e2:	bb88      	cbnz	r0, 8019848 <_printf_float+0xd0>
 80197e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80197e8:	4b9a      	ldr	r3, [pc, #616]	; (8019a54 <_printf_float+0x2dc>)
 80197ea:	f04f 32ff 	mov.w	r2, #4294967295
 80197ee:	f7e7 f97f 	bl	8000af0 <__aeabi_dcmple>
 80197f2:	bb48      	cbnz	r0, 8019848 <_printf_float+0xd0>
 80197f4:	2200      	movs	r2, #0
 80197f6:	2300      	movs	r3, #0
 80197f8:	4640      	mov	r0, r8
 80197fa:	4649      	mov	r1, r9
 80197fc:	f7e7 f96e 	bl	8000adc <__aeabi_dcmplt>
 8019800:	b110      	cbz	r0, 8019808 <_printf_float+0x90>
 8019802:	232d      	movs	r3, #45	; 0x2d
 8019804:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019808:	4b93      	ldr	r3, [pc, #588]	; (8019a58 <_printf_float+0x2e0>)
 801980a:	4894      	ldr	r0, [pc, #592]	; (8019a5c <_printf_float+0x2e4>)
 801980c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8019810:	bf94      	ite	ls
 8019812:	4698      	movls	r8, r3
 8019814:	4680      	movhi	r8, r0
 8019816:	2303      	movs	r3, #3
 8019818:	6123      	str	r3, [r4, #16]
 801981a:	9b05      	ldr	r3, [sp, #20]
 801981c:	f023 0204 	bic.w	r2, r3, #4
 8019820:	6022      	str	r2, [r4, #0]
 8019822:	f04f 0900 	mov.w	r9, #0
 8019826:	9700      	str	r7, [sp, #0]
 8019828:	4633      	mov	r3, r6
 801982a:	aa0b      	add	r2, sp, #44	; 0x2c
 801982c:	4621      	mov	r1, r4
 801982e:	4628      	mov	r0, r5
 8019830:	f000 f9d8 	bl	8019be4 <_printf_common>
 8019834:	3001      	adds	r0, #1
 8019836:	f040 8090 	bne.w	801995a <_printf_float+0x1e2>
 801983a:	f04f 30ff 	mov.w	r0, #4294967295
 801983e:	b00d      	add	sp, #52	; 0x34
 8019840:	ecbd 8b02 	vpop	{d8}
 8019844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019848:	4642      	mov	r2, r8
 801984a:	464b      	mov	r3, r9
 801984c:	4640      	mov	r0, r8
 801984e:	4649      	mov	r1, r9
 8019850:	f7e7 f96c 	bl	8000b2c <__aeabi_dcmpun>
 8019854:	b140      	cbz	r0, 8019868 <_printf_float+0xf0>
 8019856:	464b      	mov	r3, r9
 8019858:	2b00      	cmp	r3, #0
 801985a:	bfbc      	itt	lt
 801985c:	232d      	movlt	r3, #45	; 0x2d
 801985e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8019862:	487f      	ldr	r0, [pc, #508]	; (8019a60 <_printf_float+0x2e8>)
 8019864:	4b7f      	ldr	r3, [pc, #508]	; (8019a64 <_printf_float+0x2ec>)
 8019866:	e7d1      	b.n	801980c <_printf_float+0x94>
 8019868:	6863      	ldr	r3, [r4, #4]
 801986a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 801986e:	9206      	str	r2, [sp, #24]
 8019870:	1c5a      	adds	r2, r3, #1
 8019872:	d13f      	bne.n	80198f4 <_printf_float+0x17c>
 8019874:	2306      	movs	r3, #6
 8019876:	6063      	str	r3, [r4, #4]
 8019878:	9b05      	ldr	r3, [sp, #20]
 801987a:	6861      	ldr	r1, [r4, #4]
 801987c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8019880:	2300      	movs	r3, #0
 8019882:	9303      	str	r3, [sp, #12]
 8019884:	ab0a      	add	r3, sp, #40	; 0x28
 8019886:	e9cd b301 	strd	fp, r3, [sp, #4]
 801988a:	ab09      	add	r3, sp, #36	; 0x24
 801988c:	ec49 8b10 	vmov	d0, r8, r9
 8019890:	9300      	str	r3, [sp, #0]
 8019892:	6022      	str	r2, [r4, #0]
 8019894:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8019898:	4628      	mov	r0, r5
 801989a:	f7ff fecd 	bl	8019638 <__cvt>
 801989e:	9b06      	ldr	r3, [sp, #24]
 80198a0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80198a2:	2b47      	cmp	r3, #71	; 0x47
 80198a4:	4680      	mov	r8, r0
 80198a6:	d108      	bne.n	80198ba <_printf_float+0x142>
 80198a8:	1cc8      	adds	r0, r1, #3
 80198aa:	db02      	blt.n	80198b2 <_printf_float+0x13a>
 80198ac:	6863      	ldr	r3, [r4, #4]
 80198ae:	4299      	cmp	r1, r3
 80198b0:	dd41      	ble.n	8019936 <_printf_float+0x1be>
 80198b2:	f1ab 0b02 	sub.w	fp, fp, #2
 80198b6:	fa5f fb8b 	uxtb.w	fp, fp
 80198ba:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80198be:	d820      	bhi.n	8019902 <_printf_float+0x18a>
 80198c0:	3901      	subs	r1, #1
 80198c2:	465a      	mov	r2, fp
 80198c4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80198c8:	9109      	str	r1, [sp, #36]	; 0x24
 80198ca:	f7ff ff17 	bl	80196fc <__exponent>
 80198ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80198d0:	1813      	adds	r3, r2, r0
 80198d2:	2a01      	cmp	r2, #1
 80198d4:	4681      	mov	r9, r0
 80198d6:	6123      	str	r3, [r4, #16]
 80198d8:	dc02      	bgt.n	80198e0 <_printf_float+0x168>
 80198da:	6822      	ldr	r2, [r4, #0]
 80198dc:	07d2      	lsls	r2, r2, #31
 80198de:	d501      	bpl.n	80198e4 <_printf_float+0x16c>
 80198e0:	3301      	adds	r3, #1
 80198e2:	6123      	str	r3, [r4, #16]
 80198e4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80198e8:	2b00      	cmp	r3, #0
 80198ea:	d09c      	beq.n	8019826 <_printf_float+0xae>
 80198ec:	232d      	movs	r3, #45	; 0x2d
 80198ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80198f2:	e798      	b.n	8019826 <_printf_float+0xae>
 80198f4:	9a06      	ldr	r2, [sp, #24]
 80198f6:	2a47      	cmp	r2, #71	; 0x47
 80198f8:	d1be      	bne.n	8019878 <_printf_float+0x100>
 80198fa:	2b00      	cmp	r3, #0
 80198fc:	d1bc      	bne.n	8019878 <_printf_float+0x100>
 80198fe:	2301      	movs	r3, #1
 8019900:	e7b9      	b.n	8019876 <_printf_float+0xfe>
 8019902:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8019906:	d118      	bne.n	801993a <_printf_float+0x1c2>
 8019908:	2900      	cmp	r1, #0
 801990a:	6863      	ldr	r3, [r4, #4]
 801990c:	dd0b      	ble.n	8019926 <_printf_float+0x1ae>
 801990e:	6121      	str	r1, [r4, #16]
 8019910:	b913      	cbnz	r3, 8019918 <_printf_float+0x1a0>
 8019912:	6822      	ldr	r2, [r4, #0]
 8019914:	07d0      	lsls	r0, r2, #31
 8019916:	d502      	bpl.n	801991e <_printf_float+0x1a6>
 8019918:	3301      	adds	r3, #1
 801991a:	440b      	add	r3, r1
 801991c:	6123      	str	r3, [r4, #16]
 801991e:	65a1      	str	r1, [r4, #88]	; 0x58
 8019920:	f04f 0900 	mov.w	r9, #0
 8019924:	e7de      	b.n	80198e4 <_printf_float+0x16c>
 8019926:	b913      	cbnz	r3, 801992e <_printf_float+0x1b6>
 8019928:	6822      	ldr	r2, [r4, #0]
 801992a:	07d2      	lsls	r2, r2, #31
 801992c:	d501      	bpl.n	8019932 <_printf_float+0x1ba>
 801992e:	3302      	adds	r3, #2
 8019930:	e7f4      	b.n	801991c <_printf_float+0x1a4>
 8019932:	2301      	movs	r3, #1
 8019934:	e7f2      	b.n	801991c <_printf_float+0x1a4>
 8019936:	f04f 0b67 	mov.w	fp, #103	; 0x67
 801993a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801993c:	4299      	cmp	r1, r3
 801993e:	db05      	blt.n	801994c <_printf_float+0x1d4>
 8019940:	6823      	ldr	r3, [r4, #0]
 8019942:	6121      	str	r1, [r4, #16]
 8019944:	07d8      	lsls	r0, r3, #31
 8019946:	d5ea      	bpl.n	801991e <_printf_float+0x1a6>
 8019948:	1c4b      	adds	r3, r1, #1
 801994a:	e7e7      	b.n	801991c <_printf_float+0x1a4>
 801994c:	2900      	cmp	r1, #0
 801994e:	bfd4      	ite	le
 8019950:	f1c1 0202 	rsble	r2, r1, #2
 8019954:	2201      	movgt	r2, #1
 8019956:	4413      	add	r3, r2
 8019958:	e7e0      	b.n	801991c <_printf_float+0x1a4>
 801995a:	6823      	ldr	r3, [r4, #0]
 801995c:	055a      	lsls	r2, r3, #21
 801995e:	d407      	bmi.n	8019970 <_printf_float+0x1f8>
 8019960:	6923      	ldr	r3, [r4, #16]
 8019962:	4642      	mov	r2, r8
 8019964:	4631      	mov	r1, r6
 8019966:	4628      	mov	r0, r5
 8019968:	47b8      	blx	r7
 801996a:	3001      	adds	r0, #1
 801996c:	d12c      	bne.n	80199c8 <_printf_float+0x250>
 801996e:	e764      	b.n	801983a <_printf_float+0xc2>
 8019970:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8019974:	f240 80e0 	bls.w	8019b38 <_printf_float+0x3c0>
 8019978:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801997c:	2200      	movs	r2, #0
 801997e:	2300      	movs	r3, #0
 8019980:	f7e7 f8a2 	bl	8000ac8 <__aeabi_dcmpeq>
 8019984:	2800      	cmp	r0, #0
 8019986:	d034      	beq.n	80199f2 <_printf_float+0x27a>
 8019988:	4a37      	ldr	r2, [pc, #220]	; (8019a68 <_printf_float+0x2f0>)
 801998a:	2301      	movs	r3, #1
 801998c:	4631      	mov	r1, r6
 801998e:	4628      	mov	r0, r5
 8019990:	47b8      	blx	r7
 8019992:	3001      	adds	r0, #1
 8019994:	f43f af51 	beq.w	801983a <_printf_float+0xc2>
 8019998:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801999c:	429a      	cmp	r2, r3
 801999e:	db02      	blt.n	80199a6 <_printf_float+0x22e>
 80199a0:	6823      	ldr	r3, [r4, #0]
 80199a2:	07d8      	lsls	r0, r3, #31
 80199a4:	d510      	bpl.n	80199c8 <_printf_float+0x250>
 80199a6:	ee18 3a10 	vmov	r3, s16
 80199aa:	4652      	mov	r2, sl
 80199ac:	4631      	mov	r1, r6
 80199ae:	4628      	mov	r0, r5
 80199b0:	47b8      	blx	r7
 80199b2:	3001      	adds	r0, #1
 80199b4:	f43f af41 	beq.w	801983a <_printf_float+0xc2>
 80199b8:	f04f 0800 	mov.w	r8, #0
 80199bc:	f104 091a 	add.w	r9, r4, #26
 80199c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80199c2:	3b01      	subs	r3, #1
 80199c4:	4543      	cmp	r3, r8
 80199c6:	dc09      	bgt.n	80199dc <_printf_float+0x264>
 80199c8:	6823      	ldr	r3, [r4, #0]
 80199ca:	079b      	lsls	r3, r3, #30
 80199cc:	f100 8105 	bmi.w	8019bda <_printf_float+0x462>
 80199d0:	68e0      	ldr	r0, [r4, #12]
 80199d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80199d4:	4298      	cmp	r0, r3
 80199d6:	bfb8      	it	lt
 80199d8:	4618      	movlt	r0, r3
 80199da:	e730      	b.n	801983e <_printf_float+0xc6>
 80199dc:	2301      	movs	r3, #1
 80199de:	464a      	mov	r2, r9
 80199e0:	4631      	mov	r1, r6
 80199e2:	4628      	mov	r0, r5
 80199e4:	47b8      	blx	r7
 80199e6:	3001      	adds	r0, #1
 80199e8:	f43f af27 	beq.w	801983a <_printf_float+0xc2>
 80199ec:	f108 0801 	add.w	r8, r8, #1
 80199f0:	e7e6      	b.n	80199c0 <_printf_float+0x248>
 80199f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80199f4:	2b00      	cmp	r3, #0
 80199f6:	dc39      	bgt.n	8019a6c <_printf_float+0x2f4>
 80199f8:	4a1b      	ldr	r2, [pc, #108]	; (8019a68 <_printf_float+0x2f0>)
 80199fa:	2301      	movs	r3, #1
 80199fc:	4631      	mov	r1, r6
 80199fe:	4628      	mov	r0, r5
 8019a00:	47b8      	blx	r7
 8019a02:	3001      	adds	r0, #1
 8019a04:	f43f af19 	beq.w	801983a <_printf_float+0xc2>
 8019a08:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8019a0c:	4313      	orrs	r3, r2
 8019a0e:	d102      	bne.n	8019a16 <_printf_float+0x29e>
 8019a10:	6823      	ldr	r3, [r4, #0]
 8019a12:	07d9      	lsls	r1, r3, #31
 8019a14:	d5d8      	bpl.n	80199c8 <_printf_float+0x250>
 8019a16:	ee18 3a10 	vmov	r3, s16
 8019a1a:	4652      	mov	r2, sl
 8019a1c:	4631      	mov	r1, r6
 8019a1e:	4628      	mov	r0, r5
 8019a20:	47b8      	blx	r7
 8019a22:	3001      	adds	r0, #1
 8019a24:	f43f af09 	beq.w	801983a <_printf_float+0xc2>
 8019a28:	f04f 0900 	mov.w	r9, #0
 8019a2c:	f104 0a1a 	add.w	sl, r4, #26
 8019a30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019a32:	425b      	negs	r3, r3
 8019a34:	454b      	cmp	r3, r9
 8019a36:	dc01      	bgt.n	8019a3c <_printf_float+0x2c4>
 8019a38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019a3a:	e792      	b.n	8019962 <_printf_float+0x1ea>
 8019a3c:	2301      	movs	r3, #1
 8019a3e:	4652      	mov	r2, sl
 8019a40:	4631      	mov	r1, r6
 8019a42:	4628      	mov	r0, r5
 8019a44:	47b8      	blx	r7
 8019a46:	3001      	adds	r0, #1
 8019a48:	f43f aef7 	beq.w	801983a <_printf_float+0xc2>
 8019a4c:	f109 0901 	add.w	r9, r9, #1
 8019a50:	e7ee      	b.n	8019a30 <_printf_float+0x2b8>
 8019a52:	bf00      	nop
 8019a54:	7fefffff 	.word	0x7fefffff
 8019a58:	0801f428 	.word	0x0801f428
 8019a5c:	0801f42c 	.word	0x0801f42c
 8019a60:	0801f434 	.word	0x0801f434
 8019a64:	0801f430 	.word	0x0801f430
 8019a68:	0801f438 	.word	0x0801f438
 8019a6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8019a6e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8019a70:	429a      	cmp	r2, r3
 8019a72:	bfa8      	it	ge
 8019a74:	461a      	movge	r2, r3
 8019a76:	2a00      	cmp	r2, #0
 8019a78:	4691      	mov	r9, r2
 8019a7a:	dc37      	bgt.n	8019aec <_printf_float+0x374>
 8019a7c:	f04f 0b00 	mov.w	fp, #0
 8019a80:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8019a84:	f104 021a 	add.w	r2, r4, #26
 8019a88:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8019a8a:	9305      	str	r3, [sp, #20]
 8019a8c:	eba3 0309 	sub.w	r3, r3, r9
 8019a90:	455b      	cmp	r3, fp
 8019a92:	dc33      	bgt.n	8019afc <_printf_float+0x384>
 8019a94:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8019a98:	429a      	cmp	r2, r3
 8019a9a:	db3b      	blt.n	8019b14 <_printf_float+0x39c>
 8019a9c:	6823      	ldr	r3, [r4, #0]
 8019a9e:	07da      	lsls	r2, r3, #31
 8019aa0:	d438      	bmi.n	8019b14 <_printf_float+0x39c>
 8019aa2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8019aa4:	9b05      	ldr	r3, [sp, #20]
 8019aa6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8019aa8:	1ad3      	subs	r3, r2, r3
 8019aaa:	eba2 0901 	sub.w	r9, r2, r1
 8019aae:	4599      	cmp	r9, r3
 8019ab0:	bfa8      	it	ge
 8019ab2:	4699      	movge	r9, r3
 8019ab4:	f1b9 0f00 	cmp.w	r9, #0
 8019ab8:	dc35      	bgt.n	8019b26 <_printf_float+0x3ae>
 8019aba:	f04f 0800 	mov.w	r8, #0
 8019abe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8019ac2:	f104 0a1a 	add.w	sl, r4, #26
 8019ac6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8019aca:	1a9b      	subs	r3, r3, r2
 8019acc:	eba3 0309 	sub.w	r3, r3, r9
 8019ad0:	4543      	cmp	r3, r8
 8019ad2:	f77f af79 	ble.w	80199c8 <_printf_float+0x250>
 8019ad6:	2301      	movs	r3, #1
 8019ad8:	4652      	mov	r2, sl
 8019ada:	4631      	mov	r1, r6
 8019adc:	4628      	mov	r0, r5
 8019ade:	47b8      	blx	r7
 8019ae0:	3001      	adds	r0, #1
 8019ae2:	f43f aeaa 	beq.w	801983a <_printf_float+0xc2>
 8019ae6:	f108 0801 	add.w	r8, r8, #1
 8019aea:	e7ec      	b.n	8019ac6 <_printf_float+0x34e>
 8019aec:	4613      	mov	r3, r2
 8019aee:	4631      	mov	r1, r6
 8019af0:	4642      	mov	r2, r8
 8019af2:	4628      	mov	r0, r5
 8019af4:	47b8      	blx	r7
 8019af6:	3001      	adds	r0, #1
 8019af8:	d1c0      	bne.n	8019a7c <_printf_float+0x304>
 8019afa:	e69e      	b.n	801983a <_printf_float+0xc2>
 8019afc:	2301      	movs	r3, #1
 8019afe:	4631      	mov	r1, r6
 8019b00:	4628      	mov	r0, r5
 8019b02:	9205      	str	r2, [sp, #20]
 8019b04:	47b8      	blx	r7
 8019b06:	3001      	adds	r0, #1
 8019b08:	f43f ae97 	beq.w	801983a <_printf_float+0xc2>
 8019b0c:	9a05      	ldr	r2, [sp, #20]
 8019b0e:	f10b 0b01 	add.w	fp, fp, #1
 8019b12:	e7b9      	b.n	8019a88 <_printf_float+0x310>
 8019b14:	ee18 3a10 	vmov	r3, s16
 8019b18:	4652      	mov	r2, sl
 8019b1a:	4631      	mov	r1, r6
 8019b1c:	4628      	mov	r0, r5
 8019b1e:	47b8      	blx	r7
 8019b20:	3001      	adds	r0, #1
 8019b22:	d1be      	bne.n	8019aa2 <_printf_float+0x32a>
 8019b24:	e689      	b.n	801983a <_printf_float+0xc2>
 8019b26:	9a05      	ldr	r2, [sp, #20]
 8019b28:	464b      	mov	r3, r9
 8019b2a:	4442      	add	r2, r8
 8019b2c:	4631      	mov	r1, r6
 8019b2e:	4628      	mov	r0, r5
 8019b30:	47b8      	blx	r7
 8019b32:	3001      	adds	r0, #1
 8019b34:	d1c1      	bne.n	8019aba <_printf_float+0x342>
 8019b36:	e680      	b.n	801983a <_printf_float+0xc2>
 8019b38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8019b3a:	2a01      	cmp	r2, #1
 8019b3c:	dc01      	bgt.n	8019b42 <_printf_float+0x3ca>
 8019b3e:	07db      	lsls	r3, r3, #31
 8019b40:	d538      	bpl.n	8019bb4 <_printf_float+0x43c>
 8019b42:	2301      	movs	r3, #1
 8019b44:	4642      	mov	r2, r8
 8019b46:	4631      	mov	r1, r6
 8019b48:	4628      	mov	r0, r5
 8019b4a:	47b8      	blx	r7
 8019b4c:	3001      	adds	r0, #1
 8019b4e:	f43f ae74 	beq.w	801983a <_printf_float+0xc2>
 8019b52:	ee18 3a10 	vmov	r3, s16
 8019b56:	4652      	mov	r2, sl
 8019b58:	4631      	mov	r1, r6
 8019b5a:	4628      	mov	r0, r5
 8019b5c:	47b8      	blx	r7
 8019b5e:	3001      	adds	r0, #1
 8019b60:	f43f ae6b 	beq.w	801983a <_printf_float+0xc2>
 8019b64:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8019b68:	2200      	movs	r2, #0
 8019b6a:	2300      	movs	r3, #0
 8019b6c:	f7e6 ffac 	bl	8000ac8 <__aeabi_dcmpeq>
 8019b70:	b9d8      	cbnz	r0, 8019baa <_printf_float+0x432>
 8019b72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019b74:	f108 0201 	add.w	r2, r8, #1
 8019b78:	3b01      	subs	r3, #1
 8019b7a:	4631      	mov	r1, r6
 8019b7c:	4628      	mov	r0, r5
 8019b7e:	47b8      	blx	r7
 8019b80:	3001      	adds	r0, #1
 8019b82:	d10e      	bne.n	8019ba2 <_printf_float+0x42a>
 8019b84:	e659      	b.n	801983a <_printf_float+0xc2>
 8019b86:	2301      	movs	r3, #1
 8019b88:	4652      	mov	r2, sl
 8019b8a:	4631      	mov	r1, r6
 8019b8c:	4628      	mov	r0, r5
 8019b8e:	47b8      	blx	r7
 8019b90:	3001      	adds	r0, #1
 8019b92:	f43f ae52 	beq.w	801983a <_printf_float+0xc2>
 8019b96:	f108 0801 	add.w	r8, r8, #1
 8019b9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019b9c:	3b01      	subs	r3, #1
 8019b9e:	4543      	cmp	r3, r8
 8019ba0:	dcf1      	bgt.n	8019b86 <_printf_float+0x40e>
 8019ba2:	464b      	mov	r3, r9
 8019ba4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8019ba8:	e6dc      	b.n	8019964 <_printf_float+0x1ec>
 8019baa:	f04f 0800 	mov.w	r8, #0
 8019bae:	f104 0a1a 	add.w	sl, r4, #26
 8019bb2:	e7f2      	b.n	8019b9a <_printf_float+0x422>
 8019bb4:	2301      	movs	r3, #1
 8019bb6:	4642      	mov	r2, r8
 8019bb8:	e7df      	b.n	8019b7a <_printf_float+0x402>
 8019bba:	2301      	movs	r3, #1
 8019bbc:	464a      	mov	r2, r9
 8019bbe:	4631      	mov	r1, r6
 8019bc0:	4628      	mov	r0, r5
 8019bc2:	47b8      	blx	r7
 8019bc4:	3001      	adds	r0, #1
 8019bc6:	f43f ae38 	beq.w	801983a <_printf_float+0xc2>
 8019bca:	f108 0801 	add.w	r8, r8, #1
 8019bce:	68e3      	ldr	r3, [r4, #12]
 8019bd0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8019bd2:	1a5b      	subs	r3, r3, r1
 8019bd4:	4543      	cmp	r3, r8
 8019bd6:	dcf0      	bgt.n	8019bba <_printf_float+0x442>
 8019bd8:	e6fa      	b.n	80199d0 <_printf_float+0x258>
 8019bda:	f04f 0800 	mov.w	r8, #0
 8019bde:	f104 0919 	add.w	r9, r4, #25
 8019be2:	e7f4      	b.n	8019bce <_printf_float+0x456>

08019be4 <_printf_common>:
 8019be4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019be8:	4616      	mov	r6, r2
 8019bea:	4699      	mov	r9, r3
 8019bec:	688a      	ldr	r2, [r1, #8]
 8019bee:	690b      	ldr	r3, [r1, #16]
 8019bf0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8019bf4:	4293      	cmp	r3, r2
 8019bf6:	bfb8      	it	lt
 8019bf8:	4613      	movlt	r3, r2
 8019bfa:	6033      	str	r3, [r6, #0]
 8019bfc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8019c00:	4607      	mov	r7, r0
 8019c02:	460c      	mov	r4, r1
 8019c04:	b10a      	cbz	r2, 8019c0a <_printf_common+0x26>
 8019c06:	3301      	adds	r3, #1
 8019c08:	6033      	str	r3, [r6, #0]
 8019c0a:	6823      	ldr	r3, [r4, #0]
 8019c0c:	0699      	lsls	r1, r3, #26
 8019c0e:	bf42      	ittt	mi
 8019c10:	6833      	ldrmi	r3, [r6, #0]
 8019c12:	3302      	addmi	r3, #2
 8019c14:	6033      	strmi	r3, [r6, #0]
 8019c16:	6825      	ldr	r5, [r4, #0]
 8019c18:	f015 0506 	ands.w	r5, r5, #6
 8019c1c:	d106      	bne.n	8019c2c <_printf_common+0x48>
 8019c1e:	f104 0a19 	add.w	sl, r4, #25
 8019c22:	68e3      	ldr	r3, [r4, #12]
 8019c24:	6832      	ldr	r2, [r6, #0]
 8019c26:	1a9b      	subs	r3, r3, r2
 8019c28:	42ab      	cmp	r3, r5
 8019c2a:	dc26      	bgt.n	8019c7a <_printf_common+0x96>
 8019c2c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8019c30:	1e13      	subs	r3, r2, #0
 8019c32:	6822      	ldr	r2, [r4, #0]
 8019c34:	bf18      	it	ne
 8019c36:	2301      	movne	r3, #1
 8019c38:	0692      	lsls	r2, r2, #26
 8019c3a:	d42b      	bmi.n	8019c94 <_printf_common+0xb0>
 8019c3c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8019c40:	4649      	mov	r1, r9
 8019c42:	4638      	mov	r0, r7
 8019c44:	47c0      	blx	r8
 8019c46:	3001      	adds	r0, #1
 8019c48:	d01e      	beq.n	8019c88 <_printf_common+0xa4>
 8019c4a:	6823      	ldr	r3, [r4, #0]
 8019c4c:	68e5      	ldr	r5, [r4, #12]
 8019c4e:	6832      	ldr	r2, [r6, #0]
 8019c50:	f003 0306 	and.w	r3, r3, #6
 8019c54:	2b04      	cmp	r3, #4
 8019c56:	bf08      	it	eq
 8019c58:	1aad      	subeq	r5, r5, r2
 8019c5a:	68a3      	ldr	r3, [r4, #8]
 8019c5c:	6922      	ldr	r2, [r4, #16]
 8019c5e:	bf0c      	ite	eq
 8019c60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8019c64:	2500      	movne	r5, #0
 8019c66:	4293      	cmp	r3, r2
 8019c68:	bfc4      	itt	gt
 8019c6a:	1a9b      	subgt	r3, r3, r2
 8019c6c:	18ed      	addgt	r5, r5, r3
 8019c6e:	2600      	movs	r6, #0
 8019c70:	341a      	adds	r4, #26
 8019c72:	42b5      	cmp	r5, r6
 8019c74:	d11a      	bne.n	8019cac <_printf_common+0xc8>
 8019c76:	2000      	movs	r0, #0
 8019c78:	e008      	b.n	8019c8c <_printf_common+0xa8>
 8019c7a:	2301      	movs	r3, #1
 8019c7c:	4652      	mov	r2, sl
 8019c7e:	4649      	mov	r1, r9
 8019c80:	4638      	mov	r0, r7
 8019c82:	47c0      	blx	r8
 8019c84:	3001      	adds	r0, #1
 8019c86:	d103      	bne.n	8019c90 <_printf_common+0xac>
 8019c88:	f04f 30ff 	mov.w	r0, #4294967295
 8019c8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019c90:	3501      	adds	r5, #1
 8019c92:	e7c6      	b.n	8019c22 <_printf_common+0x3e>
 8019c94:	18e1      	adds	r1, r4, r3
 8019c96:	1c5a      	adds	r2, r3, #1
 8019c98:	2030      	movs	r0, #48	; 0x30
 8019c9a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8019c9e:	4422      	add	r2, r4
 8019ca0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8019ca4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8019ca8:	3302      	adds	r3, #2
 8019caa:	e7c7      	b.n	8019c3c <_printf_common+0x58>
 8019cac:	2301      	movs	r3, #1
 8019cae:	4622      	mov	r2, r4
 8019cb0:	4649      	mov	r1, r9
 8019cb2:	4638      	mov	r0, r7
 8019cb4:	47c0      	blx	r8
 8019cb6:	3001      	adds	r0, #1
 8019cb8:	d0e6      	beq.n	8019c88 <_printf_common+0xa4>
 8019cba:	3601      	adds	r6, #1
 8019cbc:	e7d9      	b.n	8019c72 <_printf_common+0x8e>
	...

08019cc0 <_printf_i>:
 8019cc0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019cc4:	460c      	mov	r4, r1
 8019cc6:	4691      	mov	r9, r2
 8019cc8:	7e27      	ldrb	r7, [r4, #24]
 8019cca:	990c      	ldr	r1, [sp, #48]	; 0x30
 8019ccc:	2f78      	cmp	r7, #120	; 0x78
 8019cce:	4680      	mov	r8, r0
 8019cd0:	469a      	mov	sl, r3
 8019cd2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8019cd6:	d807      	bhi.n	8019ce8 <_printf_i+0x28>
 8019cd8:	2f62      	cmp	r7, #98	; 0x62
 8019cda:	d80a      	bhi.n	8019cf2 <_printf_i+0x32>
 8019cdc:	2f00      	cmp	r7, #0
 8019cde:	f000 80d8 	beq.w	8019e92 <_printf_i+0x1d2>
 8019ce2:	2f58      	cmp	r7, #88	; 0x58
 8019ce4:	f000 80a3 	beq.w	8019e2e <_printf_i+0x16e>
 8019ce8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8019cec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8019cf0:	e03a      	b.n	8019d68 <_printf_i+0xa8>
 8019cf2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8019cf6:	2b15      	cmp	r3, #21
 8019cf8:	d8f6      	bhi.n	8019ce8 <_printf_i+0x28>
 8019cfa:	a001      	add	r0, pc, #4	; (adr r0, 8019d00 <_printf_i+0x40>)
 8019cfc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8019d00:	08019d59 	.word	0x08019d59
 8019d04:	08019d6d 	.word	0x08019d6d
 8019d08:	08019ce9 	.word	0x08019ce9
 8019d0c:	08019ce9 	.word	0x08019ce9
 8019d10:	08019ce9 	.word	0x08019ce9
 8019d14:	08019ce9 	.word	0x08019ce9
 8019d18:	08019d6d 	.word	0x08019d6d
 8019d1c:	08019ce9 	.word	0x08019ce9
 8019d20:	08019ce9 	.word	0x08019ce9
 8019d24:	08019ce9 	.word	0x08019ce9
 8019d28:	08019ce9 	.word	0x08019ce9
 8019d2c:	08019e79 	.word	0x08019e79
 8019d30:	08019d9d 	.word	0x08019d9d
 8019d34:	08019e5b 	.word	0x08019e5b
 8019d38:	08019ce9 	.word	0x08019ce9
 8019d3c:	08019ce9 	.word	0x08019ce9
 8019d40:	08019e9b 	.word	0x08019e9b
 8019d44:	08019ce9 	.word	0x08019ce9
 8019d48:	08019d9d 	.word	0x08019d9d
 8019d4c:	08019ce9 	.word	0x08019ce9
 8019d50:	08019ce9 	.word	0x08019ce9
 8019d54:	08019e63 	.word	0x08019e63
 8019d58:	680b      	ldr	r3, [r1, #0]
 8019d5a:	1d1a      	adds	r2, r3, #4
 8019d5c:	681b      	ldr	r3, [r3, #0]
 8019d5e:	600a      	str	r2, [r1, #0]
 8019d60:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8019d64:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8019d68:	2301      	movs	r3, #1
 8019d6a:	e0a3      	b.n	8019eb4 <_printf_i+0x1f4>
 8019d6c:	6825      	ldr	r5, [r4, #0]
 8019d6e:	6808      	ldr	r0, [r1, #0]
 8019d70:	062e      	lsls	r6, r5, #24
 8019d72:	f100 0304 	add.w	r3, r0, #4
 8019d76:	d50a      	bpl.n	8019d8e <_printf_i+0xce>
 8019d78:	6805      	ldr	r5, [r0, #0]
 8019d7a:	600b      	str	r3, [r1, #0]
 8019d7c:	2d00      	cmp	r5, #0
 8019d7e:	da03      	bge.n	8019d88 <_printf_i+0xc8>
 8019d80:	232d      	movs	r3, #45	; 0x2d
 8019d82:	426d      	negs	r5, r5
 8019d84:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019d88:	485e      	ldr	r0, [pc, #376]	; (8019f04 <_printf_i+0x244>)
 8019d8a:	230a      	movs	r3, #10
 8019d8c:	e019      	b.n	8019dc2 <_printf_i+0x102>
 8019d8e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8019d92:	6805      	ldr	r5, [r0, #0]
 8019d94:	600b      	str	r3, [r1, #0]
 8019d96:	bf18      	it	ne
 8019d98:	b22d      	sxthne	r5, r5
 8019d9a:	e7ef      	b.n	8019d7c <_printf_i+0xbc>
 8019d9c:	680b      	ldr	r3, [r1, #0]
 8019d9e:	6825      	ldr	r5, [r4, #0]
 8019da0:	1d18      	adds	r0, r3, #4
 8019da2:	6008      	str	r0, [r1, #0]
 8019da4:	0628      	lsls	r0, r5, #24
 8019da6:	d501      	bpl.n	8019dac <_printf_i+0xec>
 8019da8:	681d      	ldr	r5, [r3, #0]
 8019daa:	e002      	b.n	8019db2 <_printf_i+0xf2>
 8019dac:	0669      	lsls	r1, r5, #25
 8019dae:	d5fb      	bpl.n	8019da8 <_printf_i+0xe8>
 8019db0:	881d      	ldrh	r5, [r3, #0]
 8019db2:	4854      	ldr	r0, [pc, #336]	; (8019f04 <_printf_i+0x244>)
 8019db4:	2f6f      	cmp	r7, #111	; 0x6f
 8019db6:	bf0c      	ite	eq
 8019db8:	2308      	moveq	r3, #8
 8019dba:	230a      	movne	r3, #10
 8019dbc:	2100      	movs	r1, #0
 8019dbe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8019dc2:	6866      	ldr	r6, [r4, #4]
 8019dc4:	60a6      	str	r6, [r4, #8]
 8019dc6:	2e00      	cmp	r6, #0
 8019dc8:	bfa2      	ittt	ge
 8019dca:	6821      	ldrge	r1, [r4, #0]
 8019dcc:	f021 0104 	bicge.w	r1, r1, #4
 8019dd0:	6021      	strge	r1, [r4, #0]
 8019dd2:	b90d      	cbnz	r5, 8019dd8 <_printf_i+0x118>
 8019dd4:	2e00      	cmp	r6, #0
 8019dd6:	d04d      	beq.n	8019e74 <_printf_i+0x1b4>
 8019dd8:	4616      	mov	r6, r2
 8019dda:	fbb5 f1f3 	udiv	r1, r5, r3
 8019dde:	fb03 5711 	mls	r7, r3, r1, r5
 8019de2:	5dc7      	ldrb	r7, [r0, r7]
 8019de4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8019de8:	462f      	mov	r7, r5
 8019dea:	42bb      	cmp	r3, r7
 8019dec:	460d      	mov	r5, r1
 8019dee:	d9f4      	bls.n	8019dda <_printf_i+0x11a>
 8019df0:	2b08      	cmp	r3, #8
 8019df2:	d10b      	bne.n	8019e0c <_printf_i+0x14c>
 8019df4:	6823      	ldr	r3, [r4, #0]
 8019df6:	07df      	lsls	r7, r3, #31
 8019df8:	d508      	bpl.n	8019e0c <_printf_i+0x14c>
 8019dfa:	6923      	ldr	r3, [r4, #16]
 8019dfc:	6861      	ldr	r1, [r4, #4]
 8019dfe:	4299      	cmp	r1, r3
 8019e00:	bfde      	ittt	le
 8019e02:	2330      	movle	r3, #48	; 0x30
 8019e04:	f806 3c01 	strble.w	r3, [r6, #-1]
 8019e08:	f106 36ff 	addle.w	r6, r6, #4294967295
 8019e0c:	1b92      	subs	r2, r2, r6
 8019e0e:	6122      	str	r2, [r4, #16]
 8019e10:	f8cd a000 	str.w	sl, [sp]
 8019e14:	464b      	mov	r3, r9
 8019e16:	aa03      	add	r2, sp, #12
 8019e18:	4621      	mov	r1, r4
 8019e1a:	4640      	mov	r0, r8
 8019e1c:	f7ff fee2 	bl	8019be4 <_printf_common>
 8019e20:	3001      	adds	r0, #1
 8019e22:	d14c      	bne.n	8019ebe <_printf_i+0x1fe>
 8019e24:	f04f 30ff 	mov.w	r0, #4294967295
 8019e28:	b004      	add	sp, #16
 8019e2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019e2e:	4835      	ldr	r0, [pc, #212]	; (8019f04 <_printf_i+0x244>)
 8019e30:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8019e34:	6823      	ldr	r3, [r4, #0]
 8019e36:	680e      	ldr	r6, [r1, #0]
 8019e38:	061f      	lsls	r7, r3, #24
 8019e3a:	f856 5b04 	ldr.w	r5, [r6], #4
 8019e3e:	600e      	str	r6, [r1, #0]
 8019e40:	d514      	bpl.n	8019e6c <_printf_i+0x1ac>
 8019e42:	07d9      	lsls	r1, r3, #31
 8019e44:	bf44      	itt	mi
 8019e46:	f043 0320 	orrmi.w	r3, r3, #32
 8019e4a:	6023      	strmi	r3, [r4, #0]
 8019e4c:	b91d      	cbnz	r5, 8019e56 <_printf_i+0x196>
 8019e4e:	6823      	ldr	r3, [r4, #0]
 8019e50:	f023 0320 	bic.w	r3, r3, #32
 8019e54:	6023      	str	r3, [r4, #0]
 8019e56:	2310      	movs	r3, #16
 8019e58:	e7b0      	b.n	8019dbc <_printf_i+0xfc>
 8019e5a:	6823      	ldr	r3, [r4, #0]
 8019e5c:	f043 0320 	orr.w	r3, r3, #32
 8019e60:	6023      	str	r3, [r4, #0]
 8019e62:	2378      	movs	r3, #120	; 0x78
 8019e64:	4828      	ldr	r0, [pc, #160]	; (8019f08 <_printf_i+0x248>)
 8019e66:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8019e6a:	e7e3      	b.n	8019e34 <_printf_i+0x174>
 8019e6c:	065e      	lsls	r6, r3, #25
 8019e6e:	bf48      	it	mi
 8019e70:	b2ad      	uxthmi	r5, r5
 8019e72:	e7e6      	b.n	8019e42 <_printf_i+0x182>
 8019e74:	4616      	mov	r6, r2
 8019e76:	e7bb      	b.n	8019df0 <_printf_i+0x130>
 8019e78:	680b      	ldr	r3, [r1, #0]
 8019e7a:	6826      	ldr	r6, [r4, #0]
 8019e7c:	6960      	ldr	r0, [r4, #20]
 8019e7e:	1d1d      	adds	r5, r3, #4
 8019e80:	600d      	str	r5, [r1, #0]
 8019e82:	0635      	lsls	r5, r6, #24
 8019e84:	681b      	ldr	r3, [r3, #0]
 8019e86:	d501      	bpl.n	8019e8c <_printf_i+0x1cc>
 8019e88:	6018      	str	r0, [r3, #0]
 8019e8a:	e002      	b.n	8019e92 <_printf_i+0x1d2>
 8019e8c:	0671      	lsls	r1, r6, #25
 8019e8e:	d5fb      	bpl.n	8019e88 <_printf_i+0x1c8>
 8019e90:	8018      	strh	r0, [r3, #0]
 8019e92:	2300      	movs	r3, #0
 8019e94:	6123      	str	r3, [r4, #16]
 8019e96:	4616      	mov	r6, r2
 8019e98:	e7ba      	b.n	8019e10 <_printf_i+0x150>
 8019e9a:	680b      	ldr	r3, [r1, #0]
 8019e9c:	1d1a      	adds	r2, r3, #4
 8019e9e:	600a      	str	r2, [r1, #0]
 8019ea0:	681e      	ldr	r6, [r3, #0]
 8019ea2:	6862      	ldr	r2, [r4, #4]
 8019ea4:	2100      	movs	r1, #0
 8019ea6:	4630      	mov	r0, r6
 8019ea8:	f7e6 f99a 	bl	80001e0 <memchr>
 8019eac:	b108      	cbz	r0, 8019eb2 <_printf_i+0x1f2>
 8019eae:	1b80      	subs	r0, r0, r6
 8019eb0:	6060      	str	r0, [r4, #4]
 8019eb2:	6863      	ldr	r3, [r4, #4]
 8019eb4:	6123      	str	r3, [r4, #16]
 8019eb6:	2300      	movs	r3, #0
 8019eb8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019ebc:	e7a8      	b.n	8019e10 <_printf_i+0x150>
 8019ebe:	6923      	ldr	r3, [r4, #16]
 8019ec0:	4632      	mov	r2, r6
 8019ec2:	4649      	mov	r1, r9
 8019ec4:	4640      	mov	r0, r8
 8019ec6:	47d0      	blx	sl
 8019ec8:	3001      	adds	r0, #1
 8019eca:	d0ab      	beq.n	8019e24 <_printf_i+0x164>
 8019ecc:	6823      	ldr	r3, [r4, #0]
 8019ece:	079b      	lsls	r3, r3, #30
 8019ed0:	d413      	bmi.n	8019efa <_printf_i+0x23a>
 8019ed2:	68e0      	ldr	r0, [r4, #12]
 8019ed4:	9b03      	ldr	r3, [sp, #12]
 8019ed6:	4298      	cmp	r0, r3
 8019ed8:	bfb8      	it	lt
 8019eda:	4618      	movlt	r0, r3
 8019edc:	e7a4      	b.n	8019e28 <_printf_i+0x168>
 8019ede:	2301      	movs	r3, #1
 8019ee0:	4632      	mov	r2, r6
 8019ee2:	4649      	mov	r1, r9
 8019ee4:	4640      	mov	r0, r8
 8019ee6:	47d0      	blx	sl
 8019ee8:	3001      	adds	r0, #1
 8019eea:	d09b      	beq.n	8019e24 <_printf_i+0x164>
 8019eec:	3501      	adds	r5, #1
 8019eee:	68e3      	ldr	r3, [r4, #12]
 8019ef0:	9903      	ldr	r1, [sp, #12]
 8019ef2:	1a5b      	subs	r3, r3, r1
 8019ef4:	42ab      	cmp	r3, r5
 8019ef6:	dcf2      	bgt.n	8019ede <_printf_i+0x21e>
 8019ef8:	e7eb      	b.n	8019ed2 <_printf_i+0x212>
 8019efa:	2500      	movs	r5, #0
 8019efc:	f104 0619 	add.w	r6, r4, #25
 8019f00:	e7f5      	b.n	8019eee <_printf_i+0x22e>
 8019f02:	bf00      	nop
 8019f04:	0801f43a 	.word	0x0801f43a
 8019f08:	0801f44b 	.word	0x0801f44b

08019f0c <iprintf>:
 8019f0c:	b40f      	push	{r0, r1, r2, r3}
 8019f0e:	4b0a      	ldr	r3, [pc, #40]	; (8019f38 <iprintf+0x2c>)
 8019f10:	b513      	push	{r0, r1, r4, lr}
 8019f12:	681c      	ldr	r4, [r3, #0]
 8019f14:	b124      	cbz	r4, 8019f20 <iprintf+0x14>
 8019f16:	69a3      	ldr	r3, [r4, #24]
 8019f18:	b913      	cbnz	r3, 8019f20 <iprintf+0x14>
 8019f1a:	4620      	mov	r0, r4
 8019f1c:	f001 f8e6 	bl	801b0ec <__sinit>
 8019f20:	ab05      	add	r3, sp, #20
 8019f22:	9a04      	ldr	r2, [sp, #16]
 8019f24:	68a1      	ldr	r1, [r4, #8]
 8019f26:	9301      	str	r3, [sp, #4]
 8019f28:	4620      	mov	r0, r4
 8019f2a:	f001 fdbd 	bl	801baa8 <_vfiprintf_r>
 8019f2e:	b002      	add	sp, #8
 8019f30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019f34:	b004      	add	sp, #16
 8019f36:	4770      	bx	lr
 8019f38:	2000003c 	.word	0x2000003c

08019f3c <putchar>:
 8019f3c:	4b09      	ldr	r3, [pc, #36]	; (8019f64 <putchar+0x28>)
 8019f3e:	b513      	push	{r0, r1, r4, lr}
 8019f40:	681c      	ldr	r4, [r3, #0]
 8019f42:	4601      	mov	r1, r0
 8019f44:	b134      	cbz	r4, 8019f54 <putchar+0x18>
 8019f46:	69a3      	ldr	r3, [r4, #24]
 8019f48:	b923      	cbnz	r3, 8019f54 <putchar+0x18>
 8019f4a:	9001      	str	r0, [sp, #4]
 8019f4c:	4620      	mov	r0, r4
 8019f4e:	f001 f8cd 	bl	801b0ec <__sinit>
 8019f52:	9901      	ldr	r1, [sp, #4]
 8019f54:	68a2      	ldr	r2, [r4, #8]
 8019f56:	4620      	mov	r0, r4
 8019f58:	b002      	add	sp, #8
 8019f5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019f5e:	f001 bed3 	b.w	801bd08 <_putc_r>
 8019f62:	bf00      	nop
 8019f64:	2000003c 	.word	0x2000003c

08019f68 <rand>:
 8019f68:	4b17      	ldr	r3, [pc, #92]	; (8019fc8 <rand+0x60>)
 8019f6a:	b510      	push	{r4, lr}
 8019f6c:	681c      	ldr	r4, [r3, #0]
 8019f6e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8019f70:	b9b3      	cbnz	r3, 8019fa0 <rand+0x38>
 8019f72:	2018      	movs	r0, #24
 8019f74:	f7ff fa82 	bl	801947c <malloc>
 8019f78:	63a0      	str	r0, [r4, #56]	; 0x38
 8019f7a:	b928      	cbnz	r0, 8019f88 <rand+0x20>
 8019f7c:	4602      	mov	r2, r0
 8019f7e:	4b13      	ldr	r3, [pc, #76]	; (8019fcc <rand+0x64>)
 8019f80:	4813      	ldr	r0, [pc, #76]	; (8019fd0 <rand+0x68>)
 8019f82:	214e      	movs	r1, #78	; 0x4e
 8019f84:	f000 f900 	bl	801a188 <__assert_func>
 8019f88:	4a12      	ldr	r2, [pc, #72]	; (8019fd4 <rand+0x6c>)
 8019f8a:	4b13      	ldr	r3, [pc, #76]	; (8019fd8 <rand+0x70>)
 8019f8c:	e9c0 2300 	strd	r2, r3, [r0]
 8019f90:	4b12      	ldr	r3, [pc, #72]	; (8019fdc <rand+0x74>)
 8019f92:	6083      	str	r3, [r0, #8]
 8019f94:	230b      	movs	r3, #11
 8019f96:	8183      	strh	r3, [r0, #12]
 8019f98:	2201      	movs	r2, #1
 8019f9a:	2300      	movs	r3, #0
 8019f9c:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8019fa0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8019fa2:	480f      	ldr	r0, [pc, #60]	; (8019fe0 <rand+0x78>)
 8019fa4:	690a      	ldr	r2, [r1, #16]
 8019fa6:	694b      	ldr	r3, [r1, #20]
 8019fa8:	4c0e      	ldr	r4, [pc, #56]	; (8019fe4 <rand+0x7c>)
 8019faa:	4350      	muls	r0, r2
 8019fac:	fb04 0003 	mla	r0, r4, r3, r0
 8019fb0:	fba2 3404 	umull	r3, r4, r2, r4
 8019fb4:	1c5a      	adds	r2, r3, #1
 8019fb6:	4404      	add	r4, r0
 8019fb8:	f144 0000 	adc.w	r0, r4, #0
 8019fbc:	e9c1 2004 	strd	r2, r0, [r1, #16]
 8019fc0:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8019fc4:	bd10      	pop	{r4, pc}
 8019fc6:	bf00      	nop
 8019fc8:	2000003c 	.word	0x2000003c
 8019fcc:	0801f45c 	.word	0x0801f45c
 8019fd0:	0801f473 	.word	0x0801f473
 8019fd4:	abcd330e 	.word	0xabcd330e
 8019fd8:	e66d1234 	.word	0xe66d1234
 8019fdc:	0005deec 	.word	0x0005deec
 8019fe0:	5851f42d 	.word	0x5851f42d
 8019fe4:	4c957f2d 	.word	0x4c957f2d

08019fe8 <_sbrk_r>:
 8019fe8:	b538      	push	{r3, r4, r5, lr}
 8019fea:	4d06      	ldr	r5, [pc, #24]	; (801a004 <_sbrk_r+0x1c>)
 8019fec:	2300      	movs	r3, #0
 8019fee:	4604      	mov	r4, r0
 8019ff0:	4608      	mov	r0, r1
 8019ff2:	602b      	str	r3, [r5, #0]
 8019ff4:	f7e8 f866 	bl	80020c4 <_sbrk>
 8019ff8:	1c43      	adds	r3, r0, #1
 8019ffa:	d102      	bne.n	801a002 <_sbrk_r+0x1a>
 8019ffc:	682b      	ldr	r3, [r5, #0]
 8019ffe:	b103      	cbz	r3, 801a002 <_sbrk_r+0x1a>
 801a000:	6023      	str	r3, [r4, #0]
 801a002:	bd38      	pop	{r3, r4, r5, pc}
 801a004:	20018a80 	.word	0x20018a80

0801a008 <__swbuf_r>:
 801a008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a00a:	460e      	mov	r6, r1
 801a00c:	4614      	mov	r4, r2
 801a00e:	4605      	mov	r5, r0
 801a010:	b118      	cbz	r0, 801a01a <__swbuf_r+0x12>
 801a012:	6983      	ldr	r3, [r0, #24]
 801a014:	b90b      	cbnz	r3, 801a01a <__swbuf_r+0x12>
 801a016:	f001 f869 	bl	801b0ec <__sinit>
 801a01a:	4b21      	ldr	r3, [pc, #132]	; (801a0a0 <__swbuf_r+0x98>)
 801a01c:	429c      	cmp	r4, r3
 801a01e:	d12b      	bne.n	801a078 <__swbuf_r+0x70>
 801a020:	686c      	ldr	r4, [r5, #4]
 801a022:	69a3      	ldr	r3, [r4, #24]
 801a024:	60a3      	str	r3, [r4, #8]
 801a026:	89a3      	ldrh	r3, [r4, #12]
 801a028:	071a      	lsls	r2, r3, #28
 801a02a:	d52f      	bpl.n	801a08c <__swbuf_r+0x84>
 801a02c:	6923      	ldr	r3, [r4, #16]
 801a02e:	b36b      	cbz	r3, 801a08c <__swbuf_r+0x84>
 801a030:	6923      	ldr	r3, [r4, #16]
 801a032:	6820      	ldr	r0, [r4, #0]
 801a034:	1ac0      	subs	r0, r0, r3
 801a036:	6963      	ldr	r3, [r4, #20]
 801a038:	b2f6      	uxtb	r6, r6
 801a03a:	4283      	cmp	r3, r0
 801a03c:	4637      	mov	r7, r6
 801a03e:	dc04      	bgt.n	801a04a <__swbuf_r+0x42>
 801a040:	4621      	mov	r1, r4
 801a042:	4628      	mov	r0, r5
 801a044:	f000 ffbe 	bl	801afc4 <_fflush_r>
 801a048:	bb30      	cbnz	r0, 801a098 <__swbuf_r+0x90>
 801a04a:	68a3      	ldr	r3, [r4, #8]
 801a04c:	3b01      	subs	r3, #1
 801a04e:	60a3      	str	r3, [r4, #8]
 801a050:	6823      	ldr	r3, [r4, #0]
 801a052:	1c5a      	adds	r2, r3, #1
 801a054:	6022      	str	r2, [r4, #0]
 801a056:	701e      	strb	r6, [r3, #0]
 801a058:	6963      	ldr	r3, [r4, #20]
 801a05a:	3001      	adds	r0, #1
 801a05c:	4283      	cmp	r3, r0
 801a05e:	d004      	beq.n	801a06a <__swbuf_r+0x62>
 801a060:	89a3      	ldrh	r3, [r4, #12]
 801a062:	07db      	lsls	r3, r3, #31
 801a064:	d506      	bpl.n	801a074 <__swbuf_r+0x6c>
 801a066:	2e0a      	cmp	r6, #10
 801a068:	d104      	bne.n	801a074 <__swbuf_r+0x6c>
 801a06a:	4621      	mov	r1, r4
 801a06c:	4628      	mov	r0, r5
 801a06e:	f000 ffa9 	bl	801afc4 <_fflush_r>
 801a072:	b988      	cbnz	r0, 801a098 <__swbuf_r+0x90>
 801a074:	4638      	mov	r0, r7
 801a076:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a078:	4b0a      	ldr	r3, [pc, #40]	; (801a0a4 <__swbuf_r+0x9c>)
 801a07a:	429c      	cmp	r4, r3
 801a07c:	d101      	bne.n	801a082 <__swbuf_r+0x7a>
 801a07e:	68ac      	ldr	r4, [r5, #8]
 801a080:	e7cf      	b.n	801a022 <__swbuf_r+0x1a>
 801a082:	4b09      	ldr	r3, [pc, #36]	; (801a0a8 <__swbuf_r+0xa0>)
 801a084:	429c      	cmp	r4, r3
 801a086:	bf08      	it	eq
 801a088:	68ec      	ldreq	r4, [r5, #12]
 801a08a:	e7ca      	b.n	801a022 <__swbuf_r+0x1a>
 801a08c:	4621      	mov	r1, r4
 801a08e:	4628      	mov	r0, r5
 801a090:	f000 f80c 	bl	801a0ac <__swsetup_r>
 801a094:	2800      	cmp	r0, #0
 801a096:	d0cb      	beq.n	801a030 <__swbuf_r+0x28>
 801a098:	f04f 37ff 	mov.w	r7, #4294967295
 801a09c:	e7ea      	b.n	801a074 <__swbuf_r+0x6c>
 801a09e:	bf00      	nop
 801a0a0:	0801f5ac 	.word	0x0801f5ac
 801a0a4:	0801f5cc 	.word	0x0801f5cc
 801a0a8:	0801f58c 	.word	0x0801f58c

0801a0ac <__swsetup_r>:
 801a0ac:	4b32      	ldr	r3, [pc, #200]	; (801a178 <__swsetup_r+0xcc>)
 801a0ae:	b570      	push	{r4, r5, r6, lr}
 801a0b0:	681d      	ldr	r5, [r3, #0]
 801a0b2:	4606      	mov	r6, r0
 801a0b4:	460c      	mov	r4, r1
 801a0b6:	b125      	cbz	r5, 801a0c2 <__swsetup_r+0x16>
 801a0b8:	69ab      	ldr	r3, [r5, #24]
 801a0ba:	b913      	cbnz	r3, 801a0c2 <__swsetup_r+0x16>
 801a0bc:	4628      	mov	r0, r5
 801a0be:	f001 f815 	bl	801b0ec <__sinit>
 801a0c2:	4b2e      	ldr	r3, [pc, #184]	; (801a17c <__swsetup_r+0xd0>)
 801a0c4:	429c      	cmp	r4, r3
 801a0c6:	d10f      	bne.n	801a0e8 <__swsetup_r+0x3c>
 801a0c8:	686c      	ldr	r4, [r5, #4]
 801a0ca:	89a3      	ldrh	r3, [r4, #12]
 801a0cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801a0d0:	0719      	lsls	r1, r3, #28
 801a0d2:	d42c      	bmi.n	801a12e <__swsetup_r+0x82>
 801a0d4:	06dd      	lsls	r5, r3, #27
 801a0d6:	d411      	bmi.n	801a0fc <__swsetup_r+0x50>
 801a0d8:	2309      	movs	r3, #9
 801a0da:	6033      	str	r3, [r6, #0]
 801a0dc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801a0e0:	81a3      	strh	r3, [r4, #12]
 801a0e2:	f04f 30ff 	mov.w	r0, #4294967295
 801a0e6:	e03e      	b.n	801a166 <__swsetup_r+0xba>
 801a0e8:	4b25      	ldr	r3, [pc, #148]	; (801a180 <__swsetup_r+0xd4>)
 801a0ea:	429c      	cmp	r4, r3
 801a0ec:	d101      	bne.n	801a0f2 <__swsetup_r+0x46>
 801a0ee:	68ac      	ldr	r4, [r5, #8]
 801a0f0:	e7eb      	b.n	801a0ca <__swsetup_r+0x1e>
 801a0f2:	4b24      	ldr	r3, [pc, #144]	; (801a184 <__swsetup_r+0xd8>)
 801a0f4:	429c      	cmp	r4, r3
 801a0f6:	bf08      	it	eq
 801a0f8:	68ec      	ldreq	r4, [r5, #12]
 801a0fa:	e7e6      	b.n	801a0ca <__swsetup_r+0x1e>
 801a0fc:	0758      	lsls	r0, r3, #29
 801a0fe:	d512      	bpl.n	801a126 <__swsetup_r+0x7a>
 801a100:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801a102:	b141      	cbz	r1, 801a116 <__swsetup_r+0x6a>
 801a104:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a108:	4299      	cmp	r1, r3
 801a10a:	d002      	beq.n	801a112 <__swsetup_r+0x66>
 801a10c:	4630      	mov	r0, r6
 801a10e:	f7ff f9e9 	bl	80194e4 <_free_r>
 801a112:	2300      	movs	r3, #0
 801a114:	6363      	str	r3, [r4, #52]	; 0x34
 801a116:	89a3      	ldrh	r3, [r4, #12]
 801a118:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801a11c:	81a3      	strh	r3, [r4, #12]
 801a11e:	2300      	movs	r3, #0
 801a120:	6063      	str	r3, [r4, #4]
 801a122:	6923      	ldr	r3, [r4, #16]
 801a124:	6023      	str	r3, [r4, #0]
 801a126:	89a3      	ldrh	r3, [r4, #12]
 801a128:	f043 0308 	orr.w	r3, r3, #8
 801a12c:	81a3      	strh	r3, [r4, #12]
 801a12e:	6923      	ldr	r3, [r4, #16]
 801a130:	b94b      	cbnz	r3, 801a146 <__swsetup_r+0x9a>
 801a132:	89a3      	ldrh	r3, [r4, #12]
 801a134:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801a138:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801a13c:	d003      	beq.n	801a146 <__swsetup_r+0x9a>
 801a13e:	4621      	mov	r1, r4
 801a140:	4630      	mov	r0, r6
 801a142:	f001 f8af 	bl	801b2a4 <__smakebuf_r>
 801a146:	89a0      	ldrh	r0, [r4, #12]
 801a148:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801a14c:	f010 0301 	ands.w	r3, r0, #1
 801a150:	d00a      	beq.n	801a168 <__swsetup_r+0xbc>
 801a152:	2300      	movs	r3, #0
 801a154:	60a3      	str	r3, [r4, #8]
 801a156:	6963      	ldr	r3, [r4, #20]
 801a158:	425b      	negs	r3, r3
 801a15a:	61a3      	str	r3, [r4, #24]
 801a15c:	6923      	ldr	r3, [r4, #16]
 801a15e:	b943      	cbnz	r3, 801a172 <__swsetup_r+0xc6>
 801a160:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801a164:	d1ba      	bne.n	801a0dc <__swsetup_r+0x30>
 801a166:	bd70      	pop	{r4, r5, r6, pc}
 801a168:	0781      	lsls	r1, r0, #30
 801a16a:	bf58      	it	pl
 801a16c:	6963      	ldrpl	r3, [r4, #20]
 801a16e:	60a3      	str	r3, [r4, #8]
 801a170:	e7f4      	b.n	801a15c <__swsetup_r+0xb0>
 801a172:	2000      	movs	r0, #0
 801a174:	e7f7      	b.n	801a166 <__swsetup_r+0xba>
 801a176:	bf00      	nop
 801a178:	2000003c 	.word	0x2000003c
 801a17c:	0801f5ac 	.word	0x0801f5ac
 801a180:	0801f5cc 	.word	0x0801f5cc
 801a184:	0801f58c 	.word	0x0801f58c

0801a188 <__assert_func>:
 801a188:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801a18a:	4614      	mov	r4, r2
 801a18c:	461a      	mov	r2, r3
 801a18e:	4b09      	ldr	r3, [pc, #36]	; (801a1b4 <__assert_func+0x2c>)
 801a190:	681b      	ldr	r3, [r3, #0]
 801a192:	4605      	mov	r5, r0
 801a194:	68d8      	ldr	r0, [r3, #12]
 801a196:	b14c      	cbz	r4, 801a1ac <__assert_func+0x24>
 801a198:	4b07      	ldr	r3, [pc, #28]	; (801a1b8 <__assert_func+0x30>)
 801a19a:	9100      	str	r1, [sp, #0]
 801a19c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801a1a0:	4906      	ldr	r1, [pc, #24]	; (801a1bc <__assert_func+0x34>)
 801a1a2:	462b      	mov	r3, r5
 801a1a4:	f001 f820 	bl	801b1e8 <fiprintf>
 801a1a8:	f001 fe4c 	bl	801be44 <abort>
 801a1ac:	4b04      	ldr	r3, [pc, #16]	; (801a1c0 <__assert_func+0x38>)
 801a1ae:	461c      	mov	r4, r3
 801a1b0:	e7f3      	b.n	801a19a <__assert_func+0x12>
 801a1b2:	bf00      	nop
 801a1b4:	2000003c 	.word	0x2000003c
 801a1b8:	0801f4d2 	.word	0x0801f4d2
 801a1bc:	0801f4df 	.word	0x0801f4df
 801a1c0:	0801f50d 	.word	0x0801f50d

0801a1c4 <quorem>:
 801a1c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a1c8:	6903      	ldr	r3, [r0, #16]
 801a1ca:	690c      	ldr	r4, [r1, #16]
 801a1cc:	42a3      	cmp	r3, r4
 801a1ce:	4607      	mov	r7, r0
 801a1d0:	f2c0 8081 	blt.w	801a2d6 <quorem+0x112>
 801a1d4:	3c01      	subs	r4, #1
 801a1d6:	f101 0814 	add.w	r8, r1, #20
 801a1da:	f100 0514 	add.w	r5, r0, #20
 801a1de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801a1e2:	9301      	str	r3, [sp, #4]
 801a1e4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801a1e8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801a1ec:	3301      	adds	r3, #1
 801a1ee:	429a      	cmp	r2, r3
 801a1f0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801a1f4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801a1f8:	fbb2 f6f3 	udiv	r6, r2, r3
 801a1fc:	d331      	bcc.n	801a262 <quorem+0x9e>
 801a1fe:	f04f 0e00 	mov.w	lr, #0
 801a202:	4640      	mov	r0, r8
 801a204:	46ac      	mov	ip, r5
 801a206:	46f2      	mov	sl, lr
 801a208:	f850 2b04 	ldr.w	r2, [r0], #4
 801a20c:	b293      	uxth	r3, r2
 801a20e:	fb06 e303 	mla	r3, r6, r3, lr
 801a212:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801a216:	b29b      	uxth	r3, r3
 801a218:	ebaa 0303 	sub.w	r3, sl, r3
 801a21c:	0c12      	lsrs	r2, r2, #16
 801a21e:	f8dc a000 	ldr.w	sl, [ip]
 801a222:	fb06 e202 	mla	r2, r6, r2, lr
 801a226:	fa13 f38a 	uxtah	r3, r3, sl
 801a22a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801a22e:	fa1f fa82 	uxth.w	sl, r2
 801a232:	f8dc 2000 	ldr.w	r2, [ip]
 801a236:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 801a23a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801a23e:	b29b      	uxth	r3, r3
 801a240:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a244:	4581      	cmp	r9, r0
 801a246:	f84c 3b04 	str.w	r3, [ip], #4
 801a24a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801a24e:	d2db      	bcs.n	801a208 <quorem+0x44>
 801a250:	f855 300b 	ldr.w	r3, [r5, fp]
 801a254:	b92b      	cbnz	r3, 801a262 <quorem+0x9e>
 801a256:	9b01      	ldr	r3, [sp, #4]
 801a258:	3b04      	subs	r3, #4
 801a25a:	429d      	cmp	r5, r3
 801a25c:	461a      	mov	r2, r3
 801a25e:	d32e      	bcc.n	801a2be <quorem+0xfa>
 801a260:	613c      	str	r4, [r7, #16]
 801a262:	4638      	mov	r0, r7
 801a264:	f001 fae8 	bl	801b838 <__mcmp>
 801a268:	2800      	cmp	r0, #0
 801a26a:	db24      	blt.n	801a2b6 <quorem+0xf2>
 801a26c:	3601      	adds	r6, #1
 801a26e:	4628      	mov	r0, r5
 801a270:	f04f 0c00 	mov.w	ip, #0
 801a274:	f858 2b04 	ldr.w	r2, [r8], #4
 801a278:	f8d0 e000 	ldr.w	lr, [r0]
 801a27c:	b293      	uxth	r3, r2
 801a27e:	ebac 0303 	sub.w	r3, ip, r3
 801a282:	0c12      	lsrs	r2, r2, #16
 801a284:	fa13 f38e 	uxtah	r3, r3, lr
 801a288:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801a28c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801a290:	b29b      	uxth	r3, r3
 801a292:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a296:	45c1      	cmp	r9, r8
 801a298:	f840 3b04 	str.w	r3, [r0], #4
 801a29c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801a2a0:	d2e8      	bcs.n	801a274 <quorem+0xb0>
 801a2a2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801a2a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801a2aa:	b922      	cbnz	r2, 801a2b6 <quorem+0xf2>
 801a2ac:	3b04      	subs	r3, #4
 801a2ae:	429d      	cmp	r5, r3
 801a2b0:	461a      	mov	r2, r3
 801a2b2:	d30a      	bcc.n	801a2ca <quorem+0x106>
 801a2b4:	613c      	str	r4, [r7, #16]
 801a2b6:	4630      	mov	r0, r6
 801a2b8:	b003      	add	sp, #12
 801a2ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a2be:	6812      	ldr	r2, [r2, #0]
 801a2c0:	3b04      	subs	r3, #4
 801a2c2:	2a00      	cmp	r2, #0
 801a2c4:	d1cc      	bne.n	801a260 <quorem+0x9c>
 801a2c6:	3c01      	subs	r4, #1
 801a2c8:	e7c7      	b.n	801a25a <quorem+0x96>
 801a2ca:	6812      	ldr	r2, [r2, #0]
 801a2cc:	3b04      	subs	r3, #4
 801a2ce:	2a00      	cmp	r2, #0
 801a2d0:	d1f0      	bne.n	801a2b4 <quorem+0xf0>
 801a2d2:	3c01      	subs	r4, #1
 801a2d4:	e7eb      	b.n	801a2ae <quorem+0xea>
 801a2d6:	2000      	movs	r0, #0
 801a2d8:	e7ee      	b.n	801a2b8 <quorem+0xf4>
 801a2da:	0000      	movs	r0, r0
 801a2dc:	0000      	movs	r0, r0
	...

0801a2e0 <_dtoa_r>:
 801a2e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a2e4:	ed2d 8b02 	vpush	{d8}
 801a2e8:	ec57 6b10 	vmov	r6, r7, d0
 801a2ec:	b095      	sub	sp, #84	; 0x54
 801a2ee:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801a2f0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 801a2f4:	9105      	str	r1, [sp, #20]
 801a2f6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 801a2fa:	4604      	mov	r4, r0
 801a2fc:	9209      	str	r2, [sp, #36]	; 0x24
 801a2fe:	930f      	str	r3, [sp, #60]	; 0x3c
 801a300:	b975      	cbnz	r5, 801a320 <_dtoa_r+0x40>
 801a302:	2010      	movs	r0, #16
 801a304:	f7ff f8ba 	bl	801947c <malloc>
 801a308:	4602      	mov	r2, r0
 801a30a:	6260      	str	r0, [r4, #36]	; 0x24
 801a30c:	b920      	cbnz	r0, 801a318 <_dtoa_r+0x38>
 801a30e:	4bb2      	ldr	r3, [pc, #712]	; (801a5d8 <_dtoa_r+0x2f8>)
 801a310:	21ea      	movs	r1, #234	; 0xea
 801a312:	48b2      	ldr	r0, [pc, #712]	; (801a5dc <_dtoa_r+0x2fc>)
 801a314:	f7ff ff38 	bl	801a188 <__assert_func>
 801a318:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801a31c:	6005      	str	r5, [r0, #0]
 801a31e:	60c5      	str	r5, [r0, #12]
 801a320:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801a322:	6819      	ldr	r1, [r3, #0]
 801a324:	b151      	cbz	r1, 801a33c <_dtoa_r+0x5c>
 801a326:	685a      	ldr	r2, [r3, #4]
 801a328:	604a      	str	r2, [r1, #4]
 801a32a:	2301      	movs	r3, #1
 801a32c:	4093      	lsls	r3, r2
 801a32e:	608b      	str	r3, [r1, #8]
 801a330:	4620      	mov	r0, r4
 801a332:	f001 f843 	bl	801b3bc <_Bfree>
 801a336:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801a338:	2200      	movs	r2, #0
 801a33a:	601a      	str	r2, [r3, #0]
 801a33c:	1e3b      	subs	r3, r7, #0
 801a33e:	bfb9      	ittee	lt
 801a340:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801a344:	9303      	strlt	r3, [sp, #12]
 801a346:	2300      	movge	r3, #0
 801a348:	f8c8 3000 	strge.w	r3, [r8]
 801a34c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 801a350:	4ba3      	ldr	r3, [pc, #652]	; (801a5e0 <_dtoa_r+0x300>)
 801a352:	bfbc      	itt	lt
 801a354:	2201      	movlt	r2, #1
 801a356:	f8c8 2000 	strlt.w	r2, [r8]
 801a35a:	ea33 0309 	bics.w	r3, r3, r9
 801a35e:	d11b      	bne.n	801a398 <_dtoa_r+0xb8>
 801a360:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801a362:	f242 730f 	movw	r3, #9999	; 0x270f
 801a366:	6013      	str	r3, [r2, #0]
 801a368:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801a36c:	4333      	orrs	r3, r6
 801a36e:	f000 857a 	beq.w	801ae66 <_dtoa_r+0xb86>
 801a372:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801a374:	b963      	cbnz	r3, 801a390 <_dtoa_r+0xb0>
 801a376:	4b9b      	ldr	r3, [pc, #620]	; (801a5e4 <_dtoa_r+0x304>)
 801a378:	e024      	b.n	801a3c4 <_dtoa_r+0xe4>
 801a37a:	4b9b      	ldr	r3, [pc, #620]	; (801a5e8 <_dtoa_r+0x308>)
 801a37c:	9300      	str	r3, [sp, #0]
 801a37e:	3308      	adds	r3, #8
 801a380:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801a382:	6013      	str	r3, [r2, #0]
 801a384:	9800      	ldr	r0, [sp, #0]
 801a386:	b015      	add	sp, #84	; 0x54
 801a388:	ecbd 8b02 	vpop	{d8}
 801a38c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a390:	4b94      	ldr	r3, [pc, #592]	; (801a5e4 <_dtoa_r+0x304>)
 801a392:	9300      	str	r3, [sp, #0]
 801a394:	3303      	adds	r3, #3
 801a396:	e7f3      	b.n	801a380 <_dtoa_r+0xa0>
 801a398:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a39c:	2200      	movs	r2, #0
 801a39e:	ec51 0b17 	vmov	r0, r1, d7
 801a3a2:	2300      	movs	r3, #0
 801a3a4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 801a3a8:	f7e6 fb8e 	bl	8000ac8 <__aeabi_dcmpeq>
 801a3ac:	4680      	mov	r8, r0
 801a3ae:	b158      	cbz	r0, 801a3c8 <_dtoa_r+0xe8>
 801a3b0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801a3b2:	2301      	movs	r3, #1
 801a3b4:	6013      	str	r3, [r2, #0]
 801a3b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801a3b8:	2b00      	cmp	r3, #0
 801a3ba:	f000 8551 	beq.w	801ae60 <_dtoa_r+0xb80>
 801a3be:	488b      	ldr	r0, [pc, #556]	; (801a5ec <_dtoa_r+0x30c>)
 801a3c0:	6018      	str	r0, [r3, #0]
 801a3c2:	1e43      	subs	r3, r0, #1
 801a3c4:	9300      	str	r3, [sp, #0]
 801a3c6:	e7dd      	b.n	801a384 <_dtoa_r+0xa4>
 801a3c8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 801a3cc:	aa12      	add	r2, sp, #72	; 0x48
 801a3ce:	a913      	add	r1, sp, #76	; 0x4c
 801a3d0:	4620      	mov	r0, r4
 801a3d2:	f001 fad5 	bl	801b980 <__d2b>
 801a3d6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801a3da:	4683      	mov	fp, r0
 801a3dc:	2d00      	cmp	r5, #0
 801a3de:	d07c      	beq.n	801a4da <_dtoa_r+0x1fa>
 801a3e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a3e2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 801a3e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801a3ea:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 801a3ee:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 801a3f2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 801a3f6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801a3fa:	4b7d      	ldr	r3, [pc, #500]	; (801a5f0 <_dtoa_r+0x310>)
 801a3fc:	2200      	movs	r2, #0
 801a3fe:	4630      	mov	r0, r6
 801a400:	4639      	mov	r1, r7
 801a402:	f7e5 ff41 	bl	8000288 <__aeabi_dsub>
 801a406:	a36e      	add	r3, pc, #440	; (adr r3, 801a5c0 <_dtoa_r+0x2e0>)
 801a408:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a40c:	f7e6 f8f4 	bl	80005f8 <__aeabi_dmul>
 801a410:	a36d      	add	r3, pc, #436	; (adr r3, 801a5c8 <_dtoa_r+0x2e8>)
 801a412:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a416:	f7e5 ff39 	bl	800028c <__adddf3>
 801a41a:	4606      	mov	r6, r0
 801a41c:	4628      	mov	r0, r5
 801a41e:	460f      	mov	r7, r1
 801a420:	f7e6 f880 	bl	8000524 <__aeabi_i2d>
 801a424:	a36a      	add	r3, pc, #424	; (adr r3, 801a5d0 <_dtoa_r+0x2f0>)
 801a426:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a42a:	f7e6 f8e5 	bl	80005f8 <__aeabi_dmul>
 801a42e:	4602      	mov	r2, r0
 801a430:	460b      	mov	r3, r1
 801a432:	4630      	mov	r0, r6
 801a434:	4639      	mov	r1, r7
 801a436:	f7e5 ff29 	bl	800028c <__adddf3>
 801a43a:	4606      	mov	r6, r0
 801a43c:	460f      	mov	r7, r1
 801a43e:	f7e6 fb8b 	bl	8000b58 <__aeabi_d2iz>
 801a442:	2200      	movs	r2, #0
 801a444:	4682      	mov	sl, r0
 801a446:	2300      	movs	r3, #0
 801a448:	4630      	mov	r0, r6
 801a44a:	4639      	mov	r1, r7
 801a44c:	f7e6 fb46 	bl	8000adc <__aeabi_dcmplt>
 801a450:	b148      	cbz	r0, 801a466 <_dtoa_r+0x186>
 801a452:	4650      	mov	r0, sl
 801a454:	f7e6 f866 	bl	8000524 <__aeabi_i2d>
 801a458:	4632      	mov	r2, r6
 801a45a:	463b      	mov	r3, r7
 801a45c:	f7e6 fb34 	bl	8000ac8 <__aeabi_dcmpeq>
 801a460:	b908      	cbnz	r0, 801a466 <_dtoa_r+0x186>
 801a462:	f10a 3aff 	add.w	sl, sl, #4294967295
 801a466:	f1ba 0f16 	cmp.w	sl, #22
 801a46a:	d854      	bhi.n	801a516 <_dtoa_r+0x236>
 801a46c:	4b61      	ldr	r3, [pc, #388]	; (801a5f4 <_dtoa_r+0x314>)
 801a46e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801a472:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a476:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801a47a:	f7e6 fb2f 	bl	8000adc <__aeabi_dcmplt>
 801a47e:	2800      	cmp	r0, #0
 801a480:	d04b      	beq.n	801a51a <_dtoa_r+0x23a>
 801a482:	f10a 3aff 	add.w	sl, sl, #4294967295
 801a486:	2300      	movs	r3, #0
 801a488:	930e      	str	r3, [sp, #56]	; 0x38
 801a48a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801a48c:	1b5d      	subs	r5, r3, r5
 801a48e:	1e6b      	subs	r3, r5, #1
 801a490:	9304      	str	r3, [sp, #16]
 801a492:	bf43      	ittte	mi
 801a494:	2300      	movmi	r3, #0
 801a496:	f1c5 0801 	rsbmi	r8, r5, #1
 801a49a:	9304      	strmi	r3, [sp, #16]
 801a49c:	f04f 0800 	movpl.w	r8, #0
 801a4a0:	f1ba 0f00 	cmp.w	sl, #0
 801a4a4:	db3b      	blt.n	801a51e <_dtoa_r+0x23e>
 801a4a6:	9b04      	ldr	r3, [sp, #16]
 801a4a8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 801a4ac:	4453      	add	r3, sl
 801a4ae:	9304      	str	r3, [sp, #16]
 801a4b0:	2300      	movs	r3, #0
 801a4b2:	9306      	str	r3, [sp, #24]
 801a4b4:	9b05      	ldr	r3, [sp, #20]
 801a4b6:	2b09      	cmp	r3, #9
 801a4b8:	d869      	bhi.n	801a58e <_dtoa_r+0x2ae>
 801a4ba:	2b05      	cmp	r3, #5
 801a4bc:	bfc4      	itt	gt
 801a4be:	3b04      	subgt	r3, #4
 801a4c0:	9305      	strgt	r3, [sp, #20]
 801a4c2:	9b05      	ldr	r3, [sp, #20]
 801a4c4:	f1a3 0302 	sub.w	r3, r3, #2
 801a4c8:	bfcc      	ite	gt
 801a4ca:	2500      	movgt	r5, #0
 801a4cc:	2501      	movle	r5, #1
 801a4ce:	2b03      	cmp	r3, #3
 801a4d0:	d869      	bhi.n	801a5a6 <_dtoa_r+0x2c6>
 801a4d2:	e8df f003 	tbb	[pc, r3]
 801a4d6:	4e2c      	.short	0x4e2c
 801a4d8:	5a4c      	.short	0x5a4c
 801a4da:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 801a4de:	441d      	add	r5, r3
 801a4e0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801a4e4:	2b20      	cmp	r3, #32
 801a4e6:	bfc1      	itttt	gt
 801a4e8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801a4ec:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 801a4f0:	fa09 f303 	lslgt.w	r3, r9, r3
 801a4f4:	fa26 f000 	lsrgt.w	r0, r6, r0
 801a4f8:	bfda      	itte	le
 801a4fa:	f1c3 0320 	rsble	r3, r3, #32
 801a4fe:	fa06 f003 	lslle.w	r0, r6, r3
 801a502:	4318      	orrgt	r0, r3
 801a504:	f7e5 fffe 	bl	8000504 <__aeabi_ui2d>
 801a508:	2301      	movs	r3, #1
 801a50a:	4606      	mov	r6, r0
 801a50c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 801a510:	3d01      	subs	r5, #1
 801a512:	9310      	str	r3, [sp, #64]	; 0x40
 801a514:	e771      	b.n	801a3fa <_dtoa_r+0x11a>
 801a516:	2301      	movs	r3, #1
 801a518:	e7b6      	b.n	801a488 <_dtoa_r+0x1a8>
 801a51a:	900e      	str	r0, [sp, #56]	; 0x38
 801a51c:	e7b5      	b.n	801a48a <_dtoa_r+0x1aa>
 801a51e:	f1ca 0300 	rsb	r3, sl, #0
 801a522:	9306      	str	r3, [sp, #24]
 801a524:	2300      	movs	r3, #0
 801a526:	eba8 080a 	sub.w	r8, r8, sl
 801a52a:	930d      	str	r3, [sp, #52]	; 0x34
 801a52c:	e7c2      	b.n	801a4b4 <_dtoa_r+0x1d4>
 801a52e:	2300      	movs	r3, #0
 801a530:	9308      	str	r3, [sp, #32]
 801a532:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a534:	2b00      	cmp	r3, #0
 801a536:	dc39      	bgt.n	801a5ac <_dtoa_r+0x2cc>
 801a538:	f04f 0901 	mov.w	r9, #1
 801a53c:	f8cd 9004 	str.w	r9, [sp, #4]
 801a540:	464b      	mov	r3, r9
 801a542:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 801a546:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801a548:	2200      	movs	r2, #0
 801a54a:	6042      	str	r2, [r0, #4]
 801a54c:	2204      	movs	r2, #4
 801a54e:	f102 0614 	add.w	r6, r2, #20
 801a552:	429e      	cmp	r6, r3
 801a554:	6841      	ldr	r1, [r0, #4]
 801a556:	d92f      	bls.n	801a5b8 <_dtoa_r+0x2d8>
 801a558:	4620      	mov	r0, r4
 801a55a:	f000 feef 	bl	801b33c <_Balloc>
 801a55e:	9000      	str	r0, [sp, #0]
 801a560:	2800      	cmp	r0, #0
 801a562:	d14b      	bne.n	801a5fc <_dtoa_r+0x31c>
 801a564:	4b24      	ldr	r3, [pc, #144]	; (801a5f8 <_dtoa_r+0x318>)
 801a566:	4602      	mov	r2, r0
 801a568:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 801a56c:	e6d1      	b.n	801a312 <_dtoa_r+0x32>
 801a56e:	2301      	movs	r3, #1
 801a570:	e7de      	b.n	801a530 <_dtoa_r+0x250>
 801a572:	2300      	movs	r3, #0
 801a574:	9308      	str	r3, [sp, #32]
 801a576:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a578:	eb0a 0903 	add.w	r9, sl, r3
 801a57c:	f109 0301 	add.w	r3, r9, #1
 801a580:	2b01      	cmp	r3, #1
 801a582:	9301      	str	r3, [sp, #4]
 801a584:	bfb8      	it	lt
 801a586:	2301      	movlt	r3, #1
 801a588:	e7dd      	b.n	801a546 <_dtoa_r+0x266>
 801a58a:	2301      	movs	r3, #1
 801a58c:	e7f2      	b.n	801a574 <_dtoa_r+0x294>
 801a58e:	2501      	movs	r5, #1
 801a590:	2300      	movs	r3, #0
 801a592:	9305      	str	r3, [sp, #20]
 801a594:	9508      	str	r5, [sp, #32]
 801a596:	f04f 39ff 	mov.w	r9, #4294967295
 801a59a:	2200      	movs	r2, #0
 801a59c:	f8cd 9004 	str.w	r9, [sp, #4]
 801a5a0:	2312      	movs	r3, #18
 801a5a2:	9209      	str	r2, [sp, #36]	; 0x24
 801a5a4:	e7cf      	b.n	801a546 <_dtoa_r+0x266>
 801a5a6:	2301      	movs	r3, #1
 801a5a8:	9308      	str	r3, [sp, #32]
 801a5aa:	e7f4      	b.n	801a596 <_dtoa_r+0x2b6>
 801a5ac:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 801a5b0:	f8cd 9004 	str.w	r9, [sp, #4]
 801a5b4:	464b      	mov	r3, r9
 801a5b6:	e7c6      	b.n	801a546 <_dtoa_r+0x266>
 801a5b8:	3101      	adds	r1, #1
 801a5ba:	6041      	str	r1, [r0, #4]
 801a5bc:	0052      	lsls	r2, r2, #1
 801a5be:	e7c6      	b.n	801a54e <_dtoa_r+0x26e>
 801a5c0:	636f4361 	.word	0x636f4361
 801a5c4:	3fd287a7 	.word	0x3fd287a7
 801a5c8:	8b60c8b3 	.word	0x8b60c8b3
 801a5cc:	3fc68a28 	.word	0x3fc68a28
 801a5d0:	509f79fb 	.word	0x509f79fb
 801a5d4:	3fd34413 	.word	0x3fd34413
 801a5d8:	0801f45c 	.word	0x0801f45c
 801a5dc:	0801f51b 	.word	0x0801f51b
 801a5e0:	7ff00000 	.word	0x7ff00000
 801a5e4:	0801f517 	.word	0x0801f517
 801a5e8:	0801f50e 	.word	0x0801f50e
 801a5ec:	0801f439 	.word	0x0801f439
 801a5f0:	3ff80000 	.word	0x3ff80000
 801a5f4:	0801f678 	.word	0x0801f678
 801a5f8:	0801f57a 	.word	0x0801f57a
 801a5fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801a5fe:	9a00      	ldr	r2, [sp, #0]
 801a600:	601a      	str	r2, [r3, #0]
 801a602:	9b01      	ldr	r3, [sp, #4]
 801a604:	2b0e      	cmp	r3, #14
 801a606:	f200 80ad 	bhi.w	801a764 <_dtoa_r+0x484>
 801a60a:	2d00      	cmp	r5, #0
 801a60c:	f000 80aa 	beq.w	801a764 <_dtoa_r+0x484>
 801a610:	f1ba 0f00 	cmp.w	sl, #0
 801a614:	dd36      	ble.n	801a684 <_dtoa_r+0x3a4>
 801a616:	4ac3      	ldr	r2, [pc, #780]	; (801a924 <_dtoa_r+0x644>)
 801a618:	f00a 030f 	and.w	r3, sl, #15
 801a61c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801a620:	ed93 7b00 	vldr	d7, [r3]
 801a624:	f41a 7f80 	tst.w	sl, #256	; 0x100
 801a628:	ea4f 172a 	mov.w	r7, sl, asr #4
 801a62c:	eeb0 8a47 	vmov.f32	s16, s14
 801a630:	eef0 8a67 	vmov.f32	s17, s15
 801a634:	d016      	beq.n	801a664 <_dtoa_r+0x384>
 801a636:	4bbc      	ldr	r3, [pc, #752]	; (801a928 <_dtoa_r+0x648>)
 801a638:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801a63c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801a640:	f7e6 f904 	bl	800084c <__aeabi_ddiv>
 801a644:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801a648:	f007 070f 	and.w	r7, r7, #15
 801a64c:	2503      	movs	r5, #3
 801a64e:	4eb6      	ldr	r6, [pc, #728]	; (801a928 <_dtoa_r+0x648>)
 801a650:	b957      	cbnz	r7, 801a668 <_dtoa_r+0x388>
 801a652:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801a656:	ec53 2b18 	vmov	r2, r3, d8
 801a65a:	f7e6 f8f7 	bl	800084c <__aeabi_ddiv>
 801a65e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801a662:	e029      	b.n	801a6b8 <_dtoa_r+0x3d8>
 801a664:	2502      	movs	r5, #2
 801a666:	e7f2      	b.n	801a64e <_dtoa_r+0x36e>
 801a668:	07f9      	lsls	r1, r7, #31
 801a66a:	d508      	bpl.n	801a67e <_dtoa_r+0x39e>
 801a66c:	ec51 0b18 	vmov	r0, r1, d8
 801a670:	e9d6 2300 	ldrd	r2, r3, [r6]
 801a674:	f7e5 ffc0 	bl	80005f8 <__aeabi_dmul>
 801a678:	ec41 0b18 	vmov	d8, r0, r1
 801a67c:	3501      	adds	r5, #1
 801a67e:	107f      	asrs	r7, r7, #1
 801a680:	3608      	adds	r6, #8
 801a682:	e7e5      	b.n	801a650 <_dtoa_r+0x370>
 801a684:	f000 80a6 	beq.w	801a7d4 <_dtoa_r+0x4f4>
 801a688:	f1ca 0600 	rsb	r6, sl, #0
 801a68c:	4ba5      	ldr	r3, [pc, #660]	; (801a924 <_dtoa_r+0x644>)
 801a68e:	4fa6      	ldr	r7, [pc, #664]	; (801a928 <_dtoa_r+0x648>)
 801a690:	f006 020f 	and.w	r2, r6, #15
 801a694:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801a698:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a69c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801a6a0:	f7e5 ffaa 	bl	80005f8 <__aeabi_dmul>
 801a6a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801a6a8:	1136      	asrs	r6, r6, #4
 801a6aa:	2300      	movs	r3, #0
 801a6ac:	2502      	movs	r5, #2
 801a6ae:	2e00      	cmp	r6, #0
 801a6b0:	f040 8085 	bne.w	801a7be <_dtoa_r+0x4de>
 801a6b4:	2b00      	cmp	r3, #0
 801a6b6:	d1d2      	bne.n	801a65e <_dtoa_r+0x37e>
 801a6b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801a6ba:	2b00      	cmp	r3, #0
 801a6bc:	f000 808c 	beq.w	801a7d8 <_dtoa_r+0x4f8>
 801a6c0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801a6c4:	4b99      	ldr	r3, [pc, #612]	; (801a92c <_dtoa_r+0x64c>)
 801a6c6:	2200      	movs	r2, #0
 801a6c8:	4630      	mov	r0, r6
 801a6ca:	4639      	mov	r1, r7
 801a6cc:	f7e6 fa06 	bl	8000adc <__aeabi_dcmplt>
 801a6d0:	2800      	cmp	r0, #0
 801a6d2:	f000 8081 	beq.w	801a7d8 <_dtoa_r+0x4f8>
 801a6d6:	9b01      	ldr	r3, [sp, #4]
 801a6d8:	2b00      	cmp	r3, #0
 801a6da:	d07d      	beq.n	801a7d8 <_dtoa_r+0x4f8>
 801a6dc:	f1b9 0f00 	cmp.w	r9, #0
 801a6e0:	dd3c      	ble.n	801a75c <_dtoa_r+0x47c>
 801a6e2:	f10a 33ff 	add.w	r3, sl, #4294967295
 801a6e6:	9307      	str	r3, [sp, #28]
 801a6e8:	2200      	movs	r2, #0
 801a6ea:	4b91      	ldr	r3, [pc, #580]	; (801a930 <_dtoa_r+0x650>)
 801a6ec:	4630      	mov	r0, r6
 801a6ee:	4639      	mov	r1, r7
 801a6f0:	f7e5 ff82 	bl	80005f8 <__aeabi_dmul>
 801a6f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801a6f8:	3501      	adds	r5, #1
 801a6fa:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 801a6fe:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801a702:	4628      	mov	r0, r5
 801a704:	f7e5 ff0e 	bl	8000524 <__aeabi_i2d>
 801a708:	4632      	mov	r2, r6
 801a70a:	463b      	mov	r3, r7
 801a70c:	f7e5 ff74 	bl	80005f8 <__aeabi_dmul>
 801a710:	4b88      	ldr	r3, [pc, #544]	; (801a934 <_dtoa_r+0x654>)
 801a712:	2200      	movs	r2, #0
 801a714:	f7e5 fdba 	bl	800028c <__adddf3>
 801a718:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 801a71c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801a720:	9303      	str	r3, [sp, #12]
 801a722:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801a724:	2b00      	cmp	r3, #0
 801a726:	d15c      	bne.n	801a7e2 <_dtoa_r+0x502>
 801a728:	4b83      	ldr	r3, [pc, #524]	; (801a938 <_dtoa_r+0x658>)
 801a72a:	2200      	movs	r2, #0
 801a72c:	4630      	mov	r0, r6
 801a72e:	4639      	mov	r1, r7
 801a730:	f7e5 fdaa 	bl	8000288 <__aeabi_dsub>
 801a734:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801a738:	4606      	mov	r6, r0
 801a73a:	460f      	mov	r7, r1
 801a73c:	f7e6 f9ec 	bl	8000b18 <__aeabi_dcmpgt>
 801a740:	2800      	cmp	r0, #0
 801a742:	f040 8296 	bne.w	801ac72 <_dtoa_r+0x992>
 801a746:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 801a74a:	4630      	mov	r0, r6
 801a74c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801a750:	4639      	mov	r1, r7
 801a752:	f7e6 f9c3 	bl	8000adc <__aeabi_dcmplt>
 801a756:	2800      	cmp	r0, #0
 801a758:	f040 8288 	bne.w	801ac6c <_dtoa_r+0x98c>
 801a75c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801a760:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801a764:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801a766:	2b00      	cmp	r3, #0
 801a768:	f2c0 8158 	blt.w	801aa1c <_dtoa_r+0x73c>
 801a76c:	f1ba 0f0e 	cmp.w	sl, #14
 801a770:	f300 8154 	bgt.w	801aa1c <_dtoa_r+0x73c>
 801a774:	4b6b      	ldr	r3, [pc, #428]	; (801a924 <_dtoa_r+0x644>)
 801a776:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801a77a:	e9d3 8900 	ldrd	r8, r9, [r3]
 801a77e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a780:	2b00      	cmp	r3, #0
 801a782:	f280 80e3 	bge.w	801a94c <_dtoa_r+0x66c>
 801a786:	9b01      	ldr	r3, [sp, #4]
 801a788:	2b00      	cmp	r3, #0
 801a78a:	f300 80df 	bgt.w	801a94c <_dtoa_r+0x66c>
 801a78e:	f040 826d 	bne.w	801ac6c <_dtoa_r+0x98c>
 801a792:	4b69      	ldr	r3, [pc, #420]	; (801a938 <_dtoa_r+0x658>)
 801a794:	2200      	movs	r2, #0
 801a796:	4640      	mov	r0, r8
 801a798:	4649      	mov	r1, r9
 801a79a:	f7e5 ff2d 	bl	80005f8 <__aeabi_dmul>
 801a79e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801a7a2:	f7e6 f9af 	bl	8000b04 <__aeabi_dcmpge>
 801a7a6:	9e01      	ldr	r6, [sp, #4]
 801a7a8:	4637      	mov	r7, r6
 801a7aa:	2800      	cmp	r0, #0
 801a7ac:	f040 8243 	bne.w	801ac36 <_dtoa_r+0x956>
 801a7b0:	9d00      	ldr	r5, [sp, #0]
 801a7b2:	2331      	movs	r3, #49	; 0x31
 801a7b4:	f805 3b01 	strb.w	r3, [r5], #1
 801a7b8:	f10a 0a01 	add.w	sl, sl, #1
 801a7bc:	e23f      	b.n	801ac3e <_dtoa_r+0x95e>
 801a7be:	07f2      	lsls	r2, r6, #31
 801a7c0:	d505      	bpl.n	801a7ce <_dtoa_r+0x4ee>
 801a7c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 801a7c6:	f7e5 ff17 	bl	80005f8 <__aeabi_dmul>
 801a7ca:	3501      	adds	r5, #1
 801a7cc:	2301      	movs	r3, #1
 801a7ce:	1076      	asrs	r6, r6, #1
 801a7d0:	3708      	adds	r7, #8
 801a7d2:	e76c      	b.n	801a6ae <_dtoa_r+0x3ce>
 801a7d4:	2502      	movs	r5, #2
 801a7d6:	e76f      	b.n	801a6b8 <_dtoa_r+0x3d8>
 801a7d8:	9b01      	ldr	r3, [sp, #4]
 801a7da:	f8cd a01c 	str.w	sl, [sp, #28]
 801a7de:	930c      	str	r3, [sp, #48]	; 0x30
 801a7e0:	e78d      	b.n	801a6fe <_dtoa_r+0x41e>
 801a7e2:	9900      	ldr	r1, [sp, #0]
 801a7e4:	980c      	ldr	r0, [sp, #48]	; 0x30
 801a7e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801a7e8:	4b4e      	ldr	r3, [pc, #312]	; (801a924 <_dtoa_r+0x644>)
 801a7ea:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a7ee:	4401      	add	r1, r0
 801a7f0:	9102      	str	r1, [sp, #8]
 801a7f2:	9908      	ldr	r1, [sp, #32]
 801a7f4:	eeb0 8a47 	vmov.f32	s16, s14
 801a7f8:	eef0 8a67 	vmov.f32	s17, s15
 801a7fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801a800:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801a804:	2900      	cmp	r1, #0
 801a806:	d045      	beq.n	801a894 <_dtoa_r+0x5b4>
 801a808:	494c      	ldr	r1, [pc, #304]	; (801a93c <_dtoa_r+0x65c>)
 801a80a:	2000      	movs	r0, #0
 801a80c:	f7e6 f81e 	bl	800084c <__aeabi_ddiv>
 801a810:	ec53 2b18 	vmov	r2, r3, d8
 801a814:	f7e5 fd38 	bl	8000288 <__aeabi_dsub>
 801a818:	9d00      	ldr	r5, [sp, #0]
 801a81a:	ec41 0b18 	vmov	d8, r0, r1
 801a81e:	4639      	mov	r1, r7
 801a820:	4630      	mov	r0, r6
 801a822:	f7e6 f999 	bl	8000b58 <__aeabi_d2iz>
 801a826:	900c      	str	r0, [sp, #48]	; 0x30
 801a828:	f7e5 fe7c 	bl	8000524 <__aeabi_i2d>
 801a82c:	4602      	mov	r2, r0
 801a82e:	460b      	mov	r3, r1
 801a830:	4630      	mov	r0, r6
 801a832:	4639      	mov	r1, r7
 801a834:	f7e5 fd28 	bl	8000288 <__aeabi_dsub>
 801a838:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801a83a:	3330      	adds	r3, #48	; 0x30
 801a83c:	f805 3b01 	strb.w	r3, [r5], #1
 801a840:	ec53 2b18 	vmov	r2, r3, d8
 801a844:	4606      	mov	r6, r0
 801a846:	460f      	mov	r7, r1
 801a848:	f7e6 f948 	bl	8000adc <__aeabi_dcmplt>
 801a84c:	2800      	cmp	r0, #0
 801a84e:	d165      	bne.n	801a91c <_dtoa_r+0x63c>
 801a850:	4632      	mov	r2, r6
 801a852:	463b      	mov	r3, r7
 801a854:	4935      	ldr	r1, [pc, #212]	; (801a92c <_dtoa_r+0x64c>)
 801a856:	2000      	movs	r0, #0
 801a858:	f7e5 fd16 	bl	8000288 <__aeabi_dsub>
 801a85c:	ec53 2b18 	vmov	r2, r3, d8
 801a860:	f7e6 f93c 	bl	8000adc <__aeabi_dcmplt>
 801a864:	2800      	cmp	r0, #0
 801a866:	f040 80b9 	bne.w	801a9dc <_dtoa_r+0x6fc>
 801a86a:	9b02      	ldr	r3, [sp, #8]
 801a86c:	429d      	cmp	r5, r3
 801a86e:	f43f af75 	beq.w	801a75c <_dtoa_r+0x47c>
 801a872:	4b2f      	ldr	r3, [pc, #188]	; (801a930 <_dtoa_r+0x650>)
 801a874:	ec51 0b18 	vmov	r0, r1, d8
 801a878:	2200      	movs	r2, #0
 801a87a:	f7e5 febd 	bl	80005f8 <__aeabi_dmul>
 801a87e:	4b2c      	ldr	r3, [pc, #176]	; (801a930 <_dtoa_r+0x650>)
 801a880:	ec41 0b18 	vmov	d8, r0, r1
 801a884:	2200      	movs	r2, #0
 801a886:	4630      	mov	r0, r6
 801a888:	4639      	mov	r1, r7
 801a88a:	f7e5 feb5 	bl	80005f8 <__aeabi_dmul>
 801a88e:	4606      	mov	r6, r0
 801a890:	460f      	mov	r7, r1
 801a892:	e7c4      	b.n	801a81e <_dtoa_r+0x53e>
 801a894:	ec51 0b17 	vmov	r0, r1, d7
 801a898:	f7e5 feae 	bl	80005f8 <__aeabi_dmul>
 801a89c:	9b02      	ldr	r3, [sp, #8]
 801a89e:	9d00      	ldr	r5, [sp, #0]
 801a8a0:	930c      	str	r3, [sp, #48]	; 0x30
 801a8a2:	ec41 0b18 	vmov	d8, r0, r1
 801a8a6:	4639      	mov	r1, r7
 801a8a8:	4630      	mov	r0, r6
 801a8aa:	f7e6 f955 	bl	8000b58 <__aeabi_d2iz>
 801a8ae:	9011      	str	r0, [sp, #68]	; 0x44
 801a8b0:	f7e5 fe38 	bl	8000524 <__aeabi_i2d>
 801a8b4:	4602      	mov	r2, r0
 801a8b6:	460b      	mov	r3, r1
 801a8b8:	4630      	mov	r0, r6
 801a8ba:	4639      	mov	r1, r7
 801a8bc:	f7e5 fce4 	bl	8000288 <__aeabi_dsub>
 801a8c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801a8c2:	3330      	adds	r3, #48	; 0x30
 801a8c4:	f805 3b01 	strb.w	r3, [r5], #1
 801a8c8:	9b02      	ldr	r3, [sp, #8]
 801a8ca:	429d      	cmp	r5, r3
 801a8cc:	4606      	mov	r6, r0
 801a8ce:	460f      	mov	r7, r1
 801a8d0:	f04f 0200 	mov.w	r2, #0
 801a8d4:	d134      	bne.n	801a940 <_dtoa_r+0x660>
 801a8d6:	4b19      	ldr	r3, [pc, #100]	; (801a93c <_dtoa_r+0x65c>)
 801a8d8:	ec51 0b18 	vmov	r0, r1, d8
 801a8dc:	f7e5 fcd6 	bl	800028c <__adddf3>
 801a8e0:	4602      	mov	r2, r0
 801a8e2:	460b      	mov	r3, r1
 801a8e4:	4630      	mov	r0, r6
 801a8e6:	4639      	mov	r1, r7
 801a8e8:	f7e6 f916 	bl	8000b18 <__aeabi_dcmpgt>
 801a8ec:	2800      	cmp	r0, #0
 801a8ee:	d175      	bne.n	801a9dc <_dtoa_r+0x6fc>
 801a8f0:	ec53 2b18 	vmov	r2, r3, d8
 801a8f4:	4911      	ldr	r1, [pc, #68]	; (801a93c <_dtoa_r+0x65c>)
 801a8f6:	2000      	movs	r0, #0
 801a8f8:	f7e5 fcc6 	bl	8000288 <__aeabi_dsub>
 801a8fc:	4602      	mov	r2, r0
 801a8fe:	460b      	mov	r3, r1
 801a900:	4630      	mov	r0, r6
 801a902:	4639      	mov	r1, r7
 801a904:	f7e6 f8ea 	bl	8000adc <__aeabi_dcmplt>
 801a908:	2800      	cmp	r0, #0
 801a90a:	f43f af27 	beq.w	801a75c <_dtoa_r+0x47c>
 801a90e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801a910:	1e6b      	subs	r3, r5, #1
 801a912:	930c      	str	r3, [sp, #48]	; 0x30
 801a914:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801a918:	2b30      	cmp	r3, #48	; 0x30
 801a91a:	d0f8      	beq.n	801a90e <_dtoa_r+0x62e>
 801a91c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 801a920:	e04a      	b.n	801a9b8 <_dtoa_r+0x6d8>
 801a922:	bf00      	nop
 801a924:	0801f678 	.word	0x0801f678
 801a928:	0801f650 	.word	0x0801f650
 801a92c:	3ff00000 	.word	0x3ff00000
 801a930:	40240000 	.word	0x40240000
 801a934:	401c0000 	.word	0x401c0000
 801a938:	40140000 	.word	0x40140000
 801a93c:	3fe00000 	.word	0x3fe00000
 801a940:	4baf      	ldr	r3, [pc, #700]	; (801ac00 <_dtoa_r+0x920>)
 801a942:	f7e5 fe59 	bl	80005f8 <__aeabi_dmul>
 801a946:	4606      	mov	r6, r0
 801a948:	460f      	mov	r7, r1
 801a94a:	e7ac      	b.n	801a8a6 <_dtoa_r+0x5c6>
 801a94c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801a950:	9d00      	ldr	r5, [sp, #0]
 801a952:	4642      	mov	r2, r8
 801a954:	464b      	mov	r3, r9
 801a956:	4630      	mov	r0, r6
 801a958:	4639      	mov	r1, r7
 801a95a:	f7e5 ff77 	bl	800084c <__aeabi_ddiv>
 801a95e:	f7e6 f8fb 	bl	8000b58 <__aeabi_d2iz>
 801a962:	9002      	str	r0, [sp, #8]
 801a964:	f7e5 fdde 	bl	8000524 <__aeabi_i2d>
 801a968:	4642      	mov	r2, r8
 801a96a:	464b      	mov	r3, r9
 801a96c:	f7e5 fe44 	bl	80005f8 <__aeabi_dmul>
 801a970:	4602      	mov	r2, r0
 801a972:	460b      	mov	r3, r1
 801a974:	4630      	mov	r0, r6
 801a976:	4639      	mov	r1, r7
 801a978:	f7e5 fc86 	bl	8000288 <__aeabi_dsub>
 801a97c:	9e02      	ldr	r6, [sp, #8]
 801a97e:	9f01      	ldr	r7, [sp, #4]
 801a980:	3630      	adds	r6, #48	; 0x30
 801a982:	f805 6b01 	strb.w	r6, [r5], #1
 801a986:	9e00      	ldr	r6, [sp, #0]
 801a988:	1bae      	subs	r6, r5, r6
 801a98a:	42b7      	cmp	r7, r6
 801a98c:	4602      	mov	r2, r0
 801a98e:	460b      	mov	r3, r1
 801a990:	d137      	bne.n	801aa02 <_dtoa_r+0x722>
 801a992:	f7e5 fc7b 	bl	800028c <__adddf3>
 801a996:	4642      	mov	r2, r8
 801a998:	464b      	mov	r3, r9
 801a99a:	4606      	mov	r6, r0
 801a99c:	460f      	mov	r7, r1
 801a99e:	f7e6 f8bb 	bl	8000b18 <__aeabi_dcmpgt>
 801a9a2:	b9c8      	cbnz	r0, 801a9d8 <_dtoa_r+0x6f8>
 801a9a4:	4642      	mov	r2, r8
 801a9a6:	464b      	mov	r3, r9
 801a9a8:	4630      	mov	r0, r6
 801a9aa:	4639      	mov	r1, r7
 801a9ac:	f7e6 f88c 	bl	8000ac8 <__aeabi_dcmpeq>
 801a9b0:	b110      	cbz	r0, 801a9b8 <_dtoa_r+0x6d8>
 801a9b2:	9b02      	ldr	r3, [sp, #8]
 801a9b4:	07d9      	lsls	r1, r3, #31
 801a9b6:	d40f      	bmi.n	801a9d8 <_dtoa_r+0x6f8>
 801a9b8:	4620      	mov	r0, r4
 801a9ba:	4659      	mov	r1, fp
 801a9bc:	f000 fcfe 	bl	801b3bc <_Bfree>
 801a9c0:	2300      	movs	r3, #0
 801a9c2:	702b      	strb	r3, [r5, #0]
 801a9c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801a9c6:	f10a 0001 	add.w	r0, sl, #1
 801a9ca:	6018      	str	r0, [r3, #0]
 801a9cc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801a9ce:	2b00      	cmp	r3, #0
 801a9d0:	f43f acd8 	beq.w	801a384 <_dtoa_r+0xa4>
 801a9d4:	601d      	str	r5, [r3, #0]
 801a9d6:	e4d5      	b.n	801a384 <_dtoa_r+0xa4>
 801a9d8:	f8cd a01c 	str.w	sl, [sp, #28]
 801a9dc:	462b      	mov	r3, r5
 801a9de:	461d      	mov	r5, r3
 801a9e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a9e4:	2a39      	cmp	r2, #57	; 0x39
 801a9e6:	d108      	bne.n	801a9fa <_dtoa_r+0x71a>
 801a9e8:	9a00      	ldr	r2, [sp, #0]
 801a9ea:	429a      	cmp	r2, r3
 801a9ec:	d1f7      	bne.n	801a9de <_dtoa_r+0x6fe>
 801a9ee:	9a07      	ldr	r2, [sp, #28]
 801a9f0:	9900      	ldr	r1, [sp, #0]
 801a9f2:	3201      	adds	r2, #1
 801a9f4:	9207      	str	r2, [sp, #28]
 801a9f6:	2230      	movs	r2, #48	; 0x30
 801a9f8:	700a      	strb	r2, [r1, #0]
 801a9fa:	781a      	ldrb	r2, [r3, #0]
 801a9fc:	3201      	adds	r2, #1
 801a9fe:	701a      	strb	r2, [r3, #0]
 801aa00:	e78c      	b.n	801a91c <_dtoa_r+0x63c>
 801aa02:	4b7f      	ldr	r3, [pc, #508]	; (801ac00 <_dtoa_r+0x920>)
 801aa04:	2200      	movs	r2, #0
 801aa06:	f7e5 fdf7 	bl	80005f8 <__aeabi_dmul>
 801aa0a:	2200      	movs	r2, #0
 801aa0c:	2300      	movs	r3, #0
 801aa0e:	4606      	mov	r6, r0
 801aa10:	460f      	mov	r7, r1
 801aa12:	f7e6 f859 	bl	8000ac8 <__aeabi_dcmpeq>
 801aa16:	2800      	cmp	r0, #0
 801aa18:	d09b      	beq.n	801a952 <_dtoa_r+0x672>
 801aa1a:	e7cd      	b.n	801a9b8 <_dtoa_r+0x6d8>
 801aa1c:	9a08      	ldr	r2, [sp, #32]
 801aa1e:	2a00      	cmp	r2, #0
 801aa20:	f000 80c4 	beq.w	801abac <_dtoa_r+0x8cc>
 801aa24:	9a05      	ldr	r2, [sp, #20]
 801aa26:	2a01      	cmp	r2, #1
 801aa28:	f300 80a8 	bgt.w	801ab7c <_dtoa_r+0x89c>
 801aa2c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801aa2e:	2a00      	cmp	r2, #0
 801aa30:	f000 80a0 	beq.w	801ab74 <_dtoa_r+0x894>
 801aa34:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801aa38:	9e06      	ldr	r6, [sp, #24]
 801aa3a:	4645      	mov	r5, r8
 801aa3c:	9a04      	ldr	r2, [sp, #16]
 801aa3e:	2101      	movs	r1, #1
 801aa40:	441a      	add	r2, r3
 801aa42:	4620      	mov	r0, r4
 801aa44:	4498      	add	r8, r3
 801aa46:	9204      	str	r2, [sp, #16]
 801aa48:	f000 fd74 	bl	801b534 <__i2b>
 801aa4c:	4607      	mov	r7, r0
 801aa4e:	2d00      	cmp	r5, #0
 801aa50:	dd0b      	ble.n	801aa6a <_dtoa_r+0x78a>
 801aa52:	9b04      	ldr	r3, [sp, #16]
 801aa54:	2b00      	cmp	r3, #0
 801aa56:	dd08      	ble.n	801aa6a <_dtoa_r+0x78a>
 801aa58:	42ab      	cmp	r3, r5
 801aa5a:	9a04      	ldr	r2, [sp, #16]
 801aa5c:	bfa8      	it	ge
 801aa5e:	462b      	movge	r3, r5
 801aa60:	eba8 0803 	sub.w	r8, r8, r3
 801aa64:	1aed      	subs	r5, r5, r3
 801aa66:	1ad3      	subs	r3, r2, r3
 801aa68:	9304      	str	r3, [sp, #16]
 801aa6a:	9b06      	ldr	r3, [sp, #24]
 801aa6c:	b1fb      	cbz	r3, 801aaae <_dtoa_r+0x7ce>
 801aa6e:	9b08      	ldr	r3, [sp, #32]
 801aa70:	2b00      	cmp	r3, #0
 801aa72:	f000 809f 	beq.w	801abb4 <_dtoa_r+0x8d4>
 801aa76:	2e00      	cmp	r6, #0
 801aa78:	dd11      	ble.n	801aa9e <_dtoa_r+0x7be>
 801aa7a:	4639      	mov	r1, r7
 801aa7c:	4632      	mov	r2, r6
 801aa7e:	4620      	mov	r0, r4
 801aa80:	f000 fe14 	bl	801b6ac <__pow5mult>
 801aa84:	465a      	mov	r2, fp
 801aa86:	4601      	mov	r1, r0
 801aa88:	4607      	mov	r7, r0
 801aa8a:	4620      	mov	r0, r4
 801aa8c:	f000 fd68 	bl	801b560 <__multiply>
 801aa90:	4659      	mov	r1, fp
 801aa92:	9007      	str	r0, [sp, #28]
 801aa94:	4620      	mov	r0, r4
 801aa96:	f000 fc91 	bl	801b3bc <_Bfree>
 801aa9a:	9b07      	ldr	r3, [sp, #28]
 801aa9c:	469b      	mov	fp, r3
 801aa9e:	9b06      	ldr	r3, [sp, #24]
 801aaa0:	1b9a      	subs	r2, r3, r6
 801aaa2:	d004      	beq.n	801aaae <_dtoa_r+0x7ce>
 801aaa4:	4659      	mov	r1, fp
 801aaa6:	4620      	mov	r0, r4
 801aaa8:	f000 fe00 	bl	801b6ac <__pow5mult>
 801aaac:	4683      	mov	fp, r0
 801aaae:	2101      	movs	r1, #1
 801aab0:	4620      	mov	r0, r4
 801aab2:	f000 fd3f 	bl	801b534 <__i2b>
 801aab6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801aab8:	2b00      	cmp	r3, #0
 801aaba:	4606      	mov	r6, r0
 801aabc:	dd7c      	ble.n	801abb8 <_dtoa_r+0x8d8>
 801aabe:	461a      	mov	r2, r3
 801aac0:	4601      	mov	r1, r0
 801aac2:	4620      	mov	r0, r4
 801aac4:	f000 fdf2 	bl	801b6ac <__pow5mult>
 801aac8:	9b05      	ldr	r3, [sp, #20]
 801aaca:	2b01      	cmp	r3, #1
 801aacc:	4606      	mov	r6, r0
 801aace:	dd76      	ble.n	801abbe <_dtoa_r+0x8de>
 801aad0:	2300      	movs	r3, #0
 801aad2:	9306      	str	r3, [sp, #24]
 801aad4:	6933      	ldr	r3, [r6, #16]
 801aad6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801aada:	6918      	ldr	r0, [r3, #16]
 801aadc:	f000 fcda 	bl	801b494 <__hi0bits>
 801aae0:	f1c0 0020 	rsb	r0, r0, #32
 801aae4:	9b04      	ldr	r3, [sp, #16]
 801aae6:	4418      	add	r0, r3
 801aae8:	f010 001f 	ands.w	r0, r0, #31
 801aaec:	f000 8086 	beq.w	801abfc <_dtoa_r+0x91c>
 801aaf0:	f1c0 0320 	rsb	r3, r0, #32
 801aaf4:	2b04      	cmp	r3, #4
 801aaf6:	dd7f      	ble.n	801abf8 <_dtoa_r+0x918>
 801aaf8:	f1c0 001c 	rsb	r0, r0, #28
 801aafc:	9b04      	ldr	r3, [sp, #16]
 801aafe:	4403      	add	r3, r0
 801ab00:	4480      	add	r8, r0
 801ab02:	4405      	add	r5, r0
 801ab04:	9304      	str	r3, [sp, #16]
 801ab06:	f1b8 0f00 	cmp.w	r8, #0
 801ab0a:	dd05      	ble.n	801ab18 <_dtoa_r+0x838>
 801ab0c:	4659      	mov	r1, fp
 801ab0e:	4642      	mov	r2, r8
 801ab10:	4620      	mov	r0, r4
 801ab12:	f000 fe25 	bl	801b760 <__lshift>
 801ab16:	4683      	mov	fp, r0
 801ab18:	9b04      	ldr	r3, [sp, #16]
 801ab1a:	2b00      	cmp	r3, #0
 801ab1c:	dd05      	ble.n	801ab2a <_dtoa_r+0x84a>
 801ab1e:	4631      	mov	r1, r6
 801ab20:	461a      	mov	r2, r3
 801ab22:	4620      	mov	r0, r4
 801ab24:	f000 fe1c 	bl	801b760 <__lshift>
 801ab28:	4606      	mov	r6, r0
 801ab2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801ab2c:	2b00      	cmp	r3, #0
 801ab2e:	d069      	beq.n	801ac04 <_dtoa_r+0x924>
 801ab30:	4631      	mov	r1, r6
 801ab32:	4658      	mov	r0, fp
 801ab34:	f000 fe80 	bl	801b838 <__mcmp>
 801ab38:	2800      	cmp	r0, #0
 801ab3a:	da63      	bge.n	801ac04 <_dtoa_r+0x924>
 801ab3c:	2300      	movs	r3, #0
 801ab3e:	4659      	mov	r1, fp
 801ab40:	220a      	movs	r2, #10
 801ab42:	4620      	mov	r0, r4
 801ab44:	f000 fc5c 	bl	801b400 <__multadd>
 801ab48:	9b08      	ldr	r3, [sp, #32]
 801ab4a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801ab4e:	4683      	mov	fp, r0
 801ab50:	2b00      	cmp	r3, #0
 801ab52:	f000 818f 	beq.w	801ae74 <_dtoa_r+0xb94>
 801ab56:	4639      	mov	r1, r7
 801ab58:	2300      	movs	r3, #0
 801ab5a:	220a      	movs	r2, #10
 801ab5c:	4620      	mov	r0, r4
 801ab5e:	f000 fc4f 	bl	801b400 <__multadd>
 801ab62:	f1b9 0f00 	cmp.w	r9, #0
 801ab66:	4607      	mov	r7, r0
 801ab68:	f300 808e 	bgt.w	801ac88 <_dtoa_r+0x9a8>
 801ab6c:	9b05      	ldr	r3, [sp, #20]
 801ab6e:	2b02      	cmp	r3, #2
 801ab70:	dc50      	bgt.n	801ac14 <_dtoa_r+0x934>
 801ab72:	e089      	b.n	801ac88 <_dtoa_r+0x9a8>
 801ab74:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801ab76:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801ab7a:	e75d      	b.n	801aa38 <_dtoa_r+0x758>
 801ab7c:	9b01      	ldr	r3, [sp, #4]
 801ab7e:	1e5e      	subs	r6, r3, #1
 801ab80:	9b06      	ldr	r3, [sp, #24]
 801ab82:	42b3      	cmp	r3, r6
 801ab84:	bfbf      	itttt	lt
 801ab86:	9b06      	ldrlt	r3, [sp, #24]
 801ab88:	9606      	strlt	r6, [sp, #24]
 801ab8a:	1af2      	sublt	r2, r6, r3
 801ab8c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 801ab8e:	bfb6      	itet	lt
 801ab90:	189b      	addlt	r3, r3, r2
 801ab92:	1b9e      	subge	r6, r3, r6
 801ab94:	930d      	strlt	r3, [sp, #52]	; 0x34
 801ab96:	9b01      	ldr	r3, [sp, #4]
 801ab98:	bfb8      	it	lt
 801ab9a:	2600      	movlt	r6, #0
 801ab9c:	2b00      	cmp	r3, #0
 801ab9e:	bfb5      	itete	lt
 801aba0:	eba8 0503 	sublt.w	r5, r8, r3
 801aba4:	9b01      	ldrge	r3, [sp, #4]
 801aba6:	2300      	movlt	r3, #0
 801aba8:	4645      	movge	r5, r8
 801abaa:	e747      	b.n	801aa3c <_dtoa_r+0x75c>
 801abac:	9e06      	ldr	r6, [sp, #24]
 801abae:	9f08      	ldr	r7, [sp, #32]
 801abb0:	4645      	mov	r5, r8
 801abb2:	e74c      	b.n	801aa4e <_dtoa_r+0x76e>
 801abb4:	9a06      	ldr	r2, [sp, #24]
 801abb6:	e775      	b.n	801aaa4 <_dtoa_r+0x7c4>
 801abb8:	9b05      	ldr	r3, [sp, #20]
 801abba:	2b01      	cmp	r3, #1
 801abbc:	dc18      	bgt.n	801abf0 <_dtoa_r+0x910>
 801abbe:	9b02      	ldr	r3, [sp, #8]
 801abc0:	b9b3      	cbnz	r3, 801abf0 <_dtoa_r+0x910>
 801abc2:	9b03      	ldr	r3, [sp, #12]
 801abc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801abc8:	b9a3      	cbnz	r3, 801abf4 <_dtoa_r+0x914>
 801abca:	9b03      	ldr	r3, [sp, #12]
 801abcc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801abd0:	0d1b      	lsrs	r3, r3, #20
 801abd2:	051b      	lsls	r3, r3, #20
 801abd4:	b12b      	cbz	r3, 801abe2 <_dtoa_r+0x902>
 801abd6:	9b04      	ldr	r3, [sp, #16]
 801abd8:	3301      	adds	r3, #1
 801abda:	9304      	str	r3, [sp, #16]
 801abdc:	f108 0801 	add.w	r8, r8, #1
 801abe0:	2301      	movs	r3, #1
 801abe2:	9306      	str	r3, [sp, #24]
 801abe4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801abe6:	2b00      	cmp	r3, #0
 801abe8:	f47f af74 	bne.w	801aad4 <_dtoa_r+0x7f4>
 801abec:	2001      	movs	r0, #1
 801abee:	e779      	b.n	801aae4 <_dtoa_r+0x804>
 801abf0:	2300      	movs	r3, #0
 801abf2:	e7f6      	b.n	801abe2 <_dtoa_r+0x902>
 801abf4:	9b02      	ldr	r3, [sp, #8]
 801abf6:	e7f4      	b.n	801abe2 <_dtoa_r+0x902>
 801abf8:	d085      	beq.n	801ab06 <_dtoa_r+0x826>
 801abfa:	4618      	mov	r0, r3
 801abfc:	301c      	adds	r0, #28
 801abfe:	e77d      	b.n	801aafc <_dtoa_r+0x81c>
 801ac00:	40240000 	.word	0x40240000
 801ac04:	9b01      	ldr	r3, [sp, #4]
 801ac06:	2b00      	cmp	r3, #0
 801ac08:	dc38      	bgt.n	801ac7c <_dtoa_r+0x99c>
 801ac0a:	9b05      	ldr	r3, [sp, #20]
 801ac0c:	2b02      	cmp	r3, #2
 801ac0e:	dd35      	ble.n	801ac7c <_dtoa_r+0x99c>
 801ac10:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801ac14:	f1b9 0f00 	cmp.w	r9, #0
 801ac18:	d10d      	bne.n	801ac36 <_dtoa_r+0x956>
 801ac1a:	4631      	mov	r1, r6
 801ac1c:	464b      	mov	r3, r9
 801ac1e:	2205      	movs	r2, #5
 801ac20:	4620      	mov	r0, r4
 801ac22:	f000 fbed 	bl	801b400 <__multadd>
 801ac26:	4601      	mov	r1, r0
 801ac28:	4606      	mov	r6, r0
 801ac2a:	4658      	mov	r0, fp
 801ac2c:	f000 fe04 	bl	801b838 <__mcmp>
 801ac30:	2800      	cmp	r0, #0
 801ac32:	f73f adbd 	bgt.w	801a7b0 <_dtoa_r+0x4d0>
 801ac36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ac38:	9d00      	ldr	r5, [sp, #0]
 801ac3a:	ea6f 0a03 	mvn.w	sl, r3
 801ac3e:	f04f 0800 	mov.w	r8, #0
 801ac42:	4631      	mov	r1, r6
 801ac44:	4620      	mov	r0, r4
 801ac46:	f000 fbb9 	bl	801b3bc <_Bfree>
 801ac4a:	2f00      	cmp	r7, #0
 801ac4c:	f43f aeb4 	beq.w	801a9b8 <_dtoa_r+0x6d8>
 801ac50:	f1b8 0f00 	cmp.w	r8, #0
 801ac54:	d005      	beq.n	801ac62 <_dtoa_r+0x982>
 801ac56:	45b8      	cmp	r8, r7
 801ac58:	d003      	beq.n	801ac62 <_dtoa_r+0x982>
 801ac5a:	4641      	mov	r1, r8
 801ac5c:	4620      	mov	r0, r4
 801ac5e:	f000 fbad 	bl	801b3bc <_Bfree>
 801ac62:	4639      	mov	r1, r7
 801ac64:	4620      	mov	r0, r4
 801ac66:	f000 fba9 	bl	801b3bc <_Bfree>
 801ac6a:	e6a5      	b.n	801a9b8 <_dtoa_r+0x6d8>
 801ac6c:	2600      	movs	r6, #0
 801ac6e:	4637      	mov	r7, r6
 801ac70:	e7e1      	b.n	801ac36 <_dtoa_r+0x956>
 801ac72:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801ac74:	f8dd a01c 	ldr.w	sl, [sp, #28]
 801ac78:	4637      	mov	r7, r6
 801ac7a:	e599      	b.n	801a7b0 <_dtoa_r+0x4d0>
 801ac7c:	9b08      	ldr	r3, [sp, #32]
 801ac7e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801ac82:	2b00      	cmp	r3, #0
 801ac84:	f000 80fd 	beq.w	801ae82 <_dtoa_r+0xba2>
 801ac88:	2d00      	cmp	r5, #0
 801ac8a:	dd05      	ble.n	801ac98 <_dtoa_r+0x9b8>
 801ac8c:	4639      	mov	r1, r7
 801ac8e:	462a      	mov	r2, r5
 801ac90:	4620      	mov	r0, r4
 801ac92:	f000 fd65 	bl	801b760 <__lshift>
 801ac96:	4607      	mov	r7, r0
 801ac98:	9b06      	ldr	r3, [sp, #24]
 801ac9a:	2b00      	cmp	r3, #0
 801ac9c:	d05c      	beq.n	801ad58 <_dtoa_r+0xa78>
 801ac9e:	6879      	ldr	r1, [r7, #4]
 801aca0:	4620      	mov	r0, r4
 801aca2:	f000 fb4b 	bl	801b33c <_Balloc>
 801aca6:	4605      	mov	r5, r0
 801aca8:	b928      	cbnz	r0, 801acb6 <_dtoa_r+0x9d6>
 801acaa:	4b80      	ldr	r3, [pc, #512]	; (801aeac <_dtoa_r+0xbcc>)
 801acac:	4602      	mov	r2, r0
 801acae:	f240 21ea 	movw	r1, #746	; 0x2ea
 801acb2:	f7ff bb2e 	b.w	801a312 <_dtoa_r+0x32>
 801acb6:	693a      	ldr	r2, [r7, #16]
 801acb8:	3202      	adds	r2, #2
 801acba:	0092      	lsls	r2, r2, #2
 801acbc:	f107 010c 	add.w	r1, r7, #12
 801acc0:	300c      	adds	r0, #12
 801acc2:	f7fe fbf9 	bl	80194b8 <memcpy>
 801acc6:	2201      	movs	r2, #1
 801acc8:	4629      	mov	r1, r5
 801acca:	4620      	mov	r0, r4
 801accc:	f000 fd48 	bl	801b760 <__lshift>
 801acd0:	9b00      	ldr	r3, [sp, #0]
 801acd2:	3301      	adds	r3, #1
 801acd4:	9301      	str	r3, [sp, #4]
 801acd6:	9b00      	ldr	r3, [sp, #0]
 801acd8:	444b      	add	r3, r9
 801acda:	9307      	str	r3, [sp, #28]
 801acdc:	9b02      	ldr	r3, [sp, #8]
 801acde:	f003 0301 	and.w	r3, r3, #1
 801ace2:	46b8      	mov	r8, r7
 801ace4:	9306      	str	r3, [sp, #24]
 801ace6:	4607      	mov	r7, r0
 801ace8:	9b01      	ldr	r3, [sp, #4]
 801acea:	4631      	mov	r1, r6
 801acec:	3b01      	subs	r3, #1
 801acee:	4658      	mov	r0, fp
 801acf0:	9302      	str	r3, [sp, #8]
 801acf2:	f7ff fa67 	bl	801a1c4 <quorem>
 801acf6:	4603      	mov	r3, r0
 801acf8:	3330      	adds	r3, #48	; 0x30
 801acfa:	9004      	str	r0, [sp, #16]
 801acfc:	4641      	mov	r1, r8
 801acfe:	4658      	mov	r0, fp
 801ad00:	9308      	str	r3, [sp, #32]
 801ad02:	f000 fd99 	bl	801b838 <__mcmp>
 801ad06:	463a      	mov	r2, r7
 801ad08:	4681      	mov	r9, r0
 801ad0a:	4631      	mov	r1, r6
 801ad0c:	4620      	mov	r0, r4
 801ad0e:	f000 fdaf 	bl	801b870 <__mdiff>
 801ad12:	68c2      	ldr	r2, [r0, #12]
 801ad14:	9b08      	ldr	r3, [sp, #32]
 801ad16:	4605      	mov	r5, r0
 801ad18:	bb02      	cbnz	r2, 801ad5c <_dtoa_r+0xa7c>
 801ad1a:	4601      	mov	r1, r0
 801ad1c:	4658      	mov	r0, fp
 801ad1e:	f000 fd8b 	bl	801b838 <__mcmp>
 801ad22:	9b08      	ldr	r3, [sp, #32]
 801ad24:	4602      	mov	r2, r0
 801ad26:	4629      	mov	r1, r5
 801ad28:	4620      	mov	r0, r4
 801ad2a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 801ad2e:	f000 fb45 	bl	801b3bc <_Bfree>
 801ad32:	9b05      	ldr	r3, [sp, #20]
 801ad34:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801ad36:	9d01      	ldr	r5, [sp, #4]
 801ad38:	ea43 0102 	orr.w	r1, r3, r2
 801ad3c:	9b06      	ldr	r3, [sp, #24]
 801ad3e:	430b      	orrs	r3, r1
 801ad40:	9b08      	ldr	r3, [sp, #32]
 801ad42:	d10d      	bne.n	801ad60 <_dtoa_r+0xa80>
 801ad44:	2b39      	cmp	r3, #57	; 0x39
 801ad46:	d029      	beq.n	801ad9c <_dtoa_r+0xabc>
 801ad48:	f1b9 0f00 	cmp.w	r9, #0
 801ad4c:	dd01      	ble.n	801ad52 <_dtoa_r+0xa72>
 801ad4e:	9b04      	ldr	r3, [sp, #16]
 801ad50:	3331      	adds	r3, #49	; 0x31
 801ad52:	9a02      	ldr	r2, [sp, #8]
 801ad54:	7013      	strb	r3, [r2, #0]
 801ad56:	e774      	b.n	801ac42 <_dtoa_r+0x962>
 801ad58:	4638      	mov	r0, r7
 801ad5a:	e7b9      	b.n	801acd0 <_dtoa_r+0x9f0>
 801ad5c:	2201      	movs	r2, #1
 801ad5e:	e7e2      	b.n	801ad26 <_dtoa_r+0xa46>
 801ad60:	f1b9 0f00 	cmp.w	r9, #0
 801ad64:	db06      	blt.n	801ad74 <_dtoa_r+0xa94>
 801ad66:	9905      	ldr	r1, [sp, #20]
 801ad68:	ea41 0909 	orr.w	r9, r1, r9
 801ad6c:	9906      	ldr	r1, [sp, #24]
 801ad6e:	ea59 0101 	orrs.w	r1, r9, r1
 801ad72:	d120      	bne.n	801adb6 <_dtoa_r+0xad6>
 801ad74:	2a00      	cmp	r2, #0
 801ad76:	ddec      	ble.n	801ad52 <_dtoa_r+0xa72>
 801ad78:	4659      	mov	r1, fp
 801ad7a:	2201      	movs	r2, #1
 801ad7c:	4620      	mov	r0, r4
 801ad7e:	9301      	str	r3, [sp, #4]
 801ad80:	f000 fcee 	bl	801b760 <__lshift>
 801ad84:	4631      	mov	r1, r6
 801ad86:	4683      	mov	fp, r0
 801ad88:	f000 fd56 	bl	801b838 <__mcmp>
 801ad8c:	2800      	cmp	r0, #0
 801ad8e:	9b01      	ldr	r3, [sp, #4]
 801ad90:	dc02      	bgt.n	801ad98 <_dtoa_r+0xab8>
 801ad92:	d1de      	bne.n	801ad52 <_dtoa_r+0xa72>
 801ad94:	07da      	lsls	r2, r3, #31
 801ad96:	d5dc      	bpl.n	801ad52 <_dtoa_r+0xa72>
 801ad98:	2b39      	cmp	r3, #57	; 0x39
 801ad9a:	d1d8      	bne.n	801ad4e <_dtoa_r+0xa6e>
 801ad9c:	9a02      	ldr	r2, [sp, #8]
 801ad9e:	2339      	movs	r3, #57	; 0x39
 801ada0:	7013      	strb	r3, [r2, #0]
 801ada2:	462b      	mov	r3, r5
 801ada4:	461d      	mov	r5, r3
 801ada6:	3b01      	subs	r3, #1
 801ada8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801adac:	2a39      	cmp	r2, #57	; 0x39
 801adae:	d050      	beq.n	801ae52 <_dtoa_r+0xb72>
 801adb0:	3201      	adds	r2, #1
 801adb2:	701a      	strb	r2, [r3, #0]
 801adb4:	e745      	b.n	801ac42 <_dtoa_r+0x962>
 801adb6:	2a00      	cmp	r2, #0
 801adb8:	dd03      	ble.n	801adc2 <_dtoa_r+0xae2>
 801adba:	2b39      	cmp	r3, #57	; 0x39
 801adbc:	d0ee      	beq.n	801ad9c <_dtoa_r+0xabc>
 801adbe:	3301      	adds	r3, #1
 801adc0:	e7c7      	b.n	801ad52 <_dtoa_r+0xa72>
 801adc2:	9a01      	ldr	r2, [sp, #4]
 801adc4:	9907      	ldr	r1, [sp, #28]
 801adc6:	f802 3c01 	strb.w	r3, [r2, #-1]
 801adca:	428a      	cmp	r2, r1
 801adcc:	d02a      	beq.n	801ae24 <_dtoa_r+0xb44>
 801adce:	4659      	mov	r1, fp
 801add0:	2300      	movs	r3, #0
 801add2:	220a      	movs	r2, #10
 801add4:	4620      	mov	r0, r4
 801add6:	f000 fb13 	bl	801b400 <__multadd>
 801adda:	45b8      	cmp	r8, r7
 801addc:	4683      	mov	fp, r0
 801adde:	f04f 0300 	mov.w	r3, #0
 801ade2:	f04f 020a 	mov.w	r2, #10
 801ade6:	4641      	mov	r1, r8
 801ade8:	4620      	mov	r0, r4
 801adea:	d107      	bne.n	801adfc <_dtoa_r+0xb1c>
 801adec:	f000 fb08 	bl	801b400 <__multadd>
 801adf0:	4680      	mov	r8, r0
 801adf2:	4607      	mov	r7, r0
 801adf4:	9b01      	ldr	r3, [sp, #4]
 801adf6:	3301      	adds	r3, #1
 801adf8:	9301      	str	r3, [sp, #4]
 801adfa:	e775      	b.n	801ace8 <_dtoa_r+0xa08>
 801adfc:	f000 fb00 	bl	801b400 <__multadd>
 801ae00:	4639      	mov	r1, r7
 801ae02:	4680      	mov	r8, r0
 801ae04:	2300      	movs	r3, #0
 801ae06:	220a      	movs	r2, #10
 801ae08:	4620      	mov	r0, r4
 801ae0a:	f000 faf9 	bl	801b400 <__multadd>
 801ae0e:	4607      	mov	r7, r0
 801ae10:	e7f0      	b.n	801adf4 <_dtoa_r+0xb14>
 801ae12:	f1b9 0f00 	cmp.w	r9, #0
 801ae16:	9a00      	ldr	r2, [sp, #0]
 801ae18:	bfcc      	ite	gt
 801ae1a:	464d      	movgt	r5, r9
 801ae1c:	2501      	movle	r5, #1
 801ae1e:	4415      	add	r5, r2
 801ae20:	f04f 0800 	mov.w	r8, #0
 801ae24:	4659      	mov	r1, fp
 801ae26:	2201      	movs	r2, #1
 801ae28:	4620      	mov	r0, r4
 801ae2a:	9301      	str	r3, [sp, #4]
 801ae2c:	f000 fc98 	bl	801b760 <__lshift>
 801ae30:	4631      	mov	r1, r6
 801ae32:	4683      	mov	fp, r0
 801ae34:	f000 fd00 	bl	801b838 <__mcmp>
 801ae38:	2800      	cmp	r0, #0
 801ae3a:	dcb2      	bgt.n	801ada2 <_dtoa_r+0xac2>
 801ae3c:	d102      	bne.n	801ae44 <_dtoa_r+0xb64>
 801ae3e:	9b01      	ldr	r3, [sp, #4]
 801ae40:	07db      	lsls	r3, r3, #31
 801ae42:	d4ae      	bmi.n	801ada2 <_dtoa_r+0xac2>
 801ae44:	462b      	mov	r3, r5
 801ae46:	461d      	mov	r5, r3
 801ae48:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801ae4c:	2a30      	cmp	r2, #48	; 0x30
 801ae4e:	d0fa      	beq.n	801ae46 <_dtoa_r+0xb66>
 801ae50:	e6f7      	b.n	801ac42 <_dtoa_r+0x962>
 801ae52:	9a00      	ldr	r2, [sp, #0]
 801ae54:	429a      	cmp	r2, r3
 801ae56:	d1a5      	bne.n	801ada4 <_dtoa_r+0xac4>
 801ae58:	f10a 0a01 	add.w	sl, sl, #1
 801ae5c:	2331      	movs	r3, #49	; 0x31
 801ae5e:	e779      	b.n	801ad54 <_dtoa_r+0xa74>
 801ae60:	4b13      	ldr	r3, [pc, #76]	; (801aeb0 <_dtoa_r+0xbd0>)
 801ae62:	f7ff baaf 	b.w	801a3c4 <_dtoa_r+0xe4>
 801ae66:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801ae68:	2b00      	cmp	r3, #0
 801ae6a:	f47f aa86 	bne.w	801a37a <_dtoa_r+0x9a>
 801ae6e:	4b11      	ldr	r3, [pc, #68]	; (801aeb4 <_dtoa_r+0xbd4>)
 801ae70:	f7ff baa8 	b.w	801a3c4 <_dtoa_r+0xe4>
 801ae74:	f1b9 0f00 	cmp.w	r9, #0
 801ae78:	dc03      	bgt.n	801ae82 <_dtoa_r+0xba2>
 801ae7a:	9b05      	ldr	r3, [sp, #20]
 801ae7c:	2b02      	cmp	r3, #2
 801ae7e:	f73f aec9 	bgt.w	801ac14 <_dtoa_r+0x934>
 801ae82:	9d00      	ldr	r5, [sp, #0]
 801ae84:	4631      	mov	r1, r6
 801ae86:	4658      	mov	r0, fp
 801ae88:	f7ff f99c 	bl	801a1c4 <quorem>
 801ae8c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 801ae90:	f805 3b01 	strb.w	r3, [r5], #1
 801ae94:	9a00      	ldr	r2, [sp, #0]
 801ae96:	1aaa      	subs	r2, r5, r2
 801ae98:	4591      	cmp	r9, r2
 801ae9a:	ddba      	ble.n	801ae12 <_dtoa_r+0xb32>
 801ae9c:	4659      	mov	r1, fp
 801ae9e:	2300      	movs	r3, #0
 801aea0:	220a      	movs	r2, #10
 801aea2:	4620      	mov	r0, r4
 801aea4:	f000 faac 	bl	801b400 <__multadd>
 801aea8:	4683      	mov	fp, r0
 801aeaa:	e7eb      	b.n	801ae84 <_dtoa_r+0xba4>
 801aeac:	0801f57a 	.word	0x0801f57a
 801aeb0:	0801f438 	.word	0x0801f438
 801aeb4:	0801f50e 	.word	0x0801f50e

0801aeb8 <__sflush_r>:
 801aeb8:	898a      	ldrh	r2, [r1, #12]
 801aeba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801aebe:	4605      	mov	r5, r0
 801aec0:	0710      	lsls	r0, r2, #28
 801aec2:	460c      	mov	r4, r1
 801aec4:	d458      	bmi.n	801af78 <__sflush_r+0xc0>
 801aec6:	684b      	ldr	r3, [r1, #4]
 801aec8:	2b00      	cmp	r3, #0
 801aeca:	dc05      	bgt.n	801aed8 <__sflush_r+0x20>
 801aecc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801aece:	2b00      	cmp	r3, #0
 801aed0:	dc02      	bgt.n	801aed8 <__sflush_r+0x20>
 801aed2:	2000      	movs	r0, #0
 801aed4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801aed8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801aeda:	2e00      	cmp	r6, #0
 801aedc:	d0f9      	beq.n	801aed2 <__sflush_r+0x1a>
 801aede:	2300      	movs	r3, #0
 801aee0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801aee4:	682f      	ldr	r7, [r5, #0]
 801aee6:	602b      	str	r3, [r5, #0]
 801aee8:	d032      	beq.n	801af50 <__sflush_r+0x98>
 801aeea:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801aeec:	89a3      	ldrh	r3, [r4, #12]
 801aeee:	075a      	lsls	r2, r3, #29
 801aef0:	d505      	bpl.n	801aefe <__sflush_r+0x46>
 801aef2:	6863      	ldr	r3, [r4, #4]
 801aef4:	1ac0      	subs	r0, r0, r3
 801aef6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801aef8:	b10b      	cbz	r3, 801aefe <__sflush_r+0x46>
 801aefa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801aefc:	1ac0      	subs	r0, r0, r3
 801aefe:	2300      	movs	r3, #0
 801af00:	4602      	mov	r2, r0
 801af02:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801af04:	6a21      	ldr	r1, [r4, #32]
 801af06:	4628      	mov	r0, r5
 801af08:	47b0      	blx	r6
 801af0a:	1c43      	adds	r3, r0, #1
 801af0c:	89a3      	ldrh	r3, [r4, #12]
 801af0e:	d106      	bne.n	801af1e <__sflush_r+0x66>
 801af10:	6829      	ldr	r1, [r5, #0]
 801af12:	291d      	cmp	r1, #29
 801af14:	d82c      	bhi.n	801af70 <__sflush_r+0xb8>
 801af16:	4a2a      	ldr	r2, [pc, #168]	; (801afc0 <__sflush_r+0x108>)
 801af18:	40ca      	lsrs	r2, r1
 801af1a:	07d6      	lsls	r6, r2, #31
 801af1c:	d528      	bpl.n	801af70 <__sflush_r+0xb8>
 801af1e:	2200      	movs	r2, #0
 801af20:	6062      	str	r2, [r4, #4]
 801af22:	04d9      	lsls	r1, r3, #19
 801af24:	6922      	ldr	r2, [r4, #16]
 801af26:	6022      	str	r2, [r4, #0]
 801af28:	d504      	bpl.n	801af34 <__sflush_r+0x7c>
 801af2a:	1c42      	adds	r2, r0, #1
 801af2c:	d101      	bne.n	801af32 <__sflush_r+0x7a>
 801af2e:	682b      	ldr	r3, [r5, #0]
 801af30:	b903      	cbnz	r3, 801af34 <__sflush_r+0x7c>
 801af32:	6560      	str	r0, [r4, #84]	; 0x54
 801af34:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801af36:	602f      	str	r7, [r5, #0]
 801af38:	2900      	cmp	r1, #0
 801af3a:	d0ca      	beq.n	801aed2 <__sflush_r+0x1a>
 801af3c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801af40:	4299      	cmp	r1, r3
 801af42:	d002      	beq.n	801af4a <__sflush_r+0x92>
 801af44:	4628      	mov	r0, r5
 801af46:	f7fe facd 	bl	80194e4 <_free_r>
 801af4a:	2000      	movs	r0, #0
 801af4c:	6360      	str	r0, [r4, #52]	; 0x34
 801af4e:	e7c1      	b.n	801aed4 <__sflush_r+0x1c>
 801af50:	6a21      	ldr	r1, [r4, #32]
 801af52:	2301      	movs	r3, #1
 801af54:	4628      	mov	r0, r5
 801af56:	47b0      	blx	r6
 801af58:	1c41      	adds	r1, r0, #1
 801af5a:	d1c7      	bne.n	801aeec <__sflush_r+0x34>
 801af5c:	682b      	ldr	r3, [r5, #0]
 801af5e:	2b00      	cmp	r3, #0
 801af60:	d0c4      	beq.n	801aeec <__sflush_r+0x34>
 801af62:	2b1d      	cmp	r3, #29
 801af64:	d001      	beq.n	801af6a <__sflush_r+0xb2>
 801af66:	2b16      	cmp	r3, #22
 801af68:	d101      	bne.n	801af6e <__sflush_r+0xb6>
 801af6a:	602f      	str	r7, [r5, #0]
 801af6c:	e7b1      	b.n	801aed2 <__sflush_r+0x1a>
 801af6e:	89a3      	ldrh	r3, [r4, #12]
 801af70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801af74:	81a3      	strh	r3, [r4, #12]
 801af76:	e7ad      	b.n	801aed4 <__sflush_r+0x1c>
 801af78:	690f      	ldr	r7, [r1, #16]
 801af7a:	2f00      	cmp	r7, #0
 801af7c:	d0a9      	beq.n	801aed2 <__sflush_r+0x1a>
 801af7e:	0793      	lsls	r3, r2, #30
 801af80:	680e      	ldr	r6, [r1, #0]
 801af82:	bf08      	it	eq
 801af84:	694b      	ldreq	r3, [r1, #20]
 801af86:	600f      	str	r7, [r1, #0]
 801af88:	bf18      	it	ne
 801af8a:	2300      	movne	r3, #0
 801af8c:	eba6 0807 	sub.w	r8, r6, r7
 801af90:	608b      	str	r3, [r1, #8]
 801af92:	f1b8 0f00 	cmp.w	r8, #0
 801af96:	dd9c      	ble.n	801aed2 <__sflush_r+0x1a>
 801af98:	6a21      	ldr	r1, [r4, #32]
 801af9a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801af9c:	4643      	mov	r3, r8
 801af9e:	463a      	mov	r2, r7
 801afa0:	4628      	mov	r0, r5
 801afa2:	47b0      	blx	r6
 801afa4:	2800      	cmp	r0, #0
 801afa6:	dc06      	bgt.n	801afb6 <__sflush_r+0xfe>
 801afa8:	89a3      	ldrh	r3, [r4, #12]
 801afaa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801afae:	81a3      	strh	r3, [r4, #12]
 801afb0:	f04f 30ff 	mov.w	r0, #4294967295
 801afb4:	e78e      	b.n	801aed4 <__sflush_r+0x1c>
 801afb6:	4407      	add	r7, r0
 801afb8:	eba8 0800 	sub.w	r8, r8, r0
 801afbc:	e7e9      	b.n	801af92 <__sflush_r+0xda>
 801afbe:	bf00      	nop
 801afc0:	20400001 	.word	0x20400001

0801afc4 <_fflush_r>:
 801afc4:	b538      	push	{r3, r4, r5, lr}
 801afc6:	690b      	ldr	r3, [r1, #16]
 801afc8:	4605      	mov	r5, r0
 801afca:	460c      	mov	r4, r1
 801afcc:	b913      	cbnz	r3, 801afd4 <_fflush_r+0x10>
 801afce:	2500      	movs	r5, #0
 801afd0:	4628      	mov	r0, r5
 801afd2:	bd38      	pop	{r3, r4, r5, pc}
 801afd4:	b118      	cbz	r0, 801afde <_fflush_r+0x1a>
 801afd6:	6983      	ldr	r3, [r0, #24]
 801afd8:	b90b      	cbnz	r3, 801afde <_fflush_r+0x1a>
 801afda:	f000 f887 	bl	801b0ec <__sinit>
 801afde:	4b14      	ldr	r3, [pc, #80]	; (801b030 <_fflush_r+0x6c>)
 801afe0:	429c      	cmp	r4, r3
 801afe2:	d11b      	bne.n	801b01c <_fflush_r+0x58>
 801afe4:	686c      	ldr	r4, [r5, #4]
 801afe6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801afea:	2b00      	cmp	r3, #0
 801afec:	d0ef      	beq.n	801afce <_fflush_r+0xa>
 801afee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801aff0:	07d0      	lsls	r0, r2, #31
 801aff2:	d404      	bmi.n	801affe <_fflush_r+0x3a>
 801aff4:	0599      	lsls	r1, r3, #22
 801aff6:	d402      	bmi.n	801affe <_fflush_r+0x3a>
 801aff8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801affa:	f000 f92c 	bl	801b256 <__retarget_lock_acquire_recursive>
 801affe:	4628      	mov	r0, r5
 801b000:	4621      	mov	r1, r4
 801b002:	f7ff ff59 	bl	801aeb8 <__sflush_r>
 801b006:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b008:	07da      	lsls	r2, r3, #31
 801b00a:	4605      	mov	r5, r0
 801b00c:	d4e0      	bmi.n	801afd0 <_fflush_r+0xc>
 801b00e:	89a3      	ldrh	r3, [r4, #12]
 801b010:	059b      	lsls	r3, r3, #22
 801b012:	d4dd      	bmi.n	801afd0 <_fflush_r+0xc>
 801b014:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b016:	f000 f91f 	bl	801b258 <__retarget_lock_release_recursive>
 801b01a:	e7d9      	b.n	801afd0 <_fflush_r+0xc>
 801b01c:	4b05      	ldr	r3, [pc, #20]	; (801b034 <_fflush_r+0x70>)
 801b01e:	429c      	cmp	r4, r3
 801b020:	d101      	bne.n	801b026 <_fflush_r+0x62>
 801b022:	68ac      	ldr	r4, [r5, #8]
 801b024:	e7df      	b.n	801afe6 <_fflush_r+0x22>
 801b026:	4b04      	ldr	r3, [pc, #16]	; (801b038 <_fflush_r+0x74>)
 801b028:	429c      	cmp	r4, r3
 801b02a:	bf08      	it	eq
 801b02c:	68ec      	ldreq	r4, [r5, #12]
 801b02e:	e7da      	b.n	801afe6 <_fflush_r+0x22>
 801b030:	0801f5ac 	.word	0x0801f5ac
 801b034:	0801f5cc 	.word	0x0801f5cc
 801b038:	0801f58c 	.word	0x0801f58c

0801b03c <std>:
 801b03c:	2300      	movs	r3, #0
 801b03e:	b510      	push	{r4, lr}
 801b040:	4604      	mov	r4, r0
 801b042:	e9c0 3300 	strd	r3, r3, [r0]
 801b046:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801b04a:	6083      	str	r3, [r0, #8]
 801b04c:	8181      	strh	r1, [r0, #12]
 801b04e:	6643      	str	r3, [r0, #100]	; 0x64
 801b050:	81c2      	strh	r2, [r0, #14]
 801b052:	6183      	str	r3, [r0, #24]
 801b054:	4619      	mov	r1, r3
 801b056:	2208      	movs	r2, #8
 801b058:	305c      	adds	r0, #92	; 0x5c
 801b05a:	f7fe fa3b 	bl	80194d4 <memset>
 801b05e:	4b05      	ldr	r3, [pc, #20]	; (801b074 <std+0x38>)
 801b060:	6263      	str	r3, [r4, #36]	; 0x24
 801b062:	4b05      	ldr	r3, [pc, #20]	; (801b078 <std+0x3c>)
 801b064:	62a3      	str	r3, [r4, #40]	; 0x28
 801b066:	4b05      	ldr	r3, [pc, #20]	; (801b07c <std+0x40>)
 801b068:	62e3      	str	r3, [r4, #44]	; 0x2c
 801b06a:	4b05      	ldr	r3, [pc, #20]	; (801b080 <std+0x44>)
 801b06c:	6224      	str	r4, [r4, #32]
 801b06e:	6323      	str	r3, [r4, #48]	; 0x30
 801b070:	bd10      	pop	{r4, pc}
 801b072:	bf00      	nop
 801b074:	0801bd99 	.word	0x0801bd99
 801b078:	0801bdbb 	.word	0x0801bdbb
 801b07c:	0801bdf3 	.word	0x0801bdf3
 801b080:	0801be17 	.word	0x0801be17

0801b084 <_cleanup_r>:
 801b084:	4901      	ldr	r1, [pc, #4]	; (801b08c <_cleanup_r+0x8>)
 801b086:	f000 b8c1 	b.w	801b20c <_fwalk_reent>
 801b08a:	bf00      	nop
 801b08c:	0801afc5 	.word	0x0801afc5

0801b090 <__sfmoreglue>:
 801b090:	b570      	push	{r4, r5, r6, lr}
 801b092:	1e4a      	subs	r2, r1, #1
 801b094:	2568      	movs	r5, #104	; 0x68
 801b096:	4355      	muls	r5, r2
 801b098:	460e      	mov	r6, r1
 801b09a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801b09e:	f7fe fa71 	bl	8019584 <_malloc_r>
 801b0a2:	4604      	mov	r4, r0
 801b0a4:	b140      	cbz	r0, 801b0b8 <__sfmoreglue+0x28>
 801b0a6:	2100      	movs	r1, #0
 801b0a8:	e9c0 1600 	strd	r1, r6, [r0]
 801b0ac:	300c      	adds	r0, #12
 801b0ae:	60a0      	str	r0, [r4, #8]
 801b0b0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801b0b4:	f7fe fa0e 	bl	80194d4 <memset>
 801b0b8:	4620      	mov	r0, r4
 801b0ba:	bd70      	pop	{r4, r5, r6, pc}

0801b0bc <__sfp_lock_acquire>:
 801b0bc:	4801      	ldr	r0, [pc, #4]	; (801b0c4 <__sfp_lock_acquire+0x8>)
 801b0be:	f000 b8ca 	b.w	801b256 <__retarget_lock_acquire_recursive>
 801b0c2:	bf00      	nop
 801b0c4:	20018a8c 	.word	0x20018a8c

0801b0c8 <__sfp_lock_release>:
 801b0c8:	4801      	ldr	r0, [pc, #4]	; (801b0d0 <__sfp_lock_release+0x8>)
 801b0ca:	f000 b8c5 	b.w	801b258 <__retarget_lock_release_recursive>
 801b0ce:	bf00      	nop
 801b0d0:	20018a8c 	.word	0x20018a8c

0801b0d4 <__sinit_lock_acquire>:
 801b0d4:	4801      	ldr	r0, [pc, #4]	; (801b0dc <__sinit_lock_acquire+0x8>)
 801b0d6:	f000 b8be 	b.w	801b256 <__retarget_lock_acquire_recursive>
 801b0da:	bf00      	nop
 801b0dc:	20018a87 	.word	0x20018a87

0801b0e0 <__sinit_lock_release>:
 801b0e0:	4801      	ldr	r0, [pc, #4]	; (801b0e8 <__sinit_lock_release+0x8>)
 801b0e2:	f000 b8b9 	b.w	801b258 <__retarget_lock_release_recursive>
 801b0e6:	bf00      	nop
 801b0e8:	20018a87 	.word	0x20018a87

0801b0ec <__sinit>:
 801b0ec:	b510      	push	{r4, lr}
 801b0ee:	4604      	mov	r4, r0
 801b0f0:	f7ff fff0 	bl	801b0d4 <__sinit_lock_acquire>
 801b0f4:	69a3      	ldr	r3, [r4, #24]
 801b0f6:	b11b      	cbz	r3, 801b100 <__sinit+0x14>
 801b0f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b0fc:	f7ff bff0 	b.w	801b0e0 <__sinit_lock_release>
 801b100:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801b104:	6523      	str	r3, [r4, #80]	; 0x50
 801b106:	4b13      	ldr	r3, [pc, #76]	; (801b154 <__sinit+0x68>)
 801b108:	4a13      	ldr	r2, [pc, #76]	; (801b158 <__sinit+0x6c>)
 801b10a:	681b      	ldr	r3, [r3, #0]
 801b10c:	62a2      	str	r2, [r4, #40]	; 0x28
 801b10e:	42a3      	cmp	r3, r4
 801b110:	bf04      	itt	eq
 801b112:	2301      	moveq	r3, #1
 801b114:	61a3      	streq	r3, [r4, #24]
 801b116:	4620      	mov	r0, r4
 801b118:	f000 f820 	bl	801b15c <__sfp>
 801b11c:	6060      	str	r0, [r4, #4]
 801b11e:	4620      	mov	r0, r4
 801b120:	f000 f81c 	bl	801b15c <__sfp>
 801b124:	60a0      	str	r0, [r4, #8]
 801b126:	4620      	mov	r0, r4
 801b128:	f000 f818 	bl	801b15c <__sfp>
 801b12c:	2200      	movs	r2, #0
 801b12e:	60e0      	str	r0, [r4, #12]
 801b130:	2104      	movs	r1, #4
 801b132:	6860      	ldr	r0, [r4, #4]
 801b134:	f7ff ff82 	bl	801b03c <std>
 801b138:	68a0      	ldr	r0, [r4, #8]
 801b13a:	2201      	movs	r2, #1
 801b13c:	2109      	movs	r1, #9
 801b13e:	f7ff ff7d 	bl	801b03c <std>
 801b142:	68e0      	ldr	r0, [r4, #12]
 801b144:	2202      	movs	r2, #2
 801b146:	2112      	movs	r1, #18
 801b148:	f7ff ff78 	bl	801b03c <std>
 801b14c:	2301      	movs	r3, #1
 801b14e:	61a3      	str	r3, [r4, #24]
 801b150:	e7d2      	b.n	801b0f8 <__sinit+0xc>
 801b152:	bf00      	nop
 801b154:	0801f424 	.word	0x0801f424
 801b158:	0801b085 	.word	0x0801b085

0801b15c <__sfp>:
 801b15c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b15e:	4607      	mov	r7, r0
 801b160:	f7ff ffac 	bl	801b0bc <__sfp_lock_acquire>
 801b164:	4b1e      	ldr	r3, [pc, #120]	; (801b1e0 <__sfp+0x84>)
 801b166:	681e      	ldr	r6, [r3, #0]
 801b168:	69b3      	ldr	r3, [r6, #24]
 801b16a:	b913      	cbnz	r3, 801b172 <__sfp+0x16>
 801b16c:	4630      	mov	r0, r6
 801b16e:	f7ff ffbd 	bl	801b0ec <__sinit>
 801b172:	3648      	adds	r6, #72	; 0x48
 801b174:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801b178:	3b01      	subs	r3, #1
 801b17a:	d503      	bpl.n	801b184 <__sfp+0x28>
 801b17c:	6833      	ldr	r3, [r6, #0]
 801b17e:	b30b      	cbz	r3, 801b1c4 <__sfp+0x68>
 801b180:	6836      	ldr	r6, [r6, #0]
 801b182:	e7f7      	b.n	801b174 <__sfp+0x18>
 801b184:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801b188:	b9d5      	cbnz	r5, 801b1c0 <__sfp+0x64>
 801b18a:	4b16      	ldr	r3, [pc, #88]	; (801b1e4 <__sfp+0x88>)
 801b18c:	60e3      	str	r3, [r4, #12]
 801b18e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801b192:	6665      	str	r5, [r4, #100]	; 0x64
 801b194:	f000 f85e 	bl	801b254 <__retarget_lock_init_recursive>
 801b198:	f7ff ff96 	bl	801b0c8 <__sfp_lock_release>
 801b19c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801b1a0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801b1a4:	6025      	str	r5, [r4, #0]
 801b1a6:	61a5      	str	r5, [r4, #24]
 801b1a8:	2208      	movs	r2, #8
 801b1aa:	4629      	mov	r1, r5
 801b1ac:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801b1b0:	f7fe f990 	bl	80194d4 <memset>
 801b1b4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801b1b8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801b1bc:	4620      	mov	r0, r4
 801b1be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b1c0:	3468      	adds	r4, #104	; 0x68
 801b1c2:	e7d9      	b.n	801b178 <__sfp+0x1c>
 801b1c4:	2104      	movs	r1, #4
 801b1c6:	4638      	mov	r0, r7
 801b1c8:	f7ff ff62 	bl	801b090 <__sfmoreglue>
 801b1cc:	4604      	mov	r4, r0
 801b1ce:	6030      	str	r0, [r6, #0]
 801b1d0:	2800      	cmp	r0, #0
 801b1d2:	d1d5      	bne.n	801b180 <__sfp+0x24>
 801b1d4:	f7ff ff78 	bl	801b0c8 <__sfp_lock_release>
 801b1d8:	230c      	movs	r3, #12
 801b1da:	603b      	str	r3, [r7, #0]
 801b1dc:	e7ee      	b.n	801b1bc <__sfp+0x60>
 801b1de:	bf00      	nop
 801b1e0:	0801f424 	.word	0x0801f424
 801b1e4:	ffff0001 	.word	0xffff0001

0801b1e8 <fiprintf>:
 801b1e8:	b40e      	push	{r1, r2, r3}
 801b1ea:	b503      	push	{r0, r1, lr}
 801b1ec:	4601      	mov	r1, r0
 801b1ee:	ab03      	add	r3, sp, #12
 801b1f0:	4805      	ldr	r0, [pc, #20]	; (801b208 <fiprintf+0x20>)
 801b1f2:	f853 2b04 	ldr.w	r2, [r3], #4
 801b1f6:	6800      	ldr	r0, [r0, #0]
 801b1f8:	9301      	str	r3, [sp, #4]
 801b1fa:	f000 fc55 	bl	801baa8 <_vfiprintf_r>
 801b1fe:	b002      	add	sp, #8
 801b200:	f85d eb04 	ldr.w	lr, [sp], #4
 801b204:	b003      	add	sp, #12
 801b206:	4770      	bx	lr
 801b208:	2000003c 	.word	0x2000003c

0801b20c <_fwalk_reent>:
 801b20c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b210:	4606      	mov	r6, r0
 801b212:	4688      	mov	r8, r1
 801b214:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801b218:	2700      	movs	r7, #0
 801b21a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801b21e:	f1b9 0901 	subs.w	r9, r9, #1
 801b222:	d505      	bpl.n	801b230 <_fwalk_reent+0x24>
 801b224:	6824      	ldr	r4, [r4, #0]
 801b226:	2c00      	cmp	r4, #0
 801b228:	d1f7      	bne.n	801b21a <_fwalk_reent+0xe>
 801b22a:	4638      	mov	r0, r7
 801b22c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b230:	89ab      	ldrh	r3, [r5, #12]
 801b232:	2b01      	cmp	r3, #1
 801b234:	d907      	bls.n	801b246 <_fwalk_reent+0x3a>
 801b236:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801b23a:	3301      	adds	r3, #1
 801b23c:	d003      	beq.n	801b246 <_fwalk_reent+0x3a>
 801b23e:	4629      	mov	r1, r5
 801b240:	4630      	mov	r0, r6
 801b242:	47c0      	blx	r8
 801b244:	4307      	orrs	r7, r0
 801b246:	3568      	adds	r5, #104	; 0x68
 801b248:	e7e9      	b.n	801b21e <_fwalk_reent+0x12>
	...

0801b24c <_localeconv_r>:
 801b24c:	4800      	ldr	r0, [pc, #0]	; (801b250 <_localeconv_r+0x4>)
 801b24e:	4770      	bx	lr
 801b250:	20000190 	.word	0x20000190

0801b254 <__retarget_lock_init_recursive>:
 801b254:	4770      	bx	lr

0801b256 <__retarget_lock_acquire_recursive>:
 801b256:	4770      	bx	lr

0801b258 <__retarget_lock_release_recursive>:
 801b258:	4770      	bx	lr

0801b25a <__swhatbuf_r>:
 801b25a:	b570      	push	{r4, r5, r6, lr}
 801b25c:	460e      	mov	r6, r1
 801b25e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b262:	2900      	cmp	r1, #0
 801b264:	b096      	sub	sp, #88	; 0x58
 801b266:	4614      	mov	r4, r2
 801b268:	461d      	mov	r5, r3
 801b26a:	da07      	bge.n	801b27c <__swhatbuf_r+0x22>
 801b26c:	2300      	movs	r3, #0
 801b26e:	602b      	str	r3, [r5, #0]
 801b270:	89b3      	ldrh	r3, [r6, #12]
 801b272:	061a      	lsls	r2, r3, #24
 801b274:	d410      	bmi.n	801b298 <__swhatbuf_r+0x3e>
 801b276:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801b27a:	e00e      	b.n	801b29a <__swhatbuf_r+0x40>
 801b27c:	466a      	mov	r2, sp
 801b27e:	f000 fdf9 	bl	801be74 <_fstat_r>
 801b282:	2800      	cmp	r0, #0
 801b284:	dbf2      	blt.n	801b26c <__swhatbuf_r+0x12>
 801b286:	9a01      	ldr	r2, [sp, #4]
 801b288:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801b28c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801b290:	425a      	negs	r2, r3
 801b292:	415a      	adcs	r2, r3
 801b294:	602a      	str	r2, [r5, #0]
 801b296:	e7ee      	b.n	801b276 <__swhatbuf_r+0x1c>
 801b298:	2340      	movs	r3, #64	; 0x40
 801b29a:	2000      	movs	r0, #0
 801b29c:	6023      	str	r3, [r4, #0]
 801b29e:	b016      	add	sp, #88	; 0x58
 801b2a0:	bd70      	pop	{r4, r5, r6, pc}
	...

0801b2a4 <__smakebuf_r>:
 801b2a4:	898b      	ldrh	r3, [r1, #12]
 801b2a6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801b2a8:	079d      	lsls	r5, r3, #30
 801b2aa:	4606      	mov	r6, r0
 801b2ac:	460c      	mov	r4, r1
 801b2ae:	d507      	bpl.n	801b2c0 <__smakebuf_r+0x1c>
 801b2b0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801b2b4:	6023      	str	r3, [r4, #0]
 801b2b6:	6123      	str	r3, [r4, #16]
 801b2b8:	2301      	movs	r3, #1
 801b2ba:	6163      	str	r3, [r4, #20]
 801b2bc:	b002      	add	sp, #8
 801b2be:	bd70      	pop	{r4, r5, r6, pc}
 801b2c0:	ab01      	add	r3, sp, #4
 801b2c2:	466a      	mov	r2, sp
 801b2c4:	f7ff ffc9 	bl	801b25a <__swhatbuf_r>
 801b2c8:	9900      	ldr	r1, [sp, #0]
 801b2ca:	4605      	mov	r5, r0
 801b2cc:	4630      	mov	r0, r6
 801b2ce:	f7fe f959 	bl	8019584 <_malloc_r>
 801b2d2:	b948      	cbnz	r0, 801b2e8 <__smakebuf_r+0x44>
 801b2d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b2d8:	059a      	lsls	r2, r3, #22
 801b2da:	d4ef      	bmi.n	801b2bc <__smakebuf_r+0x18>
 801b2dc:	f023 0303 	bic.w	r3, r3, #3
 801b2e0:	f043 0302 	orr.w	r3, r3, #2
 801b2e4:	81a3      	strh	r3, [r4, #12]
 801b2e6:	e7e3      	b.n	801b2b0 <__smakebuf_r+0xc>
 801b2e8:	4b0d      	ldr	r3, [pc, #52]	; (801b320 <__smakebuf_r+0x7c>)
 801b2ea:	62b3      	str	r3, [r6, #40]	; 0x28
 801b2ec:	89a3      	ldrh	r3, [r4, #12]
 801b2ee:	6020      	str	r0, [r4, #0]
 801b2f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801b2f4:	81a3      	strh	r3, [r4, #12]
 801b2f6:	9b00      	ldr	r3, [sp, #0]
 801b2f8:	6163      	str	r3, [r4, #20]
 801b2fa:	9b01      	ldr	r3, [sp, #4]
 801b2fc:	6120      	str	r0, [r4, #16]
 801b2fe:	b15b      	cbz	r3, 801b318 <__smakebuf_r+0x74>
 801b300:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b304:	4630      	mov	r0, r6
 801b306:	f000 fdc7 	bl	801be98 <_isatty_r>
 801b30a:	b128      	cbz	r0, 801b318 <__smakebuf_r+0x74>
 801b30c:	89a3      	ldrh	r3, [r4, #12]
 801b30e:	f023 0303 	bic.w	r3, r3, #3
 801b312:	f043 0301 	orr.w	r3, r3, #1
 801b316:	81a3      	strh	r3, [r4, #12]
 801b318:	89a0      	ldrh	r0, [r4, #12]
 801b31a:	4305      	orrs	r5, r0
 801b31c:	81a5      	strh	r5, [r4, #12]
 801b31e:	e7cd      	b.n	801b2bc <__smakebuf_r+0x18>
 801b320:	0801b085 	.word	0x0801b085

0801b324 <__malloc_lock>:
 801b324:	4801      	ldr	r0, [pc, #4]	; (801b32c <__malloc_lock+0x8>)
 801b326:	f7ff bf96 	b.w	801b256 <__retarget_lock_acquire_recursive>
 801b32a:	bf00      	nop
 801b32c:	20018a88 	.word	0x20018a88

0801b330 <__malloc_unlock>:
 801b330:	4801      	ldr	r0, [pc, #4]	; (801b338 <__malloc_unlock+0x8>)
 801b332:	f7ff bf91 	b.w	801b258 <__retarget_lock_release_recursive>
 801b336:	bf00      	nop
 801b338:	20018a88 	.word	0x20018a88

0801b33c <_Balloc>:
 801b33c:	b570      	push	{r4, r5, r6, lr}
 801b33e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801b340:	4604      	mov	r4, r0
 801b342:	460d      	mov	r5, r1
 801b344:	b976      	cbnz	r6, 801b364 <_Balloc+0x28>
 801b346:	2010      	movs	r0, #16
 801b348:	f7fe f898 	bl	801947c <malloc>
 801b34c:	4602      	mov	r2, r0
 801b34e:	6260      	str	r0, [r4, #36]	; 0x24
 801b350:	b920      	cbnz	r0, 801b35c <_Balloc+0x20>
 801b352:	4b18      	ldr	r3, [pc, #96]	; (801b3b4 <_Balloc+0x78>)
 801b354:	4818      	ldr	r0, [pc, #96]	; (801b3b8 <_Balloc+0x7c>)
 801b356:	2166      	movs	r1, #102	; 0x66
 801b358:	f7fe ff16 	bl	801a188 <__assert_func>
 801b35c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801b360:	6006      	str	r6, [r0, #0]
 801b362:	60c6      	str	r6, [r0, #12]
 801b364:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801b366:	68f3      	ldr	r3, [r6, #12]
 801b368:	b183      	cbz	r3, 801b38c <_Balloc+0x50>
 801b36a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801b36c:	68db      	ldr	r3, [r3, #12]
 801b36e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801b372:	b9b8      	cbnz	r0, 801b3a4 <_Balloc+0x68>
 801b374:	2101      	movs	r1, #1
 801b376:	fa01 f605 	lsl.w	r6, r1, r5
 801b37a:	1d72      	adds	r2, r6, #5
 801b37c:	0092      	lsls	r2, r2, #2
 801b37e:	4620      	mov	r0, r4
 801b380:	f000 fb5a 	bl	801ba38 <_calloc_r>
 801b384:	b160      	cbz	r0, 801b3a0 <_Balloc+0x64>
 801b386:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801b38a:	e00e      	b.n	801b3aa <_Balloc+0x6e>
 801b38c:	2221      	movs	r2, #33	; 0x21
 801b38e:	2104      	movs	r1, #4
 801b390:	4620      	mov	r0, r4
 801b392:	f000 fb51 	bl	801ba38 <_calloc_r>
 801b396:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801b398:	60f0      	str	r0, [r6, #12]
 801b39a:	68db      	ldr	r3, [r3, #12]
 801b39c:	2b00      	cmp	r3, #0
 801b39e:	d1e4      	bne.n	801b36a <_Balloc+0x2e>
 801b3a0:	2000      	movs	r0, #0
 801b3a2:	bd70      	pop	{r4, r5, r6, pc}
 801b3a4:	6802      	ldr	r2, [r0, #0]
 801b3a6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801b3aa:	2300      	movs	r3, #0
 801b3ac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801b3b0:	e7f7      	b.n	801b3a2 <_Balloc+0x66>
 801b3b2:	bf00      	nop
 801b3b4:	0801f45c 	.word	0x0801f45c
 801b3b8:	0801f5ec 	.word	0x0801f5ec

0801b3bc <_Bfree>:
 801b3bc:	b570      	push	{r4, r5, r6, lr}
 801b3be:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801b3c0:	4605      	mov	r5, r0
 801b3c2:	460c      	mov	r4, r1
 801b3c4:	b976      	cbnz	r6, 801b3e4 <_Bfree+0x28>
 801b3c6:	2010      	movs	r0, #16
 801b3c8:	f7fe f858 	bl	801947c <malloc>
 801b3cc:	4602      	mov	r2, r0
 801b3ce:	6268      	str	r0, [r5, #36]	; 0x24
 801b3d0:	b920      	cbnz	r0, 801b3dc <_Bfree+0x20>
 801b3d2:	4b09      	ldr	r3, [pc, #36]	; (801b3f8 <_Bfree+0x3c>)
 801b3d4:	4809      	ldr	r0, [pc, #36]	; (801b3fc <_Bfree+0x40>)
 801b3d6:	218a      	movs	r1, #138	; 0x8a
 801b3d8:	f7fe fed6 	bl	801a188 <__assert_func>
 801b3dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801b3e0:	6006      	str	r6, [r0, #0]
 801b3e2:	60c6      	str	r6, [r0, #12]
 801b3e4:	b13c      	cbz	r4, 801b3f6 <_Bfree+0x3a>
 801b3e6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801b3e8:	6862      	ldr	r2, [r4, #4]
 801b3ea:	68db      	ldr	r3, [r3, #12]
 801b3ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801b3f0:	6021      	str	r1, [r4, #0]
 801b3f2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801b3f6:	bd70      	pop	{r4, r5, r6, pc}
 801b3f8:	0801f45c 	.word	0x0801f45c
 801b3fc:	0801f5ec 	.word	0x0801f5ec

0801b400 <__multadd>:
 801b400:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b404:	690e      	ldr	r6, [r1, #16]
 801b406:	4607      	mov	r7, r0
 801b408:	4698      	mov	r8, r3
 801b40a:	460c      	mov	r4, r1
 801b40c:	f101 0014 	add.w	r0, r1, #20
 801b410:	2300      	movs	r3, #0
 801b412:	6805      	ldr	r5, [r0, #0]
 801b414:	b2a9      	uxth	r1, r5
 801b416:	fb02 8101 	mla	r1, r2, r1, r8
 801b41a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801b41e:	0c2d      	lsrs	r5, r5, #16
 801b420:	fb02 c505 	mla	r5, r2, r5, ip
 801b424:	b289      	uxth	r1, r1
 801b426:	3301      	adds	r3, #1
 801b428:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 801b42c:	429e      	cmp	r6, r3
 801b42e:	f840 1b04 	str.w	r1, [r0], #4
 801b432:	ea4f 4815 	mov.w	r8, r5, lsr #16
 801b436:	dcec      	bgt.n	801b412 <__multadd+0x12>
 801b438:	f1b8 0f00 	cmp.w	r8, #0
 801b43c:	d022      	beq.n	801b484 <__multadd+0x84>
 801b43e:	68a3      	ldr	r3, [r4, #8]
 801b440:	42b3      	cmp	r3, r6
 801b442:	dc19      	bgt.n	801b478 <__multadd+0x78>
 801b444:	6861      	ldr	r1, [r4, #4]
 801b446:	4638      	mov	r0, r7
 801b448:	3101      	adds	r1, #1
 801b44a:	f7ff ff77 	bl	801b33c <_Balloc>
 801b44e:	4605      	mov	r5, r0
 801b450:	b928      	cbnz	r0, 801b45e <__multadd+0x5e>
 801b452:	4602      	mov	r2, r0
 801b454:	4b0d      	ldr	r3, [pc, #52]	; (801b48c <__multadd+0x8c>)
 801b456:	480e      	ldr	r0, [pc, #56]	; (801b490 <__multadd+0x90>)
 801b458:	21b5      	movs	r1, #181	; 0xb5
 801b45a:	f7fe fe95 	bl	801a188 <__assert_func>
 801b45e:	6922      	ldr	r2, [r4, #16]
 801b460:	3202      	adds	r2, #2
 801b462:	f104 010c 	add.w	r1, r4, #12
 801b466:	0092      	lsls	r2, r2, #2
 801b468:	300c      	adds	r0, #12
 801b46a:	f7fe f825 	bl	80194b8 <memcpy>
 801b46e:	4621      	mov	r1, r4
 801b470:	4638      	mov	r0, r7
 801b472:	f7ff ffa3 	bl	801b3bc <_Bfree>
 801b476:	462c      	mov	r4, r5
 801b478:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 801b47c:	3601      	adds	r6, #1
 801b47e:	f8c3 8014 	str.w	r8, [r3, #20]
 801b482:	6126      	str	r6, [r4, #16]
 801b484:	4620      	mov	r0, r4
 801b486:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b48a:	bf00      	nop
 801b48c:	0801f57a 	.word	0x0801f57a
 801b490:	0801f5ec 	.word	0x0801f5ec

0801b494 <__hi0bits>:
 801b494:	0c03      	lsrs	r3, r0, #16
 801b496:	041b      	lsls	r3, r3, #16
 801b498:	b9d3      	cbnz	r3, 801b4d0 <__hi0bits+0x3c>
 801b49a:	0400      	lsls	r0, r0, #16
 801b49c:	2310      	movs	r3, #16
 801b49e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801b4a2:	bf04      	itt	eq
 801b4a4:	0200      	lsleq	r0, r0, #8
 801b4a6:	3308      	addeq	r3, #8
 801b4a8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801b4ac:	bf04      	itt	eq
 801b4ae:	0100      	lsleq	r0, r0, #4
 801b4b0:	3304      	addeq	r3, #4
 801b4b2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801b4b6:	bf04      	itt	eq
 801b4b8:	0080      	lsleq	r0, r0, #2
 801b4ba:	3302      	addeq	r3, #2
 801b4bc:	2800      	cmp	r0, #0
 801b4be:	db05      	blt.n	801b4cc <__hi0bits+0x38>
 801b4c0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801b4c4:	f103 0301 	add.w	r3, r3, #1
 801b4c8:	bf08      	it	eq
 801b4ca:	2320      	moveq	r3, #32
 801b4cc:	4618      	mov	r0, r3
 801b4ce:	4770      	bx	lr
 801b4d0:	2300      	movs	r3, #0
 801b4d2:	e7e4      	b.n	801b49e <__hi0bits+0xa>

0801b4d4 <__lo0bits>:
 801b4d4:	6803      	ldr	r3, [r0, #0]
 801b4d6:	f013 0207 	ands.w	r2, r3, #7
 801b4da:	4601      	mov	r1, r0
 801b4dc:	d00b      	beq.n	801b4f6 <__lo0bits+0x22>
 801b4de:	07da      	lsls	r2, r3, #31
 801b4e0:	d424      	bmi.n	801b52c <__lo0bits+0x58>
 801b4e2:	0798      	lsls	r0, r3, #30
 801b4e4:	bf49      	itett	mi
 801b4e6:	085b      	lsrmi	r3, r3, #1
 801b4e8:	089b      	lsrpl	r3, r3, #2
 801b4ea:	2001      	movmi	r0, #1
 801b4ec:	600b      	strmi	r3, [r1, #0]
 801b4ee:	bf5c      	itt	pl
 801b4f0:	600b      	strpl	r3, [r1, #0]
 801b4f2:	2002      	movpl	r0, #2
 801b4f4:	4770      	bx	lr
 801b4f6:	b298      	uxth	r0, r3
 801b4f8:	b9b0      	cbnz	r0, 801b528 <__lo0bits+0x54>
 801b4fa:	0c1b      	lsrs	r3, r3, #16
 801b4fc:	2010      	movs	r0, #16
 801b4fe:	f013 0fff 	tst.w	r3, #255	; 0xff
 801b502:	bf04      	itt	eq
 801b504:	0a1b      	lsreq	r3, r3, #8
 801b506:	3008      	addeq	r0, #8
 801b508:	071a      	lsls	r2, r3, #28
 801b50a:	bf04      	itt	eq
 801b50c:	091b      	lsreq	r3, r3, #4
 801b50e:	3004      	addeq	r0, #4
 801b510:	079a      	lsls	r2, r3, #30
 801b512:	bf04      	itt	eq
 801b514:	089b      	lsreq	r3, r3, #2
 801b516:	3002      	addeq	r0, #2
 801b518:	07da      	lsls	r2, r3, #31
 801b51a:	d403      	bmi.n	801b524 <__lo0bits+0x50>
 801b51c:	085b      	lsrs	r3, r3, #1
 801b51e:	f100 0001 	add.w	r0, r0, #1
 801b522:	d005      	beq.n	801b530 <__lo0bits+0x5c>
 801b524:	600b      	str	r3, [r1, #0]
 801b526:	4770      	bx	lr
 801b528:	4610      	mov	r0, r2
 801b52a:	e7e8      	b.n	801b4fe <__lo0bits+0x2a>
 801b52c:	2000      	movs	r0, #0
 801b52e:	4770      	bx	lr
 801b530:	2020      	movs	r0, #32
 801b532:	4770      	bx	lr

0801b534 <__i2b>:
 801b534:	b510      	push	{r4, lr}
 801b536:	460c      	mov	r4, r1
 801b538:	2101      	movs	r1, #1
 801b53a:	f7ff feff 	bl	801b33c <_Balloc>
 801b53e:	4602      	mov	r2, r0
 801b540:	b928      	cbnz	r0, 801b54e <__i2b+0x1a>
 801b542:	4b05      	ldr	r3, [pc, #20]	; (801b558 <__i2b+0x24>)
 801b544:	4805      	ldr	r0, [pc, #20]	; (801b55c <__i2b+0x28>)
 801b546:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801b54a:	f7fe fe1d 	bl	801a188 <__assert_func>
 801b54e:	2301      	movs	r3, #1
 801b550:	6144      	str	r4, [r0, #20]
 801b552:	6103      	str	r3, [r0, #16]
 801b554:	bd10      	pop	{r4, pc}
 801b556:	bf00      	nop
 801b558:	0801f57a 	.word	0x0801f57a
 801b55c:	0801f5ec 	.word	0x0801f5ec

0801b560 <__multiply>:
 801b560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b564:	4614      	mov	r4, r2
 801b566:	690a      	ldr	r2, [r1, #16]
 801b568:	6923      	ldr	r3, [r4, #16]
 801b56a:	429a      	cmp	r2, r3
 801b56c:	bfb8      	it	lt
 801b56e:	460b      	movlt	r3, r1
 801b570:	460d      	mov	r5, r1
 801b572:	bfbc      	itt	lt
 801b574:	4625      	movlt	r5, r4
 801b576:	461c      	movlt	r4, r3
 801b578:	f8d5 a010 	ldr.w	sl, [r5, #16]
 801b57c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801b580:	68ab      	ldr	r3, [r5, #8]
 801b582:	6869      	ldr	r1, [r5, #4]
 801b584:	eb0a 0709 	add.w	r7, sl, r9
 801b588:	42bb      	cmp	r3, r7
 801b58a:	b085      	sub	sp, #20
 801b58c:	bfb8      	it	lt
 801b58e:	3101      	addlt	r1, #1
 801b590:	f7ff fed4 	bl	801b33c <_Balloc>
 801b594:	b930      	cbnz	r0, 801b5a4 <__multiply+0x44>
 801b596:	4602      	mov	r2, r0
 801b598:	4b42      	ldr	r3, [pc, #264]	; (801b6a4 <__multiply+0x144>)
 801b59a:	4843      	ldr	r0, [pc, #268]	; (801b6a8 <__multiply+0x148>)
 801b59c:	f240 115d 	movw	r1, #349	; 0x15d
 801b5a0:	f7fe fdf2 	bl	801a188 <__assert_func>
 801b5a4:	f100 0614 	add.w	r6, r0, #20
 801b5a8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 801b5ac:	4633      	mov	r3, r6
 801b5ae:	2200      	movs	r2, #0
 801b5b0:	4543      	cmp	r3, r8
 801b5b2:	d31e      	bcc.n	801b5f2 <__multiply+0x92>
 801b5b4:	f105 0c14 	add.w	ip, r5, #20
 801b5b8:	f104 0314 	add.w	r3, r4, #20
 801b5bc:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 801b5c0:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 801b5c4:	9202      	str	r2, [sp, #8]
 801b5c6:	ebac 0205 	sub.w	r2, ip, r5
 801b5ca:	3a15      	subs	r2, #21
 801b5cc:	f022 0203 	bic.w	r2, r2, #3
 801b5d0:	3204      	adds	r2, #4
 801b5d2:	f105 0115 	add.w	r1, r5, #21
 801b5d6:	458c      	cmp	ip, r1
 801b5d8:	bf38      	it	cc
 801b5da:	2204      	movcc	r2, #4
 801b5dc:	9201      	str	r2, [sp, #4]
 801b5de:	9a02      	ldr	r2, [sp, #8]
 801b5e0:	9303      	str	r3, [sp, #12]
 801b5e2:	429a      	cmp	r2, r3
 801b5e4:	d808      	bhi.n	801b5f8 <__multiply+0x98>
 801b5e6:	2f00      	cmp	r7, #0
 801b5e8:	dc55      	bgt.n	801b696 <__multiply+0x136>
 801b5ea:	6107      	str	r7, [r0, #16]
 801b5ec:	b005      	add	sp, #20
 801b5ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b5f2:	f843 2b04 	str.w	r2, [r3], #4
 801b5f6:	e7db      	b.n	801b5b0 <__multiply+0x50>
 801b5f8:	f8b3 a000 	ldrh.w	sl, [r3]
 801b5fc:	f1ba 0f00 	cmp.w	sl, #0
 801b600:	d020      	beq.n	801b644 <__multiply+0xe4>
 801b602:	f105 0e14 	add.w	lr, r5, #20
 801b606:	46b1      	mov	r9, r6
 801b608:	2200      	movs	r2, #0
 801b60a:	f85e 4b04 	ldr.w	r4, [lr], #4
 801b60e:	f8d9 b000 	ldr.w	fp, [r9]
 801b612:	b2a1      	uxth	r1, r4
 801b614:	fa1f fb8b 	uxth.w	fp, fp
 801b618:	fb0a b101 	mla	r1, sl, r1, fp
 801b61c:	4411      	add	r1, r2
 801b61e:	f8d9 2000 	ldr.w	r2, [r9]
 801b622:	0c24      	lsrs	r4, r4, #16
 801b624:	0c12      	lsrs	r2, r2, #16
 801b626:	fb0a 2404 	mla	r4, sl, r4, r2
 801b62a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 801b62e:	b289      	uxth	r1, r1
 801b630:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 801b634:	45f4      	cmp	ip, lr
 801b636:	f849 1b04 	str.w	r1, [r9], #4
 801b63a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801b63e:	d8e4      	bhi.n	801b60a <__multiply+0xaa>
 801b640:	9901      	ldr	r1, [sp, #4]
 801b642:	5072      	str	r2, [r6, r1]
 801b644:	9a03      	ldr	r2, [sp, #12]
 801b646:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801b64a:	3304      	adds	r3, #4
 801b64c:	f1b9 0f00 	cmp.w	r9, #0
 801b650:	d01f      	beq.n	801b692 <__multiply+0x132>
 801b652:	6834      	ldr	r4, [r6, #0]
 801b654:	f105 0114 	add.w	r1, r5, #20
 801b658:	46b6      	mov	lr, r6
 801b65a:	f04f 0a00 	mov.w	sl, #0
 801b65e:	880a      	ldrh	r2, [r1, #0]
 801b660:	f8be b002 	ldrh.w	fp, [lr, #2]
 801b664:	fb09 b202 	mla	r2, r9, r2, fp
 801b668:	4492      	add	sl, r2
 801b66a:	b2a4      	uxth	r4, r4
 801b66c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 801b670:	f84e 4b04 	str.w	r4, [lr], #4
 801b674:	f851 4b04 	ldr.w	r4, [r1], #4
 801b678:	f8be 2000 	ldrh.w	r2, [lr]
 801b67c:	0c24      	lsrs	r4, r4, #16
 801b67e:	fb09 2404 	mla	r4, r9, r4, r2
 801b682:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 801b686:	458c      	cmp	ip, r1
 801b688:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801b68c:	d8e7      	bhi.n	801b65e <__multiply+0xfe>
 801b68e:	9a01      	ldr	r2, [sp, #4]
 801b690:	50b4      	str	r4, [r6, r2]
 801b692:	3604      	adds	r6, #4
 801b694:	e7a3      	b.n	801b5de <__multiply+0x7e>
 801b696:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801b69a:	2b00      	cmp	r3, #0
 801b69c:	d1a5      	bne.n	801b5ea <__multiply+0x8a>
 801b69e:	3f01      	subs	r7, #1
 801b6a0:	e7a1      	b.n	801b5e6 <__multiply+0x86>
 801b6a2:	bf00      	nop
 801b6a4:	0801f57a 	.word	0x0801f57a
 801b6a8:	0801f5ec 	.word	0x0801f5ec

0801b6ac <__pow5mult>:
 801b6ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b6b0:	4615      	mov	r5, r2
 801b6b2:	f012 0203 	ands.w	r2, r2, #3
 801b6b6:	4606      	mov	r6, r0
 801b6b8:	460f      	mov	r7, r1
 801b6ba:	d007      	beq.n	801b6cc <__pow5mult+0x20>
 801b6bc:	4c25      	ldr	r4, [pc, #148]	; (801b754 <__pow5mult+0xa8>)
 801b6be:	3a01      	subs	r2, #1
 801b6c0:	2300      	movs	r3, #0
 801b6c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801b6c6:	f7ff fe9b 	bl	801b400 <__multadd>
 801b6ca:	4607      	mov	r7, r0
 801b6cc:	10ad      	asrs	r5, r5, #2
 801b6ce:	d03d      	beq.n	801b74c <__pow5mult+0xa0>
 801b6d0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801b6d2:	b97c      	cbnz	r4, 801b6f4 <__pow5mult+0x48>
 801b6d4:	2010      	movs	r0, #16
 801b6d6:	f7fd fed1 	bl	801947c <malloc>
 801b6da:	4602      	mov	r2, r0
 801b6dc:	6270      	str	r0, [r6, #36]	; 0x24
 801b6de:	b928      	cbnz	r0, 801b6ec <__pow5mult+0x40>
 801b6e0:	4b1d      	ldr	r3, [pc, #116]	; (801b758 <__pow5mult+0xac>)
 801b6e2:	481e      	ldr	r0, [pc, #120]	; (801b75c <__pow5mult+0xb0>)
 801b6e4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801b6e8:	f7fe fd4e 	bl	801a188 <__assert_func>
 801b6ec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801b6f0:	6004      	str	r4, [r0, #0]
 801b6f2:	60c4      	str	r4, [r0, #12]
 801b6f4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801b6f8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801b6fc:	b94c      	cbnz	r4, 801b712 <__pow5mult+0x66>
 801b6fe:	f240 2171 	movw	r1, #625	; 0x271
 801b702:	4630      	mov	r0, r6
 801b704:	f7ff ff16 	bl	801b534 <__i2b>
 801b708:	2300      	movs	r3, #0
 801b70a:	f8c8 0008 	str.w	r0, [r8, #8]
 801b70e:	4604      	mov	r4, r0
 801b710:	6003      	str	r3, [r0, #0]
 801b712:	f04f 0900 	mov.w	r9, #0
 801b716:	07eb      	lsls	r3, r5, #31
 801b718:	d50a      	bpl.n	801b730 <__pow5mult+0x84>
 801b71a:	4639      	mov	r1, r7
 801b71c:	4622      	mov	r2, r4
 801b71e:	4630      	mov	r0, r6
 801b720:	f7ff ff1e 	bl	801b560 <__multiply>
 801b724:	4639      	mov	r1, r7
 801b726:	4680      	mov	r8, r0
 801b728:	4630      	mov	r0, r6
 801b72a:	f7ff fe47 	bl	801b3bc <_Bfree>
 801b72e:	4647      	mov	r7, r8
 801b730:	106d      	asrs	r5, r5, #1
 801b732:	d00b      	beq.n	801b74c <__pow5mult+0xa0>
 801b734:	6820      	ldr	r0, [r4, #0]
 801b736:	b938      	cbnz	r0, 801b748 <__pow5mult+0x9c>
 801b738:	4622      	mov	r2, r4
 801b73a:	4621      	mov	r1, r4
 801b73c:	4630      	mov	r0, r6
 801b73e:	f7ff ff0f 	bl	801b560 <__multiply>
 801b742:	6020      	str	r0, [r4, #0]
 801b744:	f8c0 9000 	str.w	r9, [r0]
 801b748:	4604      	mov	r4, r0
 801b74a:	e7e4      	b.n	801b716 <__pow5mult+0x6a>
 801b74c:	4638      	mov	r0, r7
 801b74e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b752:	bf00      	nop
 801b754:	0801f740 	.word	0x0801f740
 801b758:	0801f45c 	.word	0x0801f45c
 801b75c:	0801f5ec 	.word	0x0801f5ec

0801b760 <__lshift>:
 801b760:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b764:	460c      	mov	r4, r1
 801b766:	6849      	ldr	r1, [r1, #4]
 801b768:	6923      	ldr	r3, [r4, #16]
 801b76a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801b76e:	68a3      	ldr	r3, [r4, #8]
 801b770:	4607      	mov	r7, r0
 801b772:	4691      	mov	r9, r2
 801b774:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801b778:	f108 0601 	add.w	r6, r8, #1
 801b77c:	42b3      	cmp	r3, r6
 801b77e:	db0b      	blt.n	801b798 <__lshift+0x38>
 801b780:	4638      	mov	r0, r7
 801b782:	f7ff fddb 	bl	801b33c <_Balloc>
 801b786:	4605      	mov	r5, r0
 801b788:	b948      	cbnz	r0, 801b79e <__lshift+0x3e>
 801b78a:	4602      	mov	r2, r0
 801b78c:	4b28      	ldr	r3, [pc, #160]	; (801b830 <__lshift+0xd0>)
 801b78e:	4829      	ldr	r0, [pc, #164]	; (801b834 <__lshift+0xd4>)
 801b790:	f240 11d9 	movw	r1, #473	; 0x1d9
 801b794:	f7fe fcf8 	bl	801a188 <__assert_func>
 801b798:	3101      	adds	r1, #1
 801b79a:	005b      	lsls	r3, r3, #1
 801b79c:	e7ee      	b.n	801b77c <__lshift+0x1c>
 801b79e:	2300      	movs	r3, #0
 801b7a0:	f100 0114 	add.w	r1, r0, #20
 801b7a4:	f100 0210 	add.w	r2, r0, #16
 801b7a8:	4618      	mov	r0, r3
 801b7aa:	4553      	cmp	r3, sl
 801b7ac:	db33      	blt.n	801b816 <__lshift+0xb6>
 801b7ae:	6920      	ldr	r0, [r4, #16]
 801b7b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801b7b4:	f104 0314 	add.w	r3, r4, #20
 801b7b8:	f019 091f 	ands.w	r9, r9, #31
 801b7bc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801b7c0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801b7c4:	d02b      	beq.n	801b81e <__lshift+0xbe>
 801b7c6:	f1c9 0e20 	rsb	lr, r9, #32
 801b7ca:	468a      	mov	sl, r1
 801b7cc:	2200      	movs	r2, #0
 801b7ce:	6818      	ldr	r0, [r3, #0]
 801b7d0:	fa00 f009 	lsl.w	r0, r0, r9
 801b7d4:	4302      	orrs	r2, r0
 801b7d6:	f84a 2b04 	str.w	r2, [sl], #4
 801b7da:	f853 2b04 	ldr.w	r2, [r3], #4
 801b7de:	459c      	cmp	ip, r3
 801b7e0:	fa22 f20e 	lsr.w	r2, r2, lr
 801b7e4:	d8f3      	bhi.n	801b7ce <__lshift+0x6e>
 801b7e6:	ebac 0304 	sub.w	r3, ip, r4
 801b7ea:	3b15      	subs	r3, #21
 801b7ec:	f023 0303 	bic.w	r3, r3, #3
 801b7f0:	3304      	adds	r3, #4
 801b7f2:	f104 0015 	add.w	r0, r4, #21
 801b7f6:	4584      	cmp	ip, r0
 801b7f8:	bf38      	it	cc
 801b7fa:	2304      	movcc	r3, #4
 801b7fc:	50ca      	str	r2, [r1, r3]
 801b7fe:	b10a      	cbz	r2, 801b804 <__lshift+0xa4>
 801b800:	f108 0602 	add.w	r6, r8, #2
 801b804:	3e01      	subs	r6, #1
 801b806:	4638      	mov	r0, r7
 801b808:	612e      	str	r6, [r5, #16]
 801b80a:	4621      	mov	r1, r4
 801b80c:	f7ff fdd6 	bl	801b3bc <_Bfree>
 801b810:	4628      	mov	r0, r5
 801b812:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b816:	f842 0f04 	str.w	r0, [r2, #4]!
 801b81a:	3301      	adds	r3, #1
 801b81c:	e7c5      	b.n	801b7aa <__lshift+0x4a>
 801b81e:	3904      	subs	r1, #4
 801b820:	f853 2b04 	ldr.w	r2, [r3], #4
 801b824:	f841 2f04 	str.w	r2, [r1, #4]!
 801b828:	459c      	cmp	ip, r3
 801b82a:	d8f9      	bhi.n	801b820 <__lshift+0xc0>
 801b82c:	e7ea      	b.n	801b804 <__lshift+0xa4>
 801b82e:	bf00      	nop
 801b830:	0801f57a 	.word	0x0801f57a
 801b834:	0801f5ec 	.word	0x0801f5ec

0801b838 <__mcmp>:
 801b838:	b530      	push	{r4, r5, lr}
 801b83a:	6902      	ldr	r2, [r0, #16]
 801b83c:	690c      	ldr	r4, [r1, #16]
 801b83e:	1b12      	subs	r2, r2, r4
 801b840:	d10e      	bne.n	801b860 <__mcmp+0x28>
 801b842:	f100 0314 	add.w	r3, r0, #20
 801b846:	3114      	adds	r1, #20
 801b848:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801b84c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801b850:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801b854:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801b858:	42a5      	cmp	r5, r4
 801b85a:	d003      	beq.n	801b864 <__mcmp+0x2c>
 801b85c:	d305      	bcc.n	801b86a <__mcmp+0x32>
 801b85e:	2201      	movs	r2, #1
 801b860:	4610      	mov	r0, r2
 801b862:	bd30      	pop	{r4, r5, pc}
 801b864:	4283      	cmp	r3, r0
 801b866:	d3f3      	bcc.n	801b850 <__mcmp+0x18>
 801b868:	e7fa      	b.n	801b860 <__mcmp+0x28>
 801b86a:	f04f 32ff 	mov.w	r2, #4294967295
 801b86e:	e7f7      	b.n	801b860 <__mcmp+0x28>

0801b870 <__mdiff>:
 801b870:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b874:	460c      	mov	r4, r1
 801b876:	4606      	mov	r6, r0
 801b878:	4611      	mov	r1, r2
 801b87a:	4620      	mov	r0, r4
 801b87c:	4617      	mov	r7, r2
 801b87e:	f7ff ffdb 	bl	801b838 <__mcmp>
 801b882:	1e05      	subs	r5, r0, #0
 801b884:	d110      	bne.n	801b8a8 <__mdiff+0x38>
 801b886:	4629      	mov	r1, r5
 801b888:	4630      	mov	r0, r6
 801b88a:	f7ff fd57 	bl	801b33c <_Balloc>
 801b88e:	b930      	cbnz	r0, 801b89e <__mdiff+0x2e>
 801b890:	4b39      	ldr	r3, [pc, #228]	; (801b978 <__mdiff+0x108>)
 801b892:	4602      	mov	r2, r0
 801b894:	f240 2132 	movw	r1, #562	; 0x232
 801b898:	4838      	ldr	r0, [pc, #224]	; (801b97c <__mdiff+0x10c>)
 801b89a:	f7fe fc75 	bl	801a188 <__assert_func>
 801b89e:	2301      	movs	r3, #1
 801b8a0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801b8a4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b8a8:	bfa4      	itt	ge
 801b8aa:	463b      	movge	r3, r7
 801b8ac:	4627      	movge	r7, r4
 801b8ae:	4630      	mov	r0, r6
 801b8b0:	6879      	ldr	r1, [r7, #4]
 801b8b2:	bfa6      	itte	ge
 801b8b4:	461c      	movge	r4, r3
 801b8b6:	2500      	movge	r5, #0
 801b8b8:	2501      	movlt	r5, #1
 801b8ba:	f7ff fd3f 	bl	801b33c <_Balloc>
 801b8be:	b920      	cbnz	r0, 801b8ca <__mdiff+0x5a>
 801b8c0:	4b2d      	ldr	r3, [pc, #180]	; (801b978 <__mdiff+0x108>)
 801b8c2:	4602      	mov	r2, r0
 801b8c4:	f44f 7110 	mov.w	r1, #576	; 0x240
 801b8c8:	e7e6      	b.n	801b898 <__mdiff+0x28>
 801b8ca:	693e      	ldr	r6, [r7, #16]
 801b8cc:	60c5      	str	r5, [r0, #12]
 801b8ce:	6925      	ldr	r5, [r4, #16]
 801b8d0:	f107 0114 	add.w	r1, r7, #20
 801b8d4:	f104 0914 	add.w	r9, r4, #20
 801b8d8:	f100 0e14 	add.w	lr, r0, #20
 801b8dc:	f107 0210 	add.w	r2, r7, #16
 801b8e0:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 801b8e4:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 801b8e8:	46f2      	mov	sl, lr
 801b8ea:	2700      	movs	r7, #0
 801b8ec:	f859 3b04 	ldr.w	r3, [r9], #4
 801b8f0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801b8f4:	fa1f f883 	uxth.w	r8, r3
 801b8f8:	fa17 f78b 	uxtah	r7, r7, fp
 801b8fc:	0c1b      	lsrs	r3, r3, #16
 801b8fe:	eba7 0808 	sub.w	r8, r7, r8
 801b902:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801b906:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801b90a:	fa1f f888 	uxth.w	r8, r8
 801b90e:	141f      	asrs	r7, r3, #16
 801b910:	454d      	cmp	r5, r9
 801b912:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801b916:	f84a 3b04 	str.w	r3, [sl], #4
 801b91a:	d8e7      	bhi.n	801b8ec <__mdiff+0x7c>
 801b91c:	1b2b      	subs	r3, r5, r4
 801b91e:	3b15      	subs	r3, #21
 801b920:	f023 0303 	bic.w	r3, r3, #3
 801b924:	3304      	adds	r3, #4
 801b926:	3415      	adds	r4, #21
 801b928:	42a5      	cmp	r5, r4
 801b92a:	bf38      	it	cc
 801b92c:	2304      	movcc	r3, #4
 801b92e:	4419      	add	r1, r3
 801b930:	4473      	add	r3, lr
 801b932:	469e      	mov	lr, r3
 801b934:	460d      	mov	r5, r1
 801b936:	4565      	cmp	r5, ip
 801b938:	d30e      	bcc.n	801b958 <__mdiff+0xe8>
 801b93a:	f10c 0203 	add.w	r2, ip, #3
 801b93e:	1a52      	subs	r2, r2, r1
 801b940:	f022 0203 	bic.w	r2, r2, #3
 801b944:	3903      	subs	r1, #3
 801b946:	458c      	cmp	ip, r1
 801b948:	bf38      	it	cc
 801b94a:	2200      	movcc	r2, #0
 801b94c:	441a      	add	r2, r3
 801b94e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801b952:	b17b      	cbz	r3, 801b974 <__mdiff+0x104>
 801b954:	6106      	str	r6, [r0, #16]
 801b956:	e7a5      	b.n	801b8a4 <__mdiff+0x34>
 801b958:	f855 8b04 	ldr.w	r8, [r5], #4
 801b95c:	fa17 f488 	uxtah	r4, r7, r8
 801b960:	1422      	asrs	r2, r4, #16
 801b962:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 801b966:	b2a4      	uxth	r4, r4
 801b968:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 801b96c:	f84e 4b04 	str.w	r4, [lr], #4
 801b970:	1417      	asrs	r7, r2, #16
 801b972:	e7e0      	b.n	801b936 <__mdiff+0xc6>
 801b974:	3e01      	subs	r6, #1
 801b976:	e7ea      	b.n	801b94e <__mdiff+0xde>
 801b978:	0801f57a 	.word	0x0801f57a
 801b97c:	0801f5ec 	.word	0x0801f5ec

0801b980 <__d2b>:
 801b980:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801b984:	4689      	mov	r9, r1
 801b986:	2101      	movs	r1, #1
 801b988:	ec57 6b10 	vmov	r6, r7, d0
 801b98c:	4690      	mov	r8, r2
 801b98e:	f7ff fcd5 	bl	801b33c <_Balloc>
 801b992:	4604      	mov	r4, r0
 801b994:	b930      	cbnz	r0, 801b9a4 <__d2b+0x24>
 801b996:	4602      	mov	r2, r0
 801b998:	4b25      	ldr	r3, [pc, #148]	; (801ba30 <__d2b+0xb0>)
 801b99a:	4826      	ldr	r0, [pc, #152]	; (801ba34 <__d2b+0xb4>)
 801b99c:	f240 310a 	movw	r1, #778	; 0x30a
 801b9a0:	f7fe fbf2 	bl	801a188 <__assert_func>
 801b9a4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801b9a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801b9ac:	bb35      	cbnz	r5, 801b9fc <__d2b+0x7c>
 801b9ae:	2e00      	cmp	r6, #0
 801b9b0:	9301      	str	r3, [sp, #4]
 801b9b2:	d028      	beq.n	801ba06 <__d2b+0x86>
 801b9b4:	4668      	mov	r0, sp
 801b9b6:	9600      	str	r6, [sp, #0]
 801b9b8:	f7ff fd8c 	bl	801b4d4 <__lo0bits>
 801b9bc:	9900      	ldr	r1, [sp, #0]
 801b9be:	b300      	cbz	r0, 801ba02 <__d2b+0x82>
 801b9c0:	9a01      	ldr	r2, [sp, #4]
 801b9c2:	f1c0 0320 	rsb	r3, r0, #32
 801b9c6:	fa02 f303 	lsl.w	r3, r2, r3
 801b9ca:	430b      	orrs	r3, r1
 801b9cc:	40c2      	lsrs	r2, r0
 801b9ce:	6163      	str	r3, [r4, #20]
 801b9d0:	9201      	str	r2, [sp, #4]
 801b9d2:	9b01      	ldr	r3, [sp, #4]
 801b9d4:	61a3      	str	r3, [r4, #24]
 801b9d6:	2b00      	cmp	r3, #0
 801b9d8:	bf14      	ite	ne
 801b9da:	2202      	movne	r2, #2
 801b9dc:	2201      	moveq	r2, #1
 801b9de:	6122      	str	r2, [r4, #16]
 801b9e0:	b1d5      	cbz	r5, 801ba18 <__d2b+0x98>
 801b9e2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801b9e6:	4405      	add	r5, r0
 801b9e8:	f8c9 5000 	str.w	r5, [r9]
 801b9ec:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801b9f0:	f8c8 0000 	str.w	r0, [r8]
 801b9f4:	4620      	mov	r0, r4
 801b9f6:	b003      	add	sp, #12
 801b9f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b9fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801ba00:	e7d5      	b.n	801b9ae <__d2b+0x2e>
 801ba02:	6161      	str	r1, [r4, #20]
 801ba04:	e7e5      	b.n	801b9d2 <__d2b+0x52>
 801ba06:	a801      	add	r0, sp, #4
 801ba08:	f7ff fd64 	bl	801b4d4 <__lo0bits>
 801ba0c:	9b01      	ldr	r3, [sp, #4]
 801ba0e:	6163      	str	r3, [r4, #20]
 801ba10:	2201      	movs	r2, #1
 801ba12:	6122      	str	r2, [r4, #16]
 801ba14:	3020      	adds	r0, #32
 801ba16:	e7e3      	b.n	801b9e0 <__d2b+0x60>
 801ba18:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801ba1c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801ba20:	f8c9 0000 	str.w	r0, [r9]
 801ba24:	6918      	ldr	r0, [r3, #16]
 801ba26:	f7ff fd35 	bl	801b494 <__hi0bits>
 801ba2a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801ba2e:	e7df      	b.n	801b9f0 <__d2b+0x70>
 801ba30:	0801f57a 	.word	0x0801f57a
 801ba34:	0801f5ec 	.word	0x0801f5ec

0801ba38 <_calloc_r>:
 801ba38:	b513      	push	{r0, r1, r4, lr}
 801ba3a:	434a      	muls	r2, r1
 801ba3c:	4611      	mov	r1, r2
 801ba3e:	9201      	str	r2, [sp, #4]
 801ba40:	f7fd fda0 	bl	8019584 <_malloc_r>
 801ba44:	4604      	mov	r4, r0
 801ba46:	b118      	cbz	r0, 801ba50 <_calloc_r+0x18>
 801ba48:	9a01      	ldr	r2, [sp, #4]
 801ba4a:	2100      	movs	r1, #0
 801ba4c:	f7fd fd42 	bl	80194d4 <memset>
 801ba50:	4620      	mov	r0, r4
 801ba52:	b002      	add	sp, #8
 801ba54:	bd10      	pop	{r4, pc}

0801ba56 <__sfputc_r>:
 801ba56:	6893      	ldr	r3, [r2, #8]
 801ba58:	3b01      	subs	r3, #1
 801ba5a:	2b00      	cmp	r3, #0
 801ba5c:	b410      	push	{r4}
 801ba5e:	6093      	str	r3, [r2, #8]
 801ba60:	da08      	bge.n	801ba74 <__sfputc_r+0x1e>
 801ba62:	6994      	ldr	r4, [r2, #24]
 801ba64:	42a3      	cmp	r3, r4
 801ba66:	db01      	blt.n	801ba6c <__sfputc_r+0x16>
 801ba68:	290a      	cmp	r1, #10
 801ba6a:	d103      	bne.n	801ba74 <__sfputc_r+0x1e>
 801ba6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 801ba70:	f7fe baca 	b.w	801a008 <__swbuf_r>
 801ba74:	6813      	ldr	r3, [r2, #0]
 801ba76:	1c58      	adds	r0, r3, #1
 801ba78:	6010      	str	r0, [r2, #0]
 801ba7a:	7019      	strb	r1, [r3, #0]
 801ba7c:	4608      	mov	r0, r1
 801ba7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 801ba82:	4770      	bx	lr

0801ba84 <__sfputs_r>:
 801ba84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ba86:	4606      	mov	r6, r0
 801ba88:	460f      	mov	r7, r1
 801ba8a:	4614      	mov	r4, r2
 801ba8c:	18d5      	adds	r5, r2, r3
 801ba8e:	42ac      	cmp	r4, r5
 801ba90:	d101      	bne.n	801ba96 <__sfputs_r+0x12>
 801ba92:	2000      	movs	r0, #0
 801ba94:	e007      	b.n	801baa6 <__sfputs_r+0x22>
 801ba96:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ba9a:	463a      	mov	r2, r7
 801ba9c:	4630      	mov	r0, r6
 801ba9e:	f7ff ffda 	bl	801ba56 <__sfputc_r>
 801baa2:	1c43      	adds	r3, r0, #1
 801baa4:	d1f3      	bne.n	801ba8e <__sfputs_r+0xa>
 801baa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801baa8 <_vfiprintf_r>:
 801baa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801baac:	460d      	mov	r5, r1
 801baae:	b09d      	sub	sp, #116	; 0x74
 801bab0:	4614      	mov	r4, r2
 801bab2:	4698      	mov	r8, r3
 801bab4:	4606      	mov	r6, r0
 801bab6:	b118      	cbz	r0, 801bac0 <_vfiprintf_r+0x18>
 801bab8:	6983      	ldr	r3, [r0, #24]
 801baba:	b90b      	cbnz	r3, 801bac0 <_vfiprintf_r+0x18>
 801babc:	f7ff fb16 	bl	801b0ec <__sinit>
 801bac0:	4b89      	ldr	r3, [pc, #548]	; (801bce8 <_vfiprintf_r+0x240>)
 801bac2:	429d      	cmp	r5, r3
 801bac4:	d11b      	bne.n	801bafe <_vfiprintf_r+0x56>
 801bac6:	6875      	ldr	r5, [r6, #4]
 801bac8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801baca:	07d9      	lsls	r1, r3, #31
 801bacc:	d405      	bmi.n	801bada <_vfiprintf_r+0x32>
 801bace:	89ab      	ldrh	r3, [r5, #12]
 801bad0:	059a      	lsls	r2, r3, #22
 801bad2:	d402      	bmi.n	801bada <_vfiprintf_r+0x32>
 801bad4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801bad6:	f7ff fbbe 	bl	801b256 <__retarget_lock_acquire_recursive>
 801bada:	89ab      	ldrh	r3, [r5, #12]
 801badc:	071b      	lsls	r3, r3, #28
 801bade:	d501      	bpl.n	801bae4 <_vfiprintf_r+0x3c>
 801bae0:	692b      	ldr	r3, [r5, #16]
 801bae2:	b9eb      	cbnz	r3, 801bb20 <_vfiprintf_r+0x78>
 801bae4:	4629      	mov	r1, r5
 801bae6:	4630      	mov	r0, r6
 801bae8:	f7fe fae0 	bl	801a0ac <__swsetup_r>
 801baec:	b1c0      	cbz	r0, 801bb20 <_vfiprintf_r+0x78>
 801baee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801baf0:	07dc      	lsls	r4, r3, #31
 801baf2:	d50e      	bpl.n	801bb12 <_vfiprintf_r+0x6a>
 801baf4:	f04f 30ff 	mov.w	r0, #4294967295
 801baf8:	b01d      	add	sp, #116	; 0x74
 801bafa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bafe:	4b7b      	ldr	r3, [pc, #492]	; (801bcec <_vfiprintf_r+0x244>)
 801bb00:	429d      	cmp	r5, r3
 801bb02:	d101      	bne.n	801bb08 <_vfiprintf_r+0x60>
 801bb04:	68b5      	ldr	r5, [r6, #8]
 801bb06:	e7df      	b.n	801bac8 <_vfiprintf_r+0x20>
 801bb08:	4b79      	ldr	r3, [pc, #484]	; (801bcf0 <_vfiprintf_r+0x248>)
 801bb0a:	429d      	cmp	r5, r3
 801bb0c:	bf08      	it	eq
 801bb0e:	68f5      	ldreq	r5, [r6, #12]
 801bb10:	e7da      	b.n	801bac8 <_vfiprintf_r+0x20>
 801bb12:	89ab      	ldrh	r3, [r5, #12]
 801bb14:	0598      	lsls	r0, r3, #22
 801bb16:	d4ed      	bmi.n	801baf4 <_vfiprintf_r+0x4c>
 801bb18:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801bb1a:	f7ff fb9d 	bl	801b258 <__retarget_lock_release_recursive>
 801bb1e:	e7e9      	b.n	801baf4 <_vfiprintf_r+0x4c>
 801bb20:	2300      	movs	r3, #0
 801bb22:	9309      	str	r3, [sp, #36]	; 0x24
 801bb24:	2320      	movs	r3, #32
 801bb26:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801bb2a:	f8cd 800c 	str.w	r8, [sp, #12]
 801bb2e:	2330      	movs	r3, #48	; 0x30
 801bb30:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801bcf4 <_vfiprintf_r+0x24c>
 801bb34:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801bb38:	f04f 0901 	mov.w	r9, #1
 801bb3c:	4623      	mov	r3, r4
 801bb3e:	469a      	mov	sl, r3
 801bb40:	f813 2b01 	ldrb.w	r2, [r3], #1
 801bb44:	b10a      	cbz	r2, 801bb4a <_vfiprintf_r+0xa2>
 801bb46:	2a25      	cmp	r2, #37	; 0x25
 801bb48:	d1f9      	bne.n	801bb3e <_vfiprintf_r+0x96>
 801bb4a:	ebba 0b04 	subs.w	fp, sl, r4
 801bb4e:	d00b      	beq.n	801bb68 <_vfiprintf_r+0xc0>
 801bb50:	465b      	mov	r3, fp
 801bb52:	4622      	mov	r2, r4
 801bb54:	4629      	mov	r1, r5
 801bb56:	4630      	mov	r0, r6
 801bb58:	f7ff ff94 	bl	801ba84 <__sfputs_r>
 801bb5c:	3001      	adds	r0, #1
 801bb5e:	f000 80aa 	beq.w	801bcb6 <_vfiprintf_r+0x20e>
 801bb62:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801bb64:	445a      	add	r2, fp
 801bb66:	9209      	str	r2, [sp, #36]	; 0x24
 801bb68:	f89a 3000 	ldrb.w	r3, [sl]
 801bb6c:	2b00      	cmp	r3, #0
 801bb6e:	f000 80a2 	beq.w	801bcb6 <_vfiprintf_r+0x20e>
 801bb72:	2300      	movs	r3, #0
 801bb74:	f04f 32ff 	mov.w	r2, #4294967295
 801bb78:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801bb7c:	f10a 0a01 	add.w	sl, sl, #1
 801bb80:	9304      	str	r3, [sp, #16]
 801bb82:	9307      	str	r3, [sp, #28]
 801bb84:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801bb88:	931a      	str	r3, [sp, #104]	; 0x68
 801bb8a:	4654      	mov	r4, sl
 801bb8c:	2205      	movs	r2, #5
 801bb8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801bb92:	4858      	ldr	r0, [pc, #352]	; (801bcf4 <_vfiprintf_r+0x24c>)
 801bb94:	f7e4 fb24 	bl	80001e0 <memchr>
 801bb98:	9a04      	ldr	r2, [sp, #16]
 801bb9a:	b9d8      	cbnz	r0, 801bbd4 <_vfiprintf_r+0x12c>
 801bb9c:	06d1      	lsls	r1, r2, #27
 801bb9e:	bf44      	itt	mi
 801bba0:	2320      	movmi	r3, #32
 801bba2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801bba6:	0713      	lsls	r3, r2, #28
 801bba8:	bf44      	itt	mi
 801bbaa:	232b      	movmi	r3, #43	; 0x2b
 801bbac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801bbb0:	f89a 3000 	ldrb.w	r3, [sl]
 801bbb4:	2b2a      	cmp	r3, #42	; 0x2a
 801bbb6:	d015      	beq.n	801bbe4 <_vfiprintf_r+0x13c>
 801bbb8:	9a07      	ldr	r2, [sp, #28]
 801bbba:	4654      	mov	r4, sl
 801bbbc:	2000      	movs	r0, #0
 801bbbe:	f04f 0c0a 	mov.w	ip, #10
 801bbc2:	4621      	mov	r1, r4
 801bbc4:	f811 3b01 	ldrb.w	r3, [r1], #1
 801bbc8:	3b30      	subs	r3, #48	; 0x30
 801bbca:	2b09      	cmp	r3, #9
 801bbcc:	d94e      	bls.n	801bc6c <_vfiprintf_r+0x1c4>
 801bbce:	b1b0      	cbz	r0, 801bbfe <_vfiprintf_r+0x156>
 801bbd0:	9207      	str	r2, [sp, #28]
 801bbd2:	e014      	b.n	801bbfe <_vfiprintf_r+0x156>
 801bbd4:	eba0 0308 	sub.w	r3, r0, r8
 801bbd8:	fa09 f303 	lsl.w	r3, r9, r3
 801bbdc:	4313      	orrs	r3, r2
 801bbde:	9304      	str	r3, [sp, #16]
 801bbe0:	46a2      	mov	sl, r4
 801bbe2:	e7d2      	b.n	801bb8a <_vfiprintf_r+0xe2>
 801bbe4:	9b03      	ldr	r3, [sp, #12]
 801bbe6:	1d19      	adds	r1, r3, #4
 801bbe8:	681b      	ldr	r3, [r3, #0]
 801bbea:	9103      	str	r1, [sp, #12]
 801bbec:	2b00      	cmp	r3, #0
 801bbee:	bfbb      	ittet	lt
 801bbf0:	425b      	neglt	r3, r3
 801bbf2:	f042 0202 	orrlt.w	r2, r2, #2
 801bbf6:	9307      	strge	r3, [sp, #28]
 801bbf8:	9307      	strlt	r3, [sp, #28]
 801bbfa:	bfb8      	it	lt
 801bbfc:	9204      	strlt	r2, [sp, #16]
 801bbfe:	7823      	ldrb	r3, [r4, #0]
 801bc00:	2b2e      	cmp	r3, #46	; 0x2e
 801bc02:	d10c      	bne.n	801bc1e <_vfiprintf_r+0x176>
 801bc04:	7863      	ldrb	r3, [r4, #1]
 801bc06:	2b2a      	cmp	r3, #42	; 0x2a
 801bc08:	d135      	bne.n	801bc76 <_vfiprintf_r+0x1ce>
 801bc0a:	9b03      	ldr	r3, [sp, #12]
 801bc0c:	1d1a      	adds	r2, r3, #4
 801bc0e:	681b      	ldr	r3, [r3, #0]
 801bc10:	9203      	str	r2, [sp, #12]
 801bc12:	2b00      	cmp	r3, #0
 801bc14:	bfb8      	it	lt
 801bc16:	f04f 33ff 	movlt.w	r3, #4294967295
 801bc1a:	3402      	adds	r4, #2
 801bc1c:	9305      	str	r3, [sp, #20]
 801bc1e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801bd04 <_vfiprintf_r+0x25c>
 801bc22:	7821      	ldrb	r1, [r4, #0]
 801bc24:	2203      	movs	r2, #3
 801bc26:	4650      	mov	r0, sl
 801bc28:	f7e4 fada 	bl	80001e0 <memchr>
 801bc2c:	b140      	cbz	r0, 801bc40 <_vfiprintf_r+0x198>
 801bc2e:	2340      	movs	r3, #64	; 0x40
 801bc30:	eba0 000a 	sub.w	r0, r0, sl
 801bc34:	fa03 f000 	lsl.w	r0, r3, r0
 801bc38:	9b04      	ldr	r3, [sp, #16]
 801bc3a:	4303      	orrs	r3, r0
 801bc3c:	3401      	adds	r4, #1
 801bc3e:	9304      	str	r3, [sp, #16]
 801bc40:	f814 1b01 	ldrb.w	r1, [r4], #1
 801bc44:	482c      	ldr	r0, [pc, #176]	; (801bcf8 <_vfiprintf_r+0x250>)
 801bc46:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801bc4a:	2206      	movs	r2, #6
 801bc4c:	f7e4 fac8 	bl	80001e0 <memchr>
 801bc50:	2800      	cmp	r0, #0
 801bc52:	d03f      	beq.n	801bcd4 <_vfiprintf_r+0x22c>
 801bc54:	4b29      	ldr	r3, [pc, #164]	; (801bcfc <_vfiprintf_r+0x254>)
 801bc56:	bb1b      	cbnz	r3, 801bca0 <_vfiprintf_r+0x1f8>
 801bc58:	9b03      	ldr	r3, [sp, #12]
 801bc5a:	3307      	adds	r3, #7
 801bc5c:	f023 0307 	bic.w	r3, r3, #7
 801bc60:	3308      	adds	r3, #8
 801bc62:	9303      	str	r3, [sp, #12]
 801bc64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801bc66:	443b      	add	r3, r7
 801bc68:	9309      	str	r3, [sp, #36]	; 0x24
 801bc6a:	e767      	b.n	801bb3c <_vfiprintf_r+0x94>
 801bc6c:	fb0c 3202 	mla	r2, ip, r2, r3
 801bc70:	460c      	mov	r4, r1
 801bc72:	2001      	movs	r0, #1
 801bc74:	e7a5      	b.n	801bbc2 <_vfiprintf_r+0x11a>
 801bc76:	2300      	movs	r3, #0
 801bc78:	3401      	adds	r4, #1
 801bc7a:	9305      	str	r3, [sp, #20]
 801bc7c:	4619      	mov	r1, r3
 801bc7e:	f04f 0c0a 	mov.w	ip, #10
 801bc82:	4620      	mov	r0, r4
 801bc84:	f810 2b01 	ldrb.w	r2, [r0], #1
 801bc88:	3a30      	subs	r2, #48	; 0x30
 801bc8a:	2a09      	cmp	r2, #9
 801bc8c:	d903      	bls.n	801bc96 <_vfiprintf_r+0x1ee>
 801bc8e:	2b00      	cmp	r3, #0
 801bc90:	d0c5      	beq.n	801bc1e <_vfiprintf_r+0x176>
 801bc92:	9105      	str	r1, [sp, #20]
 801bc94:	e7c3      	b.n	801bc1e <_vfiprintf_r+0x176>
 801bc96:	fb0c 2101 	mla	r1, ip, r1, r2
 801bc9a:	4604      	mov	r4, r0
 801bc9c:	2301      	movs	r3, #1
 801bc9e:	e7f0      	b.n	801bc82 <_vfiprintf_r+0x1da>
 801bca0:	ab03      	add	r3, sp, #12
 801bca2:	9300      	str	r3, [sp, #0]
 801bca4:	462a      	mov	r2, r5
 801bca6:	4b16      	ldr	r3, [pc, #88]	; (801bd00 <_vfiprintf_r+0x258>)
 801bca8:	a904      	add	r1, sp, #16
 801bcaa:	4630      	mov	r0, r6
 801bcac:	f7fd fd64 	bl	8019778 <_printf_float>
 801bcb0:	4607      	mov	r7, r0
 801bcb2:	1c78      	adds	r0, r7, #1
 801bcb4:	d1d6      	bne.n	801bc64 <_vfiprintf_r+0x1bc>
 801bcb6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801bcb8:	07d9      	lsls	r1, r3, #31
 801bcba:	d405      	bmi.n	801bcc8 <_vfiprintf_r+0x220>
 801bcbc:	89ab      	ldrh	r3, [r5, #12]
 801bcbe:	059a      	lsls	r2, r3, #22
 801bcc0:	d402      	bmi.n	801bcc8 <_vfiprintf_r+0x220>
 801bcc2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801bcc4:	f7ff fac8 	bl	801b258 <__retarget_lock_release_recursive>
 801bcc8:	89ab      	ldrh	r3, [r5, #12]
 801bcca:	065b      	lsls	r3, r3, #25
 801bccc:	f53f af12 	bmi.w	801baf4 <_vfiprintf_r+0x4c>
 801bcd0:	9809      	ldr	r0, [sp, #36]	; 0x24
 801bcd2:	e711      	b.n	801baf8 <_vfiprintf_r+0x50>
 801bcd4:	ab03      	add	r3, sp, #12
 801bcd6:	9300      	str	r3, [sp, #0]
 801bcd8:	462a      	mov	r2, r5
 801bcda:	4b09      	ldr	r3, [pc, #36]	; (801bd00 <_vfiprintf_r+0x258>)
 801bcdc:	a904      	add	r1, sp, #16
 801bcde:	4630      	mov	r0, r6
 801bce0:	f7fd ffee 	bl	8019cc0 <_printf_i>
 801bce4:	e7e4      	b.n	801bcb0 <_vfiprintf_r+0x208>
 801bce6:	bf00      	nop
 801bce8:	0801f5ac 	.word	0x0801f5ac
 801bcec:	0801f5cc 	.word	0x0801f5cc
 801bcf0:	0801f58c 	.word	0x0801f58c
 801bcf4:	0801f74c 	.word	0x0801f74c
 801bcf8:	0801f756 	.word	0x0801f756
 801bcfc:	08019779 	.word	0x08019779
 801bd00:	0801ba85 	.word	0x0801ba85
 801bd04:	0801f752 	.word	0x0801f752

0801bd08 <_putc_r>:
 801bd08:	b570      	push	{r4, r5, r6, lr}
 801bd0a:	460d      	mov	r5, r1
 801bd0c:	4614      	mov	r4, r2
 801bd0e:	4606      	mov	r6, r0
 801bd10:	b118      	cbz	r0, 801bd1a <_putc_r+0x12>
 801bd12:	6983      	ldr	r3, [r0, #24]
 801bd14:	b90b      	cbnz	r3, 801bd1a <_putc_r+0x12>
 801bd16:	f7ff f9e9 	bl	801b0ec <__sinit>
 801bd1a:	4b1c      	ldr	r3, [pc, #112]	; (801bd8c <_putc_r+0x84>)
 801bd1c:	429c      	cmp	r4, r3
 801bd1e:	d124      	bne.n	801bd6a <_putc_r+0x62>
 801bd20:	6874      	ldr	r4, [r6, #4]
 801bd22:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801bd24:	07d8      	lsls	r0, r3, #31
 801bd26:	d405      	bmi.n	801bd34 <_putc_r+0x2c>
 801bd28:	89a3      	ldrh	r3, [r4, #12]
 801bd2a:	0599      	lsls	r1, r3, #22
 801bd2c:	d402      	bmi.n	801bd34 <_putc_r+0x2c>
 801bd2e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801bd30:	f7ff fa91 	bl	801b256 <__retarget_lock_acquire_recursive>
 801bd34:	68a3      	ldr	r3, [r4, #8]
 801bd36:	3b01      	subs	r3, #1
 801bd38:	2b00      	cmp	r3, #0
 801bd3a:	60a3      	str	r3, [r4, #8]
 801bd3c:	da05      	bge.n	801bd4a <_putc_r+0x42>
 801bd3e:	69a2      	ldr	r2, [r4, #24]
 801bd40:	4293      	cmp	r3, r2
 801bd42:	db1c      	blt.n	801bd7e <_putc_r+0x76>
 801bd44:	b2eb      	uxtb	r3, r5
 801bd46:	2b0a      	cmp	r3, #10
 801bd48:	d019      	beq.n	801bd7e <_putc_r+0x76>
 801bd4a:	6823      	ldr	r3, [r4, #0]
 801bd4c:	1c5a      	adds	r2, r3, #1
 801bd4e:	6022      	str	r2, [r4, #0]
 801bd50:	701d      	strb	r5, [r3, #0]
 801bd52:	b2ed      	uxtb	r5, r5
 801bd54:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801bd56:	07da      	lsls	r2, r3, #31
 801bd58:	d405      	bmi.n	801bd66 <_putc_r+0x5e>
 801bd5a:	89a3      	ldrh	r3, [r4, #12]
 801bd5c:	059b      	lsls	r3, r3, #22
 801bd5e:	d402      	bmi.n	801bd66 <_putc_r+0x5e>
 801bd60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801bd62:	f7ff fa79 	bl	801b258 <__retarget_lock_release_recursive>
 801bd66:	4628      	mov	r0, r5
 801bd68:	bd70      	pop	{r4, r5, r6, pc}
 801bd6a:	4b09      	ldr	r3, [pc, #36]	; (801bd90 <_putc_r+0x88>)
 801bd6c:	429c      	cmp	r4, r3
 801bd6e:	d101      	bne.n	801bd74 <_putc_r+0x6c>
 801bd70:	68b4      	ldr	r4, [r6, #8]
 801bd72:	e7d6      	b.n	801bd22 <_putc_r+0x1a>
 801bd74:	4b07      	ldr	r3, [pc, #28]	; (801bd94 <_putc_r+0x8c>)
 801bd76:	429c      	cmp	r4, r3
 801bd78:	bf08      	it	eq
 801bd7a:	68f4      	ldreq	r4, [r6, #12]
 801bd7c:	e7d1      	b.n	801bd22 <_putc_r+0x1a>
 801bd7e:	4629      	mov	r1, r5
 801bd80:	4622      	mov	r2, r4
 801bd82:	4630      	mov	r0, r6
 801bd84:	f7fe f940 	bl	801a008 <__swbuf_r>
 801bd88:	4605      	mov	r5, r0
 801bd8a:	e7e3      	b.n	801bd54 <_putc_r+0x4c>
 801bd8c:	0801f5ac 	.word	0x0801f5ac
 801bd90:	0801f5cc 	.word	0x0801f5cc
 801bd94:	0801f58c 	.word	0x0801f58c

0801bd98 <__sread>:
 801bd98:	b510      	push	{r4, lr}
 801bd9a:	460c      	mov	r4, r1
 801bd9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bda0:	f000 f8ae 	bl	801bf00 <_read_r>
 801bda4:	2800      	cmp	r0, #0
 801bda6:	bfab      	itete	ge
 801bda8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801bdaa:	89a3      	ldrhlt	r3, [r4, #12]
 801bdac:	181b      	addge	r3, r3, r0
 801bdae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801bdb2:	bfac      	ite	ge
 801bdb4:	6563      	strge	r3, [r4, #84]	; 0x54
 801bdb6:	81a3      	strhlt	r3, [r4, #12]
 801bdb8:	bd10      	pop	{r4, pc}

0801bdba <__swrite>:
 801bdba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bdbe:	461f      	mov	r7, r3
 801bdc0:	898b      	ldrh	r3, [r1, #12]
 801bdc2:	05db      	lsls	r3, r3, #23
 801bdc4:	4605      	mov	r5, r0
 801bdc6:	460c      	mov	r4, r1
 801bdc8:	4616      	mov	r6, r2
 801bdca:	d505      	bpl.n	801bdd8 <__swrite+0x1e>
 801bdcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bdd0:	2302      	movs	r3, #2
 801bdd2:	2200      	movs	r2, #0
 801bdd4:	f000 f870 	bl	801beb8 <_lseek_r>
 801bdd8:	89a3      	ldrh	r3, [r4, #12]
 801bdda:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801bdde:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801bde2:	81a3      	strh	r3, [r4, #12]
 801bde4:	4632      	mov	r2, r6
 801bde6:	463b      	mov	r3, r7
 801bde8:	4628      	mov	r0, r5
 801bdea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801bdee:	f000 b817 	b.w	801be20 <_write_r>

0801bdf2 <__sseek>:
 801bdf2:	b510      	push	{r4, lr}
 801bdf4:	460c      	mov	r4, r1
 801bdf6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bdfa:	f000 f85d 	bl	801beb8 <_lseek_r>
 801bdfe:	1c43      	adds	r3, r0, #1
 801be00:	89a3      	ldrh	r3, [r4, #12]
 801be02:	bf15      	itete	ne
 801be04:	6560      	strne	r0, [r4, #84]	; 0x54
 801be06:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801be0a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801be0e:	81a3      	strheq	r3, [r4, #12]
 801be10:	bf18      	it	ne
 801be12:	81a3      	strhne	r3, [r4, #12]
 801be14:	bd10      	pop	{r4, pc}

0801be16 <__sclose>:
 801be16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801be1a:	f000 b81b 	b.w	801be54 <_close_r>
	...

0801be20 <_write_r>:
 801be20:	b538      	push	{r3, r4, r5, lr}
 801be22:	4d07      	ldr	r5, [pc, #28]	; (801be40 <_write_r+0x20>)
 801be24:	4604      	mov	r4, r0
 801be26:	4608      	mov	r0, r1
 801be28:	4611      	mov	r1, r2
 801be2a:	2200      	movs	r2, #0
 801be2c:	602a      	str	r2, [r5, #0]
 801be2e:	461a      	mov	r2, r3
 801be30:	f7e6 f8f7 	bl	8002022 <_write>
 801be34:	1c43      	adds	r3, r0, #1
 801be36:	d102      	bne.n	801be3e <_write_r+0x1e>
 801be38:	682b      	ldr	r3, [r5, #0]
 801be3a:	b103      	cbz	r3, 801be3e <_write_r+0x1e>
 801be3c:	6023      	str	r3, [r4, #0]
 801be3e:	bd38      	pop	{r3, r4, r5, pc}
 801be40:	20018a80 	.word	0x20018a80

0801be44 <abort>:
 801be44:	b508      	push	{r3, lr}
 801be46:	2006      	movs	r0, #6
 801be48:	f000 f894 	bl	801bf74 <raise>
 801be4c:	2001      	movs	r0, #1
 801be4e:	f7e6 f8c1 	bl	8001fd4 <_exit>
	...

0801be54 <_close_r>:
 801be54:	b538      	push	{r3, r4, r5, lr}
 801be56:	4d06      	ldr	r5, [pc, #24]	; (801be70 <_close_r+0x1c>)
 801be58:	2300      	movs	r3, #0
 801be5a:	4604      	mov	r4, r0
 801be5c:	4608      	mov	r0, r1
 801be5e:	602b      	str	r3, [r5, #0]
 801be60:	f7e6 f8fb 	bl	800205a <_close>
 801be64:	1c43      	adds	r3, r0, #1
 801be66:	d102      	bne.n	801be6e <_close_r+0x1a>
 801be68:	682b      	ldr	r3, [r5, #0]
 801be6a:	b103      	cbz	r3, 801be6e <_close_r+0x1a>
 801be6c:	6023      	str	r3, [r4, #0]
 801be6e:	bd38      	pop	{r3, r4, r5, pc}
 801be70:	20018a80 	.word	0x20018a80

0801be74 <_fstat_r>:
 801be74:	b538      	push	{r3, r4, r5, lr}
 801be76:	4d07      	ldr	r5, [pc, #28]	; (801be94 <_fstat_r+0x20>)
 801be78:	2300      	movs	r3, #0
 801be7a:	4604      	mov	r4, r0
 801be7c:	4608      	mov	r0, r1
 801be7e:	4611      	mov	r1, r2
 801be80:	602b      	str	r3, [r5, #0]
 801be82:	f7e6 f8f6 	bl	8002072 <_fstat>
 801be86:	1c43      	adds	r3, r0, #1
 801be88:	d102      	bne.n	801be90 <_fstat_r+0x1c>
 801be8a:	682b      	ldr	r3, [r5, #0]
 801be8c:	b103      	cbz	r3, 801be90 <_fstat_r+0x1c>
 801be8e:	6023      	str	r3, [r4, #0]
 801be90:	bd38      	pop	{r3, r4, r5, pc}
 801be92:	bf00      	nop
 801be94:	20018a80 	.word	0x20018a80

0801be98 <_isatty_r>:
 801be98:	b538      	push	{r3, r4, r5, lr}
 801be9a:	4d06      	ldr	r5, [pc, #24]	; (801beb4 <_isatty_r+0x1c>)
 801be9c:	2300      	movs	r3, #0
 801be9e:	4604      	mov	r4, r0
 801bea0:	4608      	mov	r0, r1
 801bea2:	602b      	str	r3, [r5, #0]
 801bea4:	f7e6 f8f5 	bl	8002092 <_isatty>
 801bea8:	1c43      	adds	r3, r0, #1
 801beaa:	d102      	bne.n	801beb2 <_isatty_r+0x1a>
 801beac:	682b      	ldr	r3, [r5, #0]
 801beae:	b103      	cbz	r3, 801beb2 <_isatty_r+0x1a>
 801beb0:	6023      	str	r3, [r4, #0]
 801beb2:	bd38      	pop	{r3, r4, r5, pc}
 801beb4:	20018a80 	.word	0x20018a80

0801beb8 <_lseek_r>:
 801beb8:	b538      	push	{r3, r4, r5, lr}
 801beba:	4d07      	ldr	r5, [pc, #28]	; (801bed8 <_lseek_r+0x20>)
 801bebc:	4604      	mov	r4, r0
 801bebe:	4608      	mov	r0, r1
 801bec0:	4611      	mov	r1, r2
 801bec2:	2200      	movs	r2, #0
 801bec4:	602a      	str	r2, [r5, #0]
 801bec6:	461a      	mov	r2, r3
 801bec8:	f7e6 f8ee 	bl	80020a8 <_lseek>
 801becc:	1c43      	adds	r3, r0, #1
 801bece:	d102      	bne.n	801bed6 <_lseek_r+0x1e>
 801bed0:	682b      	ldr	r3, [r5, #0]
 801bed2:	b103      	cbz	r3, 801bed6 <_lseek_r+0x1e>
 801bed4:	6023      	str	r3, [r4, #0]
 801bed6:	bd38      	pop	{r3, r4, r5, pc}
 801bed8:	20018a80 	.word	0x20018a80

0801bedc <__ascii_mbtowc>:
 801bedc:	b082      	sub	sp, #8
 801bede:	b901      	cbnz	r1, 801bee2 <__ascii_mbtowc+0x6>
 801bee0:	a901      	add	r1, sp, #4
 801bee2:	b142      	cbz	r2, 801bef6 <__ascii_mbtowc+0x1a>
 801bee4:	b14b      	cbz	r3, 801befa <__ascii_mbtowc+0x1e>
 801bee6:	7813      	ldrb	r3, [r2, #0]
 801bee8:	600b      	str	r3, [r1, #0]
 801beea:	7812      	ldrb	r2, [r2, #0]
 801beec:	1e10      	subs	r0, r2, #0
 801beee:	bf18      	it	ne
 801bef0:	2001      	movne	r0, #1
 801bef2:	b002      	add	sp, #8
 801bef4:	4770      	bx	lr
 801bef6:	4610      	mov	r0, r2
 801bef8:	e7fb      	b.n	801bef2 <__ascii_mbtowc+0x16>
 801befa:	f06f 0001 	mvn.w	r0, #1
 801befe:	e7f8      	b.n	801bef2 <__ascii_mbtowc+0x16>

0801bf00 <_read_r>:
 801bf00:	b538      	push	{r3, r4, r5, lr}
 801bf02:	4d07      	ldr	r5, [pc, #28]	; (801bf20 <_read_r+0x20>)
 801bf04:	4604      	mov	r4, r0
 801bf06:	4608      	mov	r0, r1
 801bf08:	4611      	mov	r1, r2
 801bf0a:	2200      	movs	r2, #0
 801bf0c:	602a      	str	r2, [r5, #0]
 801bf0e:	461a      	mov	r2, r3
 801bf10:	f7e6 f86a 	bl	8001fe8 <_read>
 801bf14:	1c43      	adds	r3, r0, #1
 801bf16:	d102      	bne.n	801bf1e <_read_r+0x1e>
 801bf18:	682b      	ldr	r3, [r5, #0]
 801bf1a:	b103      	cbz	r3, 801bf1e <_read_r+0x1e>
 801bf1c:	6023      	str	r3, [r4, #0]
 801bf1e:	bd38      	pop	{r3, r4, r5, pc}
 801bf20:	20018a80 	.word	0x20018a80

0801bf24 <_raise_r>:
 801bf24:	291f      	cmp	r1, #31
 801bf26:	b538      	push	{r3, r4, r5, lr}
 801bf28:	4604      	mov	r4, r0
 801bf2a:	460d      	mov	r5, r1
 801bf2c:	d904      	bls.n	801bf38 <_raise_r+0x14>
 801bf2e:	2316      	movs	r3, #22
 801bf30:	6003      	str	r3, [r0, #0]
 801bf32:	f04f 30ff 	mov.w	r0, #4294967295
 801bf36:	bd38      	pop	{r3, r4, r5, pc}
 801bf38:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801bf3a:	b112      	cbz	r2, 801bf42 <_raise_r+0x1e>
 801bf3c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801bf40:	b94b      	cbnz	r3, 801bf56 <_raise_r+0x32>
 801bf42:	4620      	mov	r0, r4
 801bf44:	f000 f830 	bl	801bfa8 <_getpid_r>
 801bf48:	462a      	mov	r2, r5
 801bf4a:	4601      	mov	r1, r0
 801bf4c:	4620      	mov	r0, r4
 801bf4e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801bf52:	f000 b817 	b.w	801bf84 <_kill_r>
 801bf56:	2b01      	cmp	r3, #1
 801bf58:	d00a      	beq.n	801bf70 <_raise_r+0x4c>
 801bf5a:	1c59      	adds	r1, r3, #1
 801bf5c:	d103      	bne.n	801bf66 <_raise_r+0x42>
 801bf5e:	2316      	movs	r3, #22
 801bf60:	6003      	str	r3, [r0, #0]
 801bf62:	2001      	movs	r0, #1
 801bf64:	e7e7      	b.n	801bf36 <_raise_r+0x12>
 801bf66:	2400      	movs	r4, #0
 801bf68:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801bf6c:	4628      	mov	r0, r5
 801bf6e:	4798      	blx	r3
 801bf70:	2000      	movs	r0, #0
 801bf72:	e7e0      	b.n	801bf36 <_raise_r+0x12>

0801bf74 <raise>:
 801bf74:	4b02      	ldr	r3, [pc, #8]	; (801bf80 <raise+0xc>)
 801bf76:	4601      	mov	r1, r0
 801bf78:	6818      	ldr	r0, [r3, #0]
 801bf7a:	f7ff bfd3 	b.w	801bf24 <_raise_r>
 801bf7e:	bf00      	nop
 801bf80:	2000003c 	.word	0x2000003c

0801bf84 <_kill_r>:
 801bf84:	b538      	push	{r3, r4, r5, lr}
 801bf86:	4d07      	ldr	r5, [pc, #28]	; (801bfa4 <_kill_r+0x20>)
 801bf88:	2300      	movs	r3, #0
 801bf8a:	4604      	mov	r4, r0
 801bf8c:	4608      	mov	r0, r1
 801bf8e:	4611      	mov	r1, r2
 801bf90:	602b      	str	r3, [r5, #0]
 801bf92:	f7e6 f80d 	bl	8001fb0 <_kill>
 801bf96:	1c43      	adds	r3, r0, #1
 801bf98:	d102      	bne.n	801bfa0 <_kill_r+0x1c>
 801bf9a:	682b      	ldr	r3, [r5, #0]
 801bf9c:	b103      	cbz	r3, 801bfa0 <_kill_r+0x1c>
 801bf9e:	6023      	str	r3, [r4, #0]
 801bfa0:	bd38      	pop	{r3, r4, r5, pc}
 801bfa2:	bf00      	nop
 801bfa4:	20018a80 	.word	0x20018a80

0801bfa8 <_getpid_r>:
 801bfa8:	f7e5 bffa 	b.w	8001fa0 <_getpid>

0801bfac <__ascii_wctomb>:
 801bfac:	b149      	cbz	r1, 801bfc2 <__ascii_wctomb+0x16>
 801bfae:	2aff      	cmp	r2, #255	; 0xff
 801bfb0:	bf85      	ittet	hi
 801bfb2:	238a      	movhi	r3, #138	; 0x8a
 801bfb4:	6003      	strhi	r3, [r0, #0]
 801bfb6:	700a      	strbls	r2, [r1, #0]
 801bfb8:	f04f 30ff 	movhi.w	r0, #4294967295
 801bfbc:	bf98      	it	ls
 801bfbe:	2001      	movls	r0, #1
 801bfc0:	4770      	bx	lr
 801bfc2:	4608      	mov	r0, r1
 801bfc4:	4770      	bx	lr
	...

0801bfc8 <_init>:
 801bfc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bfca:	bf00      	nop
 801bfcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801bfce:	bc08      	pop	{r3}
 801bfd0:	469e      	mov	lr, r3
 801bfd2:	4770      	bx	lr

0801bfd4 <_fini>:
 801bfd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bfd6:	bf00      	nop
 801bfd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801bfda:	bc08      	pop	{r3}
 801bfdc:	469e      	mov	lr, r3
 801bfde:	4770      	bx	lr
