# K1-RDBL12-2024

Labwork, homework for Digital IC Design course

## Lesson 1: Design Asyn Up/Down counters

[Report here](./Lesson1/README.md)

## Lesson 2: Verilog basic

- Labwork: [Report here](./Lesson2/README.md)
- Homework: [Report here](./Lesson2/HOMEWORK.md)