GENMASK,FUNC_0
SUN6I_DPHY_ANA0_REG,VAR_0
SUN6I_DPHY_ANA0_REG_DEN,FUNC_1
SUN6I_DPHY_ANA0_REG_DMPC,VAR_1
SUN6I_DPHY_ANA0_REG_DMPD,FUNC_2
SUN6I_DPHY_ANA0_REG_PWS,VAR_2
SUN6I_DPHY_ANA0_REG_SLV,FUNC_3
SUN6I_DPHY_ANA1_REG,VAR_3
SUN6I_DPHY_ANA1_REG_CSMPS,FUNC_4
SUN6I_DPHY_ANA1_REG_SVTT,FUNC_5
SUN6I_DPHY_ANA1_REG_VTTMODE,VAR_4
SUN6I_DPHY_ANA2_EN_CK_CPU,VAR_5
SUN6I_DPHY_ANA2_EN_P2S_CPU,FUNC_6
SUN6I_DPHY_ANA2_EN_P2S_CPU_MASK,VAR_6
SUN6I_DPHY_ANA2_REG,VAR_7
SUN6I_DPHY_ANA2_REG_ENIB,VAR_8
SUN6I_DPHY_ANA3_EN_DIV,VAR_9
SUN6I_DPHY_ANA3_EN_LDOC,VAR_10
SUN6I_DPHY_ANA3_EN_LDOD,VAR_11
SUN6I_DPHY_ANA3_EN_LDOR,VAR_12
SUN6I_DPHY_ANA3_EN_VTTC,VAR_13
SUN6I_DPHY_ANA3_EN_VTTD,FUNC_7
SUN6I_DPHY_ANA3_EN_VTTD_MASK,VAR_14
SUN6I_DPHY_ANA3_REG,VAR_15
SUN6I_DPHY_ANA4_REG,VAR_16
SUN6I_DPHY_ANA4_REG_CKDV,FUNC_8
SUN6I_DPHY_ANA4_REG_DMPLVC,VAR_17
SUN6I_DPHY_ANA4_REG_DMPLVD,FUNC_9
SUN6I_DPHY_ANA4_REG_TMSC,FUNC_10
SUN6I_DPHY_ANA4_REG_TMSD,FUNC_11
SUN6I_DPHY_ANA4_REG_TXDNSC,FUNC_12
SUN6I_DPHY_ANA4_REG_TXDNSD,FUNC_13
SUN6I_DPHY_ANA4_REG_TXPUSC,FUNC_14
SUN6I_DPHY_ANA4_REG_TXPUSD,FUNC_15
SUN6I_DPHY_GCTL_EN,VAR_18
SUN6I_DPHY_GCTL_LANE_NUM,FUNC_16
SUN6I_DPHY_GCTL_REG,VAR_19
SUN6I_DPHY_TX_CTL_HS_TX_CLK_CONT,VAR_20
SUN6I_DPHY_TX_CTL_REG,VAR_21
SUN6I_DPHY_TX_TIME0_HS_PREPARE,FUNC_17
SUN6I_DPHY_TX_TIME0_HS_TRAIL,FUNC_18
SUN6I_DPHY_TX_TIME0_LP_CLK_DIV,FUNC_19
SUN6I_DPHY_TX_TIME0_REG,VAR_22
SUN6I_DPHY_TX_TIME1_CLK_POST,FUNC_20
SUN6I_DPHY_TX_TIME1_CLK_PRE,FUNC_21
SUN6I_DPHY_TX_TIME1_CLK_PREPARE,FUNC_22
SUN6I_DPHY_TX_TIME1_CLK_ZERO,FUNC_23
SUN6I_DPHY_TX_TIME1_REG,VAR_23
SUN6I_DPHY_TX_TIME2_CLK_TRAIL,FUNC_24
SUN6I_DPHY_TX_TIME2_REG,VAR_24
SUN6I_DPHY_TX_TIME3_REG,VAR_25
SUN6I_DPHY_TX_TIME4_HS_TX_ANA0,FUNC_25
SUN6I_DPHY_TX_TIME4_HS_TX_ANA1,FUNC_26
SUN6I_DPHY_TX_TIME4_REG,VAR_26
phy_get_drvdata,FUNC_27
regmap_update_bits,FUNC_28
regmap_write,FUNC_29
udelay,FUNC_30
sun6i_dphy_power_on,FUNC_31
phy,VAR_27
dphy,VAR_28
lanes_mask,VAR_29
