# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../AES_git/AES-Verilog/sbox.v" \
"../../../../../E2.srcs/sources_1/new/subBytes_TMR.v" \
"../../../../../E2.srcs/sim_1/new/tb_subBytes_TMR.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
