library IEEE;
use IEEE.STD_LOGIC_1164.ALL;


entity FourBitAND is
    port (
        a        : in  STD_LOGIC_VECTOR(3 DOWNTO 0);
        b        : in  STD_LOGIC_VECTOR(3 DOWNTO 0);
        r      : out STD_LOGIC_VECTOR(3 DOWNTO 0);
        
    );
end FourBitAND;

architecture struct of FourBitAND is
begin 
	r(0) = a(0) AND b(0);
	r(1) = a(1) AND b(1);
	r(2) = a(2) AND b(2);
	r(3) = a(3) AND b(3);
end FourBitAND;
	