{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1579807281040 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579807281040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 23 14:21:20 2020 " "Processing started: Thu Jan 23 14:21:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579807281040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807281040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ACTIVIDAD5 -c ACTIVIDAD5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ACTIVIDAD5 -c ACTIVIDAD5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807281040 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1579807281712 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1579807281712 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "SISTEMA.qsys " "Elaborating Qsys system entity \"SISTEMA.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807291439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.23.14:21:35 Progress: Loading PROYECTOBE/SISTEMA.qsys " "2020.01.23.14:21:35 Progress: Loading PROYECTOBE/SISTEMA.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807295518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.23.14:21:36 Progress: Reading input file " "2020.01.23.14:21:36 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807296002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.23.14:21:36 Progress: Adding CLOCK_50 \[clock_source 17.0\] " "2020.01.23.14:21:36 Progress: Adding CLOCK_50 \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807296111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.23.14:21:36 Progress: Parameterizing module CLOCK_50 " "2020.01.23.14:21:36 Progress: Parameterizing module CLOCK_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807296924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.23.14:21:36 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 17.0\] " "2020.01.23.14:21:36 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807296924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.23.14:21:37 Progress: Parameterizing module JTAG_UART " "2020.01.23.14:21:37 Progress: Parameterizing module JTAG_UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807297064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.23.14:21:37 Progress: Adding LDR \[altera_up_avalon_adc 17.0\] " "2020.01.23.14:21:37 Progress: Adding LDR \[altera_up_avalon_adc 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807297064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.23.14:21:37 Progress: Parameterizing module LDR " "2020.01.23.14:21:37 Progress: Parameterizing module LDR" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807297518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.23.14:21:37 Progress: Adding Procesador1 \[altera_nios2_gen2 17.0\] " "2020.01.23.14:21:37 Progress: Adding Procesador1 \[altera_nios2_gen2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807297518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.23.14:21:37 Progress: Parameterizing module Procesador1 " "2020.01.23.14:21:37 Progress: Parameterizing module Procesador1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807297705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.23.14:21:37 Progress: Adding SRAM1 \[altera_avalon_onchip_memory2 17.0\] " "2020.01.23.14:21:37 Progress: Adding SRAM1 \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807297705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.23.14:21:37 Progress: Parameterizing module SRAM1 " "2020.01.23.14:21:37 Progress: Parameterizing module SRAM1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807297736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.23.14:21:37 Progress: Adding TIMER \[altera_avalon_timer 17.0\] " "2020.01.23.14:21:37 Progress: Adding TIMER \[altera_avalon_timer 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807297736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.23.14:21:37 Progress: Parameterizing module TIMER " "2020.01.23.14:21:37 Progress: Parameterizing module TIMER" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807297799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.23.14:21:37 Progress: Building connections " "2020.01.23.14:21:37 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807297799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.23.14:21:37 Progress: Parameterizing connections " "2020.01.23.14:21:37 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807297846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.23.14:21:37 Progress: Validating " "2020.01.23.14:21:37 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807297846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.23.14:21:38 Progress: Done reading input file " "2020.01.23.14:21:38 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807298486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SISTEMA.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "SISTEMA.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807299096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SISTEMA: Generating SISTEMA \"SISTEMA\" for QUARTUS_SYNTH " "SISTEMA: Generating SISTEMA \"SISTEMA\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807299783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Starting RTL generation for module 'SISTEMA_JTAG_UART' " "JTAG_UART: Starting RTL generation for module 'SISTEMA_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807303512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SISTEMA_JTAG_UART --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8284_6421305905513257107.dir/0001_JTAG_UART_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8284_6421305905513257107.dir/0001_JTAG_UART_gen//SISTEMA_JTAG_UART_component_configuration.pl  --do_build_sim=0  \] " "JTAG_UART:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SISTEMA_JTAG_UART --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8284_6421305905513257107.dir/0001_JTAG_UART_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8284_6421305905513257107.dir/0001_JTAG_UART_gen//SISTEMA_JTAG_UART_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807303512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Done RTL generation for module 'SISTEMA_JTAG_UART' " "JTAG_UART: Done RTL generation for module 'SISTEMA_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807303840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: \"SISTEMA\" instantiated altera_avalon_jtag_uart \"JTAG_UART\" " "JTAG_UART: \"SISTEMA\" instantiated altera_avalon_jtag_uart \"JTAG_UART\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807303840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LDR: Starting Generation of ADC Controller for DE-series Board " "LDR: Starting Generation of ADC Controller for DE-series Board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807303840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LDR: C:/intelfpga/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/ESTUDI~1/AppData/Local/Temp/alt8284_6421305905513257107.dir/0002_sopcgen/SISTEMA_LDR.v " "LDR: C:/intelfpga/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/ESTUDI~1/AppData/Local/Temp/alt8284_6421305905513257107.dir/0002_sopcgen/SISTEMA_LDR.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807303840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LDR: \"SISTEMA\" instantiated altera_up_avalon_adc \"LDR\" " "LDR: \"SISTEMA\" instantiated altera_up_avalon_adc \"LDR\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807305996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Procesador1: \"SISTEMA\" instantiated altera_nios2_gen2 \"Procesador1\" " "Procesador1: \"SISTEMA\" instantiated altera_nios2_gen2 \"Procesador1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807306328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM1: Starting RTL generation for module 'SISTEMA_SRAM1' " "SRAM1: Starting RTL generation for module 'SISTEMA_SRAM1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807306344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM1:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SISTEMA_SRAM1 --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8284_6421305905513257107.dir/0005_SRAM1_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8284_6421305905513257107.dir/0005_SRAM1_gen//SISTEMA_SRAM1_component_configuration.pl  --do_build_sim=0  \] " "SRAM1:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SISTEMA_SRAM1 --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8284_6421305905513257107.dir/0005_SRAM1_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8284_6421305905513257107.dir/0005_SRAM1_gen//SISTEMA_SRAM1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807306344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM1: Done RTL generation for module 'SISTEMA_SRAM1' " "SRAM1: Done RTL generation for module 'SISTEMA_SRAM1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807306890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM1: \"SISTEMA\" instantiated altera_avalon_onchip_memory2 \"SRAM1\" " "SRAM1: \"SISTEMA\" instantiated altera_avalon_onchip_memory2 \"SRAM1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807306906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER: Starting RTL generation for module 'SISTEMA_TIMER' " "TIMER: Starting RTL generation for module 'SISTEMA_TIMER'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807306906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER:   Generation command is \[exec C:/intelFPGA/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/17.0/quartus/bin64//perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=SISTEMA_TIMER --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8284_6421305905513257107.dir/0006_TIMER_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8284_6421305905513257107.dir/0006_TIMER_gen//SISTEMA_TIMER_component_configuration.pl  --do_build_sim=0  \] " "TIMER:   Generation command is \[exec C:/intelFPGA/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/17.0/quartus/bin64//perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=SISTEMA_TIMER --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8284_6421305905513257107.dir/0006_TIMER_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8284_6421305905513257107.dir/0006_TIMER_gen//SISTEMA_TIMER_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807306906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER: Done RTL generation for module 'SISTEMA_TIMER' " "TIMER: Done RTL generation for module 'SISTEMA_TIMER'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807307203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER: \"SISTEMA\" instantiated altera_avalon_timer \"TIMER\" " "TIMER: \"SISTEMA\" instantiated altera_avalon_timer \"TIMER\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807307203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807308967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807309154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807309342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807309513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807309685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"SISTEMA\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"SISTEMA\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807310823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"SISTEMA\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"SISTEMA\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807310839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"SISTEMA\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"SISTEMA\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807310839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'SISTEMA_Procesador1_cpu' " "Cpu: Starting RTL generation for module 'SISTEMA_Procesador1_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807310854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/17.0/quartus/bin64//perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SISTEMA_Procesador1_cpu --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8284_6421305905513257107.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA/17.0/quartus/bin64/ --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8284_6421305905513257107.dir/0009_cpu_gen//SISTEMA_Procesador1_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/17.0/quartus/bin64//perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SISTEMA_Procesador1_cpu --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8284_6421305905513257107.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA/17.0/quartus/bin64/ --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8284_6421305905513257107.dir/0009_cpu_gen//SISTEMA_Procesador1_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807310854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.23 14:21:51 (*) Starting Nios II generation " "Cpu: # 2020.01.23 14:21:51 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.23 14:21:51 (*)   Checking for plaintext license. " "Cpu: # 2020.01.23 14:21:51 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.23 14:21:52 (*)   Plaintext license not found. " "Cpu: # 2020.01.23 14:21:52 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.23 14:21:52 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2020.01.23 14:21:52 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.23 14:21:52 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.01.23 14:21:52 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.23 14:21:52 (*)   Creating all objects for CPU " "Cpu: # 2020.01.23 14:21:52 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.23 14:21:53 (*)   Generating RTL from CPU objects " "Cpu: # 2020.01.23 14:21:53 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.23 14:21:53 (*)   Creating plain-text RTL " "Cpu: # 2020.01.23 14:21:53 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.01.23 14:21:54 (*) Done Nios II generation " "Cpu: # 2020.01.23 14:21:54 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'SISTEMA_Procesador1_cpu' " "Cpu: Done RTL generation for module 'SISTEMA_Procesador1_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"Procesador1\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"Procesador1\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Procesador1_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"Procesador1_data_master_translator\" " "Procesador1_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"Procesador1_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LDR_adc_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"LDR_adc_slave_translator\" " "LDR_adc_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"LDR_adc_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Procesador1_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"Procesador1_data_master_agent\" " "Procesador1_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"Procesador1_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LDR_adc_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"LDR_adc_slave_agent\" " "LDR_adc_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"LDR_adc_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LDR_adc_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"LDR_adc_slave_agent_rsp_fifo\" " "LDR_adc_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"LDR_adc_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM1_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"SRAM1_s1_cmd_width_adapter\" " "SRAM1_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"SRAM1_s1_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\" " "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SISTEMA: Done \"SISTEMA\" with 32 modules, 47 files " "SISTEMA: Done \"SISTEMA\" with 32 modules, 47 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807314910 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "SISTEMA.qsys " "Finished elaborating Qsys system entity \"SISTEMA.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807316069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/sistema.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/sistema.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA " "Found entity 1: SISTEMA" {  } { { "db/ip/sistema/sistema.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/sistema/submodules/sistema_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_JTAG_UART_sim_scfifo_w " "Found entity 1: SISTEMA_JTAG_UART_sim_scfifo_w" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316194 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_JTAG_UART_scfifo_w " "Found entity 2: SISTEMA_JTAG_UART_scfifo_w" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316194 ""} { "Info" "ISGN_ENTITY_NAME" "3 SISTEMA_JTAG_UART_sim_scfifo_r " "Found entity 3: SISTEMA_JTAG_UART_sim_scfifo_r" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316194 ""} { "Info" "ISGN_ENTITY_NAME" "4 SISTEMA_JTAG_UART_scfifo_r " "Found entity 4: SISTEMA_JTAG_UART_scfifo_r" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316194 ""} { "Info" "ISGN_ENTITY_NAME" "5 SISTEMA_JTAG_UART " "Found entity 5: SISTEMA_JTAG_UART" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_ldr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_ldr.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_LDR " "Found entity 1: SISTEMA_LDR" {  } { { "db/ip/sistema/submodules/sistema_ldr.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_ldr.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador1 " "Found entity 1: SISTEMA_Procesador1" {  } { { "db/ip/sistema/submodules/sistema_procesador1.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador1_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/sistema/submodules/sistema_procesador1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador1_cpu_register_bank_a_module " "Found entity 1: SISTEMA_Procesador1_cpu_register_bank_a_module" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316209 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_Procesador1_cpu_register_bank_b_module " "Found entity 2: SISTEMA_Procesador1_cpu_register_bank_b_module" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316209 ""} { "Info" "ISGN_ENTITY_NAME" "3 SISTEMA_Procesador1_cpu_nios2_oci_debug " "Found entity 3: SISTEMA_Procesador1_cpu_nios2_oci_debug" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316209 ""} { "Info" "ISGN_ENTITY_NAME" "4 SISTEMA_Procesador1_cpu_nios2_oci_break " "Found entity 4: SISTEMA_Procesador1_cpu_nios2_oci_break" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316209 ""} { "Info" "ISGN_ENTITY_NAME" "5 SISTEMA_Procesador1_cpu_nios2_oci_xbrk " "Found entity 5: SISTEMA_Procesador1_cpu_nios2_oci_xbrk" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316209 ""} { "Info" "ISGN_ENTITY_NAME" "6 SISTEMA_Procesador1_cpu_nios2_oci_dbrk " "Found entity 6: SISTEMA_Procesador1_cpu_nios2_oci_dbrk" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316209 ""} { "Info" "ISGN_ENTITY_NAME" "7 SISTEMA_Procesador1_cpu_nios2_oci_itrace " "Found entity 7: SISTEMA_Procesador1_cpu_nios2_oci_itrace" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316209 ""} { "Info" "ISGN_ENTITY_NAME" "8 SISTEMA_Procesador1_cpu_nios2_oci_td_mode " "Found entity 8: SISTEMA_Procesador1_cpu_nios2_oci_td_mode" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316209 ""} { "Info" "ISGN_ENTITY_NAME" "9 SISTEMA_Procesador1_cpu_nios2_oci_dtrace " "Found entity 9: SISTEMA_Procesador1_cpu_nios2_oci_dtrace" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316209 ""} { "Info" "ISGN_ENTITY_NAME" "10 SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316209 ""} { "Info" "ISGN_ENTITY_NAME" "11 SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316209 ""} { "Info" "ISGN_ENTITY_NAME" "12 SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316209 ""} { "Info" "ISGN_ENTITY_NAME" "13 SISTEMA_Procesador1_cpu_nios2_oci_fifo " "Found entity 13: SISTEMA_Procesador1_cpu_nios2_oci_fifo" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316209 ""} { "Info" "ISGN_ENTITY_NAME" "14 SISTEMA_Procesador1_cpu_nios2_oci_pib " "Found entity 14: SISTEMA_Procesador1_cpu_nios2_oci_pib" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316209 ""} { "Info" "ISGN_ENTITY_NAME" "15 SISTEMA_Procesador1_cpu_nios2_oci_im " "Found entity 15: SISTEMA_Procesador1_cpu_nios2_oci_im" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316209 ""} { "Info" "ISGN_ENTITY_NAME" "16 SISTEMA_Procesador1_cpu_nios2_performance_monitors " "Found entity 16: SISTEMA_Procesador1_cpu_nios2_performance_monitors" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316209 ""} { "Info" "ISGN_ENTITY_NAME" "17 SISTEMA_Procesador1_cpu_nios2_avalon_reg " "Found entity 17: SISTEMA_Procesador1_cpu_nios2_avalon_reg" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316209 ""} { "Info" "ISGN_ENTITY_NAME" "18 SISTEMA_Procesador1_cpu_ociram_sp_ram_module " "Found entity 18: SISTEMA_Procesador1_cpu_ociram_sp_ram_module" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316209 ""} { "Info" "ISGN_ENTITY_NAME" "19 SISTEMA_Procesador1_cpu_nios2_ocimem " "Found entity 19: SISTEMA_Procesador1_cpu_nios2_ocimem" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316209 ""} { "Info" "ISGN_ENTITY_NAME" "20 SISTEMA_Procesador1_cpu_nios2_oci " "Found entity 20: SISTEMA_Procesador1_cpu_nios2_oci" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316209 ""} { "Info" "ISGN_ENTITY_NAME" "21 SISTEMA_Procesador1_cpu " "Found entity 21: SISTEMA_Procesador1_cpu" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador1_cpu_debug_slave_sysclk " "Found entity 1: SISTEMA_Procesador1_cpu_debug_slave_sysclk" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador1_cpu_debug_slave_tck " "Found entity 1: SISTEMA_Procesador1_cpu_debug_slave_tck" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_tck.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador1_cpu_debug_slave_wrapper " "Found entity 1: SISTEMA_Procesador1_cpu_debug_slave_wrapper" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_procesador1_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador1_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_Procesador1_cpu_test_bench " "Found entity 1: SISTEMA_Procesador1_cpu_test_bench" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_test_bench.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_sram1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_sram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_SRAM1 " "Found entity 1: SISTEMA_SRAM1" {  } { { "db/ip/sistema/submodules/sistema_sram1.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_sram1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_TIMER " "Found entity 1: SISTEMA_TIMER" {  } { { "db/ip/sistema/submodules/sistema_timer.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_irq_mapper " "Found entity 1: SISTEMA_irq_mapper" {  } { { "db/ip/sistema/submodules/sistema_irq_mapper.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0 " "Found entity 1: SISTEMA_mm_interconnect_0" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_avalon_st_adapter " "Found entity 1: SISTEMA_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: SISTEMA_mm_interconnect_0_avalon_st_adapter_004" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_cmd_demux " "Found entity 1: SISTEMA_mm_interconnect_0_cmd_demux" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_cmd_demux_001 " "Found entity 1: SISTEMA_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_cmd_mux " "Found entity 1: SISTEMA_mm_interconnect_0_cmd_mux" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_cmd_mux_002 " "Found entity 1: SISTEMA_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316256 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1579807316256 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1579807316256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_router_default_decode " "Found entity 1: SISTEMA_mm_interconnect_0_router_default_decode" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316256 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_mm_interconnect_0_router " "Found entity 2: SISTEMA_mm_interconnect_0_router" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316256 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1579807316256 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1579807316256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_router_001_default_decode " "Found entity 1: SISTEMA_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316272 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_mm_interconnect_0_router_001 " "Found entity 2: SISTEMA_mm_interconnect_0_router_001" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1579807316272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1579807316272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_router_002_default_decode " "Found entity 1: SISTEMA_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316272 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_mm_interconnect_0_router_002 " "Found entity 2: SISTEMA_mm_interconnect_0_router_002" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1579807316272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1579807316272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_router_004_default_decode " "Found entity 1: SISTEMA_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316272 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_mm_interconnect_0_router_004 " "Found entity 2: SISTEMA_mm_interconnect_0_router_004" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1579807316272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at sistema_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1579807316272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_router_006_default_decode " "Found entity 1: SISTEMA_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316272 ""} { "Info" "ISGN_ENTITY_NAME" "2 SISTEMA_mm_interconnect_0_router_006 " "Found entity 2: SISTEMA_mm_interconnect_0_router_006" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_rsp_demux " "Found entity 1: SISTEMA_mm_interconnect_0_rsp_demux" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_rsp_mux " "Found entity 1: SISTEMA_mm_interconnect_0_rsp_mux" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SISTEMA_mm_interconnect_0_rsp_mux_001 " "Found entity 1: SISTEMA_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/sistema/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/sistema/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/sistema/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316288 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/sistema/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/sistema/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/sistema/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/sistema/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/sistema/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/sistema/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/sistema/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/sistema/submodules/altera_reset_controller.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/sistema/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "db/ip/sistema/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316319 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SISTEMA " "Elaborating entity \"SISTEMA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1579807316444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_JTAG_UART SISTEMA_JTAG_UART:jtag_uart " "Elaborating entity \"SISTEMA_JTAG_UART\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\"" {  } { { "db/ip/sistema/sistema.v" "jtag_uart" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807316475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_JTAG_UART_scfifo_w SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w " "Elaborating entity \"SISTEMA_JTAG_UART_scfifo_w\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\"" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "the_SISTEMA_JTAG_UART_scfifo_w" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807316475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "wfifo" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807316686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807316696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807316696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807316696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807316696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807316696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807316696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807316696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807316696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807316696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807316696 ""}  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1579807316696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807316743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807316759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807316775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807316837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807316900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807316946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807316946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807316946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_JTAG_UART_scfifo_r SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r " "Elaborating entity \"SISTEMA_JTAG_UART_scfifo_r\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r\"" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "the_SISTEMA_JTAG_UART_scfifo_r" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807316962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\"" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "SISTEMA_JTAG_UART_alt_jtag_atlantic" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807317228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\"" {  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807317259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807317259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807317259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807317259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807317259 ""}  } { { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1579807317259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807317806 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807317806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807317821 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"SISTEMA_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "db/ip/sistema/submodules/sistema_jtag_uart.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807317837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_LDR SISTEMA_LDR:ldr " "Elaborating entity \"SISTEMA_LDR\" for hierarchy \"SISTEMA_LDR:ldr\"" {  } { { "db/ip/sistema/sistema.v" "ldr" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807317837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "db/ip/sistema/submodules/sistema_ldr.v" "ADC_CTRL" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_ldr.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807317853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1 SISTEMA_Procesador1:procesador1 " "Elaborating entity \"SISTEMA_Procesador1\" for hierarchy \"SISTEMA_Procesador1:procesador1\"" {  } { { "db/ip/sistema/sistema.v" "procesador1" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807317900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu " "Elaborating entity \"SISTEMA_Procesador1_cpu\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1.v" "cpu" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807317900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_test_bench SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_test_bench:the_SISTEMA_Procesador1_cpu_test_bench " "Elaborating entity \"SISTEMA_Procesador1_cpu_test_bench\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_test_bench:the_SISTEMA_Procesador1_cpu_test_bench\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_test_bench" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_register_bank_a_module SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a " "Elaborating entity \"SISTEMA_Procesador1_cpu_register_bank_a_module\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "SISTEMA_Procesador1_cpu_register_bank_a" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_altsyncram" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318103 ""}  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1579807318103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807318150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807318150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_register_bank_b_module SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_b_module:SISTEMA_Procesador1_cpu_register_bank_b " "Elaborating entity \"SISTEMA_Procesador1_cpu_register_bank_b_module\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_register_bank_b_module:SISTEMA_Procesador1_cpu_register_bank_b\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "SISTEMA_Procesador1_cpu_register_bank_b" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_debug SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_debug\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_debug" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318259 ""}  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1579807318259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_break SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_break:the_SISTEMA_Procesador1_cpu_nios2_oci_break " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_break\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_break:the_SISTEMA_Procesador1_cpu_nios2_oci_break\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_break" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_xbrk SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_xbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_xbrk " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_xbrk\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_xbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_xbrk" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_dbrk SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_dbrk " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_dbrk\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_dbrk" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_itrace SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_itrace:the_SISTEMA_Procesador1_cpu_nios2_oci_itrace " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_itrace\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_itrace:the_SISTEMA_Procesador1_cpu_nios2_oci_itrace\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_itrace" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_dtrace SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador1_cpu_nios2_oci_dtrace " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_dtrace\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador1_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_dtrace" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_td_mode SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador1_cpu_nios2_oci_dtrace\|SISTEMA_Procesador1_cpu_nios2_oci_td_mode:SISTEMA_Procesador1_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_td_mode\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador1_cpu_nios2_oci_dtrace\|SISTEMA_Procesador1_cpu_nios2_oci_td_mode:SISTEMA_Procesador1_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "SISTEMA_Procesador1_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_fifo SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_fifo\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_fifo" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo\|SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt:the_SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo\|SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt:the_SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo\|SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo\|SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo\|SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo\|SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_pib SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_pib:the_SISTEMA_Procesador1_cpu_nios2_oci_pib " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_pib\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_pib:the_SISTEMA_Procesador1_cpu_nios2_oci_pib\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_pib" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_oci_im SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_im:the_SISTEMA_Procesador1_cpu_nios2_oci_im " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_oci_im\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_oci_im:the_SISTEMA_Procesador1_cpu_nios2_oci_im\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_oci_im" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_avalon_reg SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_avalon_reg\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_avalon_reg" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_nios2_ocimem SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem " "Elaborating entity \"SISTEMA_Procesador1_cpu_nios2_ocimem\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_nios2_ocimem" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_ociram_sp_ram_module SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram " "Elaborating entity \"SISTEMA_Procesador1_cpu_ociram_sp_ram_module\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "SISTEMA_Procesador1_cpu_ociram_sp_ram" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_altsyncram" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318519 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318519 ""}  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1579807318519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807318575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807318575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem\|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_debug_slave_wrapper SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper " "Elaborating entity \"SISTEMA_Procesador1_cpu_debug_slave_wrapper\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu.v" "the_SISTEMA_Procesador1_cpu_debug_slave_wrapper" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_debug_slave_tck SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck " "Elaborating entity \"SISTEMA_Procesador1_cpu_debug_slave_tck\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" "the_SISTEMA_Procesador1_cpu_debug_slave_tck" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_Procesador1_cpu_debug_slave_sysclk SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk " "Elaborating entity \"SISTEMA_Procesador1_cpu_debug_slave_sysclk\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" "the_SISTEMA_Procesador1_cpu_debug_slave_sysclk" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" "SISTEMA_Procesador1_cpu_debug_slave_phy" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318697 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\"" {  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy " "Instantiated megafunction \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807318697 ""}  } { { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1579807318697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318712 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SISTEMA_Procesador1:procesador1\|SISTEMA_Procesador1_cpu:cpu\|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci\|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_SRAM1 SISTEMA_SRAM1:sram1 " "Elaborating entity \"SISTEMA_SRAM1\" for hierarchy \"SISTEMA_SRAM1:sram1\"" {  } { { "db/ip/sistema/sistema.v" "sram1" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807318994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_sram1.v" "the_altsyncram" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_sram1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807319009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema/submodules/sistema_sram1.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_sram1.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807319025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram " "Instantiated megafunction \"SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807319025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SISTEMA_SRAM1.hex " "Parameter \"init_file\" = \"SISTEMA_SRAM1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807319025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807319025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8000 " "Parameter \"maximum_depth\" = \"8000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807319025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8000 " "Parameter \"numwords_a\" = \"8000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807319025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807319025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807319025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807319025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807319025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807319025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807319025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807319025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579807319025 ""}  } { { "db/ip/sistema/submodules/sistema_sram1.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_sram1.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1579807319025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4cm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4cm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4cm1 " "Found entity 1: altsyncram_4cm1" {  } { { "db/altsyncram_4cm1.tdf" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_4cm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807319103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807319103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4cm1 SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram\|altsyncram_4cm1:auto_generated " "Elaborating entity \"altsyncram_4cm1\" for hierarchy \"SISTEMA_SRAM1:sram1\|altsyncram:the_altsyncram\|altsyncram_4cm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807319103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_TIMER SISTEMA_TIMER:timer " "Elaborating entity \"SISTEMA_TIMER\" for hierarchy \"SISTEMA_TIMER:timer\"" {  } { { "db/ip/sistema/sistema.v" "timer" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807320900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0 SISTEMA_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SISTEMA_mm_interconnect_0\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/sistema/sistema.v" "mm_interconnect_0" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807320915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:procesador1_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:procesador1_data_master_translator\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "procesador1_data_master_translator" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:procesador1_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:procesador1_instruction_master_translator\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "procesador1_instruction_master_translator" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ldr_adc_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ldr_adc_slave_translator\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "ldr_adc_slave_translator" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:procesador1_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:procesador1_debug_mem_slave_translator\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "procesador1_debug_mem_slave_translator" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram1_s1_translator\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "sram1_s1_translator" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:procesador1_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:procesador1_data_master_agent\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "procesador1_data_master_agent" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:procesador1_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:procesador1_instruction_master_agent\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "procesador1_instruction_master_agent" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ldr_adc_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ldr_adc_slave_agent\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "ldr_adc_slave_agent" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ldr_adc_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ldr_adc_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/sistema/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "ldr_adc_slave_agent_rsp_fifo" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram1_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram1_s1_agent\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "sram1_s1_agent" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/sistema/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "sram1_s1_agent_rsp_fifo" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router:router " "Elaborating entity \"SISTEMA_mm_interconnect_0_router\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router:router\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "router" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_default_decode SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router:router\|SISTEMA_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_default_decode\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router:router\|SISTEMA_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_001 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_001\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "router_001" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_001_default_decode SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_001:router_001\|SISTEMA_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_001_default_decode\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_001:router_001\|SISTEMA_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_002 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_002\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "router_002" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_002_default_decode SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_002:router_002\|SISTEMA_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_002_default_decode\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_002:router_002\|SISTEMA_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_004 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_004\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "router_004" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_004_default_decode SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_004:router_004\|SISTEMA_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_004_default_decode\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_004:router_004\|SISTEMA_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_006 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_006\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "router_006" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_router_006_default_decode SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_006:router_006\|SISTEMA_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"SISTEMA_mm_interconnect_0_router_006_default_decode\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_router_006:router_006\|SISTEMA_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_cmd_demux SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"SISTEMA_mm_interconnect_0_cmd_demux\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_cmd_demux_001 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"SISTEMA_mm_interconnect_0_cmd_demux_001\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_cmd_mux SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"SISTEMA_mm_interconnect_0_cmd_mux\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_cmd_mux_002 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"SISTEMA_mm_interconnect_0_cmd_mux_002\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/sistema/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_rsp_demux SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"SISTEMA_mm_interconnect_0_rsp_demux\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 1952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_rsp_mux SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"SISTEMA_mm_interconnect_0_rsp_mux\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 2073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/sistema/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_rsp_mux_001 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"SISTEMA_mm_interconnect_0_rsp_mux_001\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 2096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "sram1_s1_cmd_width_adapter" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 2162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321681 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/sistema/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1579807321697 "|SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram1_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram1_s1_rsp_width_adapter\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "sram1_s1_rsp_width_adapter" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 2228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_avalon_st_adapter SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"SISTEMA_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 2257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_avalon_st_adapter_004 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"SISTEMA_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v" 2373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"SISTEMA_mm_interconnect_0:mm_interconnect_0\|SISTEMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SISTEMA_irq_mapper SISTEMA_irq_mapper:irq_mapper " "Elaborating entity \"SISTEMA_irq_mapper\" for hierarchy \"SISTEMA_irq_mapper:irq_mapper\"" {  } { { "db/ip/sistema/sistema.v" "irq_mapper" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "db/ip/sistema/sistema.v" "rst_controller" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/sistema/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/sistema/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807321837 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1579807322994 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.01.23.14:22:07 Progress: Loading sld4422f97f/alt_sld_fab_wrapper_hw.tcl " "2020.01.23.14:22:07 Progress: Loading sld4422f97f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807327087 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807329573 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807329729 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807331533 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807331673 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807331814 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807331970 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807331970 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807331970 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1579807332673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4422f97f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4422f97f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4422f97f/alt_sld_fab.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807332939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807332939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807333033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807333033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807333033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807333033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807333095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807333095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807333173 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807333173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807333173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579807333252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807333252 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1579807336524 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~_emulated SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 " "Register \"SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk\" is converted into an equivalent circuit using register \"SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~_emulated\" and latch \"SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1\"" {  } { { "db/ip/sistema/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_up_avalon_adv_adc.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1579807336649 "|SISTEMA|SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|sclk"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1579807336649 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807337826 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "63 " "63 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1579807339467 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807339760 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/output_files/ACTIVIDAD5.map.smsg " "Generated suppressed messages file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/output_files/ACTIVIDAD5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807340447 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1579807341452 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579807341452 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2733 " "Implemented 2733 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1579807341806 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1579807341806 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2482 " "Implemented 2482 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1579807341806 ""} { "Info" "ICUT_CUT_TM_RAMS" "240 " "Implemented 240 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1579807341806 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1579807341806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5012 " "Peak virtual memory: 5012 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579807341868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 23 14:22:21 2020 " "Processing ended: Thu Jan 23 14:22:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579807341868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579807341868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:49 " "Total CPU time (on all processors): 00:01:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579807341868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1579807341868 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1579807343353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579807343353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 23 14:22:22 2020 " "Processing started: Thu Jan 23 14:22:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579807343353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1579807343353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ACTIVIDAD5 -c ACTIVIDAD5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ACTIVIDAD5 -c ACTIVIDAD5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1579807343353 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1579807343603 ""}
{ "Info" "0" "" "Project  = ACTIVIDAD5" {  } {  } 0 0 "Project  = ACTIVIDAD5" 0 0 "Fitter" 0 0 1579807343603 ""}
{ "Info" "0" "" "Revision = ACTIVIDAD5" {  } {  } 0 0 "Revision = ACTIVIDAD5" 0 0 "Fitter" 0 0 1579807343603 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1579807343790 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1579807343790 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ACTIVIDAD5 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"ACTIVIDAD5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1579807343869 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1579807343931 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1579807343931 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1579807344384 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1579807344790 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1579807344853 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1579807357087 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_clk~inputCLKENA0 1632 global CLKCTRL_G6 " "clk_clk~inputCLKENA0 with 1632 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1579807357212 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1579807357212 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579807357212 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1579807357244 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1579807357244 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1579807357259 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1579807357259 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1579807357275 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1579807357275 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1579807358404 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807358404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807358404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807358404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807358404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807358404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807358404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807358404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807358404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807358404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807358404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807358404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807358404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807358404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807358404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807358404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807358404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807358404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807358404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807358404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807358404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807358404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807358404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807358404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807358404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807358404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807358404 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1579807358404 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807358404 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1579807358404 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807358404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807358404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807358404 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1579807358404 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1579807358404 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu.sdc " "Reading SDC File: 'c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1579807358420 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1579807358420 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|ad_or_ltc_error_count\[3\] clk_clk " "Register SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|ad_or_ltc_error_count\[3\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1579807358441 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1579807358441 "|SISTEMA|clk_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "altera_reset_controller:rst_controller\|r_sync_rst " "Node: altera_reset_controller:rst_controller\|r_sync_rst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 altera_reset_controller:rst_controller\|r_sync_rst " "Latch SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 is being clocked by altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1579807358441 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1579807358441 "|SISTEMA|altera_reset_controller:rst_controller|r_sync_rst"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1579807358488 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1579807358488 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1579807358488 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1579807358488 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1579807358488 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1579807358488 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1579807358488 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1579807358629 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1579807358629 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1579807358629 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk_sdram_clk " "Node \"clk_sdram_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_sdram_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "fc28_external_connection_export " "Node \"fc28_external_connection_export\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fc28_external_connection_export" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "fc_28_external_connection_export " "Node \"fc_28_external_connection_export\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fc_28_external_connection_export" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[0\] " "Node \"hex3_0_export\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[10\] " "Node \"hex3_0_export\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[11\] " "Node \"hex3_0_export\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[12\] " "Node \"hex3_0_export\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[13\] " "Node \"hex3_0_export\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[14\] " "Node \"hex3_0_export\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[15\] " "Node \"hex3_0_export\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[16\] " "Node \"hex3_0_export\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[17\] " "Node \"hex3_0_export\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[18\] " "Node \"hex3_0_export\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[19\] " "Node \"hex3_0_export\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[1\] " "Node \"hex3_0_export\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[20\] " "Node \"hex3_0_export\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[21\] " "Node \"hex3_0_export\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[22\] " "Node \"hex3_0_export\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[23\] " "Node \"hex3_0_export\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[24\] " "Node \"hex3_0_export\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[25\] " "Node \"hex3_0_export\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[26\] " "Node \"hex3_0_export\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[27\] " "Node \"hex3_0_export\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[2\] " "Node \"hex3_0_export\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[3\] " "Node \"hex3_0_export\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[4\] " "Node \"hex3_0_export\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[5\] " "Node \"hex3_0_export\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[6\] " "Node \"hex3_0_export\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[7\] " "Node \"hex3_0_export\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[8\] " "Node \"hex3_0_export\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3_0_export\[9\] " "Node \"hex3_0_export\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex3_0_export\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5_4_export\[0\] " "Node \"hex5_4_export\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5_4_export\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5_4_export\[10\] " "Node \"hex5_4_export\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5_4_export\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5_4_export\[11\] " "Node \"hex5_4_export\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5_4_export\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5_4_export\[12\] " "Node \"hex5_4_export\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5_4_export\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5_4_export\[13\] " "Node \"hex5_4_export\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5_4_export\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5_4_export\[1\] " "Node \"hex5_4_export\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5_4_export\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5_4_export\[2\] " "Node \"hex5_4_export\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5_4_export\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5_4_export\[3\] " "Node \"hex5_4_export\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5_4_export\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5_4_export\[4\] " "Node \"hex5_4_export\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5_4_export\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5_4_export\[5\] " "Node \"hex5_4_export\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5_4_export\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5_4_export\[6\] " "Node \"hex5_4_export\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5_4_export\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5_4_export\[7\] " "Node \"hex5_4_export\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5_4_export\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5_4_export\[8\] " "Node \"hex5_4_export\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5_4_export\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5_4_export\[9\] " "Node \"hex5_4_export\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hex5_4_export\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_export\[0\] " "Node \"led_export\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led_export\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_export\[1\] " "Node \"led_export\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led_export\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_export\[2\] " "Node \"led_export\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led_export\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_export\[3\] " "Node \"led_export\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led_export\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_export\[4\] " "Node \"led_export\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led_export\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_export\[5\] " "Node \"led_export\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led_export\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_export\[6\] " "Node \"led_export\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led_export\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_export\[7\] " "Node \"led_export\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led_export\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_export\[8\] " "Node \"led_export\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led_export\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_export\[9\] " "Node \"led_export\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led_export\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pb_export\[0\] " "Node \"pb_export\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_export\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pb_export\[1\] " "Node \"pb_export\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_export\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pb_export\[2\] " "Node \"pb_export\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_export\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_addr\[0\] " "Node \"sdram_wire_addr\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_addr\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_addr\[10\] " "Node \"sdram_wire_addr\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_addr\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_addr\[11\] " "Node \"sdram_wire_addr\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_addr\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_addr\[12\] " "Node \"sdram_wire_addr\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_addr\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_addr\[1\] " "Node \"sdram_wire_addr\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_addr\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_addr\[2\] " "Node \"sdram_wire_addr\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_addr\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_addr\[3\] " "Node \"sdram_wire_addr\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_addr\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_addr\[4\] " "Node \"sdram_wire_addr\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_addr\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_addr\[5\] " "Node \"sdram_wire_addr\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_addr\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_addr\[6\] " "Node \"sdram_wire_addr\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_addr\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_addr\[7\] " "Node \"sdram_wire_addr\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_addr\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_addr\[8\] " "Node \"sdram_wire_addr\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_addr\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_addr\[9\] " "Node \"sdram_wire_addr\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_addr\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_ba\[0\] " "Node \"sdram_wire_ba\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_ba\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_ba\[1\] " "Node \"sdram_wire_ba\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_ba\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_cas_n " "Node \"sdram_wire_cas_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_cas_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_cke " "Node \"sdram_wire_cke\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_cke" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_cs_n " "Node \"sdram_wire_cs_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_cs_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_dq\[0\] " "Node \"sdram_wire_dq\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_dq\[10\] " "Node \"sdram_wire_dq\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_dq\[11\] " "Node \"sdram_wire_dq\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_dq\[12\] " "Node \"sdram_wire_dq\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_dq\[13\] " "Node \"sdram_wire_dq\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_dq\[14\] " "Node \"sdram_wire_dq\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_dq\[15\] " "Node \"sdram_wire_dq\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_dq\[1\] " "Node \"sdram_wire_dq\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_dq\[2\] " "Node \"sdram_wire_dq\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_dq\[3\] " "Node \"sdram_wire_dq\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_dq\[4\] " "Node \"sdram_wire_dq\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_dq\[5\] " "Node \"sdram_wire_dq\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_dq\[6\] " "Node \"sdram_wire_dq\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_dq\[7\] " "Node \"sdram_wire_dq\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_dq\[8\] " "Node \"sdram_wire_dq\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_dq\[9\] " "Node \"sdram_wire_dq\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_dqm\[0\] " "Node \"sdram_wire_dqm\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dqm\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_dqm\[1\] " "Node \"sdram_wire_dqm\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dqm\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_ras_n " "Node \"sdram_wire_ras_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_ras_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_wire_we_n " "Node \"sdram_wire_we_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_we_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_export\[0\] " "Node \"sw_export\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_export\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_export\[1\] " "Node \"sw_export\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_export\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_export\[2\] " "Node \"sw_export\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_export\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_export\[3\] " "Node \"sw_export\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_export\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_export\[4\] " "Node \"sw_export\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_export\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_export\[5\] " "Node \"sw_export\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_export\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_export\[6\] " "Node \"sw_export\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_export\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_export\[7\] " "Node \"sw_export\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_export\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_export\[8\] " "Node \"sw_export\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_export\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_export\[9\] " "Node \"sw_export\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_export\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579807358801 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1579807358801 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579807358816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1579807363957 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1579807364441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579807370941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1579807377847 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1579807380617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579807380617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1579807382258 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1579807389327 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1579807389327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1579807402408 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1579807402408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579807402408 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.06 " "Total time spent on timing analysis during the Fitter is 2.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1579807406854 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1579807406932 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1579807408401 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1579807408401 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1579807409823 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579807415629 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1579807415926 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/output_files/ACTIVIDAD5.fit.smsg " "Generated suppressed messages file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/output_files/ACTIVIDAD5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1579807416160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 113 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 113 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6826 " "Peak virtual memory: 6826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579807417411 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 23 14:23:37 2020 " "Processing ended: Thu Jan 23 14:23:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579807417411 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:15 " "Elapsed time: 00:01:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579807417411 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:43 " "Total CPU time (on all processors): 00:02:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579807417411 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1579807417411 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1579807418645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579807418645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 23 14:23:38 2020 " "Processing started: Thu Jan 23 14:23:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579807418645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1579807418645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ACTIVIDAD5 -c ACTIVIDAD5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ACTIVIDAD5 -c ACTIVIDAD5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1579807418645 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1579807419755 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1579807427692 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579807430380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 23 14:23:50 2020 " "Processing ended: Thu Jan 23 14:23:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579807430380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579807430380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579807430380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1579807430380 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1579807431208 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1579807432020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579807432020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 23 14:23:51 2020 " "Processing started: Thu Jan 23 14:23:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579807432020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807432020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ACTIVIDAD5 -c ACTIVIDAD5 " "Command: quartus_sta ACTIVIDAD5 -c ACTIVIDAD5" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807432020 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1579807432208 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807433130 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807433130 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807433177 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807433177 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807433817 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807433927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807433927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807433927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807433927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807433927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807433927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807433927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807433927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807433927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807433927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807433927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807433927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807433927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807433927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807433927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807433927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807433927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807433927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807433927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807433927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807433927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807433927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807433927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807433927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807433927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807433927 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1579807433927 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807433927 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1579807433927 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807433927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807433927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1579807433927 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1579807433927 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807433927 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu.sdc " "Reading SDC File: 'c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807433958 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807433973 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|ad_or_ltc_error_count\[3\] clk_clk " "Register SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|ad_or_ltc_error_count\[3\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1579807433989 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807433989 "|SISTEMA|clk_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "altera_reset_controller:rst_controller\|r_sync_rst " "Node: altera_reset_controller:rst_controller\|r_sync_rst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 altera_reset_controller:rst_controller\|r_sync_rst " "Latch SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 is being clocked by altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1579807433989 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807433989 "|SISTEMA|altera_reset_controller:rst_controller|r_sync_rst"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807434020 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807434130 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1579807434145 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1579807434161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.788 " "Worst-case setup slack is 12.788" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807434177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807434177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.788               0.000 altera_reserved_tck  " "   12.788               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807434177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807434177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.137 " "Worst-case hold slack is 0.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807434192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807434192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 altera_reserved_tck  " "    0.137               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807434192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807434192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.989 " "Worst-case recovery slack is 14.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807434192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807434192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.989               0.000 altera_reserved_tck  " "   14.989               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807434192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807434192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.828 " "Worst-case removal slack is 0.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807434192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807434192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.828               0.000 altera_reserved_tck  " "    0.828               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807434192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807434192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.530 " "Worst-case minimum pulse width slack is 15.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807434192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807434192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.530               0.000 altera_reserved_tck  " "   15.530               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807434192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807434192 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807434239 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807434239 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807434239 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807434239 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807434239 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.325 ns " "Worst Case Available Settling Time: 62.325 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807434239 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807434239 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807434239 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807434239 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807434239 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807434239 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807434239 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1579807434255 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807434286 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807436755 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|ad_or_ltc_error_count\[3\] clk_clk " "Register SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|ad_or_ltc_error_count\[3\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1579807436958 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807436958 "|SISTEMA|clk_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "altera_reset_controller:rst_controller\|r_sync_rst " "Node: altera_reset_controller:rst_controller\|r_sync_rst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 altera_reset_controller:rst_controller\|r_sync_rst " "Latch SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 is being clocked by altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1579807436958 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807436958 "|SISTEMA|altera_reset_controller:rst_controller|r_sync_rst"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807437067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.833 " "Worst-case setup slack is 12.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807437098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807437098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.833               0.000 altera_reserved_tck  " "   12.833               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807437098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807437098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.120 " "Worst-case hold slack is 0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807437098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807437098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 altera_reserved_tck  " "    0.120               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807437098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807437098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.093 " "Worst-case recovery slack is 15.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807437114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807437114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.093               0.000 altera_reserved_tck  " "   15.093               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807437114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807437114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.746 " "Worst-case removal slack is 0.746" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807437114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807437114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.746               0.000 altera_reserved_tck  " "    0.746               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807437114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807437114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.513 " "Worst-case minimum pulse width slack is 15.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807437114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807437114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.513               0.000 altera_reserved_tck  " "   15.513               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807437114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807437114 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807437145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807437145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807437145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807437145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807437145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.362 ns " "Worst Case Available Settling Time: 62.362 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807437145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807437145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807437145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807437145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807437145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807437145 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807437145 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1579807437145 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807437317 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807439614 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|ad_or_ltc_error_count\[3\] clk_clk " "Register SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|ad_or_ltc_error_count\[3\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1579807439817 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807439817 "|SISTEMA|clk_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "altera_reset_controller:rst_controller\|r_sync_rst " "Node: altera_reset_controller:rst_controller\|r_sync_rst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 altera_reset_controller:rst_controller\|r_sync_rst " "Latch SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 is being clocked by altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1579807439817 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807439817 "|SISTEMA|altera_reset_controller:rst_controller|r_sync_rst"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807439942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.698 " "Worst-case setup slack is 14.698" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807439958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807439958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.698               0.000 altera_reserved_tck  " "   14.698               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807439958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807439958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.042 " "Worst-case hold slack is 0.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807439958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807439958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042               0.000 altera_reserved_tck  " "    0.042               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807439958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807439958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.998 " "Worst-case recovery slack is 15.998" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807439958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807439958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.998               0.000 altera_reserved_tck  " "   15.998               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807439958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807439958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.393 " "Worst-case removal slack is 0.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807439973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807439973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 altera_reserved_tck  " "    0.393               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807439973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807439973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.425 " "Worst-case minimum pulse width slack is 15.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807439973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807439973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.425               0.000 altera_reserved_tck  " "   15.425               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807439973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807439973 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807440005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807440005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807440005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807440005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807440005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.784 ns " "Worst Case Available Settling Time: 63.784 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807440005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807440005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807440005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807440005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807440005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807440005 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807440005 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1579807440005 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|ad_or_ltc_error_count\[3\] clk_clk " "Register SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|ad_or_ltc_error_count\[3\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1579807440255 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807440255 "|SISTEMA|clk_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "altera_reset_controller:rst_controller\|r_sync_rst " "Node: altera_reset_controller:rst_controller\|r_sync_rst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 altera_reset_controller:rst_controller\|r_sync_rst " "Latch SISTEMA_LDR:ldr\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 is being clocked by altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1579807440255 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807440255 "|SISTEMA|altera_reset_controller:rst_controller|r_sync_rst"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807440380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.977 " "Worst-case setup slack is 14.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807440395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807440395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.977               0.000 altera_reserved_tck  " "   14.977               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807440395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807440395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.023 " "Worst-case hold slack is 0.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807440395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807440395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023               0.000 altera_reserved_tck  " "    0.023               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807440395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807440395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.183 " "Worst-case recovery slack is 16.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807440395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807440395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.183               0.000 altera_reserved_tck  " "   16.183               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807440395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807440395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.335 " "Worst-case removal slack is 0.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807440411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807440411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 altera_reserved_tck  " "    0.335               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807440411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807440411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.413 " "Worst-case minimum pulse width slack is 15.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807440411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807440411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.413               0.000 altera_reserved_tck  " "   15.413               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1579807440411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807440411 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807440442 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807440442 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807440442 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807440442 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807440442 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.942 ns " "Worst Case Available Settling Time: 63.942 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807440442 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807440442 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807440442 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807440442 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807440442 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1579807440442 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807440442 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807441614 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807441614 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5243 " "Peak virtual memory: 5243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579807441692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 23 14:24:01 2020 " "Processing ended: Thu Jan 23 14:24:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579807441692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579807441692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579807441692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807441692 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 129 s " "Quartus Prime Full Compilation was successful. 0 errors, 129 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1579807442489 ""}
