 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : fp_add
Version: U-2022.12
Date   : Mon Jun 30 18:51:35 2025
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: pip4_frac_reg[34]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip5_frac_reg[49]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip4_frac_reg[34]/CK (DFFSX1)            0.00       0.50 r
  pip4_frac_reg[34]/QN (DFFSX1)            0.57       1.07 f
  U5483/Y (NOR3X1)                         0.22       1.28 r
  U4941/Y (NAND4X1)                        0.24       1.52 f
  U5495/Y (NOR2X2)                         0.13       1.65 r
  U4741/Y (BUFX4)                          0.20       1.86 r
  U5515/Y (INVX4)                          0.07       1.92 f
  U5516/Y (AOI2BB2X2)                      0.26       2.18 f
  U5520/Y (NAND4BX1)                       0.17       2.35 r
  U5524/Y (NAND2BX2)                       0.20       2.55 r
  U5525/Y (CLKINVX3)                       0.08       2.63 f
  U5568/Y (AOI21XL)                        0.18       2.81 r
  U3989/Y (NAND2X1)                        0.16       2.97 f
  U5585/Y (OR3X2)                          0.28       3.25 f
  U3435/Y (NAND3X1)                        0.10       3.35 r
  U3434/Y (AOI21X1)                        0.12       3.47 f
  U5594/Y (OAI22X2)                        0.19       3.66 r
  U5596/Y (NAND2X4)                        0.18       3.84 f
  U5619/Y (MXI2X4)                         0.21       4.05 r
  U5430/Y (AND2X2)                         0.29       4.34 r
  U3396/Y (INVX1)                          0.11       4.45 f
  U5660/Y (INVX1)                          0.32       4.77 r
  U5655/Y (NAND2XL)                        0.11       4.87 f
  U5656/Y (NAND4XL)                        0.26       5.13 r
  U6094/Y (AOI22XL)                        0.17       5.30 f
  U3629/Y (NAND2XL)                        0.15       5.45 r
  U6095/Y (MX2X1)                          0.24       5.69 r
  U6096/Y (INVXL)                          0.06       5.75 f
  U3574/Y (OAI21XL)                        0.22       5.97 r
  U3400/Y (AOI22XL)                        0.15       6.12 f
  pip5_frac_reg[49]/D (DFFSX4)             0.00       6.12 f
  data arrival time                                   6.12

  clock clk (rise edge)                    6.00       6.00
  clock network delay (ideal)              0.50       6.50
  clock uncertainty                       -0.10       6.40
  pip5_frac_reg[49]/CK (DFFSX4)            0.00       6.40 r
  library setup time                      -0.28       6.12
  data required time                                  6.12
  -----------------------------------------------------------
  data required time                                  6.12
  data arrival time                                  -6.12
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: pip4_frac_reg[34]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip5_frac_reg[42]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip4_frac_reg[34]/CK (DFFSX1)            0.00       0.50 r
  pip4_frac_reg[34]/QN (DFFSX1)            0.57       1.07 f
  U5483/Y (NOR3X1)                         0.22       1.28 r
  U4941/Y (NAND4X1)                        0.24       1.52 f
  U5495/Y (NOR2X2)                         0.13       1.65 r
  U4741/Y (BUFX4)                          0.20       1.86 r
  U5515/Y (INVX4)                          0.07       1.92 f
  U5516/Y (AOI2BB2X2)                      0.26       2.18 f
  U5520/Y (NAND4BX1)                       0.17       2.35 r
  U5524/Y (NAND2BX2)                       0.20       2.55 r
  U5525/Y (CLKINVX3)                       0.08       2.63 f
  U5568/Y (AOI21XL)                        0.18       2.81 r
  U3989/Y (NAND2X1)                        0.16       2.97 f
  U5585/Y (OR3X2)                          0.28       3.25 f
  U3435/Y (NAND3X1)                        0.10       3.35 r
  U3434/Y (AOI21X1)                        0.12       3.47 f
  U5594/Y (OAI22X2)                        0.19       3.66 r
  U5596/Y (NAND2X4)                        0.18       3.84 f
  U5619/Y (MXI2X4)                         0.21       4.05 f
  U5430/Y (AND2X2)                         0.28       4.33 f
  U3396/Y (INVX1)                          0.15       4.48 r
  U5429/Y (INVX1)                          0.20       4.68 f
  U5779/Y (NAND2XL)                        0.12       4.79 r
  U3752/Y (OAI2BB1XL)                      0.07       4.87 f
  U5780/Y (NOR2XL)                         0.24       5.10 r
  U5784/Y (MXI2X1)                         0.17       5.28 f
  U5785/Y (INVXL)                          0.11       5.39 r
  U5795/Y (OAI222XL)                       0.21       5.60 f
  U7194/Y (OAI211XL)                       0.26       5.86 r
  U7195/Y (OAI21XL)                        0.16       6.02 f
  U7238/Y (AOI22XL)                        0.26       6.28 r
  pip5_frac_reg[42]/D (DFFSX4)             0.00       6.28 r
  data arrival time                                   6.28

  clock clk (rise edge)                    6.00       6.00
  clock network delay (ideal)              0.50       6.50
  clock uncertainty                       -0.10       6.40
  pip5_frac_reg[42]/CK (DFFSX4)            0.00       6.40 r
  library setup time                      -0.12       6.28
  data required time                                  6.28
  -----------------------------------------------------------
  data required time                                  6.28
  data arrival time                                  -6.28
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: pip4_frac_reg[34]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip5_frac_reg[48]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip4_frac_reg[34]/CK (DFFSX1)            0.00       0.50 r
  pip4_frac_reg[34]/QN (DFFSX1)            0.57       1.07 f
  U5483/Y (NOR3X1)                         0.22       1.28 r
  U4941/Y (NAND4X1)                        0.24       1.52 f
  U5495/Y (NOR2X2)                         0.13       1.65 r
  U4741/Y (BUFX4)                          0.20       1.86 r
  U5515/Y (INVX4)                          0.07       1.92 f
  U5516/Y (AOI2BB2X2)                      0.26       2.18 f
  U5520/Y (NAND4BX1)                       0.17       2.35 r
  U5524/Y (NAND2BX2)                       0.20       2.55 r
  U5525/Y (CLKINVX3)                       0.08       2.63 f
  U5568/Y (AOI21XL)                        0.18       2.81 r
  U3989/Y (NAND2X1)                        0.16       2.97 f
  U5585/Y (OR3X2)                          0.28       3.25 f
  U3435/Y (NAND3X1)                        0.10       3.35 r
  U3434/Y (AOI21X1)                        0.12       3.47 f
  U5594/Y (OAI22X2)                        0.19       3.66 r
  U5596/Y (NAND2X4)                        0.18       3.84 f
  U5620/Y (MXI2X4)                         0.19       4.03 r
  U3341/Y (INVX1)                          0.10       4.13 f
  U5623/Y (NAND2X1)                        0.13       4.26 r
  U3339/Y (BUFX4)                          0.26       4.52 r
  U5431/Y (CLKINVX3)                       0.23       4.74 f
  U5646/Y (NAND2XL)                        0.14       4.89 r
  U5648/Y (NAND4X1)                        0.16       5.05 f
  U5739/Y (MXI2X1)                         0.20       5.25 r
  U5740/Y (INVX1)                          0.06       5.31 f
  U5452/Y (OAI222XL)                       0.30       5.61 r
  U5742/Y (MXI2X1)                         0.20       5.81 f
  U5743/Y (INVXL)                          0.11       5.92 r
  U3375/Y (OAI21XL)                        0.13       6.05 f
  U5768/Y (AOI22X1)                        0.23       6.27 r
  pip5_frac_reg[48]/D (DFFSX4)             0.00       6.27 r
  data arrival time                                   6.27

  clock clk (rise edge)                    6.00       6.00
  clock network delay (ideal)              0.50       6.50
  clock uncertainty                       -0.10       6.40
  pip5_frac_reg[48]/CK (DFFSX4)            0.00       6.40 r
  library setup time                      -0.12       6.28
  data required time                                  6.28
  -----------------------------------------------------------
  data required time                                  6.28
  data arrival time                                  -6.27
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: pip4_frac_reg[34]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip5_frac_reg[32]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip4_frac_reg[34]/CK (DFFSX1)            0.00       0.50 r
  pip4_frac_reg[34]/QN (DFFSX1)            0.57       1.07 f
  U5483/Y (NOR3X1)                         0.22       1.28 r
  U4941/Y (NAND4X1)                        0.24       1.52 f
  U5495/Y (NOR2X2)                         0.13       1.65 r
  U4741/Y (BUFX4)                          0.20       1.86 r
  U5515/Y (INVX4)                          0.07       1.92 f
  U5516/Y (AOI2BB2X2)                      0.26       2.18 f
  U5520/Y (NAND4BX1)                       0.17       2.35 r
  U5524/Y (NAND2BX2)                       0.20       2.55 r
  U5525/Y (CLKINVX3)                       0.08       2.63 f
  U5568/Y (AOI21XL)                        0.18       2.81 r
  U3989/Y (NAND2X1)                        0.16       2.97 f
  U5585/Y (OR3X2)                          0.28       3.25 f
  U3435/Y (NAND3X1)                        0.10       3.35 r
  U3434/Y (AOI21X1)                        0.12       3.47 f
  U5594/Y (OAI22X2)                        0.19       3.66 r
  U5596/Y (NAND2X4)                        0.18       3.84 f
  U5620/Y (MXI2X4)                         0.19       4.03 r
  U3341/Y (INVX1)                          0.10       4.13 f
  U5623/Y (NAND2X1)                        0.13       4.26 r
  U3339/Y (BUFX4)                          0.26       4.52 r
  U5431/Y (CLKINVX3)                       0.23       4.74 f
  U5646/Y (NAND2XL)                        0.14       4.89 r
  U5648/Y (NAND4X1)                        0.16       5.05 f
  U5739/Y (MXI2X1)                         0.20       5.25 r
  U5740/Y (INVX1)                          0.06       5.31 f
  U5452/Y (OAI222XL)                       0.30       5.61 r
  U7152/Y (INVXL)                          0.08       5.69 f
  U3567/Y (MXI2XL)                         0.16       5.85 r
  U7153/Y (OAI21XL)                        0.16       6.01 f
  U7154/Y (AOI22XL)                        0.26       6.27 r
  pip5_frac_reg[32]/D (DFFSX4)             0.00       6.27 r
  data arrival time                                   6.27

  clock clk (rise edge)                    6.00       6.00
  clock network delay (ideal)              0.50       6.50
  clock uncertainty                       -0.10       6.40
  pip5_frac_reg[32]/CK (DFFSX4)            0.00       6.40 r
  library setup time                      -0.12       6.28
  data required time                                  6.28
  -----------------------------------------------------------
  data required time                                  6.28
  data arrival time                                  -6.27
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: pip4_frac_reg[34]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip5_frac_reg[34]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip4_frac_reg[34]/CK (DFFSX1)            0.00       0.50 r
  pip4_frac_reg[34]/QN (DFFSX1)            0.57       1.07 f
  U5483/Y (NOR3X1)                         0.22       1.28 r
  U4941/Y (NAND4X1)                        0.24       1.52 f
  U5495/Y (NOR2X2)                         0.13       1.65 r
  U4741/Y (BUFX4)                          0.20       1.86 r
  U5515/Y (INVX4)                          0.07       1.92 f
  U5516/Y (AOI2BB2X2)                      0.26       2.18 f
  U5520/Y (NAND4BX1)                       0.17       2.35 r
  U5524/Y (NAND2BX2)                       0.20       2.55 r
  U5525/Y (CLKINVX3)                       0.08       2.63 f
  U5568/Y (AOI21XL)                        0.18       2.81 r
  U3989/Y (NAND2X1)                        0.16       2.97 f
  U5570/Y (AOI21X4)                        0.17       3.14 r
  U3951/Y (INVX2)                          0.07       3.20 f
  U5571/Y (NOR2X2)                         0.12       3.33 r
  U3917/Y (INVX1)                          0.08       3.41 f
  U5453/Y (AOI21X2)                        0.21       3.61 r
  U3880/Y (OAI21X2)                        0.13       3.75 f
  U5578/Y (AOI21X4)                        0.15       3.90 r
  U3847/Y (OAI21X2)                        0.10       3.99 f
  U3829/Y (AOI21X1)                        0.15       4.14 r
  U5582/Y (INVX1)                          0.08       4.23 f
  U3800/Y (OR2X2)                          0.21       4.44 f
  U5583/Y (OR2X2)                          0.22       4.66 f
  U5584/Y (OR2X4)                          0.20       4.86 f
  U3414/Y (XNOR2X2)                        0.28       5.14 r
  U5611/Y (NAND2BX2)                       0.18       5.33 r
  U5438/Y (AND3X2)                         0.19       5.51 r
  U5432/Y (AND2X2)                         0.17       5.68 r
  U3391/Y (CLKINVX2)                       0.12       5.80 f
  U3394/Y (CLKINVX2)                       0.21       6.01 r
  U7170/Y (AOI22XL)                        0.09       6.10 f
  pip5_frac_reg[34]/D (DFFSX4)             0.00       6.10 f
  data arrival time                                   6.10

  clock clk (rise edge)                    6.00       6.00
  clock network delay (ideal)              0.50       6.50
  clock uncertainty                       -0.10       6.40
  pip5_frac_reg[34]/CK (DFFSX4)            0.00       6.40 r
  library setup time                      -0.28       6.12
  data required time                                  6.12
  -----------------------------------------------------------
  data required time                                  6.12
  data arrival time                                  -6.10
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: pip4_frac_reg[34]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip5_frac_reg[46]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip4_frac_reg[34]/CK (DFFSX1)            0.00       0.50 r
  pip4_frac_reg[34]/QN (DFFSX1)            0.57       1.07 f
  U5483/Y (NOR3X1)                         0.22       1.28 r
  U4941/Y (NAND4X1)                        0.24       1.52 f
  U5495/Y (NOR2X2)                         0.13       1.65 r
  U4741/Y (BUFX4)                          0.20       1.86 r
  U5515/Y (INVX4)                          0.07       1.92 f
  U5516/Y (AOI2BB2X2)                      0.26       2.18 f
  U5520/Y (NAND4BX1)                       0.17       2.35 r
  U5524/Y (NAND2BX2)                       0.20       2.55 r
  U5525/Y (CLKINVX3)                       0.08       2.63 f
  U5568/Y (AOI21XL)                        0.18       2.81 r
  U3989/Y (NAND2X1)                        0.16       2.97 f
  U5570/Y (AOI21X4)                        0.17       3.14 r
  U3951/Y (INVX2)                          0.07       3.20 f
  U5571/Y (NOR2X2)                         0.12       3.33 r
  U3917/Y (INVX1)                          0.08       3.41 f
  U5453/Y (AOI21X2)                        0.21       3.61 r
  U3880/Y (OAI21X2)                        0.13       3.75 f
  U5578/Y (AOI21X4)                        0.15       3.90 r
  U3847/Y (OAI21X2)                        0.10       3.99 f
  U3829/Y (AOI21X1)                        0.15       4.14 r
  U5582/Y (INVX1)                          0.08       4.23 f
  U3800/Y (OR2X2)                          0.21       4.44 f
  U5583/Y (OR2X2)                          0.22       4.66 f
  U5584/Y (OR2X4)                          0.20       4.86 f
  U3414/Y (XNOR2X2)                        0.28       5.14 r
  U5611/Y (NAND2BX2)                       0.18       5.33 r
  U5438/Y (AND3X2)                         0.19       5.51 r
  U5432/Y (AND2X2)                         0.17       5.68 r
  U3391/Y (CLKINVX2)                       0.12       5.80 f
  U3394/Y (CLKINVX2)                       0.21       6.01 r
  U7220/Y (AOI22XL)                        0.09       6.10 f
  pip5_frac_reg[46]/D (DFFSX4)             0.00       6.10 f
  data arrival time                                   6.10

  clock clk (rise edge)                    6.00       6.00
  clock network delay (ideal)              0.50       6.50
  clock uncertainty                       -0.10       6.40
  pip5_frac_reg[46]/CK (DFFSX4)            0.00       6.40 r
  library setup time                      -0.28       6.12
  data required time                                  6.12
  -----------------------------------------------------------
  data required time                                  6.12
  data arrival time                                  -6.10
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: pip4_frac_reg[34]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip5_frac_reg[38]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip4_frac_reg[34]/CK (DFFSX1)            0.00       0.50 r
  pip4_frac_reg[34]/QN (DFFSX1)            0.57       1.07 f
  U5483/Y (NOR3X1)                         0.22       1.28 r
  U4941/Y (NAND4X1)                        0.24       1.52 f
  U5495/Y (NOR2X2)                         0.13       1.65 r
  U4741/Y (BUFX4)                          0.20       1.86 r
  U5515/Y (INVX4)                          0.07       1.92 f
  U5516/Y (AOI2BB2X2)                      0.26       2.18 f
  U5520/Y (NAND4BX1)                       0.17       2.35 r
  U5524/Y (NAND2BX2)                       0.20       2.55 r
  U5525/Y (CLKINVX3)                       0.08       2.63 f
  U5568/Y (AOI21XL)                        0.18       2.81 r
  U3989/Y (NAND2X1)                        0.16       2.97 f
  U5570/Y (AOI21X4)                        0.17       3.14 r
  U3951/Y (INVX2)                          0.07       3.20 f
  U5571/Y (NOR2X2)                         0.12       3.33 r
  U3917/Y (INVX1)                          0.08       3.41 f
  U5453/Y (AOI21X2)                        0.21       3.61 r
  U3880/Y (OAI21X2)                        0.13       3.75 f
  U5578/Y (AOI21X4)                        0.15       3.90 r
  U3847/Y (OAI21X2)                        0.10       3.99 f
  U3829/Y (AOI21X1)                        0.15       4.14 r
  U5582/Y (INVX1)                          0.08       4.23 f
  U3800/Y (OR2X2)                          0.21       4.44 f
  U5583/Y (OR2X2)                          0.22       4.66 f
  U5584/Y (OR2X4)                          0.20       4.86 f
  U3414/Y (XNOR2X2)                        0.28       5.14 r
  U5611/Y (NAND2BX2)                       0.18       5.33 r
  U5438/Y (AND3X2)                         0.19       5.51 r
  U5432/Y (AND2X2)                         0.17       5.68 r
  U3391/Y (CLKINVX2)                       0.12       5.80 f
  U3394/Y (CLKINVX2)                       0.21       6.01 r
  U6903/Y (AOI22XL)                        0.09       6.10 f
  pip5_frac_reg[38]/D (DFFSX4)             0.00       6.10 f
  data arrival time                                   6.10

  clock clk (rise edge)                    6.00       6.00
  clock network delay (ideal)              0.50       6.50
  clock uncertainty                       -0.10       6.40
  pip5_frac_reg[38]/CK (DFFSX4)            0.00       6.40 r
  library setup time                      -0.28       6.12
  data required time                                  6.12
  -----------------------------------------------------------
  data required time                                  6.12
  data arrival time                                  -6.10
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: pip4_frac_reg[34]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip5_frac_reg[37]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip4_frac_reg[34]/CK (DFFSX1)            0.00       0.50 r
  pip4_frac_reg[34]/QN (DFFSX1)            0.57       1.07 f
  U5483/Y (NOR3X1)                         0.22       1.28 r
  U4941/Y (NAND4X1)                        0.24       1.52 f
  U5495/Y (NOR2X2)                         0.13       1.65 r
  U4741/Y (BUFX4)                          0.20       1.86 r
  U5515/Y (INVX4)                          0.07       1.92 f
  U5516/Y (AOI2BB2X2)                      0.26       2.18 f
  U5520/Y (NAND4BX1)                       0.17       2.35 r
  U5524/Y (NAND2BX2)                       0.20       2.55 r
  U5525/Y (CLKINVX3)                       0.08       2.63 f
  U5568/Y (AOI21XL)                        0.18       2.81 r
  U3989/Y (NAND2X1)                        0.16       2.97 f
  U5570/Y (AOI21X4)                        0.17       3.14 r
  U3951/Y (INVX2)                          0.07       3.20 f
  U5571/Y (NOR2X2)                         0.12       3.33 r
  U3917/Y (INVX1)                          0.08       3.41 f
  U5453/Y (AOI21X2)                        0.21       3.61 r
  U3880/Y (OAI21X2)                        0.13       3.75 f
  U5578/Y (AOI21X4)                        0.15       3.90 r
  U3847/Y (OAI21X2)                        0.10       3.99 f
  U3829/Y (AOI21X1)                        0.15       4.14 r
  U5582/Y (INVX1)                          0.08       4.23 f
  U3800/Y (OR2X2)                          0.21       4.44 f
  U5583/Y (OR2X2)                          0.22       4.66 f
  U5584/Y (OR2X4)                          0.20       4.86 f
  U3414/Y (XNOR2X2)                        0.28       5.14 r
  U5611/Y (NAND2BX2)                       0.18       5.33 r
  U5438/Y (AND3X2)                         0.19       5.51 r
  U5432/Y (AND2X2)                         0.17       5.68 r
  U3391/Y (CLKINVX2)                       0.12       5.80 f
  U3394/Y (CLKINVX2)                       0.21       6.01 r
  U7246/Y (AOI22XL)                        0.09       6.10 f
  pip5_frac_reg[37]/D (DFFSX4)             0.00       6.10 f
  data arrival time                                   6.10

  clock clk (rise edge)                    6.00       6.00
  clock network delay (ideal)              0.50       6.50
  clock uncertainty                       -0.10       6.40
  pip5_frac_reg[37]/CK (DFFSX4)            0.00       6.40 r
  library setup time                      -0.28       6.12
  data required time                                  6.12
  -----------------------------------------------------------
  data required time                                  6.12
  data arrival time                                  -6.10
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: pip4_frac_reg[34]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip5_frac_reg[33]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip4_frac_reg[34]/CK (DFFSX1)            0.00       0.50 r
  pip4_frac_reg[34]/QN (DFFSX1)            0.57       1.07 f
  U5483/Y (NOR3X1)                         0.22       1.28 r
  U4941/Y (NAND4X1)                        0.24       1.52 f
  U5495/Y (NOR2X2)                         0.13       1.65 r
  U4741/Y (BUFX4)                          0.20       1.86 r
  U5515/Y (INVX4)                          0.07       1.92 f
  U5516/Y (AOI2BB2X2)                      0.26       2.18 f
  U5520/Y (NAND4BX1)                       0.17       2.35 r
  U5524/Y (NAND2BX2)                       0.20       2.55 r
  U5525/Y (CLKINVX3)                       0.08       2.63 f
  U5568/Y (AOI21XL)                        0.18       2.81 r
  U3989/Y (NAND2X1)                        0.16       2.97 f
  U5570/Y (AOI21X4)                        0.17       3.14 r
  U3951/Y (INVX2)                          0.07       3.20 f
  U5571/Y (NOR2X2)                         0.12       3.33 r
  U3917/Y (INVX1)                          0.08       3.41 f
  U5453/Y (AOI21X2)                        0.21       3.61 r
  U3880/Y (OAI21X2)                        0.13       3.75 f
  U5578/Y (AOI21X4)                        0.15       3.90 r
  U3847/Y (OAI21X2)                        0.10       3.99 f
  U3829/Y (AOI21X1)                        0.15       4.14 r
  U5582/Y (INVX1)                          0.08       4.23 f
  U3800/Y (OR2X2)                          0.21       4.44 f
  U5583/Y (OR2X2)                          0.22       4.66 f
  U5584/Y (OR2X4)                          0.20       4.86 f
  U3414/Y (XNOR2X2)                        0.28       5.14 r
  U5611/Y (NAND2BX2)                       0.18       5.33 r
  U5438/Y (AND3X2)                         0.19       5.51 r
  U5432/Y (AND2X2)                         0.17       5.68 r
  U3391/Y (CLKINVX2)                       0.12       5.80 f
  U3394/Y (CLKINVX2)                       0.21       6.01 r
  U7181/Y (AOI22XL)                        0.09       6.10 f
  pip5_frac_reg[33]/D (DFFSX4)             0.00       6.10 f
  data arrival time                                   6.10

  clock clk (rise edge)                    6.00       6.00
  clock network delay (ideal)              0.50       6.50
  clock uncertainty                       -0.10       6.40
  pip5_frac_reg[33]/CK (DFFSX4)            0.00       6.40 r
  library setup time                      -0.28       6.12
  data required time                                  6.12
  -----------------------------------------------------------
  data required time                                  6.12
  data arrival time                                  -6.10
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: pip4_frac_reg[34]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip5_frac_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip4_frac_reg[34]/CK (DFFSX1)            0.00       0.50 r
  pip4_frac_reg[34]/QN (DFFSX1)            0.57       1.07 f
  U5483/Y (NOR3X1)                         0.22       1.28 r
  U4941/Y (NAND4X1)                        0.24       1.52 f
  U5495/Y (NOR2X2)                         0.13       1.65 r
  U4741/Y (BUFX4)                          0.20       1.86 r
  U5515/Y (INVX4)                          0.07       1.92 f
  U5516/Y (AOI2BB2X2)                      0.26       2.18 f
  U5520/Y (NAND4BX1)                       0.17       2.35 r
  U5524/Y (NAND2BX2)                       0.20       2.55 r
  U5525/Y (CLKINVX3)                       0.08       2.63 f
  U5568/Y (AOI21XL)                        0.18       2.81 r
  U3989/Y (NAND2X1)                        0.16       2.97 f
  U5570/Y (AOI21X4)                        0.17       3.14 r
  U3951/Y (INVX2)                          0.07       3.20 f
  U5571/Y (NOR2X2)                         0.12       3.33 r
  U3917/Y (INVX1)                          0.08       3.41 f
  U5453/Y (AOI21X2)                        0.21       3.61 r
  U3880/Y (OAI21X2)                        0.13       3.75 f
  U5578/Y (AOI21X4)                        0.15       3.90 r
  U3847/Y (OAI21X2)                        0.10       3.99 f
  U3829/Y (AOI21X1)                        0.15       4.14 r
  U5582/Y (INVX1)                          0.08       4.23 f
  U3800/Y (OR2X2)                          0.21       4.44 f
  U5583/Y (OR2X2)                          0.22       4.66 f
  U5584/Y (OR2X4)                          0.20       4.86 f
  U3414/Y (XNOR2X2)                        0.28       5.14 r
  U5611/Y (NAND2BX2)                       0.18       5.33 r
  U5438/Y (AND3X2)                         0.19       5.51 r
  U5432/Y (AND2X2)                         0.17       5.68 r
  U3391/Y (CLKINVX2)                       0.12       5.80 f
  U3394/Y (CLKINVX2)                       0.21       6.01 r
  U6895/Y (AOI22XL)                        0.09       6.10 f
  pip5_frac_reg[39]/D (DFFSX4)             0.00       6.10 f
  data arrival time                                   6.10

  clock clk (rise edge)                    6.00       6.00
  clock network delay (ideal)              0.50       6.50
  clock uncertainty                       -0.10       6.40
  pip5_frac_reg[39]/CK (DFFSX4)            0.00       6.40 r
  library setup time                      -0.28       6.12
  data required time                                  6.12
  -----------------------------------------------------------
  data required time                                  6.12
  data arrival time                                  -6.10
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
