{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 3.59976,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 3.59985,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000242373,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000179949,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000141847,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000179949,
	"finish__design__instance__count__class:endcap_cell": 80,
	"finish__design__instance__area__class:endcap_cell": 351.232,
	"finish__design__instance__count__class:fill_cell": 520,
	"finish__design__instance__area__class:fill_cell": 15230.3,
	"finish__design__instance__count__class:tap_cell": 21,
	"finish__design__instance__area__class:tap_cell": 92.1984,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 175.616,
	"finish__design__instance__count__class:timing_repair_buffer": 35,
	"finish__design__instance__area__class:timing_repair_buffer": 2765.95,
	"finish__design__instance__count__class:inverter": 17,
	"finish__design__instance__area__class:inverter": 223.91,
	"finish__design__instance__count__class:sequential_cell": 23,
	"finish__design__instance__area__class:sequential_cell": 1817.63,
	"finish__design__instance__count__class:multi_input_combinational_cell": 139,
	"finish__design__instance__area__class:multi_input_combinational_cell": 4192.83,
	"finish__design__instance__count": 839,
	"finish__design__instance__area": 24849.7,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 12.1055,
	"finish__timing__hold__ws": 0.467915,
	"finish__timing__fmax__clock:ring_clk": 1.2667e+08,
	"finish__timing__fmax": 1.2667e+08,
	"finish__clock__skew__setup": 0.0482602,
	"finish__clock__skew__hold": 0.108702,
	"finish__timing__drv__max_slew_limit": 0.688295,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.952472,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00275923,
	"finish__power__switching__total": 0.00105246,
	"finish__power__leakage__total": 4.12573e-08,
	"finish__power__total": 0.00381174,
	"finish__design__io": 36,
	"finish__design__die__area": 26505.5,
	"finish__design__core__area": 24849.7,
	"finish__design__instance__count": 319,
	"finish__design__instance__area": 9619.37,
	"finish__design__instance__count__stdcell": 319,
	"finish__design__instance__area__stdcell": 9619.37,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.387102,
	"finish__design__instance__utilization__stdcell": 0.387102,
	"finish__design__rows": 40,
	"finish__design__rows:GF018hv5v_mcu_sc7": 40,
	"finish__design__sites": 11320,
	"finish__design__sites:GF018hv5v_mcu_sc7": 11320,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}