// Seed: 4161235870
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    input wand id_2,
    output wor id_3,
    input wire id_4,
    input uwire id_5,
    output supply0 id_6,
    input wire id_7,
    output wor id_8,
    input supply0 id_9,
    output uwire id_10,
    input supply0 id_11,
    input tri id_12,
    input supply1 id_13,
    output tri id_14,
    inout supply1 id_15,
    output uwire id_16
);
  assign id_15 = ((id_12 - 1)) & id_12;
  wand id_18 = id_15;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1
);
  assign id_3 = id_1;
  module_0(
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_0,
      id_0,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
