============================================================
   Tang Dynasty, V5.6.119222
      Copyright (c) 2012-2024 Anlogic Inc.
   Executable = D:/Anlogic/TD_5.6.5_Release_119.222/bin/td.exe
   Built at =   17:28:21 May 30 2024
   Run by =     zhangzzp
   Run Date =   Wed Oct 23 17:16:53 2024

   Run on =     LAPTOP-0TAVQITN
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj -phy"
RUN-6001 WARNING: File ../../al_ip/ip_pll.v already exists in IP ../../al_ip/ip_pll.ipc, it will be removed from project.
RUN-6001 WARNING: File ../../al_ip/ramfifo.v already exists in IP ../../al_ip/ramfifo.ipc, it will be removed from project.
RUN-6001 WARNING: File ../../al_ip/sdram.v already exists in IP ../../al_ip/sdram.ipc, it will be removed from project.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.119222.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.119222 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD_5.6.5_Release_119.222/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    new     |       new        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (191 clock/control pins, 3 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_reader/clk is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net Sdram_Control_4Port/CTRL_CLK is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "Sdram_Control_4Port/read_fifo1/dcfifo_component/clk" drives clk pins.
SYN-4024 : Net "Sdram_Control_4Port/write_fifo1/dcfifo_component/clk" drives clk pins.
SYN-4024 : Net "cam_pclk_dup_1" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_camera_reader/wrreq" drives clk pins.
SYN-4024 : Net "u_camera_reader/wrclk1" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/read_fifo1/dcfifo_component/clk as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/write_fifo1/dcfifo_component/clk as clock net
SYN-4025 : Tag rtl::Net cam_pclk_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_camera_reader/clk as clock net
SYN-4025 : Tag rtl::Net u_camera_reader/wrclk1 as clock net
SYN-4025 : Tag rtl::Net u_camera_reader/wrreq as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 13 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net Sdram_Control_4Port/read_fifo1/dcfifo_component/clk to drive 102 clock pins.
SYN-4015 : Create BUFG instance for clk Net Sdram_Control_4Port/write_fifo1/dcfifo_component/clk to drive 102 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_reader/wrreq to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_reader/wrclk1 to drive 1 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 1758 instances
RUN-0007 : 981 luts, 535 seqs, 81 mslices, 46 lslices, 100 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1931 nets
RUN-1001 : 1292 nets have 2 pins
RUN-1001 : 444 nets have [3 - 5] pins
RUN-1001 : 119 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     65      
RUN-1001 :   No   |  No   |  Yes  |     356     
RUN-1001 :   No   |  Yes  |  No   |     20      
RUN-1001 :   Yes  |  No   |  No   |     24      
RUN-1001 :   Yes  |  No   |  Yes  |     46      
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  10   |     3      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 22
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1755 instances, 981 luts, 535 seqs, 127 slices, 25 macros(127 instances: 81 mslices 46 lslices)
PHY-0007 : Cell area utilization is 6%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 426236
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1755.
PHY-3001 : End clustering;  0.000116s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 316525, overlap = 13.5
PHY-3002 : Step(2): len = 283264, overlap = 13.5
PHY-3002 : Step(3): len = 192445, overlap = 13.5
PHY-3002 : Step(4): len = 189930, overlap = 13.5
PHY-3002 : Step(5): len = 150737, overlap = 13.5
PHY-3002 : Step(6): len = 134979, overlap = 13.5
PHY-3002 : Step(7): len = 127005, overlap = 9
PHY-3002 : Step(8): len = 118840, overlap = 9
PHY-3002 : Step(9): len = 107616, overlap = 9.1875
PHY-3002 : Step(10): len = 98712.6, overlap = 14.125
PHY-3002 : Step(11): len = 91357.7, overlap = 16.4062
PHY-3002 : Step(12): len = 88786, overlap = 17.8438
PHY-3002 : Step(13): len = 83615.6, overlap = 17.9375
PHY-3002 : Step(14): len = 82768.7, overlap = 18.2188
PHY-3002 : Step(15): len = 80741.4, overlap = 19.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000103471
PHY-3002 : Step(16): len = 82510.5, overlap = 19.9375
PHY-3002 : Step(17): len = 82535.6, overlap = 20
PHY-3002 : Step(18): len = 80807.2, overlap = 19.9375
PHY-3002 : Step(19): len = 80752.7, overlap = 20
PHY-3002 : Step(20): len = 80749.1, overlap = 20.3125
PHY-3002 : Step(21): len = 80288.9, overlap = 16
PHY-3002 : Step(22): len = 80205.2, overlap = 16.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000206943
PHY-3002 : Step(23): len = 79969.8, overlap = 16.0625
PHY-3002 : Step(24): len = 79696.1, overlap = 16.125
PHY-3002 : Step(25): len = 79463.7, overlap = 16.2812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000413886
PHY-3002 : Step(26): len = 79093.2, overlap = 16.5938
PHY-3002 : Step(27): len = 84944, overlap = 21.6562
PHY-3002 : Step(28): len = 85124.4, overlap = 21.6562
PHY-3002 : Step(29): len = 85666.6, overlap = 17.1562
PHY-3002 : Step(30): len = 86487.2, overlap = 17.2812
PHY-3002 : Step(31): len = 86491.7, overlap = 17.4062
PHY-3002 : Step(32): len = 86436.4, overlap = 17.5
PHY-3002 : Step(33): len = 86245.8, overlap = 17.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000827771
PHY-3002 : Step(34): len = 86325.2, overlap = 17.5
PHY-3002 : Step(35): len = 86896.8, overlap = 17.5938
PHY-3002 : Step(36): len = 86864.7, overlap = 17.6875
PHY-3002 : Step(37): len = 86625.4, overlap = 17.6875
PHY-3002 : Step(38): len = 86526.6, overlap = 17.6875
PHY-3002 : Step(39): len = 86463, overlap = 17.6875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00165554
PHY-3002 : Step(40): len = 86604.4, overlap = 17.5625
PHY-3002 : Step(41): len = 86589.8, overlap = 17.5625
PHY-3002 : Step(42): len = 86503.8, overlap = 17.5625
PHY-3001 : Before Legalized: Len = 86503.8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017295s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (90.3%)

PHY-3001 : After Legalized: Len = 93838.5, Over = 8.5625
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(43): len = 85003.9, overlap = 22.5
PHY-3002 : Step(44): len = 85404.4, overlap = 21.4062
PHY-3002 : Step(45): len = 78757.1, overlap = 21.25
PHY-3002 : Step(46): len = 79329.7, overlap = 21.4375
PHY-3002 : Step(47): len = 75998.3, overlap = 27.0625
PHY-3002 : Step(48): len = 72668.6, overlap = 27.5938
PHY-3002 : Step(49): len = 71652.1, overlap = 26.125
PHY-3002 : Step(50): len = 70636.5, overlap = 24.2188
PHY-3002 : Step(51): len = 68740.4, overlap = 26.6562
PHY-3002 : Step(52): len = 67357.8, overlap = 24.9062
PHY-3002 : Step(53): len = 66697.1, overlap = 23.9688
PHY-3002 : Step(54): len = 66589.1, overlap = 26.5625
PHY-3002 : Step(55): len = 67175.1, overlap = 29.1875
PHY-3002 : Step(56): len = 65969.3, overlap = 42.0938
PHY-3002 : Step(57): len = 64478.4, overlap = 40.25
PHY-3002 : Step(58): len = 62810.7, overlap = 39.6875
PHY-3002 : Step(59): len = 61921.4, overlap = 37.75
PHY-3002 : Step(60): len = 61358.8, overlap = 36.2188
PHY-3002 : Step(61): len = 59784.9, overlap = 41.4688
PHY-3002 : Step(62): len = 59418, overlap = 40.7188
PHY-3002 : Step(63): len = 59157.6, overlap = 43.5312
PHY-3002 : Step(64): len = 58107.1, overlap = 45.875
PHY-3002 : Step(65): len = 57611.2, overlap = 41.125
PHY-3002 : Step(66): len = 57021.5, overlap = 40.8438
PHY-3002 : Step(67): len = 56836.8, overlap = 41.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.89609e-05
PHY-3002 : Step(68): len = 58546.8, overlap = 41.75
PHY-3002 : Step(69): len = 59174.4, overlap = 41.4688
PHY-3002 : Step(70): len = 60498.9, overlap = 39.5625
PHY-3002 : Step(71): len = 62310.8, overlap = 37.8438
PHY-3002 : Step(72): len = 60890.1, overlap = 27.25
PHY-3002 : Step(73): len = 61114.2, overlap = 23.8125
PHY-3002 : Step(74): len = 59853.5, overlap = 19.0625
PHY-3002 : Step(75): len = 59458.8, overlap = 17.75
PHY-3002 : Step(76): len = 59180, overlap = 22.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.79218e-05
PHY-3002 : Step(77): len = 58156.1, overlap = 22.9688
PHY-3002 : Step(78): len = 58156.1, overlap = 22.9688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000115844
PHY-3002 : Step(79): len = 58060.5, overlap = 23.2188
PHY-3002 : Step(80): len = 58234.6, overlap = 22.3125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000231687
PHY-3002 : Step(81): len = 57915.3, overlap = 20.4688
PHY-3002 : Step(82): len = 58057.7, overlap = 20.4062
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.81882e-06
PHY-3002 : Step(83): len = 58155.3, overlap = 90.9688
PHY-3002 : Step(84): len = 58155.3, overlap = 90.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.32913e-05
PHY-3002 : Step(85): len = 59978.4, overlap = 82.8125
PHY-3002 : Step(86): len = 60444.6, overlap = 81.5
PHY-3002 : Step(87): len = 60992.8, overlap = 70.625
PHY-3002 : Step(88): len = 61251.9, overlap = 69.25
PHY-3002 : Step(89): len = 61652, overlap = 61.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.65826e-05
PHY-3002 : Step(90): len = 61951.7, overlap = 61.5
PHY-3002 : Step(91): len = 62064.4, overlap = 61.0938
PHY-3002 : Step(92): len = 62875.3, overlap = 50.9688
PHY-3002 : Step(93): len = 62992.7, overlap = 49.5312
PHY-3002 : Step(94): len = 63183.1, overlap = 44.8438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.31652e-05
PHY-3002 : Step(95): len = 63739.7, overlap = 42.0938
PHY-3002 : Step(96): len = 64015.6, overlap = 41.4688
PHY-3002 : Step(97): len = 64183.7, overlap = 40.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00010633
PHY-3002 : Step(98): len = 64420.1, overlap = 37.2812
PHY-3002 : Step(99): len = 64420.1, overlap = 37.2812
PHY-3002 : Step(100): len = 64266, overlap = 37.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000205239
PHY-3002 : Step(101): len = 64879.9, overlap = 34
PHY-3002 : Step(102): len = 65027.8, overlap = 33.3125
PHY-3002 : Step(103): len = 65264.4, overlap = 32.5625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000410479
PHY-3002 : Step(104): len = 65407.1, overlap = 28.9062
PHY-3002 : Step(105): len = 65543.9, overlap = 27.4688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 79.25 peak overflow 3.41
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1931.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 73312, over cnt = 206(0%), over = 673, worst = 15
PHY-1001 : End global iterations;  0.211189s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (66.6%)

PHY-1001 : Congestion index: top1 = 33.23, top5 = 21.39, top10 = 14.87, top15 = 11.33.
PHY-1001 : End incremental global routing;  0.306490s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (61.2%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 7738, tnet num: 1928, tinst num: 1755, tnode num: 9407, tedge num: 11964.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.814401s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (49.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.161872s wall, 0.578125s user + 0.046875s system = 0.625000s CPU (53.8%)

OPT-1001 : Current memory(MB): used = 170, reserve = 147, peak = 170.
OPT-1001 : End physical optimization;  1.194534s wall, 0.609375s user + 0.046875s system = 0.656250s CPU (54.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 981 LUT to BLE ...
SYN-4008 : Packed 981 LUT and 351 SEQ to BLE.
SYN-4003 : Packing 184 remaining SEQ's ...
SYN-4005 : Packed 124 SEQ with LUT/SLICE
SYN-4006 : 521 single LUT's are left
SYN-4006 : 60 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 1041/1283 primitive instances ...
PHY-3001 : End packing;  0.114334s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (27.3%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 827 instances
RUN-1001 : 356 mslices, 356 lslices, 100 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1614 nets
RUN-1001 : 916 nets have 2 pins
RUN-1001 : 489 nets have [3 - 5] pins
RUN-1001 : 137 nets have [6 - 10] pins
RUN-1001 : 35 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 824 instances, 712 slices, 25 macros(127 instances: 81 mslices 46 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : After packing: Len = 66387.2, Over = 42.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.10596e-05
PHY-3002 : Step(106): len = 64645.1, overlap = 48
PHY-3002 : Step(107): len = 64287.8, overlap = 47.5
PHY-3002 : Step(108): len = 63879, overlap = 48.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.21192e-05
PHY-3002 : Step(109): len = 64888.5, overlap = 46
PHY-3002 : Step(110): len = 65091.3, overlap = 47
PHY-3002 : Step(111): len = 65261.5, overlap = 46.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000124238
PHY-3002 : Step(112): len = 65932.3, overlap = 44
PHY-3002 : Step(113): len = 66089.9, overlap = 43.75
PHY-3001 : Before Legalized: Len = 66089.9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.249495s wall, 0.031250s user + 0.062500s system = 0.093750s CPU (37.6%)

PHY-3001 : After Legalized: Len = 82463.8, Over = 0
PHY-3001 : Trial Legalized: Len = 82463.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000536499
PHY-3002 : Step(114): len = 75252, overlap = 9.25
PHY-3002 : Step(115): len = 72667.1, overlap = 17.75
PHY-3002 : Step(116): len = 70526.5, overlap = 22.75
PHY-3002 : Step(117): len = 69766.3, overlap = 25.5
PHY-3002 : Step(118): len = 69159.6, overlap = 27
PHY-3002 : Step(119): len = 68890.8, overlap = 26
PHY-3002 : Step(120): len = 68618.9, overlap = 26
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.001073
PHY-3002 : Step(121): len = 68661.4, overlap = 25.5
PHY-3002 : Step(122): len = 68645.9, overlap = 25.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00214599
PHY-3002 : Step(123): len = 68681.9, overlap = 25.5
PHY-3002 : Step(124): len = 68669, overlap = 25.5
PHY-3001 : Before Legalized: Len = 68669
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011185s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : After Legalized: Len = 75368.2, Over = 0
PHY-3001 : Legalized: Len = 75368.2, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.008539s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 5 instances has been re-located, deltaX = 4, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 75512.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 142/1614.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 86272, over cnt = 175(0%), over = 273, worst = 4
PHY-1002 : len = 87496, over cnt = 94(0%), over = 134, worst = 4
PHY-1002 : len = 88488, over cnt = 18(0%), over = 33, worst = 4
PHY-1002 : len = 88880, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 88880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.267619s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (40.9%)

PHY-1001 : Congestion index: top1 = 28.45, top5 = 21.06, top10 = 16.30, top15 = 13.12.
PHY-1001 : End incremental global routing;  0.400925s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (42.9%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 6958, tnet num: 1611, tinst num: 824, tnode num: 8171, tedge num: 11358.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.951730s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (52.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.405685s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (50.0%)

OPT-1001 : Current memory(MB): used = 177, reserve = 153, peak = 177.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.003384s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1391/1614.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 88880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017160s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.1%)

PHY-1001 : Congestion index: top1 = 28.45, top5 = 21.06, top10 = 16.30, top15 = 13.12.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.004126s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 28.137931
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  1.555610s wall, 0.812500s user + 0.031250s system = 0.843750s CPU (54.2%)

RUN-1003 : finish command "place" in  10.216331s wall, 4.171875s user + 2.312500s system = 6.484375s CPU (63.5%)

RUN-1004 : used memory is 155 MB, reserved memory is 131 MB, peak memory is 178 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD_5.6.5_Release_119.222/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 827 instances
RUN-1001 : 356 mslices, 356 lslices, 100 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1614 nets
RUN-1001 : 916 nets have 2 pins
RUN-1001 : 489 nets have [3 - 5] pins
RUN-1001 : 137 nets have [6 - 10] pins
RUN-1001 : 35 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 6958, tnet num: 1611, tinst num: 824, tnode num: 8171, tedge num: 11358.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 356 mslices, 356 lslices, 100 pads, 3 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1611 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 664 clock pins, and constraint 1211 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 85840, over cnt = 180(0%), over = 286, worst = 5
PHY-1002 : len = 87096, over cnt = 97(0%), over = 141, worst = 5
PHY-1002 : len = 88264, over cnt = 33(0%), over = 41, worst = 2
PHY-1002 : len = 88672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.245583s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (44.5%)

PHY-1001 : Congestion index: top1 = 28.34, top5 = 20.96, top10 = 16.29, top15 = 13.06.
PHY-1001 : End global routing;  0.338645s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (41.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 208, reserve = 185, peak = 220.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance cam_href_syn_4 with INV attribute.
PHY-1001 : Processed IO instance cam_soid_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_camera_reader/wrreq_syn_144 will be merged with clock u_camera_reader/wrreq
PHY-1001 : clock net u_camera_reader/wrclk1_syn_4 will be merged with clock u_camera_reader/wrclk1
PHY-1001 : net u_camera_reader/clk will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/read_fifo1/dcfifo_component/clk_syn_433 will be merged with clock Sdram_Control_4Port/read_fifo1/dcfifo_component/clk
PHY-1001 : clock net Sdram_Control_4Port/write_fifo1/dcfifo_component/clk_syn_433 will be merged with clock Sdram_Control_4Port/write_fifo1/dcfifo_component/clk
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : Current memory(MB): used = 474, reserve = 455, peak = 474.
PHY-1001 : End build detailed router design. 5.897308s wall, 1.078125s user + 0.046875s system = 1.125000s CPU (19.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 24232, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 5.431678s wall, 1.062500s user + 0.046875s system = 1.109375s CPU (20.4%)

PHY-1001 : Current memory(MB): used = 506, reserve = 489, peak = 506.
PHY-1001 : End phase 1; 5.437408s wall, 1.078125s user + 0.046875s system = 1.125000s CPU (20.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 90% nets.
PHY-1022 : len = 223416, over cnt = 50(0%), over = 50, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 507, reserve = 490, peak = 507.
PHY-1001 : End initial routed; 4.449517s wall, 0.453125s user + 0.078125s system = 0.531250s CPU (11.9%)

PHY-1001 : Current memory(MB): used = 507, reserve = 490, peak = 507.
PHY-1001 : End phase 2; 4.449630s wall, 0.453125s user + 0.078125s system = 0.531250s CPU (11.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 221792, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.069710s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 221896, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.026247s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 221928, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.035362s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 5 feed throughs used by 4 nets
PHY-1001 : End commit to database; 0.373604s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (4.2%)

PHY-1001 : Current memory(MB): used = 521, reserve = 503, peak = 521.
PHY-1001 : End phase 3; 0.740284s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (6.3%)

PHY-1003 : Routed, final wirelength = 221928
PHY-1001 : Current memory(MB): used = 521, reserve = 504, peak = 521.
PHY-1001 : End export database. 0.014033s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  16.884450s wall, 2.687500s user + 0.187500s system = 2.875000s CPU (17.0%)

RUN-1003 : finish command "route" in  18.177300s wall, 3.218750s user + 0.218750s system = 3.437500s CPU (18.9%)

RUN-1004 : used memory is 454 MB, reserved memory is 438 MB, peak memory is 521 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   13
  #output                  31
  #inout                    1

Utilization Statistics
#lut                     1321   out of  19600    6.74%
#reg                      536   out of  19600    2.73%
#le                      1376
  #lut only               840   out of   1376   61.05%
  #reg only                55   out of   1376    4.00%
  #lut&reg                481   out of   1376   34.96%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    3   out of     16   18.75%
#pad                       45   out of    188   23.94%
  #ireg                    10
  #oreg                     2
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       7   out of     16   43.75%

Clock Resource Statistics
Index     ClockNet                                                Type               DriverType         Driver                                                             Fanout
#1        u_pll/clk0_buf                                          GCLK               pll                u_pll/pll_inst.clkc0                                               126
#2        Sdram_Control_4Port/read_fifo1/dcfifo_component/clk     GCLK               mslice             Sdram_Control_4Port/read_fifo1/dcfifo_component/clk_syn_570.f0     53
#3        Sdram_Control_4Port/write_fifo1/dcfifo_component/clk    GCLK               lslice             Sdram_Control_4Port/write_fifo1/dcfifo_component/clk_syn_574.f0    53
#4        cam_pclk_dup_1                                          GCLK               io                 cam_pclk_syn_2.di                                                  28
#5        u_camera_init/u_i2c_write/clk                           GCLK               pll                u_pll/pll_inst.clkc4                                               23
#6        u_camera_init/divider2[8]                               GCLK               lslice             u_camera_init/add2_syn_56.q1                                       22
#7        u_camera_init/divider2[7]                               GCLK               lslice             u_camera_init/add2_syn_56.q0                                       20
#8        vga_clk_dup_1                                           GCLK               pll                u_pll/pll_inst.clkc2                                               13
#9        u_camera_reader/wrreq                                   GCLK               mslice             Sdram_Control_4Port/write_fifo1/dcfifo_component/clk_syn_578.f1    8
#10       clk_24m_dup_1                                           GeneralRouting     io                 clk_24m_syn_2.di                                                   1
#11       u_camera_reader/wrclk1                                  GCLK               mslice             Sdram_Control_4Port/write_fifo1/dcfifo_component/clk_syn_578.q0    1
#12       Sdram_Control_4Port/SDRAM_CLK                           GCLK               pll                u_pll/pll_inst.clkc1                                               0
#13       u_camera_reader/clk                                     GCLK               pll                u_pll/pll_inst.clkc3                                               0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP       IREG     
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP       IREG     
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP       IREG     
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP       IREG     
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP       IREG     
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP       IREG     
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP       IREG     
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP       IREG     
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP       IREG     
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP       NONE     
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP       NONE     
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP       IREG     
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE        NONE     
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE        NONE     
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP       OREG     
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE        NONE     
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE        NONE     
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE        NONE     
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE        NONE     
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE        NONE     
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE        NONE     
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE        NONE     
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE        NONE     
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE        NONE     
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE        NONE     
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE        NONE     
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE        NONE     
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE        NONE     
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE        NONE     
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE        NONE     
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE        NONE     
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE        NONE     
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE        NONE     
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE        NONE     
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE        NONE     
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE        NONE     
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE        NONE     
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE        NONE     
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE        NONE     
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE        NONE     
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE        NONE     
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE        NONE     
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE        NONE     
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0         OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke         OUTPUT        S18        LVCMOS25           8            NONE        OREG     
     we_n         OUTPUT        S19        LVCMOS25           8            NONE        OREG     
     cas_n        OUTPUT        S20        LVCMOS25           8            NONE        OREG     
     ras_n        OUTPUT        S21        LVCMOS25           8            NONE        OREG     
     cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]       OUTPUT        S23        LVCMOS25           8            NONE        OREG     
    addr[8]       OUTPUT        S24        LVCMOS25           8            NONE        OREG     
    addr[7]       OUTPUT        S25        LVCMOS25           8            NONE        OREG     
    addr[6]       OUTPUT        S26        LVCMOS25           8            NONE        OREG     
    addr[5]       OUTPUT        S27        LVCMOS25           8            NONE        OREG     
    addr[4]       OUTPUT        S28        LVCMOS25           8            NONE        OREG     
      dm2         OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3         OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]       OUTPUT        S64        LVCMOS25           8            NONE        OREG     
    addr[2]       OUTPUT        S65        LVCMOS25           8            NONE        OREG     
    addr[1]       OUTPUT        S66        LVCMOS25           8            NONE        OREG     
    addr[0]       OUTPUT        S67        LVCMOS25           8            NONE        OREG     
   addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        OREG     
     ba[0]        OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]        OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk         OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1         OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]         INOUT         S1        LVCMOS25           8           PULLUP       NONE     
     dq[6]         INOUT        S11        LVCMOS25           8           PULLUP       NONE     
     dq[7]         INOUT        S12        LVCMOS25           8           PULLUP       NONE     
     dq[1]         INOUT         S2        LVCMOS25           8           PULLUP       NONE     
    dq[23]         INOUT        S31        LVCMOS25           8           PULLUP       NONE     
    dq[22]         INOUT        S32        LVCMOS25           8           PULLUP       NONE     
    dq[21]         INOUT        S35        LVCMOS25           8           PULLUP       NONE     
    dq[20]         INOUT        S36        LVCMOS25           8           PULLUP       NONE     
    dq[19]         INOUT        S37        LVCMOS25           8           PULLUP       NONE     
    dq[18]         INOUT        S38        LVCMOS25           8           PULLUP       NONE     
    dq[17]         INOUT        S41        LVCMOS25           8           PULLUP       NONE     
    dq[16]         INOUT        S42        LVCMOS25           8           PULLUP       NONE     
    dq[31]         INOUT        S48        LVCMOS25           8           PULLUP       NONE     
    dq[30]         INOUT        S49        LVCMOS25           8           PULLUP       NONE     
     dq[2]         INOUT         S5        LVCMOS25           8           PULLUP       NONE     
    dq[29]         INOUT        S52        LVCMOS25           8           PULLUP       NONE     
    dq[28]         INOUT        S53        LVCMOS25           8           PULLUP       NONE     
    dq[27]         INOUT        S54        LVCMOS25           8           PULLUP       NONE     
    dq[26]         INOUT        S55        LVCMOS25           8           PULLUP       NONE     
    dq[25]         INOUT        S58        LVCMOS25           8           PULLUP       NONE     
    dq[24]         INOUT        S59        LVCMOS25           8           PULLUP       NONE     
     dq[3]         INOUT         S6        LVCMOS25           8           PULLUP       NONE     
     dq[4]         INOUT         S7        LVCMOS25           8           PULLUP       NONE     
     dq[8]         INOUT        S78        LVCMOS25           8           PULLUP       NONE     
     dq[9]         INOUT        S79        LVCMOS25           8           PULLUP       NONE     
     dq[5]         INOUT         S8        LVCMOS25           8           PULLUP       NONE     
    dq[10]         INOUT        S82        LVCMOS25           8           PULLUP       NONE     
    dq[11]         INOUT        S83        LVCMOS25           8           PULLUP       NONE     
    dq[12]         INOUT        S84        LVCMOS25           8           PULLUP       NONE     
    dq[13]         INOUT        S85        LVCMOS25           8           PULLUP       NONE     
    dq[14]         INOUT        S88        LVCMOS25           8           PULLUP       NONE     
    dq[15]         INOUT        S89        LVCMOS25           8           PULLUP       NONE     

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------+
|Instance               |Module              |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------+
|top                    |test_camera         |1376   |1194    |127     |549     |3       |0       |
|  Sdram_Control_4Port  |Sdram_Control_4Port |562    |487     |57      |372     |3       |0       |
|    command1           |command             |54     |54      |0       |44      |0       |0       |
|    control1           |control_interface   |99     |67      |24      |51      |0       |0       |
|    data_path1         |sdr_data_path       |18     |18      |0       |2       |0       |0       |
|    read_fifo1         |Sdram_RD_FIFO       |108    |103     |3       |100     |1       |0       |
|      dcfifo_component |ramfifo             |108    |103     |3       |100     |1       |0       |
|    sdram1             |sdram               |0      |0       |0       |0       |0       |0       |
|    write_fifo1        |Sdram_WR_FIFO       |111    |100     |3       |101     |1       |0       |
|      dcfifo_component |ramfifo             |111    |100     |3       |101     |1       |0       |
|    write_fifo2        |Sdram_WR_FIFO       |0      |0       |0       |0       |1       |0       |
|      dcfifo_component |ramfifo             |0      |0       |0       |0       |1       |0       |
|  u_cam_vga_out        |Driver              |113    |69      |44      |23      |0       |0       |
|  u_camera_init        |camera_init         |587    |571     |9       |85      |0       |0       |
|    u_i2c_write        |i2c_module          |172    |172     |0       |40      |0       |0       |
|  u_camera_reader      |camera_reader       |91     |44      |17      |53      |0       |0       |
|  u_pll                |ip_pll              |0      |0       |0       |0       |0       |0       |
+-------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       867   
    #2          2       275   
    #3          3        99   
    #4          4       114   
    #5        5-10      137   
    #6        11-50      52   
    #7       51-100      3    
    #8       101-500     6    
  Average     3.18            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 824
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1614, pip num: 16035
BIT-1002 : Init feedthrough completely, num: 5
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1469 valid insts, and 46322 bits set as '1'.
BIT-1004 : the usercode register value: 00000000001001100000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  7.249555s wall, 38.000000s user + 0.296875s system = 38.296875s CPU (528.3%)

RUN-1004 : used memory is 460 MB, reserved memory is 452 MB, peak memory is 655 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20241023_171653.log"
