

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Mon Jun  2 17:36:13 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        cnniot
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |        ?|        ?|         ?|          -|          -|  inf |    no    |
        | + Loop 1.1              |       34|       34|         2|          -|          -|    17|    no    |
        | + Loop 1.2              |        ?|        ?|        19|          -|          -|     ?|    no    |
        | + Loop 1.3              |        ?|        ?|        19|          -|          -|     ?|    no    |
        | + Loop 1.4              |        ?|        ?|        19|          -|          -|     ?|    no    |
        | + Loop 1.5              |        ?|        ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.5.1          |        ?|        ?|         ?|          -|          -|     ?|    no    |
        |   +++ Loop 1.5.1.1      |        ?|        ?|         ?|          -|          -|     ?|    no    |
        |    ++++ Loop 1.5.1.1.1  |        ?|        ?|         9|          -|          -|     ?|    no    |
        | + Loop 1.6              |        ?|        ?|         7|          -|          -|     ?|    no    |
        | + Loop 1.7              |        ?|        ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.7.1          |        ?|        ?|         ?|          -|          -|     ?|    no    |
        |   +++ Loop 1.7.1.1      |        ?|        ?|  3 ~ 11  |          -|          -|     ?|    no    |
        | + Loop 1.8              |        ?|        ?|        19|          -|          -|     ?|    no    |
        | + Loop 1.9              |        ?|        ?|        19|          -|          -|     ?|    no    |
        | + Loop 1.10             |        ?|        ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.10.1         |        ?|        ?|        25|          -|          -|     ?|    no    |
        | + Loop 1.11             |        ?|        ?|         4|          -|          -|     ?|    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 324
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 6 117 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 14 
13 --> 14 
14 --> 15 53 33 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 14 
33 --> 34 52 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 33 
52 --> 53 
53 --> 54 72 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 53 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 143 203 
118 --> 119 
119 --> 120 132 136 
120 --> 121 
121 --> 122 119 
122 --> 123 
123 --> 124 121 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 123 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 117 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 149 
148 --> 149 
149 --> 150 156 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 149 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 238 321 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 223 234 
210 --> 211 
211 --> 212 
212 --> 215 213 209 
213 --> 214 
214 --> 215 
215 --> 222 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 212 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 201 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 262 263 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 243 
262 --> 263 
263 --> 264 282 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 263 
282 --> 283 
283 --> 284 321 
284 --> 285 309 310 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 284 
309 --> 310 
310 --> 311 317 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 283 
321 --> 322 2 
322 --> 323 
323 --> 324 
324 --> 321 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_data_data_V), !map !32"   --->   Operation 325 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_data_keep_V), !map !38"   --->   Operation 326 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_data_strb_V), !map !42"   --->   Operation 327 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_user_V), !map !46"   --->   Operation 328 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_last_V), !map !50"   --->   Operation 329 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_id_V), !map !54"   --->   Operation 330 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_dest_V), !map !58"   --->   Operation 331 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_data_data_V), !map !62"   --->   Operation 332 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_data_keep_V), !map !66"   --->   Operation 333 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_data_strb_V), !map !70"   --->   Operation 334 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_user_V), !map !74"   --->   Operation 335 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_last_V), !map !78"   --->   Operation 336 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_id_V), !map !82"   --->   Operation 337 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_dest_V), !map !86"   --->   Operation 338 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind"   --->   Operation 339 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%Input = alloca [30000 x float], align 16" [cnniot/main.cpp:40]   --->   Operation 340 'alloca' 'Input' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%Weight = alloca [30000 x float], align 16" [cnniot/main.cpp:40]   --->   Operation 341 'alloca' 'Weight' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%Bias = alloca [2000 x float], align 16" [cnniot/main.cpp:40]   --->   Operation 342 'alloca' 'Bias' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%Parameters = alloca [17 x i32], align 16" [cnniot/main.cpp:42]   --->   Operation 343 'alloca' 'Parameters' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [cnniot/main.cpp:34]   --->   Operation 344 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_data_data_V, i4* %in_data_keep_V, i4* %in_data_strb_V, i1* %in_data_user_V, i1* %in_data_last_V, i1* %in_data_id_V, i1* %in_data_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [cnniot/main.cpp:35]   --->   Operation 345 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_data_data_V, i4* %out_data_keep_V, i4* %out_data_strb_V, i1* %out_data_user_V, i1* %out_data_last_V, i1* %out_data_id_V, i1* %out_data_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [cnniot/main.cpp:36]   --->   Operation 346 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%Parameters_addr = getelementptr inbounds [17 x i32]* %Parameters, i64 0, i64 0" [cnniot/main.cpp:58]   --->   Operation 347 'getelementptr' 'Parameters_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%Parameters_addr_1 = getelementptr inbounds [17 x i32]* %Parameters, i64 0, i64 13" [cnniot/main.cpp:60]   --->   Operation 348 'getelementptr' 'Parameters_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%Parameters_addr_2 = getelementptr inbounds [17 x i32]* %Parameters, i64 0, i64 12" [cnniot/main.cpp:61]   --->   Operation 349 'getelementptr' 'Parameters_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%Parameters_addr_3 = getelementptr inbounds [17 x i32]* %Parameters, i64 0, i64 15" [cnniot/main.cpp:62]   --->   Operation 350 'getelementptr' 'Parameters_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%Parameters_addr_4 = getelementptr inbounds [17 x i32]* %Parameters, i64 0, i64 16" [cnniot/main.cpp:63]   --->   Operation 351 'getelementptr' 'Parameters_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%Parameters_addr_5 = getelementptr inbounds [17 x i32]* %Parameters, i64 0, i64 9" [cnniot/main.cpp:64]   --->   Operation 352 'getelementptr' 'Parameters_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%Parameters_addr_6 = getelementptr inbounds [17 x i32]* %Parameters, i64 0, i64 10" [cnniot/main.cpp:65]   --->   Operation 353 'getelementptr' 'Parameters_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%Parameters_addr_7 = getelementptr inbounds [17 x i32]* %Parameters, i64 0, i64 5" [cnniot/main.cpp:66]   --->   Operation 354 'getelementptr' 'Parameters_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%Parameters_addr_8 = getelementptr inbounds [17 x i32]* %Parameters, i64 0, i64 6" [cnniot/main.cpp:67]   --->   Operation 355 'getelementptr' 'Parameters_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%Parameters_addr_9 = getelementptr inbounds [17 x i32]* %Parameters, i64 0, i64 7" [cnniot/main.cpp:68]   --->   Operation 356 'getelementptr' 'Parameters_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%Parameters_addr_10 = getelementptr inbounds [17 x i32]* %Parameters, i64 0, i64 8" [cnniot/main.cpp:69]   --->   Operation 357 'getelementptr' 'Parameters_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%Parameters_addr_11 = getelementptr inbounds [17 x i32]* %Parameters, i64 0, i64 2" [cnniot/main.cpp:70]   --->   Operation 358 'getelementptr' 'Parameters_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%Parameters_addr_12 = getelementptr inbounds [17 x i32]* %Parameters, i64 0, i64 3" [cnniot/main.cpp:71]   --->   Operation 359 'getelementptr' 'Parameters_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%Parameters_addr_13 = getelementptr inbounds [17 x i32]* %Parameters, i64 0, i64 4" [cnniot/main.cpp:72]   --->   Operation 360 'getelementptr' 'Parameters_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%Parameters_addr_14 = getelementptr inbounds [17 x i32]* %Parameters, i64 0, i64 14" [cnniot/main.cpp:75]   --->   Operation 361 'getelementptr' 'Parameters_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%Parameters_addr_15 = getelementptr inbounds [17 x i32]* %Parameters, i64 0, i64 1" [cnniot/main.cpp:79]   --->   Operation 362 'getelementptr' 'Parameters_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%Parameters_addr_16 = getelementptr inbounds [17 x i32]* %Parameters, i64 0, i64 11" [cnniot/main.cpp:180]   --->   Operation 363 'getelementptr' 'Parameters_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "br label %1" [cnniot/main.cpp:38]   --->   Operation 364 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.46>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind"   --->   Operation 365 'specloopbegin' 'loop_begin' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.46ns)   --->   "br label %2" [cnniot/main.cpp:46]   --->   Operation 366 'br' <Predicate = true> <Delay = 0.46>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%idx_0 = phi i5 [ 0, %1 ], [ %idx, %3 ]"   --->   Operation 367 'phi' 'idx_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.97ns)   --->   "%icmp_ln46 = icmp eq i5 %idx_0, -15" [cnniot/main.cpp:46]   --->   Operation 368 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 369 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (1.02ns)   --->   "%idx = add i5 %idx_0, 1" [cnniot/main.cpp:46]   --->   Operation 370 'add' 'idx' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %4, label %3" [cnniot/main.cpp:46]   --->   Operation 371 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 372 [2/2] (1.75ns)   --->   "%Parameters_load = load i32* %Parameters_addr, align 16" [cnniot/main.cpp:58]   --->   Operation 372 'load' 'Parameters_load' <Predicate = (icmp_ln46)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>

State 4 <SV = 3> <Delay = 3.81>
ST_4 : Operation 373 [1/1] (2.05ns)   --->   "%tmp_3 = call fastcc i32 @Axi_Transfer(i32* %in_data_data_V, i4* %in_data_keep_V, i4* %in_data_strb_V, i1* %in_data_user_V, i1* %in_data_last_V, i1* %in_data_id_V, i1* %in_data_dest_V, i32* %out_data_data_V, i4* %out_data_keep_V, i4* %out_data_strb_V, i1* %out_data_user_V, i1* %out_data_last_V, i1* %out_data_id_V, i1* %out_data_dest_V, i32 0, i1 true)" [cnniot/main.cpp:49]   --->   Operation 373 'call' 'tmp_3' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i5 %idx_0 to i64" [cnniot/main.cpp:49]   --->   Operation 374 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 375 [1/1] (0.00ns)   --->   "%Parameters_addr_17 = getelementptr inbounds [17 x i32]* %Parameters, i64 0, i64 %zext_ln49" [cnniot/main.cpp:49]   --->   Operation 375 'getelementptr' 'Parameters_addr_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 376 [1/1] (1.75ns)   --->   "store i32 %tmp_3, i32* %Parameters_addr_17, align 4" [cnniot/main.cpp:49]   --->   Operation 376 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_4 : Operation 377 [1/1] (0.00ns)   --->   "br label %2" [cnniot/main.cpp:46]   --->   Operation 377 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.72>
ST_5 : Operation 378 [1/2] (1.75ns)   --->   "%Parameters_load = load i32* %Parameters_addr, align 16" [cnniot/main.cpp:58]   --->   Operation 378 'load' 'Parameters_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_5 : Operation 379 [1/1] (1.96ns)   --->   "%icmp_ln58 = icmp eq i32 %Parameters_load, 0" [cnniot/main.cpp:58]   --->   Operation 379 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 380 [1/1] (0.00ns)   --->   "br i1 %icmp_ln58, label %5, label %.loopexit15" [cnniot/main.cpp:58]   --->   Operation 380 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 381 [2/2] (1.75ns)   --->   "%Parameters_load_13 = load i32* %Parameters_addr_14, align 8" [cnniot/main.cpp:75]   --->   Operation 381 'load' 'Parameters_load_13' <Predicate = (icmp_ln58)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>

State 6 <SV = 4> <Delay = 1.75>
ST_6 : Operation 382 [2/2] (1.75ns)   --->   "%Relu_Activation = load i32* %Parameters_addr_1, align 4" [cnniot/main.cpp:60]   --->   Operation 382 'load' 'Relu_Activation' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_6 : Operation 383 [2/2] (1.75ns)   --->   "%Bias_Activation = load i32* %Parameters_addr_2, align 16" [cnniot/main.cpp:61]   --->   Operation 383 'load' 'Bias_Activation' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_6 : Operation 384 [1/2] (1.75ns)   --->   "%Parameters_load_13 = load i32* %Parameters_addr_14, align 8" [cnniot/main.cpp:75]   --->   Operation 384 'load' 'Parameters_load_13' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>

State 7 <SV = 5> <Delay = 1.75>
ST_7 : Operation 385 [1/2] (1.75ns)   --->   "%Relu_Activation = load i32* %Parameters_addr_1, align 4" [cnniot/main.cpp:60]   --->   Operation 385 'load' 'Relu_Activation' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_7 : Operation 386 [1/2] (1.75ns)   --->   "%Bias_Activation = load i32* %Parameters_addr_2, align 16" [cnniot/main.cpp:61]   --->   Operation 386 'load' 'Bias_Activation' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_7 : Operation 387 [2/2] (1.75ns)   --->   "%Load_Input = load i32* %Parameters_addr_3, align 4" [cnniot/main.cpp:62]   --->   Operation 387 'load' 'Load_Input' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_7 : Operation 388 [2/2] (1.75ns)   --->   "%Load_Weight = load i32* %Parameters_addr_4, align 16" [cnniot/main.cpp:63]   --->   Operation 388 'load' 'Load_Weight' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>

State 8 <SV = 6> <Delay = 3.72>
ST_8 : Operation 389 [1/2] (1.75ns)   --->   "%Load_Input = load i32* %Parameters_addr_3, align 4" [cnniot/main.cpp:62]   --->   Operation 389 'load' 'Load_Input' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_8 : Operation 390 [1/2] (1.75ns)   --->   "%Load_Weight = load i32* %Parameters_addr_4, align 16" [cnniot/main.cpp:63]   --->   Operation 390 'load' 'Load_Weight' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_8 : Operation 391 [2/2] (1.75ns)   --->   "%Parameters_load_5 = load i32* %Parameters_addr_5, align 4" [cnniot/main.cpp:64]   --->   Operation 391 'load' 'Parameters_load_5' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_8 : Operation 392 [2/2] (1.75ns)   --->   "%Parameters_load_6 = load i32* %Parameters_addr_6, align 8" [cnniot/main.cpp:65]   --->   Operation 392 'load' 'Parameters_load_6' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_8 : Operation 393 [1/1] (1.96ns)   --->   "%icmp_ln77 = icmp eq i32 %Load_Input, 1" [cnniot/main.cpp:77]   --->   Operation 393 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 8.08>
ST_9 : Operation 394 [1/2] (1.75ns)   --->   "%Parameters_load_5 = load i32* %Parameters_addr_5, align 4" [cnniot/main.cpp:64]   --->   Operation 394 'load' 'Parameters_load_5' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_9 : Operation 395 [1/2] (1.75ns)   --->   "%Parameters_load_6 = load i32* %Parameters_addr_6, align 8" [cnniot/main.cpp:65]   --->   Operation 395 'load' 'Parameters_load_6' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_9 : Operation 396 [2/2] (1.75ns)   --->   "%Filter_size_0 = load i32* %Parameters_addr_7, align 4" [cnniot/main.cpp:66]   --->   Operation 396 'load' 'Filter_size_0' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_9 : Operation 397 [2/2] (1.75ns)   --->   "%Filter_size_1 = load i32* %Parameters_addr_8, align 8" [cnniot/main.cpp:67]   --->   Operation 397 'load' 'Filter_size_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_9 : Operation 398 [4/4] (8.08ns)   --->   "%Precision = sitofp i32 %Parameters_load_13 to float" [cnniot/main.cpp:75]   --->   Operation 398 'sitofp' 'Precision' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 8> <Delay = 8.08>
ST_10 : Operation 399 [1/2] (1.75ns)   --->   "%Filter_size_0 = load i32* %Parameters_addr_7, align 4" [cnniot/main.cpp:66]   --->   Operation 399 'load' 'Filter_size_0' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_10 : Operation 400 [1/2] (1.75ns)   --->   "%Filter_size_1 = load i32* %Parameters_addr_8, align 8" [cnniot/main.cpp:67]   --->   Operation 400 'load' 'Filter_size_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_10 : Operation 401 [2/2] (1.75ns)   --->   "%Filter_size_2 = load i32* %Parameters_addr_9, align 4" [cnniot/main.cpp:68]   --->   Operation 401 'load' 'Filter_size_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_10 : Operation 402 [2/2] (1.75ns)   --->   "%Filter_size_3 = load i32* %Parameters_addr_10, align 16" [cnniot/main.cpp:69]   --->   Operation 402 'load' 'Filter_size_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_10 : Operation 403 [3/4] (8.08ns)   --->   "%Precision = sitofp i32 %Parameters_load_13 to float" [cnniot/main.cpp:75]   --->   Operation 403 'sitofp' 'Precision' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 9> <Delay = 8.08>
ST_11 : Operation 404 [1/2] (1.75ns)   --->   "%Filter_size_2 = load i32* %Parameters_addr_9, align 4" [cnniot/main.cpp:68]   --->   Operation 404 'load' 'Filter_size_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_11 : Operation 405 [1/2] (1.75ns)   --->   "%Filter_size_3 = load i32* %Parameters_addr_10, align 16" [cnniot/main.cpp:69]   --->   Operation 405 'load' 'Filter_size_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_11 : Operation 406 [2/2] (1.75ns)   --->   "%Input_Size_1 = load i32* %Parameters_addr_12, align 4" [cnniot/main.cpp:71]   --->   Operation 406 'load' 'Input_Size_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_11 : Operation 407 [2/2] (1.75ns)   --->   "%Input_Size_2 = load i32* %Parameters_addr_13, align 16" [cnniot/main.cpp:72]   --->   Operation 407 'load' 'Input_Size_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_11 : Operation 408 [2/4] (8.08ns)   --->   "%Precision = sitofp i32 %Parameters_load_13 to float" [cnniot/main.cpp:75]   --->   Operation 408 'sitofp' 'Precision' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 10> <Delay = 8.08>
ST_12 : Operation 409 [1/2] (1.75ns)   --->   "%Input_Size_1 = load i32* %Parameters_addr_12, align 4" [cnniot/main.cpp:71]   --->   Operation 409 'load' 'Input_Size_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_12 : Operation 410 [1/2] (1.75ns)   --->   "%Input_Size_2 = load i32* %Parameters_addr_13, align 16" [cnniot/main.cpp:72]   --->   Operation 410 'load' 'Input_Size_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_12 : Operation 411 [1/4] (8.08ns)   --->   "%Precision = sitofp i32 %Parameters_load_13 to float" [cnniot/main.cpp:75]   --->   Operation 411 'sitofp' 'Precision' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 412 [1/1] (0.00ns)   --->   "br i1 %icmp_ln77, label %.preheader19.preheader, label %.loopexit20" [cnniot/main.cpp:77]   --->   Operation 412 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 413 [2/2] (1.75ns)   --->   "%Parameters_load_14 = load i32* %Parameters_addr_15, align 4" [cnniot/main.cpp:79]   --->   Operation 413 'load' 'Parameters_load_14' <Predicate = (icmp_ln77)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>

State 13 <SV = 11> <Delay = 1.75>
ST_13 : Operation 414 [1/2] (1.75ns)   --->   "%Parameters_load_14 = load i32* %Parameters_addr_15, align 4" [cnniot/main.cpp:79]   --->   Operation 414 'load' 'Parameters_load_14' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_13 : Operation 415 [1/1] (0.46ns)   --->   "br label %.preheader19" [cnniot/main.cpp:79]   --->   Operation 415 'br' <Predicate = true> <Delay = 0.46>

State 14 <SV = 12> <Delay = 1.96>
ST_14 : Operation 416 [1/1] (0.00ns)   --->   "%idx1_0 = phi i31 [ %idx_1, %6 ], [ 0, %.preheader19.preheader ]"   --->   Operation 416 'phi' 'idx1_0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_14 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i31 %idx1_0 to i32" [cnniot/main.cpp:79]   --->   Operation 417 'zext' 'zext_ln79' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_14 : Operation 418 [1/1] (1.96ns)   --->   "%icmp_ln79 = icmp slt i32 %zext_ln79, %Parameters_load_14" [cnniot/main.cpp:79]   --->   Operation 418 'icmp' 'icmp_ln79' <Predicate = (icmp_ln77)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 419 [1/1] (1.87ns)   --->   "%idx_1 = add i31 %idx1_0, 1" [cnniot/main.cpp:79]   --->   Operation 419 'add' 'idx_1' <Predicate = (icmp_ln77)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 420 [1/1] (0.00ns)   --->   "br i1 %icmp_ln79, label %6, label %.loopexit20.loopexit" [cnniot/main.cpp:79]   --->   Operation 420 'br' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_14 : Operation 421 [1/1] (0.00ns)   --->   "br label %.loopexit20"   --->   Operation 421 'br' <Predicate = (icmp_ln77 & !icmp_ln79)> <Delay = 0.00>
ST_14 : Operation 422 [1/1] (1.96ns)   --->   "%icmp_ln85 = icmp eq i32 %Load_Weight, 1" [cnniot/main.cpp:85]   --->   Operation 422 'icmp' 'icmp_ln85' <Predicate = (!icmp_ln79) | (!icmp_ln77)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 423 [1/1] (0.00ns)   --->   "br i1 %icmp_ln85, label %7, label %.loopexit16" [cnniot/main.cpp:85]   --->   Operation 423 'br' <Predicate = (!icmp_ln79) | (!icmp_ln77)> <Delay = 0.00>
ST_14 : Operation 424 [1/1] (1.96ns)   --->   "%icmp_ln88 = icmp eq i32 %Bias_Activation, 1" [cnniot/main.cpp:88]   --->   Operation 424 'icmp' 'icmp_ln88' <Predicate = (!icmp_ln79 & icmp_ln85) | (!icmp_ln77 & icmp_ln85)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 425 [1/1] (0.00ns)   --->   "br i1 %icmp_ln88, label %.preheader17.preheader, label %.loopexit18" [cnniot/main.cpp:88]   --->   Operation 425 'br' <Predicate = (!icmp_ln79 & icmp_ln85) | (!icmp_ln77 & icmp_ln85)> <Delay = 0.00>
ST_14 : Operation 426 [1/1] (0.46ns)   --->   "br label %.preheader17" [cnniot/main.cpp:90]   --->   Operation 426 'br' <Predicate = (!icmp_ln79 & icmp_ln85 & icmp_ln88) | (!icmp_ln77 & icmp_ln85 & icmp_ln88)> <Delay = 0.46>

State 15 <SV = 13> <Delay = 2.05>
ST_15 : Operation 427 [1/1] (2.05ns)   --->   "%tmp_5 = call fastcc i32 @Axi_Transfer(i32* %in_data_data_V, i4* %in_data_keep_V, i4* %in_data_strb_V, i1* %in_data_user_V, i1* %in_data_last_V, i1* %in_data_id_V, i1* %in_data_dest_V, i32* %out_data_data_V, i4* %out_data_keep_V, i4* %out_data_strb_V, i1* %out_data_user_V, i1* %out_data_last_V, i1* %out_data_id_V, i1* %out_data_dest_V, i32 1, i1 false)" [cnniot/main.cpp:81]   --->   Operation 427 'call' 'tmp_5' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 14> <Delay = 8.08>
ST_16 : Operation 428 [4/4] (8.08ns)   --->   "%Temproray = sitofp i32 %tmp_5 to float" [cnniot/main.cpp:81]   --->   Operation 428 'sitofp' 'Temproray' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 15> <Delay = 8.08>
ST_17 : Operation 429 [3/4] (8.08ns)   --->   "%Temproray = sitofp i32 %tmp_5 to float" [cnniot/main.cpp:81]   --->   Operation 429 'sitofp' 'Temproray' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 16> <Delay = 8.08>
ST_18 : Operation 430 [2/4] (8.08ns)   --->   "%Temproray = sitofp i32 %tmp_5 to float" [cnniot/main.cpp:81]   --->   Operation 430 'sitofp' 'Temproray' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 17> <Delay = 8.08>
ST_19 : Operation 431 [1/4] (8.08ns)   --->   "%Temproray = sitofp i32 %tmp_5 to float" [cnniot/main.cpp:81]   --->   Operation 431 'sitofp' 'Temproray' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 18> <Delay = 7.19>
ST_20 : Operation 432 [12/12] (7.19ns)   --->   "%tmp_7 = fdiv float %Temproray, %Precision" [cnniot/main.cpp:82]   --->   Operation 432 'fdiv' 'tmp_7' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 7.19>
ST_21 : Operation 433 [11/12] (7.19ns)   --->   "%tmp_7 = fdiv float %Temproray, %Precision" [cnniot/main.cpp:82]   --->   Operation 433 'fdiv' 'tmp_7' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 7.19>
ST_22 : Operation 434 [10/12] (7.19ns)   --->   "%tmp_7 = fdiv float %Temproray, %Precision" [cnniot/main.cpp:82]   --->   Operation 434 'fdiv' 'tmp_7' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 7.19>
ST_23 : Operation 435 [9/12] (7.19ns)   --->   "%tmp_7 = fdiv float %Temproray, %Precision" [cnniot/main.cpp:82]   --->   Operation 435 'fdiv' 'tmp_7' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 7.19>
ST_24 : Operation 436 [8/12] (7.19ns)   --->   "%tmp_7 = fdiv float %Temproray, %Precision" [cnniot/main.cpp:82]   --->   Operation 436 'fdiv' 'tmp_7' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 7.19>
ST_25 : Operation 437 [7/12] (7.19ns)   --->   "%tmp_7 = fdiv float %Temproray, %Precision" [cnniot/main.cpp:82]   --->   Operation 437 'fdiv' 'tmp_7' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 7.19>
ST_26 : Operation 438 [6/12] (7.19ns)   --->   "%tmp_7 = fdiv float %Temproray, %Precision" [cnniot/main.cpp:82]   --->   Operation 438 'fdiv' 'tmp_7' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 25> <Delay = 7.19>
ST_27 : Operation 439 [5/12] (7.19ns)   --->   "%tmp_7 = fdiv float %Temproray, %Precision" [cnniot/main.cpp:82]   --->   Operation 439 'fdiv' 'tmp_7' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 26> <Delay = 7.19>
ST_28 : Operation 440 [4/12] (7.19ns)   --->   "%tmp_7 = fdiv float %Temproray, %Precision" [cnniot/main.cpp:82]   --->   Operation 440 'fdiv' 'tmp_7' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 27> <Delay = 7.19>
ST_29 : Operation 441 [3/12] (7.19ns)   --->   "%tmp_7 = fdiv float %Temproray, %Precision" [cnniot/main.cpp:82]   --->   Operation 441 'fdiv' 'tmp_7' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 28> <Delay = 7.19>
ST_30 : Operation 442 [2/12] (7.19ns)   --->   "%tmp_7 = fdiv float %Temproray, %Precision" [cnniot/main.cpp:82]   --->   Operation 442 'fdiv' 'tmp_7' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 29> <Delay = 7.19>
ST_31 : Operation 443 [1/12] (7.19ns)   --->   "%tmp_7 = fdiv float %Temproray, %Precision" [cnniot/main.cpp:82]   --->   Operation 443 'fdiv' 'tmp_7' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 30> <Delay = 2.77>
ST_32 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i31 %idx1_0 to i64" [cnniot/main.cpp:82]   --->   Operation 444 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 445 [1/1] (0.00ns)   --->   "%Input_addr = getelementptr inbounds [30000 x float]* %Input, i64 0, i64 %zext_ln82" [cnniot/main.cpp:82]   --->   Operation 445 'getelementptr' 'Input_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 446 [1/1] (2.77ns)   --->   "store float %tmp_7, float* %Input_addr, align 4" [cnniot/main.cpp:82]   --->   Operation 446 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_32 : Operation 447 [1/1] (0.00ns)   --->   "br label %.preheader19" [cnniot/main.cpp:79]   --->   Operation 447 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 13> <Delay = 7.05>
ST_33 : Operation 448 [1/1] (0.00ns)   --->   "%idx2_0 = phi i31 [ %idx_2, %8 ], [ 0, %.preheader17.preheader ]"   --->   Operation 448 'phi' 'idx2_0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_33 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i31 %idx2_0 to i32" [cnniot/main.cpp:90]   --->   Operation 449 'zext' 'zext_ln90' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_33 : Operation 450 [1/1] (1.96ns)   --->   "%icmp_ln90 = icmp slt i32 %zext_ln90, %Filter_size_0" [cnniot/main.cpp:90]   --->   Operation 450 'icmp' 'icmp_ln90' <Predicate = (icmp_ln88)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 451 [1/1] (1.87ns)   --->   "%idx_2 = add i31 %idx2_0, 1" [cnniot/main.cpp:90]   --->   Operation 451 'add' 'idx_2' <Predicate = (icmp_ln88)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 452 [1/1] (0.00ns)   --->   "br i1 %icmp_ln90, label %8, label %.loopexit18.loopexit" [cnniot/main.cpp:90]   --->   Operation 452 'br' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_33 : Operation 453 [1/1] (0.00ns)   --->   "br label %.loopexit18"   --->   Operation 453 'br' <Predicate = (icmp_ln88 & !icmp_ln90)> <Delay = 0.00>
ST_33 : Operation 454 [1/1] (7.05ns)   --->   "%mul_ln99 = mul i32 %Filter_size_1, %Filter_size_0" [cnniot/main.cpp:99]   --->   Operation 454 'mul' 'mul_ln99' <Predicate = (!icmp_ln90) | (!icmp_ln88)> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 455 [1/1] (7.05ns)   --->   "%mul_ln99_1 = mul i32 %Filter_size_2, %Filter_size_3" [cnniot/main.cpp:99]   --->   Operation 455 'mul' 'mul_ln99_1' <Predicate = (!icmp_ln90) | (!icmp_ln88)> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 14> <Delay = 2.05>
ST_34 : Operation 456 [1/1] (2.05ns)   --->   "%tmp_9 = call fastcc i32 @Axi_Transfer(i32* %in_data_data_V, i4* %in_data_keep_V, i4* %in_data_strb_V, i1* %in_data_user_V, i1* %in_data_last_V, i1* %in_data_id_V, i1* %in_data_dest_V, i32* %out_data_data_V, i4* %out_data_keep_V, i4* %out_data_strb_V, i1* %out_data_user_V, i1* %out_data_last_V, i1* %out_data_id_V, i1* %out_data_dest_V, i32 2, i1 false)" [cnniot/main.cpp:93]   --->   Operation 456 'call' 'tmp_9' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 15> <Delay = 8.08>
ST_35 : Operation 457 [4/4] (8.08ns)   --->   "%Temproray_1 = sitofp i32 %tmp_9 to float" [cnniot/main.cpp:93]   --->   Operation 457 'sitofp' 'Temproray_1' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 16> <Delay = 8.08>
ST_36 : Operation 458 [3/4] (8.08ns)   --->   "%Temproray_1 = sitofp i32 %tmp_9 to float" [cnniot/main.cpp:93]   --->   Operation 458 'sitofp' 'Temproray_1' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 17> <Delay = 8.08>
ST_37 : Operation 459 [2/4] (8.08ns)   --->   "%Temproray_1 = sitofp i32 %tmp_9 to float" [cnniot/main.cpp:93]   --->   Operation 459 'sitofp' 'Temproray_1' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 18> <Delay = 8.08>
ST_38 : Operation 460 [1/4] (8.08ns)   --->   "%Temproray_1 = sitofp i32 %tmp_9 to float" [cnniot/main.cpp:93]   --->   Operation 460 'sitofp' 'Temproray_1' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 19> <Delay = 7.19>
ST_39 : Operation 461 [12/12] (7.19ns)   --->   "%tmp_s = fdiv float %Temproray_1, %Precision" [cnniot/main.cpp:94]   --->   Operation 461 'fdiv' 'tmp_s' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 20> <Delay = 7.19>
ST_40 : Operation 462 [11/12] (7.19ns)   --->   "%tmp_s = fdiv float %Temproray_1, %Precision" [cnniot/main.cpp:94]   --->   Operation 462 'fdiv' 'tmp_s' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 21> <Delay = 7.19>
ST_41 : Operation 463 [10/12] (7.19ns)   --->   "%tmp_s = fdiv float %Temproray_1, %Precision" [cnniot/main.cpp:94]   --->   Operation 463 'fdiv' 'tmp_s' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 22> <Delay = 7.19>
ST_42 : Operation 464 [9/12] (7.19ns)   --->   "%tmp_s = fdiv float %Temproray_1, %Precision" [cnniot/main.cpp:94]   --->   Operation 464 'fdiv' 'tmp_s' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 23> <Delay = 7.19>
ST_43 : Operation 465 [8/12] (7.19ns)   --->   "%tmp_s = fdiv float %Temproray_1, %Precision" [cnniot/main.cpp:94]   --->   Operation 465 'fdiv' 'tmp_s' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 24> <Delay = 7.19>
ST_44 : Operation 466 [7/12] (7.19ns)   --->   "%tmp_s = fdiv float %Temproray_1, %Precision" [cnniot/main.cpp:94]   --->   Operation 466 'fdiv' 'tmp_s' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 25> <Delay = 7.19>
ST_45 : Operation 467 [6/12] (7.19ns)   --->   "%tmp_s = fdiv float %Temproray_1, %Precision" [cnniot/main.cpp:94]   --->   Operation 467 'fdiv' 'tmp_s' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 26> <Delay = 7.19>
ST_46 : Operation 468 [5/12] (7.19ns)   --->   "%tmp_s = fdiv float %Temproray_1, %Precision" [cnniot/main.cpp:94]   --->   Operation 468 'fdiv' 'tmp_s' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 27> <Delay = 7.19>
ST_47 : Operation 469 [4/12] (7.19ns)   --->   "%tmp_s = fdiv float %Temproray_1, %Precision" [cnniot/main.cpp:94]   --->   Operation 469 'fdiv' 'tmp_s' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 28> <Delay = 7.19>
ST_48 : Operation 470 [3/12] (7.19ns)   --->   "%tmp_s = fdiv float %Temproray_1, %Precision" [cnniot/main.cpp:94]   --->   Operation 470 'fdiv' 'tmp_s' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 29> <Delay = 7.19>
ST_49 : Operation 471 [2/12] (7.19ns)   --->   "%tmp_s = fdiv float %Temproray_1, %Precision" [cnniot/main.cpp:94]   --->   Operation 471 'fdiv' 'tmp_s' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 30> <Delay = 7.19>
ST_50 : Operation 472 [1/12] (7.19ns)   --->   "%tmp_s = fdiv float %Temproray_1, %Precision" [cnniot/main.cpp:94]   --->   Operation 472 'fdiv' 'tmp_s' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 31> <Delay = 2.77>
ST_51 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i31 %idx2_0 to i64" [cnniot/main.cpp:94]   --->   Operation 473 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 474 [1/1] (0.00ns)   --->   "%Bias_addr = getelementptr inbounds [2000 x float]* %Bias, i64 0, i64 %zext_ln94" [cnniot/main.cpp:94]   --->   Operation 474 'getelementptr' 'Bias_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 475 [1/1] (2.77ns)   --->   "store float %tmp_s, float* %Bias_addr, align 4" [cnniot/main.cpp:94]   --->   Operation 475 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_51 : Operation 476 [1/1] (0.00ns)   --->   "br label %.preheader17" [cnniot/main.cpp:90]   --->   Operation 476 'br' <Predicate = true> <Delay = 0.00>

State 52 <SV = 14> <Delay = 7.05>
ST_52 : Operation 477 [1/1] (7.05ns)   --->   "%mul_ln99_2 = mul i32 %mul_ln99_1, %mul_ln99" [cnniot/main.cpp:99]   --->   Operation 477 'mul' 'mul_ln99_2' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 478 [1/1] (0.46ns)   --->   "br label %9" [cnniot/main.cpp:99]   --->   Operation 478 'br' <Predicate = true> <Delay = 0.46>

State 53 <SV = 15> <Delay = 5.34>
ST_53 : Operation 479 [1/1] (0.00ns)   --->   "%idx3_0 = phi i31 [ 0, %.loopexit18 ], [ %idx_3, %10 ]"   --->   Operation 479 'phi' 'idx3_0' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_53 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i31 %idx3_0 to i32" [cnniot/main.cpp:99]   --->   Operation 480 'zext' 'zext_ln99' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_53 : Operation 481 [1/1] (1.96ns)   --->   "%icmp_ln99 = icmp slt i32 %zext_ln99, %mul_ln99_2" [cnniot/main.cpp:99]   --->   Operation 481 'icmp' 'icmp_ln99' <Predicate = (icmp_ln85)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 482 [1/1] (1.87ns)   --->   "%idx_3 = add i31 %idx3_0, 1" [cnniot/main.cpp:99]   --->   Operation 482 'add' 'idx_3' <Predicate = (icmp_ln85)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 483 [1/1] (0.00ns)   --->   "br i1 %icmp_ln99, label %10, label %.loopexit16.loopexit" [cnniot/main.cpp:99]   --->   Operation 483 'br' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_53 : Operation 484 [1/1] (0.00ns)   --->   "br label %.loopexit16"   --->   Operation 484 'br' <Predicate = (icmp_ln85 & !icmp_ln99)> <Delay = 0.00>
ST_53 : Operation 485 [1/1] (1.89ns)   --->   "%sub_ln108 = sub nsw i32 %Input_Size_1, %Filter_size_2" [cnniot/main.cpp:108]   --->   Operation 485 'sub' 'sub_ln108' <Predicate = (!icmp_ln99) | (!icmp_ln85)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 486 [36/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 486 'sdiv' 'sdiv_ln108' <Predicate = (!icmp_ln99) | (!icmp_ln85)> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 487 [1/1] (1.89ns)   --->   "%sub_ln109 = sub nsw i32 %Input_Size_2, %Filter_size_3" [cnniot/main.cpp:109]   --->   Operation 487 'sub' 'sub_ln109' <Predicate = (!icmp_ln99) | (!icmp_ln85)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 488 [36/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 488 'sdiv' 'sdiv_ln109' <Predicate = (!icmp_ln99) | (!icmp_ln85)> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 489 [1/1] (1.96ns)   --->   "%icmp_ln145 = icmp eq i32 %Bias_Activation, 0" [cnniot/main.cpp:145]   --->   Operation 489 'icmp' 'icmp_ln145' <Predicate = (!icmp_ln99) | (!icmp_ln85)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 490 [1/1] (1.96ns)   --->   "%icmp_ln151 = icmp eq i32 %Relu_Activation, 1" [cnniot/main.cpp:151]   --->   Operation 490 'icmp' 'icmp_ln151' <Predicate = (!icmp_ln99) | (!icmp_ln85)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 16> <Delay = 2.05>
ST_54 : Operation 491 [1/1] (2.05ns)   --->   "%tmp_2 = call fastcc i32 @Axi_Transfer(i32* %in_data_data_V, i4* %in_data_keep_V, i4* %in_data_strb_V, i1* %in_data_user_V, i1* %in_data_last_V, i1* %in_data_id_V, i1* %in_data_dest_V, i32* %out_data_data_V, i4* %out_data_keep_V, i4* %out_data_strb_V, i1* %out_data_user_V, i1* %out_data_last_V, i1* %out_data_id_V, i1* %out_data_dest_V, i32 3, i1 false)" [cnniot/main.cpp:102]   --->   Operation 491 'call' 'tmp_2' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 17> <Delay = 8.08>
ST_55 : Operation 492 [4/4] (8.08ns)   --->   "%Temproray_2 = sitofp i32 %tmp_2 to float" [cnniot/main.cpp:102]   --->   Operation 492 'sitofp' 'Temproray_2' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 18> <Delay = 8.08>
ST_56 : Operation 493 [3/4] (8.08ns)   --->   "%Temproray_2 = sitofp i32 %tmp_2 to float" [cnniot/main.cpp:102]   --->   Operation 493 'sitofp' 'Temproray_2' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 19> <Delay = 8.08>
ST_57 : Operation 494 [2/4] (8.08ns)   --->   "%Temproray_2 = sitofp i32 %tmp_2 to float" [cnniot/main.cpp:102]   --->   Operation 494 'sitofp' 'Temproray_2' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 20> <Delay = 8.08>
ST_58 : Operation 495 [1/4] (8.08ns)   --->   "%Temproray_2 = sitofp i32 %tmp_2 to float" [cnniot/main.cpp:102]   --->   Operation 495 'sitofp' 'Temproray_2' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 21> <Delay = 7.19>
ST_59 : Operation 496 [12/12] (7.19ns)   --->   "%tmp_4 = fdiv float %Temproray_2, %Precision" [cnniot/main.cpp:103]   --->   Operation 496 'fdiv' 'tmp_4' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 22> <Delay = 7.19>
ST_60 : Operation 497 [11/12] (7.19ns)   --->   "%tmp_4 = fdiv float %Temproray_2, %Precision" [cnniot/main.cpp:103]   --->   Operation 497 'fdiv' 'tmp_4' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 23> <Delay = 7.19>
ST_61 : Operation 498 [10/12] (7.19ns)   --->   "%tmp_4 = fdiv float %Temproray_2, %Precision" [cnniot/main.cpp:103]   --->   Operation 498 'fdiv' 'tmp_4' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 24> <Delay = 7.19>
ST_62 : Operation 499 [9/12] (7.19ns)   --->   "%tmp_4 = fdiv float %Temproray_2, %Precision" [cnniot/main.cpp:103]   --->   Operation 499 'fdiv' 'tmp_4' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 25> <Delay = 7.19>
ST_63 : Operation 500 [8/12] (7.19ns)   --->   "%tmp_4 = fdiv float %Temproray_2, %Precision" [cnniot/main.cpp:103]   --->   Operation 500 'fdiv' 'tmp_4' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 26> <Delay = 7.19>
ST_64 : Operation 501 [7/12] (7.19ns)   --->   "%tmp_4 = fdiv float %Temproray_2, %Precision" [cnniot/main.cpp:103]   --->   Operation 501 'fdiv' 'tmp_4' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 27> <Delay = 7.19>
ST_65 : Operation 502 [6/12] (7.19ns)   --->   "%tmp_4 = fdiv float %Temproray_2, %Precision" [cnniot/main.cpp:103]   --->   Operation 502 'fdiv' 'tmp_4' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 28> <Delay = 7.19>
ST_66 : Operation 503 [5/12] (7.19ns)   --->   "%tmp_4 = fdiv float %Temproray_2, %Precision" [cnniot/main.cpp:103]   --->   Operation 503 'fdiv' 'tmp_4' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 29> <Delay = 7.19>
ST_67 : Operation 504 [4/12] (7.19ns)   --->   "%tmp_4 = fdiv float %Temproray_2, %Precision" [cnniot/main.cpp:103]   --->   Operation 504 'fdiv' 'tmp_4' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 30> <Delay = 7.19>
ST_68 : Operation 505 [3/12] (7.19ns)   --->   "%tmp_4 = fdiv float %Temproray_2, %Precision" [cnniot/main.cpp:103]   --->   Operation 505 'fdiv' 'tmp_4' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 31> <Delay = 7.19>
ST_69 : Operation 506 [2/12] (7.19ns)   --->   "%tmp_4 = fdiv float %Temproray_2, %Precision" [cnniot/main.cpp:103]   --->   Operation 506 'fdiv' 'tmp_4' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 32> <Delay = 7.19>
ST_70 : Operation 507 [1/12] (7.19ns)   --->   "%tmp_4 = fdiv float %Temproray_2, %Precision" [cnniot/main.cpp:103]   --->   Operation 507 'fdiv' 'tmp_4' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 33> <Delay = 2.77>
ST_71 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i31 %idx3_0 to i64" [cnniot/main.cpp:103]   --->   Operation 508 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 509 [1/1] (0.00ns)   --->   "%Weight_addr = getelementptr inbounds [30000 x float]* %Weight, i64 0, i64 %zext_ln103" [cnniot/main.cpp:103]   --->   Operation 509 'getelementptr' 'Weight_addr' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 510 [1/1] (2.77ns)   --->   "store float %tmp_4, float* %Weight_addr, align 4" [cnniot/main.cpp:103]   --->   Operation 510 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_71 : Operation 511 [1/1] (0.00ns)   --->   "br label %9" [cnniot/main.cpp:99]   --->   Operation 511 'br' <Predicate = true> <Delay = 0.00>

State 72 <SV = 16> <Delay = 3.44>
ST_72 : Operation 512 [35/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 512 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 513 [35/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 513 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 17> <Delay = 3.44>
ST_73 : Operation 514 [34/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 514 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 515 [34/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 515 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 18> <Delay = 3.44>
ST_74 : Operation 516 [33/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 516 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 517 [33/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 517 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 19> <Delay = 3.44>
ST_75 : Operation 518 [32/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 518 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 519 [32/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 519 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 20> <Delay = 3.44>
ST_76 : Operation 520 [31/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 520 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 521 [31/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 521 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 21> <Delay = 3.44>
ST_77 : Operation 522 [30/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 522 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 523 [30/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 523 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 22> <Delay = 3.44>
ST_78 : Operation 524 [29/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 524 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 525 [29/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 525 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 23> <Delay = 3.44>
ST_79 : Operation 526 [28/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 526 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 527 [28/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 527 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 24> <Delay = 3.44>
ST_80 : Operation 528 [27/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 528 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 529 [27/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 529 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 25> <Delay = 3.44>
ST_81 : Operation 530 [26/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 530 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 531 [26/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 531 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 26> <Delay = 3.44>
ST_82 : Operation 532 [25/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 532 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 533 [25/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 533 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 27> <Delay = 3.44>
ST_83 : Operation 534 [24/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 534 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 535 [24/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 535 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 28> <Delay = 3.44>
ST_84 : Operation 536 [23/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 536 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 537 [23/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 537 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 29> <Delay = 3.44>
ST_85 : Operation 538 [22/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 538 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 539 [22/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 539 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 30> <Delay = 3.44>
ST_86 : Operation 540 [21/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 540 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 541 [21/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 541 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 31> <Delay = 3.44>
ST_87 : Operation 542 [20/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 542 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 543 [20/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 543 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 32> <Delay = 3.44>
ST_88 : Operation 544 [19/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 544 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 545 [19/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 545 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 33> <Delay = 3.44>
ST_89 : Operation 546 [18/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 546 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 547 [18/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 547 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 34> <Delay = 3.44>
ST_90 : Operation 548 [17/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 548 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 549 [17/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 549 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 35> <Delay = 3.44>
ST_91 : Operation 550 [16/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 550 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 551 [16/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 551 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 36> <Delay = 3.44>
ST_92 : Operation 552 [15/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 552 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 553 [15/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 553 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 37> <Delay = 3.44>
ST_93 : Operation 554 [14/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 554 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 555 [14/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 555 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 38> <Delay = 3.44>
ST_94 : Operation 556 [13/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 556 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 557 [13/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 557 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 39> <Delay = 3.44>
ST_95 : Operation 558 [12/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 558 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 559 [12/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 559 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 40> <Delay = 3.44>
ST_96 : Operation 560 [11/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 560 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 561 [11/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 561 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 41> <Delay = 3.44>
ST_97 : Operation 562 [10/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 562 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 563 [10/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 563 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 42> <Delay = 3.44>
ST_98 : Operation 564 [9/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 564 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 565 [9/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 565 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 43> <Delay = 3.44>
ST_99 : Operation 566 [8/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 566 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 567 [8/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 567 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 44> <Delay = 3.44>
ST_100 : Operation 568 [7/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 568 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 569 [7/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 569 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 45> <Delay = 3.44>
ST_101 : Operation 570 [6/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 570 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 571 [6/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 571 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 46> <Delay = 3.44>
ST_102 : Operation 572 [5/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 572 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 573 [5/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 573 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 47> <Delay = 3.44>
ST_103 : Operation 574 [4/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 574 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 575 [4/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 575 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 48> <Delay = 3.44>
ST_104 : Operation 576 [3/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 576 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 577 [3/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 577 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 49> <Delay = 3.44>
ST_105 : Operation 578 [2/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 578 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 579 [2/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 579 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 50> <Delay = 5.34>
ST_106 : Operation 580 [1/36] (3.44ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, %Parameters_load_5" [cnniot/main.cpp:108]   --->   Operation 580 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 581 [1/1] (1.89ns)   --->   "%H_Result = add nsw i32 %sdiv_ln108, 1" [cnniot/main.cpp:108]   --->   Operation 581 'add' 'H_Result' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 582 [1/36] (3.44ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, %Parameters_load_6" [cnniot/main.cpp:109]   --->   Operation 582 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 583 [1/1] (1.89ns)   --->   "%W_Result = add nsw i32 %sdiv_ln109, 1" [cnniot/main.cpp:109]   --->   Operation 583 'add' 'W_Result' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 51> <Delay = 7.05>
ST_107 : Operation 584 [1/1] (7.05ns)   --->   "%mul_ln112 = mul i32 %H_Result, %W_Result" [cnniot/main.cpp:112]   --->   Operation 584 'mul' 'mul_ln112' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 52> <Delay = 7.05>
ST_108 : Operation 585 [1/1] (7.05ns)   --->   "%mul_ln112_1 = mul i32 %mul_ln112, %Filter_size_0" [cnniot/main.cpp:112]   --->   Operation 585 'mul' 'mul_ln112_1' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 53> <Delay = 8.08>
ST_109 : Operation 586 [4/4] (8.08ns)   --->   "%Temproray_3 = sitofp i32 %mul_ln112_1 to float" [cnniot/main.cpp:112]   --->   Operation 586 'sitofp' 'Temproray_3' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 110 <SV = 54> <Delay = 8.08>
ST_110 : Operation 587 [3/4] (8.08ns)   --->   "%Temproray_3 = sitofp i32 %mul_ln112_1 to float" [cnniot/main.cpp:112]   --->   Operation 587 'sitofp' 'Temproray_3' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 111 <SV = 55> <Delay = 8.08>
ST_111 : Operation 588 [2/4] (8.08ns)   --->   "%Temproray_3 = sitofp i32 %mul_ln112_1 to float" [cnniot/main.cpp:112]   --->   Operation 588 'sitofp' 'Temproray_3' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 112 <SV = 56> <Delay = 8.08>
ST_112 : Operation 589 [1/4] (8.08ns)   --->   "%Temproray_3 = sitofp i32 %mul_ln112_1 to float" [cnniot/main.cpp:112]   --->   Operation 589 'sitofp' 'Temproray_3' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 113 <SV = 57> <Delay = 8.75>
ST_113 : Operation 590 [1/1] (8.75ns)   --->   "%tmp_6 = call fastcc i32 @__hls_fptosi_float_i(float %Temproray_3)" [cnniot/main.cpp:113]   --->   Operation 590 'call' 'tmp_6' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 114 <SV = 58> <Delay = 7.05>
ST_114 : Operation 591 [1/1] (2.05ns)   --->   "%empty_7 = call fastcc i32 @Axi_Transfer(i32* %in_data_data_V, i4* %in_data_keep_V, i4* %in_data_strb_V, i1* %in_data_user_V, i1* %in_data_last_V, i1* %in_data_id_V, i1* %in_data_dest_V, i32* %out_data_data_V, i4* %out_data_keep_V, i4* %out_data_strb_V, i1* %out_data_user_V, i1* %out_data_last_V, i1* %out_data_id_V, i1* %out_data_dest_V, i32 %tmp_6, i1 false)" [cnniot/main.cpp:113]   --->   Operation 591 'call' 'empty_7' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_114 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i32 %H_Result to i64" [cnniot/main.cpp:108]   --->   Operation 592 'zext' 'zext_ln108' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln108_1 = zext i32 %W_Result to i64" [cnniot/main.cpp:108]   --->   Operation 593 'zext' 'zext_ln108_1' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 594 [1/1] (7.05ns)   --->   "%mul_ln108 = mul i64 %zext_ln108_1, %zext_ln108" [cnniot/main.cpp:108]   --->   Operation 594 'mul' 'mul_ln108' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 59> <Delay = 8.66>
ST_115 : Operation 595 [1/1] (2.05ns)   --->   "%empty_8 = call fastcc i32 @Axi_Transfer(i32* %in_data_data_V, i4* %in_data_keep_V, i4* %in_data_strb_V, i1* %in_data_user_V, i1* %in_data_last_V, i1* %in_data_id_V, i1* %in_data_dest_V, i32* %out_data_data_V, i4* %out_data_keep_V, i4* %out_data_strb_V, i1* %out_data_user_V, i1* %out_data_last_V, i1* %out_data_id_V, i1* %out_data_dest_V, i32 %H_Result, i1 false)" [cnniot/main.cpp:114]   --->   Operation 595 'call' 'empty_8' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_115 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln108_2 = zext i32 %Filter_size_0 to i96" [cnniot/main.cpp:108]   --->   Operation 596 'zext' 'zext_ln108_2' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln108_3 = zext i64 %mul_ln108 to i96" [cnniot/main.cpp:108]   --->   Operation 597 'zext' 'zext_ln108_3' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 598 [2/2] (8.66ns)   --->   "%mul_ln108_1 = mul i96 %zext_ln108_3, %zext_ln108_2" [cnniot/main.cpp:108]   --->   Operation 598 'mul' 'mul_ln108_1' <Predicate = true> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 60> <Delay = 8.66>
ST_116 : Operation 599 [1/1] (2.05ns)   --->   "%empty_9 = call fastcc i32 @Axi_Transfer(i32* %in_data_data_V, i4* %in_data_keep_V, i4* %in_data_strb_V, i1* %in_data_user_V, i1* %in_data_last_V, i1* %in_data_id_V, i1* %in_data_dest_V, i32* %out_data_data_V, i4* %out_data_keep_V, i4* %out_data_strb_V, i1* %out_data_user_V, i1* %out_data_last_V, i1* %out_data_id_V, i1* %out_data_dest_V, i32 %W_Result, i1 false)" [cnniot/main.cpp:115]   --->   Operation 599 'call' 'empty_9' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_116 : Operation 600 [1/2] (8.66ns)   --->   "%mul_ln108_1 = mul i96 %zext_ln108_3, %zext_ln108_2" [cnniot/main.cpp:108]   --->   Operation 600 'mul' 'mul_ln108_1' <Predicate = true> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 601 [1/1] (1.96ns)   --->   "%icmp_ln125_1 = icmp sgt i32 %W_Result, 0" [cnniot/main.cpp:125]   --->   Operation 601 'icmp' 'icmp_ln125_1' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 602 [1/1] (0.46ns)   --->   "br label %.preheader13" [cnniot/main.cpp:121]   --->   Operation 602 'br' <Predicate = true> <Delay = 0.46>

State 117 <SV = 61> <Delay = 7.05>
ST_117 : Operation 603 [1/1] (0.00ns)   --->   "%indvar_flatten22 = phi i96 [ 0, %.loopexit16 ], [ %add_ln121, %hls_label_0_end ]" [cnniot/main.cpp:121]   --->   Operation 603 'phi' 'indvar_flatten22' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_117 : Operation 604 [1/1] (0.00ns)   --->   "%idx4_0 = phi i31 [ 0, %.loopexit16 ], [ %select_ln121_1, %hls_label_0_end ]" [cnniot/main.cpp:121]   --->   Operation 604 'phi' 'idx4_0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_117 : Operation 605 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %.loopexit16 ], [ %select_ln123_3, %hls_label_0_end ]" [cnniot/main.cpp:123]   --->   Operation 605 'phi' 'indvar_flatten' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_117 : Operation 606 [1/1] (0.00ns)   --->   "%idx25_0 = phi i31 [ 0, %.loopexit16 ], [ %select_ln123_2, %hls_label_0_end ]" [cnniot/main.cpp:123]   --->   Operation 606 'phi' 'idx25_0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_117 : Operation 607 [1/1] (0.00ns)   --->   "%idx36_0 = phi i31 [ 0, %.loopexit16 ], [ %idx3, %hls_label_0_end ]"   --->   Operation 607 'phi' 'idx36_0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_117 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln123_1 = zext i31 %idx25_0 to i32" [cnniot/main.cpp:123]   --->   Operation 608 'zext' 'zext_ln123_1' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_117 : Operation 609 [1/1] (7.05ns)   --->   "%mul_ln135 = mul nsw i32 %zext_ln123_1, %Parameters_load_5" [cnniot/main.cpp:135]   --->   Operation 609 'mul' 'mul_ln135' <Predicate = (icmp_ln58)> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i31 %idx36_0 to i32" [cnniot/main.cpp:125]   --->   Operation 610 'zext' 'zext_ln125' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_117 : Operation 611 [1/1] (1.96ns)   --->   "%icmp_ln125 = icmp slt i32 %zext_ln125, %W_Result" [cnniot/main.cpp:125]   --->   Operation 611 'icmp' 'icmp_ln125' <Predicate = (icmp_ln58)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 612 [1/1] (2.51ns)   --->   "%icmp_ln121 = icmp eq i96 %indvar_flatten22, %mul_ln108_1" [cnniot/main.cpp:121]   --->   Operation 612 'icmp' 'icmp_ln121' <Predicate = (icmp_ln58)> <Delay = 2.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 613 [1/1] (3.48ns)   --->   "%add_ln121 = add i96 %indvar_flatten22, 1" [cnniot/main.cpp:121]   --->   Operation 613 'add' 'add_ln121' <Predicate = (icmp_ln58)> <Delay = 3.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 614 [1/1] (0.00ns)   --->   "br i1 %icmp_ln121, label %.loopexit15.loopexit, label %hls_label_0_begin" [cnniot/main.cpp:121]   --->   Operation 614 'br' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_117 : Operation 615 [1/1] (2.26ns)   --->   "%icmp_ln123 = icmp eq i64 %indvar_flatten, %mul_ln108" [cnniot/main.cpp:123]   --->   Operation 615 'icmp' 'icmp_ln123' <Predicate = (icmp_ln58 & !icmp_ln121)> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 616 [1/1] (0.71ns)   --->   "%select_ln121 = select i1 %icmp_ln123, i31 0, i31 %idx25_0" [cnniot/main.cpp:121]   --->   Operation 616 'select' 'select_ln121' <Predicate = (icmp_ln58 & !icmp_ln121)> <Delay = 0.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_117 : Operation 617 [1/1] (1.87ns)   --->   "%add_ln121_1 = add i31 %idx4_0, 1" [cnniot/main.cpp:121]   --->   Operation 617 'add' 'add_ln121_1' <Predicate = (icmp_ln58 & !icmp_ln121)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 618 [1/1] (0.71ns)   --->   "%select_ln121_1 = select i1 %icmp_ln123, i31 %add_ln121_1, i31 %idx4_0" [cnniot/main.cpp:121]   --->   Operation 618 'select' 'select_ln121_1' <Predicate = (icmp_ln58 & !icmp_ln121)> <Delay = 0.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_117 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i31 %select_ln121_1 to i64" [cnniot/main.cpp:121]   --->   Operation 619 'zext' 'zext_ln121' <Predicate = (icmp_ln58 & !icmp_ln121)> <Delay = 0.00>
ST_117 : Operation 620 [1/1] (0.00ns)   --->   "%Bias_addr_1 = getelementptr [2000 x float]* %Bias, i64 0, i64 %zext_ln121" [cnniot/main.cpp:149]   --->   Operation 620 'getelementptr' 'Bias_addr_1' <Predicate = (icmp_ln58 & !icmp_ln121)> <Delay = 0.00>
ST_117 : Operation 621 [2/2] (2.77ns)   --->   "%Bias_load = load float* %Bias_addr_1, align 4" [cnniot/main.cpp:121]   --->   Operation 621 'load' 'Bias_load' <Predicate = (icmp_ln58 & !icmp_ln121)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_117 : Operation 622 [1/1] (0.81ns)   --->   "%select_ln121_4 = select i1 %icmp_ln123, i1 %icmp_ln125_1, i1 %icmp_ln125" [cnniot/main.cpp:121]   --->   Operation 622 'select' 'select_ln121_4' <Predicate = (icmp_ln58 & !icmp_ln121)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_117 : Operation 623 [1/1] (1.87ns)   --->   "%idx2_3 = add i31 %select_ln121, 1" [cnniot/main.cpp:123]   --->   Operation 623 'add' 'idx2_3' <Predicate = (icmp_ln58 & !icmp_ln121)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 624 [1/1] (0.71ns)   --->   "%select_ln123_2 = select i1 %select_ln121_4, i31 %select_ln121, i31 %idx2_3" [cnniot/main.cpp:123]   --->   Operation 624 'select' 'select_ln123_2' <Predicate = (icmp_ln58 & !icmp_ln121)> <Delay = 0.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_117 : Operation 625 [1/1] (0.00ns)   --->   "br label %.loopexit15"   --->   Operation 625 'br' <Predicate = (icmp_ln58 & icmp_ln121)> <Delay = 0.00>
ST_117 : Operation 626 [1/1] (1.96ns)   --->   "%icmp_ln168 = icmp eq i32 %Parameters_load, 1" [cnniot/main.cpp:168]   --->   Operation 626 'icmp' 'icmp_ln168' <Predicate = (icmp_ln121) | (!icmp_ln58)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 627 [1/1] (0.00ns)   --->   "br i1 %icmp_ln168, label %18, label %.loopexit10" [cnniot/main.cpp:168]   --->   Operation 627 'br' <Predicate = (icmp_ln121) | (!icmp_ln58)> <Delay = 0.00>
ST_117 : Operation 628 [2/2] (1.75ns)   --->   "%Input_Size_0 = load i32* %Parameters_addr_11, align 8" [cnniot/main.cpp:172]   --->   Operation 628 'load' 'Input_Size_0' <Predicate = (icmp_ln121 & icmp_ln168) | (!icmp_ln58 & icmp_ln168)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_117 : Operation 629 [2/2] (1.75ns)   --->   "%Input_Size_1_1 = load i32* %Parameters_addr_12, align 4" [cnniot/main.cpp:173]   --->   Operation 629 'load' 'Input_Size_1_1' <Predicate = (icmp_ln121 & icmp_ln168) | (!icmp_ln58 & icmp_ln168)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>

State 118 <SV = 62> <Delay = 7.76>
ST_118 : Operation 630 [1/2] (2.77ns)   --->   "%Bias_load = load float* %Bias_addr_1, align 4" [cnniot/main.cpp:121]   --->   Operation 630 'load' 'Bias_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_118 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln121_1 = zext i31 %select_ln121_1 to i32" [cnniot/main.cpp:121]   --->   Operation 631 'zext' 'zext_ln121_1' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 632 [1/1] (7.05ns)   --->   "%mul_ln121 = mul i32 %zext_ln121_1, %Filter_size_1" [cnniot/main.cpp:121]   --->   Operation 632 'mul' 'mul_ln121' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node select_ln123)   --->   "%select_ln121_2 = select i1 %icmp_ln123, i32 0, i32 %mul_ln135" [cnniot/main.cpp:121]   --->   Operation 633 'select' 'select_ln121_2' <Predicate = (select_ln121_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node select_ln123_1)   --->   "%select_ln121_3 = select i1 %icmp_ln123, i31 0, i31 %idx36_0" [cnniot/main.cpp:121]   --->   Operation 634 'select' 'select_ln121_3' <Predicate = (select_ln121_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i31 %idx2_3 to i32" [cnniot/main.cpp:123]   --->   Operation 635 'zext' 'zext_ln123' <Predicate = (!select_ln121_4)> <Delay = 0.00>
ST_118 : Operation 636 [1/1] (7.05ns)   --->   "%mul_ln135_1 = mul nsw i32 %zext_ln123, %Parameters_load_5" [cnniot/main.cpp:135]   --->   Operation 636 'mul' 'mul_ln135_1' <Predicate = (!select_ln121_4)> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 637 [1/1] (0.70ns) (out node of the LUT)   --->   "%select_ln123 = select i1 %select_ln121_4, i32 %select_ln121_2, i32 %mul_ln135_1" [cnniot/main.cpp:123]   --->   Operation 637 'select' 'select_ln123' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 638 [1/1] (0.71ns) (out node of the LUT)   --->   "%select_ln123_1 = select i1 %select_ln121_4, i31 %select_ln121_3, i31 0" [cnniot/main.cpp:123]   --->   Operation 638 'select' 'select_ln123_1' <Predicate = true> <Delay = 0.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln123_2 = zext i31 %select_ln123_1 to i32" [cnniot/main.cpp:123]   --->   Operation 639 'zext' 'zext_ln123_2' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [cnniot/main.cpp:126]   --->   Operation 640 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 641 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [cnniot/main.cpp:129]   --->   Operation 641 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 642 [1/1] (7.05ns)   --->   "%mul_ln138 = mul nsw i32 %zext_ln123_2, %Parameters_load_6" [cnniot/main.cpp:138]   --->   Operation 642 'mul' 'mul_ln138' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 643 [1/1] (0.46ns)   --->   "br label %.loopexit85" [cnniot/main.cpp:130]   --->   Operation 643 'br' <Predicate = true> <Delay = 0.46>

State 119 <SV = 63> <Delay = 8.58>
ST_119 : Operation 644 [1/1] (0.00ns)   --->   "%k_0 = phi i31 [ 0, %hls_label_0_begin ], [ %k, %.loopexit85.loopexit ]"   --->   Operation 644 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 645 [1/1] (0.00ns)   --->   "%Convolve_value_0 = phi float [ 0.000000e+00, %hls_label_0_begin ], [ %Convolve_value_1, %.loopexit85.loopexit ]" [cnniot/main.cpp:140]   --->   Operation 645 'phi' 'Convolve_value_0' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i31 %k_0 to i32" [cnniot/main.cpp:130]   --->   Operation 646 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 647 [1/1] (1.96ns)   --->   "%icmp_ln130 = icmp slt i32 %zext_ln130, %Filter_size_1" [cnniot/main.cpp:130]   --->   Operation 647 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 648 [1/1] (1.87ns)   --->   "%k = add i31 %k_0, 1" [cnniot/main.cpp:130]   --->   Operation 648 'add' 'k' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 649 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130, label %11, label %15" [cnniot/main.cpp:130]   --->   Operation 649 'br' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 650 [1/1] (7.05ns)   --->   "%mul_ln132 = mul i32 %Input_Size_1, %zext_ln130" [cnniot/main.cpp:132]   --->   Operation 650 'mul' 'mul_ln132' <Predicate = (icmp_ln130)> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 651 [1/1] (1.89ns)   --->   "%tmp32 = add i32 %zext_ln130, %mul_ln121" [cnniot/main.cpp:130]   --->   Operation 651 'add' 'tmp32' <Predicate = (icmp_ln130)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 652 [1/1] (0.46ns)   --->   "br i1 %icmp_ln145, label %._crit_edge, label %16" [cnniot/main.cpp:145]   --->   Operation 652 'br' <Predicate = (!icmp_ln130)> <Delay = 0.46>
ST_119 : Operation 653 [4/4] (8.58ns)   --->   "%Convolve_value = fadd float %Convolve_value_0, %Bias_load" [cnniot/main.cpp:149]   --->   Operation 653 'fadd' 'Convolve_value' <Predicate = (!icmp_ln130 & !icmp_ln145)> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 64> <Delay = 7.05>
ST_120 : Operation 654 [1/1] (7.05ns)   --->   "%tmp33 = mul i32 %Filter_size_2, %tmp32" [cnniot/main.cpp:68]   --->   Operation 654 'mul' 'tmp33' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 655 [1/1] (0.46ns)   --->   "br label %.loopexit84" [cnniot/main.cpp:133]   --->   Operation 655 'br' <Predicate = true> <Delay = 0.46>

State 121 <SV = 65> <Delay = 3.58>
ST_121 : Operation 656 [1/1] (0.00ns)   --->   "%i_0 = phi i31 [ 0, %11 ], [ %i, %.loopexit84.loopexit ]"   --->   Operation 656 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 657 [1/1] (0.00ns)   --->   "%Convolve_value_1 = phi float [ %Convolve_value_0, %11 ], [ %Convolve_value_2, %.loopexit84.loopexit ]" [cnniot/main.cpp:140]   --->   Operation 657 'phi' 'Convolve_value_1' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i31 %i_0 to i32" [cnniot/main.cpp:133]   --->   Operation 658 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 659 [1/1] (1.96ns)   --->   "%icmp_ln133 = icmp slt i32 %zext_ln133, %Filter_size_2" [cnniot/main.cpp:133]   --->   Operation 659 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 660 [1/1] (1.87ns)   --->   "%i = add i31 %i_0, 1" [cnniot/main.cpp:133]   --->   Operation 660 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 661 [1/1] (0.00ns)   --->   "br i1 %icmp_ln133, label %12, label %.loopexit85.loopexit" [cnniot/main.cpp:133]   --->   Operation 661 'br' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 662 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln135 = add i32 %select_ln123, %zext_ln133" [cnniot/main.cpp:135]   --->   Operation 662 'add' 'add_ln135' <Predicate = (icmp_ln133)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 663 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln135_1 = add i32 %add_ln135, %mul_ln132" [cnniot/main.cpp:135]   --->   Operation 663 'add' 'add_ln135_1' <Predicate = (icmp_ln133)> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 664 [1/1] (1.89ns)   --->   "%tmp31 = add i32 %tmp33, %zext_ln133" [cnniot/main.cpp:68]   --->   Operation 664 'add' 'tmp31' <Predicate = (icmp_ln133)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 665 [1/1] (0.00ns)   --->   "br label %.loopexit85"   --->   Operation 665 'br' <Predicate = (!icmp_ln133)> <Delay = 0.00>

State 122 <SV = 66> <Delay = 7.05>
ST_122 : Operation 666 [1/1] (7.05ns)   --->   "%R_Row = mul i32 %Input_Size_2, %add_ln135_1" [cnniot/main.cpp:135]   --->   Operation 666 'mul' 'R_Row' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 667 [1/1] (7.05ns)   --->   "%tmp34 = mul i32 %Filter_size_3, %tmp31" [cnniot/main.cpp:69]   --->   Operation 667 'mul' 'tmp34' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 668 [1/1] (0.46ns)   --->   "br label %13" [cnniot/main.cpp:136]   --->   Operation 668 'br' <Predicate = true> <Delay = 0.46>

State 123 <SV = 67> <Delay = 6.35>
ST_123 : Operation 669 [1/1] (0.00ns)   --->   "%j_0 = phi i31 [ 0, %12 ], [ %j, %14 ]"   --->   Operation 669 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 670 [1/1] (0.00ns)   --->   "%Convolve_value_2 = phi float [ %Convolve_value_1, %12 ], [ %Convolve_value_6, %14 ]"   --->   Operation 670 'phi' 'Convolve_value_2' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i31 %j_0 to i32" [cnniot/main.cpp:136]   --->   Operation 671 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 672 [1/1] (1.96ns)   --->   "%icmp_ln136 = icmp slt i32 %zext_ln136, %Filter_size_3" [cnniot/main.cpp:136]   --->   Operation 672 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 673 [1/1] (1.87ns)   --->   "%j = add i31 %j_0, 1" [cnniot/main.cpp:136]   --->   Operation 673 'add' 'j' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 674 [1/1] (0.00ns)   --->   "br i1 %icmp_ln136, label %14, label %.loopexit84.loopexit" [cnniot/main.cpp:136]   --->   Operation 674 'br' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 675 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln138 = add i32 %mul_ln138, %zext_ln136" [cnniot/main.cpp:138]   --->   Operation 675 'add' 'add_ln138' <Predicate = (icmp_ln136)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 676 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%Index = add i32 %add_ln138, %R_Row" [cnniot/main.cpp:138]   --->   Operation 676 'add' 'Index' <Predicate = (icmp_ln136)> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i32 %Index to i64" [cnniot/main.cpp:140]   --->   Operation 677 'sext' 'sext_ln140' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_123 : Operation 678 [1/1] (0.00ns)   --->   "%Input_addr_2 = getelementptr inbounds [30000 x float]* %Input, i64 0, i64 %sext_ln140" [cnniot/main.cpp:140]   --->   Operation 678 'getelementptr' 'Input_addr_2' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_123 : Operation 679 [2/2] (2.77ns)   --->   "%Input_load = load float* %Input_addr_2, align 4" [cnniot/main.cpp:140]   --->   Operation 679 'load' 'Input_load' <Predicate = (icmp_ln136)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_123 : Operation 680 [1/1] (1.89ns)   --->   "%add_ln140 = add i32 %tmp34, %zext_ln136" [cnniot/main.cpp:140]   --->   Operation 680 'add' 'add_ln140' <Predicate = (icmp_ln136)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 681 [1/1] (0.00ns)   --->   "%sext_ln140_1 = sext i32 %add_ln140 to i64" [cnniot/main.cpp:140]   --->   Operation 681 'sext' 'sext_ln140_1' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_123 : Operation 682 [1/1] (0.00ns)   --->   "%Weight_addr_1 = getelementptr inbounds [30000 x float]* %Weight, i64 0, i64 %sext_ln140_1" [cnniot/main.cpp:140]   --->   Operation 682 'getelementptr' 'Weight_addr_1' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_123 : Operation 683 [2/2] (2.77ns)   --->   "%Weight_load = load float* %Weight_addr_1, align 4" [cnniot/main.cpp:140]   --->   Operation 683 'load' 'Weight_load' <Predicate = (icmp_ln136)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_123 : Operation 684 [1/1] (0.00ns)   --->   "br label %.loopexit84"   --->   Operation 684 'br' <Predicate = (!icmp_ln136)> <Delay = 0.00>

State 124 <SV = 68> <Delay = 2.77>
ST_124 : Operation 685 [1/2] (2.77ns)   --->   "%Input_load = load float* %Input_addr_2, align 4" [cnniot/main.cpp:140]   --->   Operation 685 'load' 'Input_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_124 : Operation 686 [1/2] (2.77ns)   --->   "%Weight_load = load float* %Weight_addr_1, align 4" [cnniot/main.cpp:140]   --->   Operation 686 'load' 'Weight_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>

State 125 <SV = 69> <Delay = 8.43>
ST_125 : Operation 687 [3/3] (8.43ns)   --->   "%tmp_15 = fmul float %Input_load, %Weight_load" [cnniot/main.cpp:140]   --->   Operation 687 'fmul' 'tmp_15' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 70> <Delay = 8.43>
ST_126 : Operation 688 [2/3] (8.43ns)   --->   "%tmp_15 = fmul float %Input_load, %Weight_load" [cnniot/main.cpp:140]   --->   Operation 688 'fmul' 'tmp_15' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 71> <Delay = 8.43>
ST_127 : Operation 689 [1/3] (8.43ns)   --->   "%tmp_15 = fmul float %Input_load, %Weight_load" [cnniot/main.cpp:140]   --->   Operation 689 'fmul' 'tmp_15' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 72> <Delay = 8.58>
ST_128 : Operation 690 [4/4] (8.58ns)   --->   "%Convolve_value_6 = fadd float %Convolve_value_2, %tmp_15" [cnniot/main.cpp:140]   --->   Operation 690 'fadd' 'Convolve_value_6' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 73> <Delay = 8.58>
ST_129 : Operation 691 [3/4] (8.58ns)   --->   "%Convolve_value_6 = fadd float %Convolve_value_2, %tmp_15" [cnniot/main.cpp:140]   --->   Operation 691 'fadd' 'Convolve_value_6' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 74> <Delay = 8.58>
ST_130 : Operation 692 [2/4] (8.58ns)   --->   "%Convolve_value_6 = fadd float %Convolve_value_2, %tmp_15" [cnniot/main.cpp:140]   --->   Operation 692 'fadd' 'Convolve_value_6' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 75> <Delay = 8.58>
ST_131 : Operation 693 [1/4] (8.58ns)   --->   "%Convolve_value_6 = fadd float %Convolve_value_2, %tmp_15" [cnniot/main.cpp:140]   --->   Operation 693 'fadd' 'Convolve_value_6' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 694 [1/1] (0.00ns)   --->   "br label %13" [cnniot/main.cpp:136]   --->   Operation 694 'br' <Predicate = true> <Delay = 0.00>

State 132 <SV = 64> <Delay = 8.58>
ST_132 : Operation 695 [3/4] (8.58ns)   --->   "%Convolve_value = fadd float %Convolve_value_0, %Bias_load" [cnniot/main.cpp:149]   --->   Operation 695 'fadd' 'Convolve_value' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 65> <Delay = 8.58>
ST_133 : Operation 696 [2/4] (8.58ns)   --->   "%Convolve_value = fadd float %Convolve_value_0, %Bias_load" [cnniot/main.cpp:149]   --->   Operation 696 'fadd' 'Convolve_value' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 66> <Delay = 8.58>
ST_134 : Operation 697 [1/4] (8.58ns)   --->   "%Convolve_value = fadd float %Convolve_value_0, %Bias_load" [cnniot/main.cpp:149]   --->   Operation 697 'fadd' 'Convolve_value' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 67> <Delay = 0.46>
ST_135 : Operation 698 [1/1] (0.46ns)   --->   "br label %._crit_edge" [cnniot/main.cpp:150]   --->   Operation 698 'br' <Predicate = true> <Delay = 0.46>

State 136 <SV = 68> <Delay = 4.19>
ST_136 : Operation 699 [1/1] (0.00ns)   --->   "%Convolve_value_3 = phi float [ %Convolve_value, %16 ], [ %Convolve_value_0, %15 ]"   --->   Operation 699 'phi' 'Convolve_value_3' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 700 [1/1] (0.46ns)   --->   "br i1 %icmp_ln151, label %17, label %hls_label_0_end" [cnniot/main.cpp:151]   --->   Operation 700 'br' <Predicate = true> <Delay = 0.46>
ST_136 : Operation 701 [2/2] (4.19ns)   --->   "%tmp_13 = fcmp olt float %Convolve_value_3, 0.000000e+00" [cnniot/main.cpp:153]   --->   Operation 701 'fcmp' 'tmp_13' <Predicate = (icmp_ln151)> <Delay = 4.19> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 69> <Delay = 4.99>
ST_137 : Operation 702 [1/1] (0.00ns)   --->   "%bitcast_ln153 = bitcast float %Convolve_value_3 to i32" [cnniot/main.cpp:153]   --->   Operation 702 'bitcast' 'bitcast_ln153' <Predicate = (icmp_ln151)> <Delay = 0.00>
ST_137 : Operation 703 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln153, i32 23, i32 30)" [cnniot/main.cpp:153]   --->   Operation 703 'partselect' 'tmp_10' <Predicate = (icmp_ln151)> <Delay = 0.00>
ST_137 : Operation 704 [1/1] (0.00ns)   --->   "%trunc_ln153 = trunc i32 %bitcast_ln153 to i23" [cnniot/main.cpp:153]   --->   Operation 704 'trunc' 'trunc_ln153' <Predicate = (icmp_ln151)> <Delay = 0.00>
ST_137 : Operation 705 [1/1] (1.31ns)   --->   "%icmp_ln153 = icmp ne i8 %tmp_10, -1" [cnniot/main.cpp:153]   --->   Operation 705 'icmp' 'icmp_ln153' <Predicate = (icmp_ln151)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 706 [1/1] (2.02ns)   --->   "%icmp_ln153_1 = icmp eq i23 %trunc_ln153, 0" [cnniot/main.cpp:153]   --->   Operation 706 'icmp' 'icmp_ln153_1' <Predicate = (icmp_ln151)> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node select_ln153)   --->   "%or_ln153 = or i1 %icmp_ln153_1, %icmp_ln153" [cnniot/main.cpp:153]   --->   Operation 707 'or' 'or_ln153' <Predicate = (icmp_ln151)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 708 [1/2] (4.19ns)   --->   "%tmp_13 = fcmp olt float %Convolve_value_3, 0.000000e+00" [cnniot/main.cpp:153]   --->   Operation 708 'fcmp' 'tmp_13' <Predicate = (icmp_ln151)> <Delay = 4.19> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node select_ln153)   --->   "%and_ln153 = and i1 %or_ln153, %tmp_13" [cnniot/main.cpp:153]   --->   Operation 709 'and' 'and_ln153' <Predicate = (icmp_ln151)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 710 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln153 = select i1 %and_ln153, float 0.000000e+00, float %Convolve_value_3" [cnniot/main.cpp:153]   --->   Operation 710 'select' 'select_ln153' <Predicate = (icmp_ln151)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_137 : Operation 711 [1/1] (0.46ns)   --->   "br label %hls_label_0_end" [cnniot/main.cpp:154]   --->   Operation 711 'br' <Predicate = (icmp_ln151)> <Delay = 0.46>
ST_137 : Operation 712 [1/1] (1.87ns)   --->   "%add_ln125 = add i31 %idx36_0, 1" [cnniot/main.cpp:125]   --->   Operation 712 'add' 'add_ln125' <Predicate = (select_ln121_4 & !icmp_ln123)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node idx3)   --->   "%select_ln125 = select i1 %icmp_ln123, i31 1, i31 %add_ln125" [cnniot/main.cpp:125]   --->   Operation 713 'select' 'select_ln125' <Predicate = (select_ln121_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_137 : Operation 714 [1/1] (0.71ns) (out node of the LUT)   --->   "%idx3 = select i1 %select_ln121_4, i31 %select_ln125, i31 1" [cnniot/main.cpp:125]   --->   Operation 714 'select' 'idx3' <Predicate = true> <Delay = 0.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_137 : Operation 715 [1/1] (2.69ns)   --->   "%add_ln123_1 = add i64 %indvar_flatten, 1" [cnniot/main.cpp:123]   --->   Operation 715 'add' 'add_ln123_1' <Predicate = (!icmp_ln123)> <Delay = 2.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 716 [1/1] (1.17ns)   --->   "%select_ln123_3 = select i1 %icmp_ln123, i64 1, i64 %add_ln123_1" [cnniot/main.cpp:123]   --->   Operation 716 'select' 'select_ln123_3' <Predicate = true> <Delay = 1.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 138 <SV = 70> <Delay = 8.43>
ST_138 : Operation 717 [1/1] (0.00ns)   --->   "%Convolve_value_5 = phi float [ %select_ln153, %17 ], [ %Convolve_value_3, %._crit_edge ]" [cnniot/main.cpp:153]   --->   Operation 717 'phi' 'Convolve_value_5' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 718 [3/3] (8.43ns)   --->   "%Convolve_value_4 = fmul float %Convolve_value_5, %Precision" [cnniot/main.cpp:155]   --->   Operation 718 'fmul' 'Convolve_value_4' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 71> <Delay = 8.43>
ST_139 : Operation 719 [2/3] (8.43ns)   --->   "%Convolve_value_4 = fmul float %Convolve_value_5, %Precision" [cnniot/main.cpp:155]   --->   Operation 719 'fmul' 'Convolve_value_4' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 72> <Delay = 8.43>
ST_140 : Operation 720 [1/3] (8.43ns)   --->   "%Convolve_value_4 = fmul float %Convolve_value_5, %Precision" [cnniot/main.cpp:155]   --->   Operation 720 'fmul' 'Convolve_value_4' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 73> <Delay = 8.75>
ST_141 : Operation 721 [1/1] (8.75ns)   --->   "%tmp_14 = call fastcc i32 @__hls_fptosi_float_i(float %Convolve_value_4)" [cnniot/main.cpp:156]   --->   Operation 721 'call' 'tmp_14' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 142 <SV = 74> <Delay = 2.05>
ST_142 : Operation 722 [1/1] (2.05ns)   --->   "%empty_10 = call fastcc i32 @Axi_Transfer(i32* %in_data_data_V, i4* %in_data_keep_V, i4* %in_data_strb_V, i1* %in_data_user_V, i1* %in_data_last_V, i1* %in_data_id_V, i1* %in_data_dest_V, i32* %out_data_data_V, i4* %out_data_keep_V, i4* %out_data_strb_V, i1* %out_data_user_V, i1* %out_data_last_V, i1* %out_data_id_V, i1* %out_data_dest_V, i32 %tmp_14, i1 false)" [cnniot/main.cpp:156]   --->   Operation 722 'call' 'empty_10' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_142 : Operation 723 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_1)" [cnniot/main.cpp:157]   --->   Operation 723 'specregionend' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 724 [1/1] (0.00ns)   --->   "br label %.preheader13" [cnniot/main.cpp:125]   --->   Operation 724 'br' <Predicate = true> <Delay = 0.00>

State 143 <SV = 62> <Delay = 1.75>
ST_143 : Operation 725 [1/2] (1.75ns)   --->   "%Input_Size_0 = load i32* %Parameters_addr_11, align 8" [cnniot/main.cpp:172]   --->   Operation 725 'load' 'Input_Size_0' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_143 : Operation 726 [1/2] (1.75ns)   --->   "%Input_Size_1_1 = load i32* %Parameters_addr_12, align 4" [cnniot/main.cpp:173]   --->   Operation 726 'load' 'Input_Size_1_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_143 : Operation 727 [2/2] (1.75ns)   --->   "%Input_Size_2_1 = load i32* %Parameters_addr_13, align 16" [cnniot/main.cpp:174]   --->   Operation 727 'load' 'Input_Size_2_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_143 : Operation 728 [2/2] (1.75ns)   --->   "%Parameters_load_18 = load i32* %Parameters_addr_7, align 4" [cnniot/main.cpp:175]   --->   Operation 728 'load' 'Parameters_load_18' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>

State 144 <SV = 63> <Delay = 1.75>
ST_144 : Operation 729 [1/2] (1.75ns)   --->   "%Input_Size_2_1 = load i32* %Parameters_addr_13, align 16" [cnniot/main.cpp:174]   --->   Operation 729 'load' 'Input_Size_2_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_144 : Operation 730 [1/2] (1.75ns)   --->   "%Parameters_load_18 = load i32* %Parameters_addr_7, align 4" [cnniot/main.cpp:175]   --->   Operation 730 'load' 'Parameters_load_18' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_144 : Operation 731 [2/2] (1.75ns)   --->   "%Parameters_load_19 = load i32* %Parameters_addr_8, align 8" [cnniot/main.cpp:176]   --->   Operation 731 'load' 'Parameters_load_19' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_144 : Operation 732 [2/2] (1.75ns)   --->   "%Parameters_load_20 = load i32* %Parameters_addr_9, align 4" [cnniot/main.cpp:177]   --->   Operation 732 'load' 'Parameters_load_20' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>

State 145 <SV = 64> <Delay = 1.75>
ST_145 : Operation 733 [1/2] (1.75ns)   --->   "%Parameters_load_19 = load i32* %Parameters_addr_8, align 8" [cnniot/main.cpp:176]   --->   Operation 733 'load' 'Parameters_load_19' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_145 : Operation 734 [1/2] (1.75ns)   --->   "%Parameters_load_20 = load i32* %Parameters_addr_9, align 4" [cnniot/main.cpp:177]   --->   Operation 734 'load' 'Parameters_load_20' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_145 : Operation 735 [2/2] (1.75ns)   --->   "%Parameters_load_21 = load i32* %Parameters_addr_10, align 16" [cnniot/main.cpp:178]   --->   Operation 735 'load' 'Parameters_load_21' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_145 : Operation 736 [2/2] (1.75ns)   --->   "%Pooling_Mode = load i32* %Parameters_addr_5, align 4" [cnniot/main.cpp:179]   --->   Operation 736 'load' 'Pooling_Mode' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>

State 146 <SV = 65> <Delay = 1.75>
ST_146 : Operation 737 [1/2] (1.75ns)   --->   "%Parameters_load_21 = load i32* %Parameters_addr_10, align 16" [cnniot/main.cpp:178]   --->   Operation 737 'load' 'Parameters_load_21' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_146 : Operation 738 [1/2] (1.75ns)   --->   "%Pooling_Mode = load i32* %Parameters_addr_5, align 4" [cnniot/main.cpp:179]   --->   Operation 738 'load' 'Pooling_Mode' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_146 : Operation 739 [2/2] (1.75ns)   --->   "%Relu_Activation_1 = load i32* %Parameters_addr_16, align 4" [cnniot/main.cpp:180]   --->   Operation 739 'load' 'Relu_Activation_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_146 : Operation 740 [2/2] (1.75ns)   --->   "%Load_Input_1 = load i32* %Parameters_addr_1, align 4" [cnniot/main.cpp:182]   --->   Operation 740 'load' 'Load_Input_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>

State 147 <SV = 66> <Delay = 3.72>
ST_147 : Operation 741 [1/2] (1.75ns)   --->   "%Relu_Activation_1 = load i32* %Parameters_addr_16, align 4" [cnniot/main.cpp:180]   --->   Operation 741 'load' 'Relu_Activation_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_147 : Operation 742 [1/2] (1.75ns)   --->   "%Load_Input_1 = load i32* %Parameters_addr_1, align 4" [cnniot/main.cpp:182]   --->   Operation 742 'load' 'Load_Input_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_147 : Operation 743 [1/1] (1.96ns)   --->   "%icmp_ln186 = icmp eq i32 %Load_Input_1, 1" [cnniot/main.cpp:186]   --->   Operation 743 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 744 [1/1] (0.00ns)   --->   "br i1 %icmp_ln186, label %.preheader11.preheader, label %.loopexit12" [cnniot/main.cpp:186]   --->   Operation 744 'br' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 745 [2/2] (1.75ns)   --->   "%Parameters_load_25 = load i32* %Parameters_addr_15, align 4" [cnniot/main.cpp:188]   --->   Operation 745 'load' 'Parameters_load_25' <Predicate = (icmp_ln186)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>

State 148 <SV = 67> <Delay = 1.75>
ST_148 : Operation 746 [1/2] (1.75ns)   --->   "%Parameters_load_25 = load i32* %Parameters_addr_15, align 4" [cnniot/main.cpp:188]   --->   Operation 746 'load' 'Parameters_load_25' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_148 : Operation 747 [1/1] (0.46ns)   --->   "br label %.preheader11" [cnniot/main.cpp:188]   --->   Operation 747 'br' <Predicate = true> <Delay = 0.46>

State 149 <SV = 68> <Delay = 3.44>
ST_149 : Operation 748 [1/1] (0.00ns)   --->   "%idx7_0 = phi i31 [ %idx_4, %19 ], [ 0, %.preheader11.preheader ]"   --->   Operation 748 'phi' 'idx7_0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_149 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i31 %idx7_0 to i32" [cnniot/main.cpp:188]   --->   Operation 749 'zext' 'zext_ln188' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_149 : Operation 750 [1/1] (1.96ns)   --->   "%icmp_ln188 = icmp slt i32 %zext_ln188, %Parameters_load_25" [cnniot/main.cpp:188]   --->   Operation 750 'icmp' 'icmp_ln188' <Predicate = (icmp_ln186)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 751 [1/1] (1.87ns)   --->   "%idx_4 = add i31 %idx7_0, 1" [cnniot/main.cpp:188]   --->   Operation 751 'add' 'idx_4' <Predicate = (icmp_ln186)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 752 [1/1] (0.00ns)   --->   "br i1 %icmp_ln188, label %19, label %.loopexit12.loopexit" [cnniot/main.cpp:188]   --->   Operation 752 'br' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_149 : Operation 753 [1/1] (0.00ns)   --->   "br label %.loopexit12"   --->   Operation 753 'br' <Predicate = (icmp_ln186 & !icmp_ln188)> <Delay = 0.00>
ST_149 : Operation 754 [36/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 754 'sdiv' 'H_Result_1' <Predicate = (!icmp_ln188) | (!icmp_ln186)> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 755 [36/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 755 'sdiv' 'W_Result_1' <Predicate = (!icmp_ln188) | (!icmp_ln186)> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 756 [1/1] (1.96ns)   --->   "%icmp_ln218 = icmp eq i32 %Pooling_Mode, 0" [cnniot/main.cpp:218]   --->   Operation 756 'icmp' 'icmp_ln218' <Predicate = (!icmp_ln188) | (!icmp_ln186)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 757 [1/1] (1.96ns)   --->   "%icmp_ln232 = icmp eq i32 %Pooling_Mode, 1" [cnniot/main.cpp:232]   --->   Operation 757 'icmp' 'icmp_ln232' <Predicate = (!icmp_ln188) | (!icmp_ln186)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 758 [1/1] (1.96ns)   --->   "%icmp_ln245 = icmp eq i32 %Relu_Activation_1, 1" [cnniot/main.cpp:245]   --->   Operation 758 'icmp' 'icmp_ln245' <Predicate = (!icmp_ln188) | (!icmp_ln186)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 69> <Delay = 2.05>
ST_150 : Operation 759 [1/1] (2.05ns)   --->   "%tmp_8 = call fastcc i32 @Axi_Transfer(i32* %in_data_data_V, i4* %in_data_keep_V, i4* %in_data_strb_V, i1* %in_data_user_V, i1* %in_data_last_V, i1* %in_data_id_V, i1* %in_data_dest_V, i32* %out_data_data_V, i4* %out_data_keep_V, i4* %out_data_strb_V, i1* %out_data_user_V, i1* %out_data_last_V, i1* %out_data_id_V, i1* %out_data_dest_V, i32 1, i1 false)" [cnniot/main.cpp:190]   --->   Operation 759 'call' 'tmp_8' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 151 <SV = 70> <Delay = 8.08>
ST_151 : Operation 760 [4/4] (8.08ns)   --->   "%Temproray_4 = sitofp i32 %tmp_8 to float" [cnniot/main.cpp:190]   --->   Operation 760 'sitofp' 'Temproray_4' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 152 <SV = 71> <Delay = 8.08>
ST_152 : Operation 761 [3/4] (8.08ns)   --->   "%Temproray_4 = sitofp i32 %tmp_8 to float" [cnniot/main.cpp:190]   --->   Operation 761 'sitofp' 'Temproray_4' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 153 <SV = 72> <Delay = 8.08>
ST_153 : Operation 762 [2/4] (8.08ns)   --->   "%Temproray_4 = sitofp i32 %tmp_8 to float" [cnniot/main.cpp:190]   --->   Operation 762 'sitofp' 'Temproray_4' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 154 <SV = 73> <Delay = 8.08>
ST_154 : Operation 763 [1/4] (8.08ns)   --->   "%Temproray_4 = sitofp i32 %tmp_8 to float" [cnniot/main.cpp:190]   --->   Operation 763 'sitofp' 'Temproray_4' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 155 <SV = 74> <Delay = 2.77>
ST_155 : Operation 764 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i31 %idx7_0 to i64" [cnniot/main.cpp:191]   --->   Operation 764 'zext' 'zext_ln191' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 765 [1/1] (0.00ns)   --->   "%Input_addr_1 = getelementptr inbounds [30000 x float]* %Input, i64 0, i64 %zext_ln191" [cnniot/main.cpp:191]   --->   Operation 765 'getelementptr' 'Input_addr_1' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 766 [1/1] (2.77ns)   --->   "store float %Temproray_4, float* %Input_addr_1, align 4" [cnniot/main.cpp:191]   --->   Operation 766 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_155 : Operation 767 [1/1] (0.00ns)   --->   "br label %.preheader11" [cnniot/main.cpp:188]   --->   Operation 767 'br' <Predicate = true> <Delay = 0.00>

State 156 <SV = 69> <Delay = 3.44>
ST_156 : Operation 768 [35/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 768 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 769 [35/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 769 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 70> <Delay = 3.44>
ST_157 : Operation 770 [34/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 770 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 771 [34/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 771 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 71> <Delay = 3.44>
ST_158 : Operation 772 [33/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 772 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 773 [33/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 773 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 72> <Delay = 3.44>
ST_159 : Operation 774 [32/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 774 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 775 [32/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 775 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 73> <Delay = 3.44>
ST_160 : Operation 776 [31/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 776 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 777 [31/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 777 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 74> <Delay = 3.44>
ST_161 : Operation 778 [30/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 778 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 779 [30/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 779 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 75> <Delay = 3.44>
ST_162 : Operation 780 [29/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 780 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 781 [29/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 781 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 76> <Delay = 3.44>
ST_163 : Operation 782 [28/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 782 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 783 [28/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 783 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 77> <Delay = 3.44>
ST_164 : Operation 784 [27/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 784 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 785 [27/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 785 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 78> <Delay = 3.44>
ST_165 : Operation 786 [26/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 786 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 787 [26/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 787 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 79> <Delay = 3.44>
ST_166 : Operation 788 [25/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 788 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 789 [25/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 789 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 80> <Delay = 3.44>
ST_167 : Operation 790 [24/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 790 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 791 [24/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 791 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 81> <Delay = 3.44>
ST_168 : Operation 792 [23/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 792 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 793 [23/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 793 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 82> <Delay = 3.44>
ST_169 : Operation 794 [22/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 794 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 795 [22/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 795 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 83> <Delay = 3.44>
ST_170 : Operation 796 [21/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 796 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 797 [21/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 797 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 84> <Delay = 3.44>
ST_171 : Operation 798 [20/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 798 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 799 [20/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 799 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 85> <Delay = 3.44>
ST_172 : Operation 800 [19/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 800 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 801 [19/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 801 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 86> <Delay = 3.44>
ST_173 : Operation 802 [18/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 802 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 803 [18/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 803 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 87> <Delay = 3.44>
ST_174 : Operation 804 [17/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 804 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 805 [17/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 805 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 88> <Delay = 3.44>
ST_175 : Operation 806 [16/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 806 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 807 [16/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 807 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 89> <Delay = 3.44>
ST_176 : Operation 808 [15/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 808 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 809 [15/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 809 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 90> <Delay = 3.44>
ST_177 : Operation 810 [14/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 810 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 811 [14/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 811 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 91> <Delay = 3.44>
ST_178 : Operation 812 [13/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 812 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 813 [13/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 813 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 92> <Delay = 3.44>
ST_179 : Operation 814 [12/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 814 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 815 [12/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 815 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 93> <Delay = 3.44>
ST_180 : Operation 816 [11/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 816 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 817 [11/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 817 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 94> <Delay = 3.44>
ST_181 : Operation 818 [10/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 818 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 819 [10/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 819 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 95> <Delay = 3.44>
ST_182 : Operation 820 [9/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 820 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 821 [9/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 821 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 96> <Delay = 3.44>
ST_183 : Operation 822 [8/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 822 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 823 [8/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 823 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 97> <Delay = 3.44>
ST_184 : Operation 824 [7/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 824 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 825 [7/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 825 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 98> <Delay = 3.44>
ST_185 : Operation 826 [6/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 826 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 827 [6/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 827 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 99> <Delay = 3.44>
ST_186 : Operation 828 [5/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 828 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 829 [5/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 829 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 100> <Delay = 3.44>
ST_187 : Operation 830 [4/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 830 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 831 [4/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 831 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 101> <Delay = 3.44>
ST_188 : Operation 832 [3/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 832 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 833 [3/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 833 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 102> <Delay = 3.44>
ST_189 : Operation 834 [2/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 834 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 835 [2/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 835 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 103> <Delay = 3.44>
ST_190 : Operation 836 [1/36] (3.44ns)   --->   "%H_Result_1 = sdiv i32 %Input_Size_1_1, %Parameters_load_20" [cnniot/main.cpp:195]   --->   Operation 836 'sdiv' 'H_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 837 [1/36] (3.44ns)   --->   "%W_Result_1 = sdiv i32 %Input_Size_2_1, %Parameters_load_21" [cnniot/main.cpp:196]   --->   Operation 837 'sdiv' 'W_Result_1' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 104> <Delay = 7.05>
ST_191 : Operation 838 [1/1] (7.05ns)   --->   "%mul_ln199 = mul i32 %H_Result_1, %W_Result_1" [cnniot/main.cpp:199]   --->   Operation 838 'mul' 'mul_ln199' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 105> <Delay = 7.05>
ST_192 : Operation 839 [1/1] (7.05ns)   --->   "%mul_ln199_1 = mul i32 %mul_ln199, %Input_Size_0" [cnniot/main.cpp:199]   --->   Operation 839 'mul' 'mul_ln199_1' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 106> <Delay = 8.08>
ST_193 : Operation 840 [4/4] (8.08ns)   --->   "%Temproray_5 = sitofp i32 %mul_ln199_1 to float" [cnniot/main.cpp:199]   --->   Operation 840 'sitofp' 'Temproray_5' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 194 <SV = 107> <Delay = 8.08>
ST_194 : Operation 841 [3/4] (8.08ns)   --->   "%Temproray_5 = sitofp i32 %mul_ln199_1 to float" [cnniot/main.cpp:199]   --->   Operation 841 'sitofp' 'Temproray_5' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 195 <SV = 108> <Delay = 8.08>
ST_195 : Operation 842 [2/4] (8.08ns)   --->   "%Temproray_5 = sitofp i32 %mul_ln199_1 to float" [cnniot/main.cpp:199]   --->   Operation 842 'sitofp' 'Temproray_5' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 196 <SV = 109> <Delay = 8.08>
ST_196 : Operation 843 [1/4] (8.08ns)   --->   "%Temproray_5 = sitofp i32 %mul_ln199_1 to float" [cnniot/main.cpp:199]   --->   Operation 843 'sitofp' 'Temproray_5' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_196 : Operation 844 [1/1] (7.05ns)   --->   "%mul_ln243 = mul nsw i32 %Parameters_load_18, %Parameters_load_18" [cnniot/main.cpp:243]   --->   Operation 844 'mul' 'mul_ln243' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 110> <Delay = 8.75>
ST_197 : Operation 845 [1/1] (8.75ns)   --->   "%tmp_11 = call fastcc i32 @__hls_fptosi_float_i(float %Temproray_5)" [cnniot/main.cpp:200]   --->   Operation 845 'call' 'tmp_11' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_197 : Operation 846 [4/4] (8.08ns)   --->   "%tmp_12 = sitofp i32 %mul_ln243 to float" [cnniot/main.cpp:243]   --->   Operation 846 'sitofp' 'tmp_12' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 198 <SV = 111> <Delay = 8.08>
ST_198 : Operation 847 [1/1] (2.05ns)   --->   "%empty_12 = call fastcc i32 @Axi_Transfer(i32* %in_data_data_V, i4* %in_data_keep_V, i4* %in_data_strb_V, i1* %in_data_user_V, i1* %in_data_last_V, i1* %in_data_id_V, i1* %in_data_dest_V, i32* %out_data_data_V, i4* %out_data_keep_V, i4* %out_data_strb_V, i1* %out_data_user_V, i1* %out_data_last_V, i1* %out_data_id_V, i1* %out_data_dest_V, i32 %tmp_11, i1 false)" [cnniot/main.cpp:200]   --->   Operation 847 'call' 'empty_12' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_198 : Operation 848 [3/4] (8.08ns)   --->   "%tmp_12 = sitofp i32 %mul_ln243 to float" [cnniot/main.cpp:243]   --->   Operation 848 'sitofp' 'tmp_12' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_198 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln195 = zext i32 %H_Result_1 to i64" [cnniot/main.cpp:195]   --->   Operation 849 'zext' 'zext_ln195' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 850 [1/1] (0.00ns)   --->   "%zext_ln195_1 = zext i32 %W_Result_1 to i64" [cnniot/main.cpp:195]   --->   Operation 850 'zext' 'zext_ln195_1' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 851 [1/1] (7.05ns)   --->   "%mul_ln195 = mul i64 %zext_ln195_1, %zext_ln195" [cnniot/main.cpp:195]   --->   Operation 851 'mul' 'mul_ln195' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 112> <Delay = 8.66>
ST_199 : Operation 852 [1/1] (2.05ns)   --->   "%empty_13 = call fastcc i32 @Axi_Transfer(i32* %in_data_data_V, i4* %in_data_keep_V, i4* %in_data_strb_V, i1* %in_data_user_V, i1* %in_data_last_V, i1* %in_data_id_V, i1* %in_data_dest_V, i32* %out_data_data_V, i4* %out_data_keep_V, i4* %out_data_strb_V, i1* %out_data_user_V, i1* %out_data_last_V, i1* %out_data_id_V, i1* %out_data_dest_V, i32 %H_Result_1, i1 false)" [cnniot/main.cpp:201]   --->   Operation 852 'call' 'empty_13' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_199 : Operation 853 [2/4] (8.08ns)   --->   "%tmp_12 = sitofp i32 %mul_ln243 to float" [cnniot/main.cpp:243]   --->   Operation 853 'sitofp' 'tmp_12' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_199 : Operation 854 [1/1] (0.00ns)   --->   "%zext_ln195_2 = zext i32 %Input_Size_0 to i96" [cnniot/main.cpp:195]   --->   Operation 854 'zext' 'zext_ln195_2' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 855 [1/1] (0.00ns)   --->   "%zext_ln195_3 = zext i64 %mul_ln195 to i96" [cnniot/main.cpp:195]   --->   Operation 855 'zext' 'zext_ln195_3' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 856 [2/2] (8.66ns)   --->   "%mul_ln195_1 = mul i96 %zext_ln195_3, %zext_ln195_2" [cnniot/main.cpp:195]   --->   Operation 856 'mul' 'mul_ln195_1' <Predicate = true> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 113> <Delay = 8.66>
ST_200 : Operation 857 [1/1] (2.05ns)   --->   "%empty_14 = call fastcc i32 @Axi_Transfer(i32* %in_data_data_V, i4* %in_data_keep_V, i4* %in_data_strb_V, i1* %in_data_user_V, i1* %in_data_last_V, i1* %in_data_id_V, i1* %in_data_dest_V, i32* %out_data_data_V, i4* %out_data_keep_V, i4* %out_data_strb_V, i1* %out_data_user_V, i1* %out_data_last_V, i1* %out_data_id_V, i1* %out_data_dest_V, i32 %W_Result_1, i1 false)" [cnniot/main.cpp:202]   --->   Operation 857 'call' 'empty_14' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_200 : Operation 858 [1/4] (8.08ns)   --->   "%tmp_12 = sitofp i32 %mul_ln243 to float" [cnniot/main.cpp:243]   --->   Operation 858 'sitofp' 'tmp_12' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_200 : Operation 859 [1/2] (8.66ns)   --->   "%mul_ln195_1 = mul i96 %zext_ln195_3, %zext_ln195_2" [cnniot/main.cpp:195]   --->   Operation 859 'mul' 'mul_ln195_1' <Predicate = true> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 860 [1/1] (1.96ns)   --->   "%icmp_ln209_1 = icmp sgt i32 %W_Result_1, 0" [cnniot/main.cpp:209]   --->   Operation 860 'icmp' 'icmp_ln209_1' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 861 [1/1] (0.46ns)   --->   "br label %.preheader8" [cnniot/main.cpp:205]   --->   Operation 861 'br' <Predicate = true> <Delay = 0.46>

State 201 <SV = 114> <Delay = 7.05>
ST_201 : Operation 862 [1/1] (0.00ns)   --->   "%indvar_flatten58 = phi i96 [ 0, %.loopexit12 ], [ %add_ln205, %hls_label_1_end ]" [cnniot/main.cpp:205]   --->   Operation 862 'phi' 'indvar_flatten58' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 863 [1/1] (0.00ns)   --->   "%idx8_0 = phi i31 [ 0, %.loopexit12 ], [ %select_ln205_7, %hls_label_1_end ]" [cnniot/main.cpp:205]   --->   Operation 863 'phi' 'idx8_0' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 864 [1/1] (0.00ns)   --->   "%idx29_0 = phi i31 [ 0, %.loopexit12 ], [ %select_ln207_3, %hls_label_1_end ]" [cnniot/main.cpp:207]   --->   Operation 864 'phi' 'idx29_0' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 865 [1/1] (0.00ns)   --->   "%zext_ln205_1 = zext i31 %idx8_0 to i32" [cnniot/main.cpp:205]   --->   Operation 865 'zext' 'zext_ln205_1' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 866 [1/1] (7.05ns)   --->   "%mul_ln222_1 = mul i32 %zext_ln205_1, %Input_Size_1_1" [cnniot/main.cpp:222]   --->   Operation 866 'mul' 'mul_ln222_1' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 867 [1/1] (0.00ns)   --->   "%zext_ln207_1 = zext i31 %idx29_0 to i32" [cnniot/main.cpp:207]   --->   Operation 867 'zext' 'zext_ln207_1' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 868 [1/1] (7.05ns)   --->   "%mul_ln222 = mul i32 %zext_ln207_1, %Parameters_load_20" [cnniot/main.cpp:222]   --->   Operation 868 'mul' 'mul_ln222' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 869 [1/1] (2.51ns)   --->   "%icmp_ln205 = icmp eq i96 %indvar_flatten58, %mul_ln195_1" [cnniot/main.cpp:205]   --->   Operation 869 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 2.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 870 [1/1] (3.48ns)   --->   "%add_ln205 = add i96 %indvar_flatten58, 1" [cnniot/main.cpp:205]   --->   Operation 870 'add' 'add_ln205' <Predicate = true> <Delay = 3.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 115> <Delay = 1.89>
ST_202 : Operation 871 [1/1] (1.89ns)   --->   "%add_ln222 = add i32 %mul_ln222, %mul_ln222_1" [cnniot/main.cpp:222]   --->   Operation 871 'add' 'add_ln222' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 116> <Delay = 7.05>
ST_203 : Operation 872 [1/1] (0.00ns)   --->   "%indvar_flatten32 = phi i64 [ 0, %.loopexit12 ], [ %select_ln207_4, %hls_label_1_end ]" [cnniot/main.cpp:207]   --->   Operation 872 'phi' 'indvar_flatten32' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_203 : Operation 873 [1/1] (0.00ns)   --->   "%idx310_0 = phi i31 [ 0, %.loopexit12 ], [ %idx3_1, %hls_label_1_end ]"   --->   Operation 873 'phi' 'idx310_0' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_203 : Operation 874 [1/1] (7.05ns)   --->   "%mul_ln227 = mul i32 %mul_ln222_1, %Input_Size_2_1" [cnniot/main.cpp:227]   --->   Operation 874 'mul' 'mul_ln227' <Predicate = (icmp_ln168)> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 875 [1/1] (7.05ns)   --->   "%mul_ln222_3 = mul i32 %add_ln222, %Input_Size_2_1" [cnniot/main.cpp:222]   --->   Operation 875 'mul' 'mul_ln222_3' <Predicate = (icmp_ln168)> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 876 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i31 %idx310_0 to i32" [cnniot/main.cpp:209]   --->   Operation 876 'zext' 'zext_ln209' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_203 : Operation 877 [1/1] (1.96ns)   --->   "%icmp_ln209 = icmp slt i32 %zext_ln209, %W_Result_1" [cnniot/main.cpp:209]   --->   Operation 877 'icmp' 'icmp_ln209' <Predicate = (icmp_ln168)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 878 [1/1] (0.00ns)   --->   "br i1 %icmp_ln205, label %.loopexit10.loopexit, label %hls_label_1_begin" [cnniot/main.cpp:205]   --->   Operation 878 'br' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_203 : Operation 879 [1/1] (1.87ns)   --->   "%add_ln205_1 = add i31 %idx8_0, 1" [cnniot/main.cpp:205]   --->   Operation 879 'add' 'add_ln205_1' <Predicate = (icmp_ln168 & !icmp_ln205)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 880 [1/1] (2.26ns)   --->   "%icmp_ln207 = icmp eq i64 %indvar_flatten32, %mul_ln195" [cnniot/main.cpp:207]   --->   Operation 880 'icmp' 'icmp_ln207' <Predicate = (icmp_ln168 & !icmp_ln205)> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 881 [1/1] (0.71ns)   --->   "%select_ln205 = select i1 %icmp_ln207, i31 0, i31 %idx29_0" [cnniot/main.cpp:205]   --->   Operation 881 'select' 'select_ln205' <Predicate = (icmp_ln168 & !icmp_ln205)> <Delay = 0.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_203 : Operation 882 [1/1] (0.81ns)   --->   "%select_ln205_6 = select i1 %icmp_ln207, i1 %icmp_ln209_1, i1 %icmp_ln209" [cnniot/main.cpp:205]   --->   Operation 882 'select' 'select_ln205_6' <Predicate = (icmp_ln168 & !icmp_ln205)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_203 : Operation 883 [1/1] (0.71ns)   --->   "%select_ln205_7 = select i1 %icmp_ln207, i31 %add_ln205_1, i31 %idx8_0" [cnniot/main.cpp:205]   --->   Operation 883 'select' 'select_ln205_7' <Predicate = (icmp_ln168 & !icmp_ln205)> <Delay = 0.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_203 : Operation 884 [1/1] (1.87ns)   --->   "%idx2_4 = add i31 %select_ln205, 1" [cnniot/main.cpp:207]   --->   Operation 884 'add' 'idx2_4' <Predicate = (icmp_ln168 & !icmp_ln205)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 885 [1/1] (0.71ns)   --->   "%select_ln207_3 = select i1 %select_ln205_6, i31 %select_ln205, i31 %idx2_4" [cnniot/main.cpp:207]   --->   Operation 885 'select' 'select_ln207_3' <Predicate = (icmp_ln168 & !icmp_ln205)> <Delay = 0.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_203 : Operation 886 [1/1] (0.00ns)   --->   "br label %.loopexit10"   --->   Operation 886 'br' <Predicate = (icmp_ln168 & icmp_ln205)> <Delay = 0.00>
ST_203 : Operation 887 [1/1] (1.96ns)   --->   "%icmp_ln258 = icmp eq i32 %Parameters_load, 2" [cnniot/main.cpp:258]   --->   Operation 887 'icmp' 'icmp_ln258' <Predicate = (icmp_ln205) | (!icmp_ln168)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 888 [1/1] (0.00ns)   --->   "br i1 %icmp_ln258, label %28, label %.loopexit" [cnniot/main.cpp:258]   --->   Operation 888 'br' <Predicate = (icmp_ln205) | (!icmp_ln168)> <Delay = 0.00>
ST_203 : Operation 889 [2/2] (1.75ns)   --->   "%Parameters_load_28 = load i32* %Parameters_addr_13, align 16" [cnniot/main.cpp:265]   --->   Operation 889 'load' 'Parameters_load_28' <Predicate = (icmp_ln205 & icmp_ln258) | (!icmp_ln168 & icmp_ln258)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>

State 204 <SV = 117> <Delay = 7.05>
ST_204 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i31 %add_ln205_1 to i32" [cnniot/main.cpp:205]   --->   Operation 890 'zext' 'zext_ln205' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 891 [1/1] (7.05ns)   --->   "%mul_ln222_4 = mul i32 %Input_Size_1_1, %zext_ln205" [cnniot/main.cpp:222]   --->   Operation 891 'mul' 'mul_ln222_4' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 892 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i31 %idx2_4 to i32" [cnniot/main.cpp:207]   --->   Operation 892 'zext' 'zext_ln207' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 893 [1/1] (7.05ns)   --->   "%mul_ln222_5 = mul i32 %Parameters_load_20, %zext_ln207" [cnniot/main.cpp:222]   --->   Operation 893 'mul' 'mul_ln222_5' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 118> <Delay = 1.89>
ST_205 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node add_ln222_2)   --->   "%select_ln205_1 = select i1 %icmp_ln207, i32 %mul_ln222_4, i32 %mul_ln222_1" [cnniot/main.cpp:205]   --->   Operation 894 'select' 'select_ln205_1' <Predicate = (!select_ln205_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_205 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node select_ln207)   --->   "%select_ln205_3 = select i1 %icmp_ln207, i32 0, i32 %mul_ln222" [cnniot/main.cpp:205]   --->   Operation 895 'select' 'select_ln205_3' <Predicate = (select_ln205_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_205 : Operation 896 [1/1] (0.70ns) (out node of the LUT)   --->   "%select_ln207 = select i1 %select_ln205_6, i32 %select_ln205_3, i32 %mul_ln222_5" [cnniot/main.cpp:207]   --->   Operation 896 'select' 'select_ln207' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_205 : Operation 897 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln222_2 = add i32 %select_ln205_1, %mul_ln222_5" [cnniot/main.cpp:222]   --->   Operation 897 'add' 'add_ln222_2' <Predicate = (!select_ln205_6)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 119> <Delay = 7.76>
ST_206 : Operation 898 [1/1] (7.05ns)   --->   "%mul_ln227_2 = mul i32 %Input_Size_2_1, %mul_ln222_4" [cnniot/main.cpp:227]   --->   Operation 898 'mul' 'mul_ln227_2' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_2)   --->   "%select_ln205_5 = select i1 %icmp_ln207, i31 0, i31 %idx310_0" [cnniot/main.cpp:205]   --->   Operation 899 'select' 'select_ln205_5' <Predicate = (select_ln205_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_206 : Operation 900 [1/1] (7.05ns)   --->   "%mul_ln222_6 = mul i32 %Input_Size_2_1, %add_ln222_2" [cnniot/main.cpp:222]   --->   Operation 900 'mul' 'mul_ln222_6' <Predicate = (!select_ln205_6)> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 901 [1/1] (0.71ns) (out node of the LUT)   --->   "%select_ln207_2 = select i1 %select_ln205_6, i31 %select_ln205_5, i31 0" [cnniot/main.cpp:207]   --->   Operation 901 'select' 'select_ln207_2' <Predicate = true> <Delay = 0.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_206 : Operation 902 [1/1] (0.00ns)   --->   "%zext_ln207_2 = zext i31 %select_ln207_2 to i32" [cnniot/main.cpp:207]   --->   Operation 902 'zext' 'zext_ln207_2' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 903 [1/1] (7.05ns)   --->   "%mul_ln222_2 = mul nsw i32 %Parameters_load_21, %zext_ln207_2" [cnniot/main.cpp:222]   --->   Operation 903 'mul' 'mul_ln222_2' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 120> <Delay = 4.66>
ST_207 : Operation 904 [1/1] (0.70ns)   --->   "%select_ln205_2 = select i1 %icmp_ln207, i32 %mul_ln227_2, i32 %mul_ln227" [cnniot/main.cpp:205]   --->   Operation 904 'select' 'select_ln205_2' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_207 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node add_ln222_1)   --->   "%select_ln205_4 = select i1 %icmp_ln207, i32 %mul_ln227_2, i32 %mul_ln222_3" [cnniot/main.cpp:205]   --->   Operation 905 'select' 'select_ln205_4' <Predicate = (select_ln205_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_207 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node add_ln222_1)   --->   "%select_ln207_1 = select i1 %select_ln205_6, i32 %select_ln205_4, i32 %mul_ln222_6" [cnniot/main.cpp:207]   --->   Operation 906 'select' 'select_ln207_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_207 : Operation 907 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln222_1 = add i32 %select_ln207_1, %mul_ln222_2" [cnniot/main.cpp:222]   --->   Operation 907 'add' 'add_ln222_1' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 908 [1/1] (0.00ns)   --->   "%sext_ln222 = sext i32 %add_ln222_1 to i64" [cnniot/main.cpp:222]   --->   Operation 908 'sext' 'sext_ln222' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 909 [1/1] (0.00ns)   --->   "%Input_addr_3 = getelementptr inbounds [30000 x float]* %Input, i64 0, i64 %sext_ln222" [cnniot/main.cpp:222]   --->   Operation 909 'getelementptr' 'Input_addr_3' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 910 [2/2] (2.77ns)   --->   "%Pool_Value_2 = load float* %Input_addr_3, align 4" [cnniot/main.cpp:222]   --->   Operation 910 'load' 'Pool_Value_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>

State 208 <SV = 121> <Delay = 2.77>
ST_208 : Operation 911 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [cnniot/main.cpp:210]   --->   Operation 911 'specregionbegin' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 912 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [cnniot/main.cpp:212]   --->   Operation 912 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 913 [1/2] (2.77ns)   --->   "%Pool_Value_2 = load float* %Input_addr_3, align 4" [cnniot/main.cpp:222]   --->   Operation 913 'load' 'Pool_Value_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_208 : Operation 914 [1/1] (0.46ns)   --->   "br label %.loopexit83" [cnniot/main.cpp:213]   --->   Operation 914 'br' <Predicate = true> <Delay = 0.46>

State 209 <SV = 122> <Delay = 7.19>
ST_209 : Operation 915 [1/1] (0.00ns)   --->   "%k11_0 = phi i31 [ 0, %hls_label_1_begin ], [ %k_1, %.loopexit83.loopexit ]"   --->   Operation 915 'phi' 'k11_0' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 916 [1/1] (0.00ns)   --->   "%Pool_Value_0 = phi float [ 0.000000e+00, %hls_label_1_begin ], [ %Pool_Value_1, %.loopexit83.loopexit ]" [cnniot/main.cpp:236]   --->   Operation 916 'phi' 'Pool_Value_0' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 917 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i31 %k11_0 to i32" [cnniot/main.cpp:213]   --->   Operation 917 'zext' 'zext_ln213' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 918 [1/1] (1.96ns)   --->   "%icmp_ln213 = icmp slt i32 %zext_ln213, %Parameters_load_18" [cnniot/main.cpp:213]   --->   Operation 918 'icmp' 'icmp_ln213' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 919 [1/1] (1.87ns)   --->   "%k_1 = add i31 %k11_0, 1" [cnniot/main.cpp:213]   --->   Operation 919 'add' 'k_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 920 [1/1] (0.00ns)   --->   "br i1 %icmp_ln213, label %.preheader7.preheader, label %25" [cnniot/main.cpp:213]   --->   Operation 920 'br' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 921 [1/1] (1.89ns)   --->   "%add_ln227 = add nsw i32 %zext_ln213, %select_ln207" [cnniot/main.cpp:227]   --->   Operation 921 'add' 'add_ln227' <Predicate = (icmp_ln213)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 922 [1/1] (0.46ns)   --->   "br i1 %icmp_ln232, label %26, label %._crit_edge25" [cnniot/main.cpp:241]   --->   Operation 922 'br' <Predicate = (!icmp_ln213)> <Delay = 0.46>
ST_209 : Operation 923 [12/12] (7.19ns)   --->   "%Pool_Value = fdiv float %Pool_Value_0, %tmp_12" [cnniot/main.cpp:243]   --->   Operation 923 'fdiv' 'Pool_Value' <Predicate = (!icmp_ln213 & icmp_ln232)> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 123> <Delay = 7.05>
ST_210 : Operation 924 [1/1] (7.05ns)   --->   "%mul_ln227_1 = mul nsw i32 %Input_Size_2_1, %add_ln227" [cnniot/main.cpp:227]   --->   Operation 924 'mul' 'mul_ln227_1' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 124> <Delay = 3.58>
ST_211 : Operation 925 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln227_1 = add i32 %mul_ln222_2, %mul_ln227_1" [cnniot/main.cpp:227]   --->   Operation 925 'add' 'add_ln227_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_211 : Operation 926 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln227_2 = add i32 %add_ln227_1, %select_ln205_2" [cnniot/main.cpp:227]   --->   Operation 926 'add' 'add_ln227_2' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_211 : Operation 927 [1/1] (0.46ns)   --->   "br label %.preheader7" [cnniot/main.cpp:215]   --->   Operation 927 'br' <Predicate = true> <Delay = 0.46>

State 212 <SV = 125> <Delay = 4.66>
ST_212 : Operation 928 [1/1] (0.00ns)   --->   "%i12_0 = phi i31 [ 0, %.preheader7.preheader ], [ %i_1, %.preheader7.backedge ]"   --->   Operation 928 'phi' 'i12_0' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 929 [1/1] (0.00ns)   --->   "%Pool_Value_1 = phi float [ %Pool_Value_0, %.preheader7.preheader ], [ %Pool_Value_1_be, %.preheader7.backedge ]" [cnniot/main.cpp:236]   --->   Operation 929 'phi' 'Pool_Value_1' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 930 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i31 %i12_0 to i32" [cnniot/main.cpp:215]   --->   Operation 930 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 931 [1/1] (1.96ns)   --->   "%icmp_ln215 = icmp slt i32 %zext_ln215, %Parameters_load_19" [cnniot/main.cpp:215]   --->   Operation 931 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 932 [1/1] (1.87ns)   --->   "%i_1 = add i31 %i12_0, 1" [cnniot/main.cpp:215]   --->   Operation 932 'add' 'i_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 933 [1/1] (0.00ns)   --->   "br i1 %icmp_ln215, label %20, label %.loopexit83.loopexit" [cnniot/main.cpp:215]   --->   Operation 933 'br' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 934 [1/1] (0.79ns)   --->   "br i1 %icmp_ln218, label %21, label %._crit_edge22" [cnniot/main.cpp:218]   --->   Operation 934 'br' <Predicate = (icmp_ln215)> <Delay = 0.79>
ST_212 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln220)   --->   "%or_ln220 = or i31 %i12_0, %k11_0" [cnniot/main.cpp:220]   --->   Operation 935 'or' 'or_ln220' <Predicate = (icmp_ln215 & icmp_ln218)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 936 [1/1] (1.96ns) (out node of the LUT)   --->   "%icmp_ln220 = icmp eq i31 %or_ln220, 0" [cnniot/main.cpp:220]   --->   Operation 936 'icmp' 'icmp_ln220' <Predicate = (icmp_ln215 & icmp_ln218)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 937 [1/1] (0.79ns)   --->   "br i1 %icmp_ln220, label %._crit_edge22, label %22" [cnniot/main.cpp:220]   --->   Operation 937 'br' <Predicate = (icmp_ln215 & icmp_ln218)> <Delay = 0.79>
ST_212 : Operation 938 [1/1] (1.89ns)   --->   "%add_ln227_3 = add i32 %add_ln227_2, %zext_ln215" [cnniot/main.cpp:227]   --->   Operation 938 'add' 'add_ln227_3' <Predicate = (icmp_ln215 & icmp_ln218 & !icmp_ln220)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 939 [1/1] (0.00ns)   --->   "%sext_ln227 = sext i32 %add_ln227_3 to i64" [cnniot/main.cpp:227]   --->   Operation 939 'sext' 'sext_ln227' <Predicate = (icmp_ln215 & icmp_ln218 & !icmp_ln220)> <Delay = 0.00>
ST_212 : Operation 940 [1/1] (0.00ns)   --->   "%Input_addr_5 = getelementptr inbounds [30000 x float]* %Input, i64 0, i64 %sext_ln227" [cnniot/main.cpp:227]   --->   Operation 940 'getelementptr' 'Input_addr_5' <Predicate = (icmp_ln215 & icmp_ln218 & !icmp_ln220)> <Delay = 0.00>
ST_212 : Operation 941 [2/2] (2.77ns)   --->   "%Temproray_11 = load float* %Input_addr_5, align 4" [cnniot/main.cpp:227]   --->   Operation 941 'load' 'Temproray_11' <Predicate = (icmp_ln215 & icmp_ln218 & !icmp_ln220)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_212 : Operation 942 [1/1] (0.00ns)   --->   "br label %.loopexit83"   --->   Operation 942 'br' <Predicate = (!icmp_ln215)> <Delay = 0.00>

State 213 <SV = 126> <Delay = 6.96>
ST_213 : Operation 943 [1/2] (2.77ns)   --->   "%Temproray_11 = load float* %Input_addr_5, align 4" [cnniot/main.cpp:227]   --->   Operation 943 'load' 'Temproray_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_213 : Operation 944 [2/2] (4.19ns)   --->   "%tmp_29 = fcmp ogt float %Temproray_11, %Pool_Value_1" [cnniot/main.cpp:228]   --->   Operation 944 'fcmp' 'tmp_29' <Predicate = true> <Delay = 4.19> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 127> <Delay = 5.70>
ST_214 : Operation 945 [1/1] (0.00ns)   --->   "%bitcast_ln228 = bitcast float %Temproray_11 to i32" [cnniot/main.cpp:228]   --->   Operation 945 'bitcast' 'bitcast_ln228' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 946 [1/1] (0.00ns)   --->   "%tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln228, i32 23, i32 30)" [cnniot/main.cpp:228]   --->   Operation 946 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 947 [1/1] (0.00ns)   --->   "%trunc_ln228 = trunc i32 %bitcast_ln228 to i23" [cnniot/main.cpp:228]   --->   Operation 947 'trunc' 'trunc_ln228' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 948 [1/1] (0.00ns)   --->   "%bitcast_ln228_1 = bitcast float %Pool_Value_1 to i32" [cnniot/main.cpp:228]   --->   Operation 948 'bitcast' 'bitcast_ln228_1' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 949 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln228_1, i32 23, i32 30)" [cnniot/main.cpp:228]   --->   Operation 949 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 950 [1/1] (0.00ns)   --->   "%trunc_ln228_1 = trunc i32 %bitcast_ln228_1 to i23" [cnniot/main.cpp:228]   --->   Operation 950 'trunc' 'trunc_ln228_1' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 951 [1/1] (1.31ns)   --->   "%icmp_ln228 = icmp ne i8 %tmp_27, -1" [cnniot/main.cpp:228]   --->   Operation 951 'icmp' 'icmp_ln228' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 952 [1/1] (2.02ns)   --->   "%icmp_ln228_1 = icmp eq i23 %trunc_ln228, 0" [cnniot/main.cpp:228]   --->   Operation 952 'icmp' 'icmp_ln228_1' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node and_ln228_1)   --->   "%or_ln228 = or i1 %icmp_ln228_1, %icmp_ln228" [cnniot/main.cpp:228]   --->   Operation 953 'or' 'or_ln228' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 954 [1/1] (1.31ns)   --->   "%icmp_ln228_2 = icmp ne i8 %tmp_28, -1" [cnniot/main.cpp:228]   --->   Operation 954 'icmp' 'icmp_ln228_2' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 955 [1/1] (2.02ns)   --->   "%icmp_ln228_3 = icmp eq i23 %trunc_ln228_1, 0" [cnniot/main.cpp:228]   --->   Operation 955 'icmp' 'icmp_ln228_3' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node and_ln228_1)   --->   "%or_ln228_1 = or i1 %icmp_ln228_3, %icmp_ln228_2" [cnniot/main.cpp:228]   --->   Operation 956 'or' 'or_ln228_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node and_ln228_1)   --->   "%and_ln228 = and i1 %or_ln228, %or_ln228_1" [cnniot/main.cpp:228]   --->   Operation 957 'and' 'and_ln228' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 958 [1/2] (4.19ns)   --->   "%tmp_29 = fcmp ogt float %Temproray_11, %Pool_Value_1" [cnniot/main.cpp:228]   --->   Operation 958 'fcmp' 'tmp_29' <Predicate = true> <Delay = 4.19> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 959 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln228_1 = and i1 %and_ln228, %tmp_29" [cnniot/main.cpp:228]   --->   Operation 959 'and' 'and_ln228_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 960 [1/1] (0.70ns) (out node of the LUT)   --->   "%Pool_Value_5 = select i1 %and_ln228_1, float %Temproray_11, float %Pool_Value_1" [cnniot/main.cpp:228]   --->   Operation 960 'select' 'Pool_Value_5' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_214 : Operation 961 [1/1] (0.79ns)   --->   "br label %._crit_edge22"   --->   Operation 961 'br' <Predicate = true> <Delay = 0.79>

State 215 <SV = 128> <Delay = 4.66>
ST_215 : Operation 962 [1/1] (0.00ns)   --->   "%Pool_Value_4 = phi float [ %Pool_Value_5, %22 ], [ %Pool_Value_1, %20 ], [ %Pool_Value_2, %21 ]"   --->   Operation 962 'phi' 'Pool_Value_4' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 963 [1/1] (0.46ns)   --->   "br i1 %icmp_ln232, label %23, label %.preheader7.backedge" [cnniot/main.cpp:232]   --->   Operation 963 'br' <Predicate = true> <Delay = 0.46>
ST_215 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln234)   --->   "%or_ln234 = or i31 %i12_0, %k11_0" [cnniot/main.cpp:234]   --->   Operation 964 'or' 'or_ln234' <Predicate = (icmp_ln232)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 965 [1/1] (1.96ns) (out node of the LUT)   --->   "%icmp_ln234 = icmp eq i31 %or_ln234, 0" [cnniot/main.cpp:234]   --->   Operation 965 'icmp' 'icmp_ln234' <Predicate = (icmp_ln232)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 966 [1/1] (0.46ns)   --->   "br i1 %icmp_ln234, label %24, label %.preheader7.backedge" [cnniot/main.cpp:234]   --->   Operation 966 'br' <Predicate = (icmp_ln232)> <Delay = 0.46>
ST_215 : Operation 967 [1/1] (1.89ns)   --->   "%add_ln236 = add i32 %add_ln227_2, %zext_ln215" [cnniot/main.cpp:236]   --->   Operation 967 'add' 'add_ln236' <Predicate = (icmp_ln232 & icmp_ln234)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 968 [1/1] (0.00ns)   --->   "%sext_ln236 = sext i32 %add_ln236 to i64" [cnniot/main.cpp:236]   --->   Operation 968 'sext' 'sext_ln236' <Predicate = (icmp_ln232 & icmp_ln234)> <Delay = 0.00>
ST_215 : Operation 969 [1/1] (0.00ns)   --->   "%Input_addr_6 = getelementptr inbounds [30000 x float]* %Input, i64 0, i64 %sext_ln236" [cnniot/main.cpp:236]   --->   Operation 969 'getelementptr' 'Input_addr_6' <Predicate = (icmp_ln232 & icmp_ln234)> <Delay = 0.00>
ST_215 : Operation 970 [2/2] (2.77ns)   --->   "%Input_load_3 = load float* %Input_addr_6, align 4" [cnniot/main.cpp:236]   --->   Operation 970 'load' 'Input_load_3' <Predicate = (icmp_ln232 & icmp_ln234)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>

State 216 <SV = 129> <Delay = 2.77>
ST_216 : Operation 971 [1/2] (2.77ns)   --->   "%Input_load_3 = load float* %Input_addr_6, align 4" [cnniot/main.cpp:236]   --->   Operation 971 'load' 'Input_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>

State 217 <SV = 130> <Delay = 8.58>
ST_217 : Operation 972 [4/4] (8.58ns)   --->   "%Pool_Value_6 = fadd float %Pool_Value_4, %Input_load_3" [cnniot/main.cpp:236]   --->   Operation 972 'fadd' 'Pool_Value_6' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 131> <Delay = 8.58>
ST_218 : Operation 973 [3/4] (8.58ns)   --->   "%Pool_Value_6 = fadd float %Pool_Value_4, %Input_load_3" [cnniot/main.cpp:236]   --->   Operation 973 'fadd' 'Pool_Value_6' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 132> <Delay = 8.58>
ST_219 : Operation 974 [2/4] (8.58ns)   --->   "%Pool_Value_6 = fadd float %Pool_Value_4, %Input_load_3" [cnniot/main.cpp:236]   --->   Operation 974 'fadd' 'Pool_Value_6' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 133> <Delay = 8.58>
ST_220 : Operation 975 [1/4] (8.58ns)   --->   "%Pool_Value_6 = fadd float %Pool_Value_4, %Input_load_3" [cnniot/main.cpp:236]   --->   Operation 975 'fadd' 'Pool_Value_6' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 134> <Delay = 0.46>
ST_221 : Operation 976 [1/1] (0.46ns)   --->   "br label %.preheader7.backedge" [cnniot/main.cpp:237]   --->   Operation 976 'br' <Predicate = true> <Delay = 0.46>

State 222 <SV = 135> <Delay = 0.00>
ST_222 : Operation 977 [1/1] (0.00ns)   --->   "%Pool_Value_1_be = phi float [ %Pool_Value_6, %24 ], [ %Pool_Value_4, %._crit_edge22 ], [ %Pool_Value_4, %23 ]"   --->   Operation 977 'phi' 'Pool_Value_1_be' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 978 [1/1] (0.00ns)   --->   "br label %.preheader7"   --->   Operation 978 'br' <Predicate = true> <Delay = 0.00>

State 223 <SV = 123> <Delay = 7.19>
ST_223 : Operation 979 [11/12] (7.19ns)   --->   "%Pool_Value = fdiv float %Pool_Value_0, %tmp_12" [cnniot/main.cpp:243]   --->   Operation 979 'fdiv' 'Pool_Value' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 124> <Delay = 7.19>
ST_224 : Operation 980 [10/12] (7.19ns)   --->   "%Pool_Value = fdiv float %Pool_Value_0, %tmp_12" [cnniot/main.cpp:243]   --->   Operation 980 'fdiv' 'Pool_Value' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 125> <Delay = 7.19>
ST_225 : Operation 981 [9/12] (7.19ns)   --->   "%Pool_Value = fdiv float %Pool_Value_0, %tmp_12" [cnniot/main.cpp:243]   --->   Operation 981 'fdiv' 'Pool_Value' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 126> <Delay = 7.19>
ST_226 : Operation 982 [8/12] (7.19ns)   --->   "%Pool_Value = fdiv float %Pool_Value_0, %tmp_12" [cnniot/main.cpp:243]   --->   Operation 982 'fdiv' 'Pool_Value' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 127> <Delay = 7.19>
ST_227 : Operation 983 [7/12] (7.19ns)   --->   "%Pool_Value = fdiv float %Pool_Value_0, %tmp_12" [cnniot/main.cpp:243]   --->   Operation 983 'fdiv' 'Pool_Value' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 128> <Delay = 7.19>
ST_228 : Operation 984 [6/12] (7.19ns)   --->   "%Pool_Value = fdiv float %Pool_Value_0, %tmp_12" [cnniot/main.cpp:243]   --->   Operation 984 'fdiv' 'Pool_Value' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 129> <Delay = 7.19>
ST_229 : Operation 985 [5/12] (7.19ns)   --->   "%Pool_Value = fdiv float %Pool_Value_0, %tmp_12" [cnniot/main.cpp:243]   --->   Operation 985 'fdiv' 'Pool_Value' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 130> <Delay = 7.19>
ST_230 : Operation 986 [4/12] (7.19ns)   --->   "%Pool_Value = fdiv float %Pool_Value_0, %tmp_12" [cnniot/main.cpp:243]   --->   Operation 986 'fdiv' 'Pool_Value' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 131> <Delay = 7.19>
ST_231 : Operation 987 [3/12] (7.19ns)   --->   "%Pool_Value = fdiv float %Pool_Value_0, %tmp_12" [cnniot/main.cpp:243]   --->   Operation 987 'fdiv' 'Pool_Value' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 132> <Delay = 7.19>
ST_232 : Operation 988 [2/12] (7.19ns)   --->   "%Pool_Value = fdiv float %Pool_Value_0, %tmp_12" [cnniot/main.cpp:243]   --->   Operation 988 'fdiv' 'Pool_Value' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 133> <Delay = 7.19>
ST_233 : Operation 989 [1/12] (7.19ns)   --->   "%Pool_Value = fdiv float %Pool_Value_0, %tmp_12" [cnniot/main.cpp:243]   --->   Operation 989 'fdiv' 'Pool_Value' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 990 [1/1] (0.46ns)   --->   "br label %._crit_edge25" [cnniot/main.cpp:244]   --->   Operation 990 'br' <Predicate = true> <Delay = 0.46>

State 234 <SV = 134> <Delay = 4.19>
ST_234 : Operation 991 [1/1] (0.00ns)   --->   "%Pool_Value_7 = phi float [ %Pool_Value, %26 ], [ %Pool_Value_0, %25 ]"   --->   Operation 991 'phi' 'Pool_Value_7' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 992 [1/1] (0.46ns)   --->   "br i1 %icmp_ln245, label %27, label %hls_label_1_end" [cnniot/main.cpp:245]   --->   Operation 992 'br' <Predicate = true> <Delay = 0.46>
ST_234 : Operation 993 [2/2] (4.19ns)   --->   "%tmp_23 = fcmp olt float %Pool_Value_7, 0.000000e+00" [cnniot/main.cpp:247]   --->   Operation 993 'fcmp' 'tmp_23' <Predicate = (icmp_ln245)> <Delay = 4.19> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 135> <Delay = 4.99>
ST_235 : Operation 994 [1/1] (0.00ns)   --->   "%bitcast_ln247 = bitcast float %Pool_Value_7 to i32" [cnniot/main.cpp:247]   --->   Operation 994 'bitcast' 'bitcast_ln247' <Predicate = (icmp_ln245)> <Delay = 0.00>
ST_235 : Operation 995 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln247, i32 23, i32 30)" [cnniot/main.cpp:247]   --->   Operation 995 'partselect' 'tmp_20' <Predicate = (icmp_ln245)> <Delay = 0.00>
ST_235 : Operation 996 [1/1] (0.00ns)   --->   "%trunc_ln247 = trunc i32 %bitcast_ln247 to i23" [cnniot/main.cpp:247]   --->   Operation 996 'trunc' 'trunc_ln247' <Predicate = (icmp_ln245)> <Delay = 0.00>
ST_235 : Operation 997 [1/1] (1.31ns)   --->   "%icmp_ln247 = icmp ne i8 %tmp_20, -1" [cnniot/main.cpp:247]   --->   Operation 997 'icmp' 'icmp_ln247' <Predicate = (icmp_ln245)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 998 [1/1] (2.02ns)   --->   "%icmp_ln247_1 = icmp eq i23 %trunc_ln247, 0" [cnniot/main.cpp:247]   --->   Operation 998 'icmp' 'icmp_ln247_1' <Predicate = (icmp_ln245)> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node select_ln247)   --->   "%or_ln247 = or i1 %icmp_ln247_1, %icmp_ln247" [cnniot/main.cpp:247]   --->   Operation 999 'or' 'or_ln247' <Predicate = (icmp_ln245)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 1000 [1/2] (4.19ns)   --->   "%tmp_23 = fcmp olt float %Pool_Value_7, 0.000000e+00" [cnniot/main.cpp:247]   --->   Operation 1000 'fcmp' 'tmp_23' <Predicate = (icmp_ln245)> <Delay = 4.19> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node select_ln247)   --->   "%and_ln247 = and i1 %or_ln247, %tmp_23" [cnniot/main.cpp:247]   --->   Operation 1001 'and' 'and_ln247' <Predicate = (icmp_ln245)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 1002 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln247 = select i1 %and_ln247, float 0.000000e+00, float %Pool_Value_7" [cnniot/main.cpp:247]   --->   Operation 1002 'select' 'select_ln247' <Predicate = (icmp_ln245)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_235 : Operation 1003 [1/1] (0.46ns)   --->   "br label %hls_label_1_end" [cnniot/main.cpp:248]   --->   Operation 1003 'br' <Predicate = (icmp_ln245)> <Delay = 0.46>
ST_235 : Operation 1004 [1/1] (1.87ns)   --->   "%add_ln209 = add i31 %idx310_0, 1" [cnniot/main.cpp:209]   --->   Operation 1004 'add' 'add_ln209' <Predicate = (select_ln205_6 & !icmp_ln207)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node idx3_1)   --->   "%select_ln209 = select i1 %icmp_ln207, i31 1, i31 %add_ln209" [cnniot/main.cpp:209]   --->   Operation 1005 'select' 'select_ln209' <Predicate = (select_ln205_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_235 : Operation 1006 [1/1] (0.71ns) (out node of the LUT)   --->   "%idx3_1 = select i1 %select_ln205_6, i31 %select_ln209, i31 1" [cnniot/main.cpp:209]   --->   Operation 1006 'select' 'idx3_1' <Predicate = true> <Delay = 0.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_235 : Operation 1007 [1/1] (2.69ns)   --->   "%add_ln207_1 = add i64 %indvar_flatten32, 1" [cnniot/main.cpp:207]   --->   Operation 1007 'add' 'add_ln207_1' <Predicate = (!icmp_ln207)> <Delay = 2.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 1008 [1/1] (1.17ns)   --->   "%select_ln207_4 = select i1 %icmp_ln207, i64 1, i64 %add_ln207_1" [cnniot/main.cpp:207]   --->   Operation 1008 'select' 'select_ln207_4' <Predicate = true> <Delay = 1.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 236 <SV = 136> <Delay = 8.75>
ST_236 : Operation 1009 [1/1] (0.00ns)   --->   "%Pool_Value_9 = phi float [ %select_ln247, %27 ], [ %Pool_Value_7, %._crit_edge25 ]" [cnniot/main.cpp:247]   --->   Operation 1009 'phi' 'Pool_Value_9' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 1010 [1/1] (8.75ns)   --->   "%tmp_19 = call fastcc i32 @__hls_fptosi_float_i(float %Pool_Value_9)" [cnniot/main.cpp:249]   --->   Operation 1010 'call' 'tmp_19' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 237 <SV = 137> <Delay = 2.05>
ST_237 : Operation 1011 [1/1] (2.05ns)   --->   "%empty_15 = call fastcc i32 @Axi_Transfer(i32* %in_data_data_V, i4* %in_data_keep_V, i4* %in_data_strb_V, i1* %in_data_user_V, i1* %in_data_last_V, i1* %in_data_id_V, i1* %in_data_dest_V, i32* %out_data_data_V, i4* %out_data_keep_V, i4* %out_data_strb_V, i1* %out_data_user_V, i1* %out_data_last_V, i1* %out_data_id_V, i1* %out_data_dest_V, i32 %tmp_19, i1 false)" [cnniot/main.cpp:249]   --->   Operation 1011 'call' 'empty_15' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_237 : Operation 1012 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_18)" [cnniot/main.cpp:250]   --->   Operation 1012 'specregionend' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 1013 [1/1] (0.00ns)   --->   "br label %.preheader8" [cnniot/main.cpp:209]   --->   Operation 1013 'br' <Predicate = true> <Delay = 0.00>

State 238 <SV = 117> <Delay = 1.75>
ST_238 : Operation 1014 [1/2] (1.75ns)   --->   "%Parameters_load_28 = load i32* %Parameters_addr_13, align 16" [cnniot/main.cpp:265]   --->   Operation 1014 'load' 'Parameters_load_28' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>

State 239 <SV = 118> <Delay = 8.08>
ST_239 : Operation 1015 [4/4] (8.08ns)   --->   "%Precision_1 = sitofp i32 %Parameters_load_28 to float" [cnniot/main.cpp:265]   --->   Operation 1015 'sitofp' 'Precision_1' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 240 <SV = 119> <Delay = 8.08>
ST_240 : Operation 1016 [2/2] (1.75ns)   --->   "%Input_Size_0_1 = load i32* %Parameters_addr_15, align 4" [cnniot/main.cpp:263]   --->   Operation 1016 'load' 'Input_Size_0_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_240 : Operation 1017 [2/2] (1.75ns)   --->   "%Relu_Activation_2 = load i32* %Parameters_addr_12, align 4" [cnniot/main.cpp:264]   --->   Operation 1017 'load' 'Relu_Activation_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_240 : Operation 1018 [3/4] (8.08ns)   --->   "%Precision_1 = sitofp i32 %Parameters_load_28 to float" [cnniot/main.cpp:265]   --->   Operation 1018 'sitofp' 'Precision_1' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 241 <SV = 120> <Delay = 8.08>
ST_241 : Operation 1019 [1/2] (1.75ns)   --->   "%Input_Size_0_1 = load i32* %Parameters_addr_15, align 4" [cnniot/main.cpp:263]   --->   Operation 1019 'load' 'Input_Size_0_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_241 : Operation 1020 [1/2] (1.75ns)   --->   "%Relu_Activation_2 = load i32* %Parameters_addr_12, align 4" [cnniot/main.cpp:264]   --->   Operation 1020 'load' 'Relu_Activation_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_241 : Operation 1021 [2/4] (8.08ns)   --->   "%Precision_1 = sitofp i32 %Parameters_load_28 to float" [cnniot/main.cpp:265]   --->   Operation 1021 'sitofp' 'Precision_1' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_241 : Operation 1022 [2/2] (1.75ns)   --->   "%Load_Input_2 = load i32* %Parameters_addr_7, align 4" [cnniot/main.cpp:266]   --->   Operation 1022 'load' 'Load_Input_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_241 : Operation 1023 [2/2] (1.75ns)   --->   "%Bias_Activation_1 = load i32* %Parameters_addr_8, align 8" [cnniot/main.cpp:267]   --->   Operation 1023 'load' 'Bias_Activation_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>

State 242 <SV = 121> <Delay = 8.08>
ST_242 : Operation 1024 [1/4] (8.08ns)   --->   "%Precision_1 = sitofp i32 %Parameters_load_28 to float" [cnniot/main.cpp:265]   --->   Operation 1024 'sitofp' 'Precision_1' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_242 : Operation 1025 [1/2] (1.75ns)   --->   "%Load_Input_2 = load i32* %Parameters_addr_7, align 4" [cnniot/main.cpp:266]   --->   Operation 1025 'load' 'Load_Input_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_242 : Operation 1026 [1/2] (1.75ns)   --->   "%Bias_Activation_1 = load i32* %Parameters_addr_8, align 8" [cnniot/main.cpp:267]   --->   Operation 1026 'load' 'Bias_Activation_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_242 : Operation 1027 [1/1] (1.96ns)   --->   "%icmp_ln270 = icmp eq i32 %Load_Input_2, 1" [cnniot/main.cpp:270]   --->   Operation 1027 'icmp' 'icmp_ln270' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 1028 [1/1] (0.00ns)   --->   "br i1 %icmp_ln270, label %.preheader5.preheader, label %.loopexit6" [cnniot/main.cpp:270]   --->   Operation 1028 'br' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 1029 [1/1] (0.46ns)   --->   "br label %.preheader5" [cnniot/main.cpp:272]   --->   Operation 1029 'br' <Predicate = (icmp_ln270)> <Delay = 0.46>

State 243 <SV = 122> <Delay = 1.96>
ST_243 : Operation 1030 [1/1] (0.00ns)   --->   "%idx13_0 = phi i31 [ %idx_5, %29 ], [ 0, %.preheader5.preheader ]"   --->   Operation 1030 'phi' 'idx13_0' <Predicate = (icmp_ln270)> <Delay = 0.00>
ST_243 : Operation 1031 [1/1] (0.00ns)   --->   "%zext_ln272 = zext i31 %idx13_0 to i32" [cnniot/main.cpp:272]   --->   Operation 1031 'zext' 'zext_ln272' <Predicate = (icmp_ln270)> <Delay = 0.00>
ST_243 : Operation 1032 [1/1] (1.96ns)   --->   "%icmp_ln272 = icmp slt i32 %zext_ln272, %Input_Size_0_1" [cnniot/main.cpp:272]   --->   Operation 1032 'icmp' 'icmp_ln272' <Predicate = (icmp_ln270)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 1033 [1/1] (1.87ns)   --->   "%idx_5 = add i31 %idx13_0, 1" [cnniot/main.cpp:272]   --->   Operation 1033 'add' 'idx_5' <Predicate = (icmp_ln270)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 1034 [1/1] (0.00ns)   --->   "br i1 %icmp_ln272, label %29, label %.loopexit6.loopexit" [cnniot/main.cpp:272]   --->   Operation 1034 'br' <Predicate = (icmp_ln270)> <Delay = 0.00>
ST_243 : Operation 1035 [1/1] (0.00ns)   --->   "br label %.loopexit6"   --->   Operation 1035 'br' <Predicate = (icmp_ln270 & !icmp_ln272)> <Delay = 0.00>
ST_243 : Operation 1036 [1/1] (1.96ns)   --->   "%icmp_ln280 = icmp eq i32 %Bias_Activation_1, 1" [cnniot/main.cpp:280]   --->   Operation 1036 'icmp' 'icmp_ln280' <Predicate = (!icmp_ln272) | (!icmp_ln270)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 1037 [1/1] (0.00ns)   --->   "br i1 %icmp_ln280, label %.preheader3.preheader, label %.loopexit4" [cnniot/main.cpp:280]   --->   Operation 1037 'br' <Predicate = (!icmp_ln272) | (!icmp_ln270)> <Delay = 0.00>
ST_243 : Operation 1038 [2/2] (1.75ns)   --->   "%Parameters_load_31 = load i32* %Parameters_addr_11, align 8" [cnniot/main.cpp:282]   --->   Operation 1038 'load' 'Parameters_load_31' <Predicate = (!icmp_ln272 & icmp_ln280) | (!icmp_ln270 & icmp_ln280)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>

State 244 <SV = 123> <Delay = 2.05>
ST_244 : Operation 1039 [1/1] (2.05ns)   --->   "%tmp_16 = call fastcc i32 @Axi_Transfer(i32* %in_data_data_V, i4* %in_data_keep_V, i4* %in_data_strb_V, i1* %in_data_user_V, i1* %in_data_last_V, i1* %in_data_id_V, i1* %in_data_dest_V, i32* %out_data_data_V, i4* %out_data_keep_V, i4* %out_data_strb_V, i1* %out_data_user_V, i1* %out_data_last_V, i1* %out_data_id_V, i1* %out_data_dest_V, i32 %Input_Size_0_1, i1 false)" [cnniot/main.cpp:274]   --->   Operation 1039 'call' 'tmp_16' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 245 <SV = 124> <Delay = 8.08>
ST_245 : Operation 1040 [4/4] (8.08ns)   --->   "%Temproray_6 = sitofp i32 %tmp_16 to float" [cnniot/main.cpp:274]   --->   Operation 1040 'sitofp' 'Temproray_6' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 246 <SV = 125> <Delay = 8.08>
ST_246 : Operation 1041 [3/4] (8.08ns)   --->   "%Temproray_6 = sitofp i32 %tmp_16 to float" [cnniot/main.cpp:274]   --->   Operation 1041 'sitofp' 'Temproray_6' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 247 <SV = 126> <Delay = 8.08>
ST_247 : Operation 1042 [2/4] (8.08ns)   --->   "%Temproray_6 = sitofp i32 %tmp_16 to float" [cnniot/main.cpp:274]   --->   Operation 1042 'sitofp' 'Temproray_6' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 248 <SV = 127> <Delay = 8.08>
ST_248 : Operation 1043 [1/4] (8.08ns)   --->   "%Temproray_6 = sitofp i32 %tmp_16 to float" [cnniot/main.cpp:274]   --->   Operation 1043 'sitofp' 'Temproray_6' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 249 <SV = 128> <Delay = 7.19>
ST_249 : Operation 1044 [12/12] (7.19ns)   --->   "%tmp_17 = fdiv float %Temproray_6, %Precision_1" [cnniot/main.cpp:275]   --->   Operation 1044 'fdiv' 'tmp_17' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 129> <Delay = 7.19>
ST_250 : Operation 1045 [11/12] (7.19ns)   --->   "%tmp_17 = fdiv float %Temproray_6, %Precision_1" [cnniot/main.cpp:275]   --->   Operation 1045 'fdiv' 'tmp_17' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 130> <Delay = 7.19>
ST_251 : Operation 1046 [10/12] (7.19ns)   --->   "%tmp_17 = fdiv float %Temproray_6, %Precision_1" [cnniot/main.cpp:275]   --->   Operation 1046 'fdiv' 'tmp_17' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 131> <Delay = 7.19>
ST_252 : Operation 1047 [9/12] (7.19ns)   --->   "%tmp_17 = fdiv float %Temproray_6, %Precision_1" [cnniot/main.cpp:275]   --->   Operation 1047 'fdiv' 'tmp_17' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 132> <Delay = 7.19>
ST_253 : Operation 1048 [8/12] (7.19ns)   --->   "%tmp_17 = fdiv float %Temproray_6, %Precision_1" [cnniot/main.cpp:275]   --->   Operation 1048 'fdiv' 'tmp_17' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 133> <Delay = 7.19>
ST_254 : Operation 1049 [7/12] (7.19ns)   --->   "%tmp_17 = fdiv float %Temproray_6, %Precision_1" [cnniot/main.cpp:275]   --->   Operation 1049 'fdiv' 'tmp_17' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 134> <Delay = 7.19>
ST_255 : Operation 1050 [6/12] (7.19ns)   --->   "%tmp_17 = fdiv float %Temproray_6, %Precision_1" [cnniot/main.cpp:275]   --->   Operation 1050 'fdiv' 'tmp_17' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 135> <Delay = 7.19>
ST_256 : Operation 1051 [5/12] (7.19ns)   --->   "%tmp_17 = fdiv float %Temproray_6, %Precision_1" [cnniot/main.cpp:275]   --->   Operation 1051 'fdiv' 'tmp_17' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 136> <Delay = 7.19>
ST_257 : Operation 1052 [4/12] (7.19ns)   --->   "%tmp_17 = fdiv float %Temproray_6, %Precision_1" [cnniot/main.cpp:275]   --->   Operation 1052 'fdiv' 'tmp_17' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 137> <Delay = 7.19>
ST_258 : Operation 1053 [3/12] (7.19ns)   --->   "%tmp_17 = fdiv float %Temproray_6, %Precision_1" [cnniot/main.cpp:275]   --->   Operation 1053 'fdiv' 'tmp_17' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 138> <Delay = 7.19>
ST_259 : Operation 1054 [2/12] (7.19ns)   --->   "%tmp_17 = fdiv float %Temproray_6, %Precision_1" [cnniot/main.cpp:275]   --->   Operation 1054 'fdiv' 'tmp_17' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 139> <Delay = 7.19>
ST_260 : Operation 1055 [1/12] (7.19ns)   --->   "%tmp_17 = fdiv float %Temproray_6, %Precision_1" [cnniot/main.cpp:275]   --->   Operation 1055 'fdiv' 'tmp_17' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 140> <Delay = 2.77>
ST_261 : Operation 1056 [1/1] (0.00ns)   --->   "%zext_ln275 = zext i31 %idx13_0 to i64" [cnniot/main.cpp:275]   --->   Operation 1056 'zext' 'zext_ln275' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1057 [1/1] (0.00ns)   --->   "%Input_addr_4 = getelementptr inbounds [30000 x float]* %Input, i64 0, i64 %zext_ln275" [cnniot/main.cpp:275]   --->   Operation 1057 'getelementptr' 'Input_addr_4' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1058 [1/1] (2.77ns)   --->   "store float %tmp_17, float* %Input_addr_4, align 4" [cnniot/main.cpp:275]   --->   Operation 1058 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_261 : Operation 1059 [1/1] (0.00ns)   --->   "br label %.preheader5" [cnniot/main.cpp:272]   --->   Operation 1059 'br' <Predicate = true> <Delay = 0.00>

State 262 <SV = 123> <Delay = 1.75>
ST_262 : Operation 1060 [1/2] (1.75ns)   --->   "%Parameters_load_31 = load i32* %Parameters_addr_11, align 8" [cnniot/main.cpp:282]   --->   Operation 1060 'load' 'Parameters_load_31' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_262 : Operation 1061 [1/1] (0.46ns)   --->   "br label %.preheader3" [cnniot/main.cpp:282]   --->   Operation 1061 'br' <Predicate = true> <Delay = 0.46>

State 263 <SV = 124> <Delay = 1.96>
ST_263 : Operation 1062 [1/1] (0.00ns)   --->   "%idx14_0 = phi i31 [ %idx_6, %30 ], [ 0, %.preheader3.preheader ]"   --->   Operation 1062 'phi' 'idx14_0' <Predicate = (icmp_ln280)> <Delay = 0.00>
ST_263 : Operation 1063 [1/1] (0.00ns)   --->   "%zext_ln282 = zext i31 %idx14_0 to i32" [cnniot/main.cpp:282]   --->   Operation 1063 'zext' 'zext_ln282' <Predicate = (icmp_ln280)> <Delay = 0.00>
ST_263 : Operation 1064 [1/1] (1.96ns)   --->   "%icmp_ln282 = icmp slt i32 %zext_ln282, %Parameters_load_31" [cnniot/main.cpp:282]   --->   Operation 1064 'icmp' 'icmp_ln282' <Predicate = (icmp_ln280)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 1065 [1/1] (1.87ns)   --->   "%idx_6 = add i31 %idx14_0, 1" [cnniot/main.cpp:282]   --->   Operation 1065 'add' 'idx_6' <Predicate = (icmp_ln280)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 1066 [1/1] (0.00ns)   --->   "br i1 %icmp_ln282, label %30, label %.loopexit4.loopexit" [cnniot/main.cpp:282]   --->   Operation 1066 'br' <Predicate = (icmp_ln280)> <Delay = 0.00>
ST_263 : Operation 1067 [1/1] (0.00ns)   --->   "br label %.loopexit4"   --->   Operation 1067 'br' <Predicate = (icmp_ln280 & !icmp_ln282)> <Delay = 0.00>
ST_263 : Operation 1068 [1/1] (1.96ns)   --->   "%icmp_ln299 = icmp eq i32 %Relu_Activation_2, 1" [cnniot/main.cpp:299]   --->   Operation 1068 'icmp' 'icmp_ln299' <Predicate = (!icmp_ln282) | (!icmp_ln280)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 1069 [2/2] (1.75ns)   --->   "%Parameters_load_32 = load i32* %Parameters_addr_11, align 8" [cnniot/main.cpp:290]   --->   Operation 1069 'load' 'Parameters_load_32' <Predicate = (!icmp_ln282) | (!icmp_ln280)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>

State 264 <SV = 125> <Delay = 2.05>
ST_264 : Operation 1070 [1/1] (2.05ns)   --->   "%tmp_21 = call fastcc i32 @Axi_Transfer(i32* %in_data_data_V, i4* %in_data_keep_V, i4* %in_data_strb_V, i1* %in_data_user_V, i1* %in_data_last_V, i1* %in_data_id_V, i1* %in_data_dest_V, i32* %out_data_data_V, i4* %out_data_keep_V, i4* %out_data_strb_V, i1* %out_data_user_V, i1* %out_data_last_V, i1* %out_data_id_V, i1* %out_data_dest_V, i32 2, i1 true)" [cnniot/main.cpp:285]   --->   Operation 1070 'call' 'tmp_21' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 265 <SV = 126> <Delay = 8.08>
ST_265 : Operation 1071 [4/4] (8.08ns)   --->   "%Temproray_7 = sitofp i32 %tmp_21 to float" [cnniot/main.cpp:285]   --->   Operation 1071 'sitofp' 'Temproray_7' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 266 <SV = 127> <Delay = 8.08>
ST_266 : Operation 1072 [3/4] (8.08ns)   --->   "%Temproray_7 = sitofp i32 %tmp_21 to float" [cnniot/main.cpp:285]   --->   Operation 1072 'sitofp' 'Temproray_7' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 267 <SV = 128> <Delay = 8.08>
ST_267 : Operation 1073 [2/4] (8.08ns)   --->   "%Temproray_7 = sitofp i32 %tmp_21 to float" [cnniot/main.cpp:285]   --->   Operation 1073 'sitofp' 'Temproray_7' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 268 <SV = 129> <Delay = 8.08>
ST_268 : Operation 1074 [1/4] (8.08ns)   --->   "%Temproray_7 = sitofp i32 %tmp_21 to float" [cnniot/main.cpp:285]   --->   Operation 1074 'sitofp' 'Temproray_7' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 269 <SV = 130> <Delay = 7.19>
ST_269 : Operation 1075 [12/12] (7.19ns)   --->   "%tmp_22 = fdiv float %Temproray_7, %Precision_1" [cnniot/main.cpp:286]   --->   Operation 1075 'fdiv' 'tmp_22' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 131> <Delay = 7.19>
ST_270 : Operation 1076 [11/12] (7.19ns)   --->   "%tmp_22 = fdiv float %Temproray_7, %Precision_1" [cnniot/main.cpp:286]   --->   Operation 1076 'fdiv' 'tmp_22' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 132> <Delay = 7.19>
ST_271 : Operation 1077 [10/12] (7.19ns)   --->   "%tmp_22 = fdiv float %Temproray_7, %Precision_1" [cnniot/main.cpp:286]   --->   Operation 1077 'fdiv' 'tmp_22' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 133> <Delay = 7.19>
ST_272 : Operation 1078 [9/12] (7.19ns)   --->   "%tmp_22 = fdiv float %Temproray_7, %Precision_1" [cnniot/main.cpp:286]   --->   Operation 1078 'fdiv' 'tmp_22' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 134> <Delay = 7.19>
ST_273 : Operation 1079 [8/12] (7.19ns)   --->   "%tmp_22 = fdiv float %Temproray_7, %Precision_1" [cnniot/main.cpp:286]   --->   Operation 1079 'fdiv' 'tmp_22' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 135> <Delay = 7.19>
ST_274 : Operation 1080 [7/12] (7.19ns)   --->   "%tmp_22 = fdiv float %Temproray_7, %Precision_1" [cnniot/main.cpp:286]   --->   Operation 1080 'fdiv' 'tmp_22' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 136> <Delay = 7.19>
ST_275 : Operation 1081 [6/12] (7.19ns)   --->   "%tmp_22 = fdiv float %Temproray_7, %Precision_1" [cnniot/main.cpp:286]   --->   Operation 1081 'fdiv' 'tmp_22' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 137> <Delay = 7.19>
ST_276 : Operation 1082 [5/12] (7.19ns)   --->   "%tmp_22 = fdiv float %Temproray_7, %Precision_1" [cnniot/main.cpp:286]   --->   Operation 1082 'fdiv' 'tmp_22' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 138> <Delay = 7.19>
ST_277 : Operation 1083 [4/12] (7.19ns)   --->   "%tmp_22 = fdiv float %Temproray_7, %Precision_1" [cnniot/main.cpp:286]   --->   Operation 1083 'fdiv' 'tmp_22' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 139> <Delay = 7.19>
ST_278 : Operation 1084 [3/12] (7.19ns)   --->   "%tmp_22 = fdiv float %Temproray_7, %Precision_1" [cnniot/main.cpp:286]   --->   Operation 1084 'fdiv' 'tmp_22' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 140> <Delay = 7.19>
ST_279 : Operation 1085 [2/12] (7.19ns)   --->   "%tmp_22 = fdiv float %Temproray_7, %Precision_1" [cnniot/main.cpp:286]   --->   Operation 1085 'fdiv' 'tmp_22' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 141> <Delay = 7.19>
ST_280 : Operation 1086 [1/12] (7.19ns)   --->   "%tmp_22 = fdiv float %Temproray_7, %Precision_1" [cnniot/main.cpp:286]   --->   Operation 1086 'fdiv' 'tmp_22' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 142> <Delay = 2.77>
ST_281 : Operation 1087 [1/1] (0.00ns)   --->   "%zext_ln286 = zext i31 %idx14_0 to i64" [cnniot/main.cpp:286]   --->   Operation 1087 'zext' 'zext_ln286' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 1088 [1/1] (0.00ns)   --->   "%Bias_addr_2 = getelementptr inbounds [2000 x float]* %Bias, i64 0, i64 %zext_ln286" [cnniot/main.cpp:286]   --->   Operation 1088 'getelementptr' 'Bias_addr_2' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 1089 [1/1] (2.77ns)   --->   "store float %tmp_22, float* %Bias_addr_2, align 4" [cnniot/main.cpp:286]   --->   Operation 1089 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_281 : Operation 1090 [1/1] (0.00ns)   --->   "br label %.preheader3" [cnniot/main.cpp:282]   --->   Operation 1090 'br' <Predicate = true> <Delay = 0.00>

State 282 <SV = 125> <Delay = 1.75>
ST_282 : Operation 1091 [1/2] (1.75ns)   --->   "%Parameters_load_32 = load i32* %Parameters_addr_11, align 8" [cnniot/main.cpp:290]   --->   Operation 1091 'load' 'Parameters_load_32' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_282 : Operation 1092 [1/1] (0.46ns)   --->   "br label %31" [cnniot/main.cpp:290]   --->   Operation 1092 'br' <Predicate = true> <Delay = 0.46>

State 283 <SV = 126> <Delay = 1.96>
ST_283 : Operation 1093 [1/1] (0.00ns)   --->   "%idx15_0 = phi i31 [ 0, %.loopexit4 ], [ %idx_8, %._crit_edge28 ]"   --->   Operation 1093 'phi' 'idx15_0' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 1094 [1/1] (0.00ns)   --->   "%zext_ln290 = zext i31 %idx15_0 to i32" [cnniot/main.cpp:290]   --->   Operation 1094 'zext' 'zext_ln290' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 1095 [1/1] (1.96ns)   --->   "%icmp_ln290 = icmp slt i32 %zext_ln290, %Parameters_load_32" [cnniot/main.cpp:290]   --->   Operation 1095 'icmp' 'icmp_ln290' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 1096 [1/1] (1.87ns)   --->   "%idx_8 = add i31 %idx15_0, 1" [cnniot/main.cpp:290]   --->   Operation 1096 'add' 'idx_8' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 1097 [1/1] (0.00ns)   --->   "br i1 %icmp_ln290, label %.preheader2.preheader, label %.preheader.preheader" [cnniot/main.cpp:290]   --->   Operation 1097 'br' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 1098 [1/1] (0.46ns)   --->   "br label %.preheader2" [cnniot/main.cpp:293]   --->   Operation 1098 'br' <Predicate = (icmp_ln290)> <Delay = 0.46>
ST_283 : Operation 1099 [1/1] (0.46ns)   --->   "br label %.preheader" [cnniot/main.cpp:310]   --->   Operation 1099 'br' <Predicate = (!icmp_ln290)> <Delay = 0.46>

State 284 <SV = 127> <Delay = 4.19>
ST_284 : Operation 1100 [1/1] (0.00ns)   --->   "%Transfer_value_0 = phi float [ %Transfer_value, %32 ], [ 0.000000e+00, %.preheader2.preheader ]"   --->   Operation 1100 'phi' 'Transfer_value_0' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 1101 [1/1] (0.00ns)   --->   "%idx216_0 = phi i31 [ %idx2, %32 ], [ 0, %.preheader2.preheader ]"   --->   Operation 1101 'phi' 'idx216_0' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 1102 [1/1] (0.00ns)   --->   "%zext_ln293 = zext i31 %idx216_0 to i32" [cnniot/main.cpp:293]   --->   Operation 1102 'zext' 'zext_ln293' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 1103 [1/1] (1.96ns)   --->   "%icmp_ln293 = icmp slt i32 %zext_ln293, %Input_Size_0_1" [cnniot/main.cpp:293]   --->   Operation 1103 'icmp' 'icmp_ln293' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 1104 [1/1] (1.87ns)   --->   "%idx2 = add i31 %idx216_0, 1" [cnniot/main.cpp:293]   --->   Operation 1104 'add' 'idx2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 1105 [1/1] (0.00ns)   --->   "br i1 %icmp_ln293, label %32, label %33" [cnniot/main.cpp:293]   --->   Operation 1105 'br' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 1106 [1/1] (0.46ns)   --->   "br i1 %icmp_ln299, label %34, label %._crit_edge27" [cnniot/main.cpp:299]   --->   Operation 1106 'br' <Predicate = (!icmp_ln293)> <Delay = 0.46>
ST_284 : Operation 1107 [2/2] (4.19ns)   --->   "%tmp_31 = fcmp olt float %Transfer_value_0, 0.000000e+00" [cnniot/main.cpp:301]   --->   Operation 1107 'fcmp' 'tmp_31' <Predicate = (!icmp_ln293 & icmp_ln299)> <Delay = 4.19> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 128> <Delay = 2.05>
ST_285 : Operation 1108 [1/1] (2.05ns)   --->   "%tmp_24 = call fastcc i32 @Axi_Transfer(i32* %in_data_data_V, i4* %in_data_keep_V, i4* %in_data_strb_V, i1* %in_data_user_V, i1* %in_data_last_V, i1* %in_data_id_V, i1* %in_data_dest_V, i32* %out_data_data_V, i4* %out_data_keep_V, i4* %out_data_strb_V, i1* %out_data_user_V, i1* %out_data_last_V, i1* %out_data_id_V, i1* %out_data_dest_V, i32 4, i1 false)" [cnniot/main.cpp:295]   --->   Operation 1108 'call' 'tmp_24' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 286 <SV = 129> <Delay = 8.08>
ST_286 : Operation 1109 [4/4] (8.08ns)   --->   "%Temproray_8 = sitofp i32 %tmp_24 to float" [cnniot/main.cpp:295]   --->   Operation 1109 'sitofp' 'Temproray_8' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 287 <SV = 130> <Delay = 8.08>
ST_287 : Operation 1110 [3/4] (8.08ns)   --->   "%Temproray_8 = sitofp i32 %tmp_24 to float" [cnniot/main.cpp:295]   --->   Operation 1110 'sitofp' 'Temproray_8' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 288 <SV = 131> <Delay = 8.08>
ST_288 : Operation 1111 [2/4] (8.08ns)   --->   "%Temproray_8 = sitofp i32 %tmp_24 to float" [cnniot/main.cpp:295]   --->   Operation 1111 'sitofp' 'Temproray_8' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 289 <SV = 132> <Delay = 8.08>
ST_289 : Operation 1112 [1/4] (8.08ns)   --->   "%Temproray_8 = sitofp i32 %tmp_24 to float" [cnniot/main.cpp:295]   --->   Operation 1112 'sitofp' 'Temproray_8' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 290 <SV = 133> <Delay = 7.19>
ST_290 : Operation 1113 [12/12] (7.19ns)   --->   "%Temproray_9 = fdiv float %Temproray_8, %Precision_1" [cnniot/main.cpp:296]   --->   Operation 1113 'fdiv' 'Temproray_9' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 134> <Delay = 7.19>
ST_291 : Operation 1114 [11/12] (7.19ns)   --->   "%Temproray_9 = fdiv float %Temproray_8, %Precision_1" [cnniot/main.cpp:296]   --->   Operation 1114 'fdiv' 'Temproray_9' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 135> <Delay = 7.19>
ST_292 : Operation 1115 [10/12] (7.19ns)   --->   "%Temproray_9 = fdiv float %Temproray_8, %Precision_1" [cnniot/main.cpp:296]   --->   Operation 1115 'fdiv' 'Temproray_9' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 136> <Delay = 7.19>
ST_293 : Operation 1116 [9/12] (7.19ns)   --->   "%Temproray_9 = fdiv float %Temproray_8, %Precision_1" [cnniot/main.cpp:296]   --->   Operation 1116 'fdiv' 'Temproray_9' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 137> <Delay = 7.19>
ST_294 : Operation 1117 [8/12] (7.19ns)   --->   "%Temproray_9 = fdiv float %Temproray_8, %Precision_1" [cnniot/main.cpp:296]   --->   Operation 1117 'fdiv' 'Temproray_9' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 138> <Delay = 7.19>
ST_295 : Operation 1118 [7/12] (7.19ns)   --->   "%Temproray_9 = fdiv float %Temproray_8, %Precision_1" [cnniot/main.cpp:296]   --->   Operation 1118 'fdiv' 'Temproray_9' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 139> <Delay = 7.19>
ST_296 : Operation 1119 [6/12] (7.19ns)   --->   "%Temproray_9 = fdiv float %Temproray_8, %Precision_1" [cnniot/main.cpp:296]   --->   Operation 1119 'fdiv' 'Temproray_9' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 140> <Delay = 7.19>
ST_297 : Operation 1120 [5/12] (7.19ns)   --->   "%Temproray_9 = fdiv float %Temproray_8, %Precision_1" [cnniot/main.cpp:296]   --->   Operation 1120 'fdiv' 'Temproray_9' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 141> <Delay = 7.19>
ST_298 : Operation 1121 [4/12] (7.19ns)   --->   "%Temproray_9 = fdiv float %Temproray_8, %Precision_1" [cnniot/main.cpp:296]   --->   Operation 1121 'fdiv' 'Temproray_9' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 142> <Delay = 7.19>
ST_299 : Operation 1122 [3/12] (7.19ns)   --->   "%Temproray_9 = fdiv float %Temproray_8, %Precision_1" [cnniot/main.cpp:296]   --->   Operation 1122 'fdiv' 'Temproray_9' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 143> <Delay = 7.19>
ST_300 : Operation 1123 [2/12] (7.19ns)   --->   "%Temproray_9 = fdiv float %Temproray_8, %Precision_1" [cnniot/main.cpp:296]   --->   Operation 1123 'fdiv' 'Temproray_9' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 1124 [1/1] (0.00ns)   --->   "%zext_ln297 = zext i31 %idx216_0 to i64" [cnniot/main.cpp:297]   --->   Operation 1124 'zext' 'zext_ln297' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 1125 [1/1] (0.00ns)   --->   "%Input_addr_7 = getelementptr inbounds [30000 x float]* %Input, i64 0, i64 %zext_ln297" [cnniot/main.cpp:297]   --->   Operation 1125 'getelementptr' 'Input_addr_7' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 1126 [2/2] (2.77ns)   --->   "%Input_load_2 = load float* %Input_addr_7, align 4" [cnniot/main.cpp:297]   --->   Operation 1126 'load' 'Input_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>

State 301 <SV = 144> <Delay = 7.19>
ST_301 : Operation 1127 [1/12] (7.19ns)   --->   "%Temproray_9 = fdiv float %Temproray_8, %Precision_1" [cnniot/main.cpp:296]   --->   Operation 1127 'fdiv' 'Temproray_9' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 1128 [1/2] (2.77ns)   --->   "%Input_load_2 = load float* %Input_addr_7, align 4" [cnniot/main.cpp:297]   --->   Operation 1128 'load' 'Input_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>

State 302 <SV = 145> <Delay = 8.43>
ST_302 : Operation 1129 [3/3] (8.43ns)   --->   "%tmp_25 = fmul float %Input_load_2, %Temproray_9" [cnniot/main.cpp:297]   --->   Operation 1129 'fmul' 'tmp_25' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 146> <Delay = 8.43>
ST_303 : Operation 1130 [2/3] (8.43ns)   --->   "%tmp_25 = fmul float %Input_load_2, %Temproray_9" [cnniot/main.cpp:297]   --->   Operation 1130 'fmul' 'tmp_25' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 147> <Delay = 8.43>
ST_304 : Operation 1131 [1/3] (8.43ns)   --->   "%tmp_25 = fmul float %Input_load_2, %Temproray_9" [cnniot/main.cpp:297]   --->   Operation 1131 'fmul' 'tmp_25' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 148> <Delay = 8.58>
ST_305 : Operation 1132 [4/4] (8.58ns)   --->   "%Transfer_value = fadd float %Transfer_value_0, %tmp_25" [cnniot/main.cpp:297]   --->   Operation 1132 'fadd' 'Transfer_value' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 149> <Delay = 8.58>
ST_306 : Operation 1133 [3/4] (8.58ns)   --->   "%Transfer_value = fadd float %Transfer_value_0, %tmp_25" [cnniot/main.cpp:297]   --->   Operation 1133 'fadd' 'Transfer_value' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 150> <Delay = 8.58>
ST_307 : Operation 1134 [2/4] (8.58ns)   --->   "%Transfer_value = fadd float %Transfer_value_0, %tmp_25" [cnniot/main.cpp:297]   --->   Operation 1134 'fadd' 'Transfer_value' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 151> <Delay = 8.58>
ST_308 : Operation 1135 [1/4] (8.58ns)   --->   "%Transfer_value = fadd float %Transfer_value_0, %tmp_25" [cnniot/main.cpp:297]   --->   Operation 1135 'fadd' 'Transfer_value' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 1136 [1/1] (0.00ns)   --->   "br label %.preheader2" [cnniot/main.cpp:293]   --->   Operation 1136 'br' <Predicate = true> <Delay = 0.00>

State 309 <SV = 128> <Delay = 4.99>
ST_309 : Operation 1137 [1/1] (0.00ns)   --->   "%bitcast_ln301 = bitcast float %Transfer_value_0 to i32" [cnniot/main.cpp:301]   --->   Operation 1137 'bitcast' 'bitcast_ln301' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 1138 [1/1] (0.00ns)   --->   "%tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln301, i32 23, i32 30)" [cnniot/main.cpp:301]   --->   Operation 1138 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 1139 [1/1] (0.00ns)   --->   "%trunc_ln301 = trunc i32 %bitcast_ln301 to i23" [cnniot/main.cpp:301]   --->   Operation 1139 'trunc' 'trunc_ln301' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 1140 [1/1] (1.31ns)   --->   "%icmp_ln301 = icmp ne i8 %tmp_30, -1" [cnniot/main.cpp:301]   --->   Operation 1140 'icmp' 'icmp_ln301' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 1141 [1/1] (2.02ns)   --->   "%icmp_ln301_1 = icmp eq i23 %trunc_ln301, 0" [cnniot/main.cpp:301]   --->   Operation 1141 'icmp' 'icmp_ln301_1' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node select_ln301)   --->   "%or_ln301 = or i1 %icmp_ln301_1, %icmp_ln301" [cnniot/main.cpp:301]   --->   Operation 1142 'or' 'or_ln301' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 1143 [1/2] (4.19ns)   --->   "%tmp_31 = fcmp olt float %Transfer_value_0, 0.000000e+00" [cnniot/main.cpp:301]   --->   Operation 1143 'fcmp' 'tmp_31' <Predicate = true> <Delay = 4.19> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node select_ln301)   --->   "%and_ln301 = and i1 %or_ln301, %tmp_31" [cnniot/main.cpp:301]   --->   Operation 1144 'and' 'and_ln301' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 1145 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln301 = select i1 %and_ln301, float 0.000000e+00, float %Transfer_value_0" [cnniot/main.cpp:301]   --->   Operation 1145 'select' 'select_ln301' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_309 : Operation 1146 [1/1] (0.46ns)   --->   "br label %._crit_edge27" [cnniot/main.cpp:302]   --->   Operation 1146 'br' <Predicate = true> <Delay = 0.46>

State 310 <SV = 129> <Delay = 2.77>
ST_310 : Operation 1147 [1/1] (0.00ns)   --->   "%Transfer_value_2 = phi float [ %select_ln301, %34 ], [ %Transfer_value_0, %33 ]" [cnniot/main.cpp:301]   --->   Operation 1147 'phi' 'Transfer_value_2' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 1148 [1/1] (0.46ns)   --->   "br i1 %icmp_ln280, label %35, label %._crit_edge28" [cnniot/main.cpp:303]   --->   Operation 1148 'br' <Predicate = true> <Delay = 0.46>
ST_310 : Operation 1149 [1/1] (0.00ns)   --->   "%zext_ln305 = zext i31 %idx15_0 to i64" [cnniot/main.cpp:305]   --->   Operation 1149 'zext' 'zext_ln305' <Predicate = (icmp_ln280)> <Delay = 0.00>
ST_310 : Operation 1150 [1/1] (0.00ns)   --->   "%Bias_addr_3 = getelementptr inbounds [2000 x float]* %Bias, i64 0, i64 %zext_ln305" [cnniot/main.cpp:305]   --->   Operation 1150 'getelementptr' 'Bias_addr_3' <Predicate = (icmp_ln280)> <Delay = 0.00>
ST_310 : Operation 1151 [2/2] (2.77ns)   --->   "%Bias_load_1 = load float* %Bias_addr_3, align 4" [cnniot/main.cpp:305]   --->   Operation 1151 'load' 'Bias_load_1' <Predicate = (icmp_ln280)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>

State 311 <SV = 130> <Delay = 2.77>
ST_311 : Operation 1152 [1/2] (2.77ns)   --->   "%Bias_load_1 = load float* %Bias_addr_3, align 4" [cnniot/main.cpp:305]   --->   Operation 1152 'load' 'Bias_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>

State 312 <SV = 131> <Delay = 8.58>
ST_312 : Operation 1153 [4/4] (8.58ns)   --->   "%Transfer_value_1 = fadd float %Transfer_value_2, %Bias_load_1" [cnniot/main.cpp:305]   --->   Operation 1153 'fadd' 'Transfer_value_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 132> <Delay = 8.58>
ST_313 : Operation 1154 [3/4] (8.58ns)   --->   "%Transfer_value_1 = fadd float %Transfer_value_2, %Bias_load_1" [cnniot/main.cpp:305]   --->   Operation 1154 'fadd' 'Transfer_value_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 133> <Delay = 8.58>
ST_314 : Operation 1155 [2/4] (8.58ns)   --->   "%Transfer_value_1 = fadd float %Transfer_value_2, %Bias_load_1" [cnniot/main.cpp:305]   --->   Operation 1155 'fadd' 'Transfer_value_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 134> <Delay = 8.58>
ST_315 : Operation 1156 [1/4] (8.58ns)   --->   "%Transfer_value_1 = fadd float %Transfer_value_2, %Bias_load_1" [cnniot/main.cpp:305]   --->   Operation 1156 'fadd' 'Transfer_value_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 135> <Delay = 0.46>
ST_316 : Operation 1157 [1/1] (0.46ns)   --->   "br label %._crit_edge28" [cnniot/main.cpp:306]   --->   Operation 1157 'br' <Predicate = true> <Delay = 0.46>

State 317 <SV = 136> <Delay = 8.43>
ST_317 : Operation 1158 [1/1] (0.00ns)   --->   "%Transfer_value_3 = phi float [ %Transfer_value_1, %35 ], [ %Transfer_value_2, %._crit_edge27 ]"   --->   Operation 1158 'phi' 'Transfer_value_3' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 1159 [3/3] (8.43ns)   --->   "%Transfer_value_4 = fmul float %Transfer_value_3, %Precision_1" [cnniot/main.cpp:307]   --->   Operation 1159 'fmul' 'Transfer_value_4' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 137> <Delay = 8.43>
ST_318 : Operation 1160 [2/3] (8.43ns)   --->   "%Transfer_value_4 = fmul float %Transfer_value_3, %Precision_1" [cnniot/main.cpp:307]   --->   Operation 1160 'fmul' 'Transfer_value_4' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 138> <Delay = 8.43>
ST_319 : Operation 1161 [1/3] (8.43ns)   --->   "%Transfer_value_4 = fmul float %Transfer_value_3, %Precision_1" [cnniot/main.cpp:307]   --->   Operation 1161 'fmul' 'Transfer_value_4' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 139> <Delay = 2.77>
ST_320 : Operation 1162 [1/1] (0.00ns)   --->   "%zext_ln308 = zext i31 %idx15_0 to i64" [cnniot/main.cpp:308]   --->   Operation 1162 'zext' 'zext_ln308' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 1163 [1/1] (0.00ns)   --->   "%Weight_addr_3 = getelementptr inbounds [30000 x float]* %Weight, i64 0, i64 %zext_ln308" [cnniot/main.cpp:308]   --->   Operation 1163 'getelementptr' 'Weight_addr_3' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 1164 [1/1] (2.77ns)   --->   "store float %Transfer_value_4, float* %Weight_addr_3, align 4" [cnniot/main.cpp:308]   --->   Operation 1164 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_320 : Operation 1165 [1/1] (0.00ns)   --->   "br label %31" [cnniot/main.cpp:290]   --->   Operation 1165 'br' <Predicate = true> <Delay = 0.00>

State 321 <SV = 127> <Delay = 2.77>
ST_321 : Operation 1166 [1/1] (0.00ns)   --->   "%idx17_0 = phi i31 [ %idx_7, %36 ], [ 0, %.preheader.preheader ]"   --->   Operation 1166 'phi' 'idx17_0' <Predicate = (icmp_ln258)> <Delay = 0.00>
ST_321 : Operation 1167 [1/1] (0.00ns)   --->   "%zext_ln310 = zext i31 %idx17_0 to i32" [cnniot/main.cpp:310]   --->   Operation 1167 'zext' 'zext_ln310' <Predicate = (icmp_ln258)> <Delay = 0.00>
ST_321 : Operation 1168 [1/1] (1.96ns)   --->   "%icmp_ln310 = icmp slt i32 %zext_ln310, %Parameters_load_32" [cnniot/main.cpp:310]   --->   Operation 1168 'icmp' 'icmp_ln310' <Predicate = (icmp_ln258)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 1169 [1/1] (1.87ns)   --->   "%idx_7 = add i31 %idx17_0, 1" [cnniot/main.cpp:310]   --->   Operation 1169 'add' 'idx_7' <Predicate = (icmp_ln258)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 1170 [1/1] (0.00ns)   --->   "br i1 %icmp_ln310, label %36, label %.loopexit.loopexit" [cnniot/main.cpp:310]   --->   Operation 1170 'br' <Predicate = (icmp_ln258)> <Delay = 0.00>
ST_321 : Operation 1171 [1/1] (0.00ns)   --->   "%zext_ln312 = zext i31 %idx17_0 to i64" [cnniot/main.cpp:312]   --->   Operation 1171 'zext' 'zext_ln312' <Predicate = (icmp_ln258 & icmp_ln310)> <Delay = 0.00>
ST_321 : Operation 1172 [1/1] (0.00ns)   --->   "%Weight_addr_2 = getelementptr inbounds [30000 x float]* %Weight, i64 0, i64 %zext_ln312" [cnniot/main.cpp:312]   --->   Operation 1172 'getelementptr' 'Weight_addr_2' <Predicate = (icmp_ln258 & icmp_ln310)> <Delay = 0.00>
ST_321 : Operation 1173 [2/2] (2.77ns)   --->   "%Weight_load_1 = load float* %Weight_addr_2, align 4" [cnniot/main.cpp:312]   --->   Operation 1173 'load' 'Weight_load_1' <Predicate = (icmp_ln258 & icmp_ln310)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_321 : Operation 1174 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 1174 'br' <Predicate = (icmp_ln258 & !icmp_ln310)> <Delay = 0.00>
ST_321 : Operation 1175 [1/1] (0.00ns)   --->   "br label %1" [cnniot/main.cpp:317]   --->   Operation 1175 'br' <Predicate = (!icmp_ln310) | (!icmp_ln258)> <Delay = 0.00>

State 322 <SV = 128> <Delay = 2.77>
ST_322 : Operation 1176 [1/2] (2.77ns)   --->   "%Weight_load_1 = load float* %Weight_addr_2, align 4" [cnniot/main.cpp:312]   --->   Operation 1176 'load' 'Weight_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>

State 323 <SV = 129> <Delay = 8.75>
ST_323 : Operation 1177 [1/1] (8.75ns)   --->   "%tmp_26 = call fastcc i32 @__hls_fptosi_float_i(float %Weight_load_1)" [cnniot/main.cpp:312]   --->   Operation 1177 'call' 'tmp_26' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 324 <SV = 130> <Delay = 2.05>
ST_324 : Operation 1178 [1/1] (2.05ns)   --->   "%empty_17 = call fastcc i32 @Axi_Transfer(i32* %in_data_data_V, i4* %in_data_keep_V, i4* %in_data_strb_V, i1* %in_data_user_V, i1* %in_data_last_V, i1* %in_data_id_V, i1* %in_data_dest_V, i32* %out_data_data_V, i4* %out_data_keep_V, i4* %out_data_strb_V, i1* %out_data_user_V, i1* %out_data_last_V, i1* %out_data_id_V, i1* %out_data_dest_V, i32 %tmp_26, i1 false)" [cnniot/main.cpp:312]   --->   Operation 1178 'call' 'empty_17' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_324 : Operation 1179 [1/1] (0.00ns)   --->   "br label %.preheader" [cnniot/main.cpp:310]   --->   Operation 1179 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0.466ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('idx') with incoming values : ('idx', cnniot/main.cpp:46) [59]  (0.466 ns)

 <State 3>: 1.75ns
The critical path consists of the following:
	'load' operation ('Parameters_load', cnniot/main.cpp:58) on array 'Parameters', cnniot/main.cpp:42 [71]  (1.75 ns)

 <State 4>: 3.81ns
The critical path consists of the following:
	'call' operation ('tmp_3', cnniot/main.cpp:49) to 'Axi_Transfer' [65]  (2.06 ns)
	'store' operation ('store_ln49', cnniot/main.cpp:49) of variable 'tmp_3', cnniot/main.cpp:49 on array 'Parameters', cnniot/main.cpp:42 [68]  (1.75 ns)

 <State 5>: 3.72ns
The critical path consists of the following:
	'load' operation ('Parameters_load', cnniot/main.cpp:58) on array 'Parameters', cnniot/main.cpp:42 [71]  (1.75 ns)
	'icmp' operation ('icmp_ln58', cnniot/main.cpp:58) [72]  (1.97 ns)

 <State 6>: 1.75ns
The critical path consists of the following:
	'load' operation ('Relu_Activation', cnniot/main.cpp:60) on array 'Parameters', cnniot/main.cpp:42 [75]  (1.75 ns)

 <State 7>: 1.75ns
The critical path consists of the following:
	'load' operation ('Relu_Activation', cnniot/main.cpp:60) on array 'Parameters', cnniot/main.cpp:42 [75]  (1.75 ns)

 <State 8>: 3.72ns
The critical path consists of the following:
	'load' operation ('Load_Input', cnniot/main.cpp:62) on array 'Parameters', cnniot/main.cpp:42 [77]  (1.75 ns)
	'icmp' operation ('icmp_ln77', cnniot/main.cpp:77) [89]  (1.97 ns)

 <State 9>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Precision', cnniot/main.cpp:75) [88]  (8.08 ns)

 <State 10>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Precision', cnniot/main.cpp:75) [88]  (8.08 ns)

 <State 11>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Precision', cnniot/main.cpp:75) [88]  (8.08 ns)

 <State 12>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Precision', cnniot/main.cpp:75) [88]  (8.08 ns)

 <State 13>: 1.75ns
The critical path consists of the following:
	'load' operation ('Parameters_load_14', cnniot/main.cpp:79) on array 'Parameters', cnniot/main.cpp:42 [92]  (1.75 ns)

 <State 14>: 1.97ns
The critical path consists of the following:
	'phi' operation ('idx') with incoming values : ('idx', cnniot/main.cpp:79) [95]  (0 ns)
	'icmp' operation ('icmp_ln79', cnniot/main.cpp:79) [97]  (1.97 ns)

 <State 15>: 2.06ns
The critical path consists of the following:
	'call' operation ('tmp_5', cnniot/main.cpp:81) to 'Axi_Transfer' [101]  (2.06 ns)

 <State 16>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:81) [102]  (8.08 ns)

 <State 17>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:81) [102]  (8.08 ns)

 <State 18>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:81) [102]  (8.08 ns)

 <State 19>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:81) [102]  (8.08 ns)

 <State 20>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_7', cnniot/main.cpp:82) [103]  (7.2 ns)

 <State 21>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_7', cnniot/main.cpp:82) [103]  (7.2 ns)

 <State 22>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_7', cnniot/main.cpp:82) [103]  (7.2 ns)

 <State 23>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_7', cnniot/main.cpp:82) [103]  (7.2 ns)

 <State 24>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_7', cnniot/main.cpp:82) [103]  (7.2 ns)

 <State 25>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_7', cnniot/main.cpp:82) [103]  (7.2 ns)

 <State 26>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_7', cnniot/main.cpp:82) [103]  (7.2 ns)

 <State 27>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_7', cnniot/main.cpp:82) [103]  (7.2 ns)

 <State 28>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_7', cnniot/main.cpp:82) [103]  (7.2 ns)

 <State 29>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_7', cnniot/main.cpp:82) [103]  (7.2 ns)

 <State 30>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_7', cnniot/main.cpp:82) [103]  (7.2 ns)

 <State 31>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_7', cnniot/main.cpp:82) [103]  (7.2 ns)

 <State 32>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('Input_addr', cnniot/main.cpp:82) [105]  (0 ns)
	'store' operation ('store_ln82', cnniot/main.cpp:82) of variable 'tmp_7', cnniot/main.cpp:82 on array 'Input', cnniot/main.cpp:40 [106]  (2.77 ns)

 <State 33>: 7.05ns
The critical path consists of the following:
	'mul' operation ('mul_ln99', cnniot/main.cpp:99) [135]  (7.05 ns)

 <State 34>: 2.06ns
The critical path consists of the following:
	'call' operation ('tmp_9', cnniot/main.cpp:93) to 'Axi_Transfer' [125]  (2.06 ns)

 <State 35>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:93) [126]  (8.08 ns)

 <State 36>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:93) [126]  (8.08 ns)

 <State 37>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:93) [126]  (8.08 ns)

 <State 38>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:93) [126]  (8.08 ns)

 <State 39>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_s', cnniot/main.cpp:94) [127]  (7.2 ns)

 <State 40>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_s', cnniot/main.cpp:94) [127]  (7.2 ns)

 <State 41>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_s', cnniot/main.cpp:94) [127]  (7.2 ns)

 <State 42>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_s', cnniot/main.cpp:94) [127]  (7.2 ns)

 <State 43>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_s', cnniot/main.cpp:94) [127]  (7.2 ns)

 <State 44>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_s', cnniot/main.cpp:94) [127]  (7.2 ns)

 <State 45>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_s', cnniot/main.cpp:94) [127]  (7.2 ns)

 <State 46>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_s', cnniot/main.cpp:94) [127]  (7.2 ns)

 <State 47>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_s', cnniot/main.cpp:94) [127]  (7.2 ns)

 <State 48>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_s', cnniot/main.cpp:94) [127]  (7.2 ns)

 <State 49>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_s', cnniot/main.cpp:94) [127]  (7.2 ns)

 <State 50>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_s', cnniot/main.cpp:94) [127]  (7.2 ns)

 <State 51>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('Bias_addr', cnniot/main.cpp:94) [129]  (0 ns)
	'store' operation ('store_ln94', cnniot/main.cpp:94) of variable 'tmp_s', cnniot/main.cpp:94 on array 'Bias', cnniot/main.cpp:40 [130]  (2.77 ns)

 <State 52>: 7.05ns
The critical path consists of the following:
	'mul' operation ('mul_ln99_2', cnniot/main.cpp:99) [137]  (7.05 ns)

 <State 53>: 5.34ns
The critical path consists of the following:
	'sub' operation ('sub_ln108', cnniot/main.cpp:108) [156]  (1.9 ns)
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 54>: 2.06ns
The critical path consists of the following:
	'call' operation ('tmp_2', cnniot/main.cpp:102) to 'Axi_Transfer' [146]  (2.06 ns)

 <State 55>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:102) [147]  (8.08 ns)

 <State 56>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:102) [147]  (8.08 ns)

 <State 57>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:102) [147]  (8.08 ns)

 <State 58>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:102) [147]  (8.08 ns)

 <State 59>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4', cnniot/main.cpp:103) [148]  (7.2 ns)

 <State 60>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4', cnniot/main.cpp:103) [148]  (7.2 ns)

 <State 61>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4', cnniot/main.cpp:103) [148]  (7.2 ns)

 <State 62>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4', cnniot/main.cpp:103) [148]  (7.2 ns)

 <State 63>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4', cnniot/main.cpp:103) [148]  (7.2 ns)

 <State 64>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4', cnniot/main.cpp:103) [148]  (7.2 ns)

 <State 65>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4', cnniot/main.cpp:103) [148]  (7.2 ns)

 <State 66>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4', cnniot/main.cpp:103) [148]  (7.2 ns)

 <State 67>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4', cnniot/main.cpp:103) [148]  (7.2 ns)

 <State 68>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4', cnniot/main.cpp:103) [148]  (7.2 ns)

 <State 69>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4', cnniot/main.cpp:103) [148]  (7.2 ns)

 <State 70>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4', cnniot/main.cpp:103) [148]  (7.2 ns)

 <State 71>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('Weight_addr', cnniot/main.cpp:103) [150]  (0 ns)
	'store' operation ('store_ln103', cnniot/main.cpp:103) of variable 'tmp_4', cnniot/main.cpp:103 on array 'Weight', cnniot/main.cpp:40 [151]  (2.77 ns)

 <State 72>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 73>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 74>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 75>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 76>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 77>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 78>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 79>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 80>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 81>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 82>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 83>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 84>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 85>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 86>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 87>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 88>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 89>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 90>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 91>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 92>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 93>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 94>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 95>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 96>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 97>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 98>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 99>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 100>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 101>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 102>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 103>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 104>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 105>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)

 <State 106>: 5.34ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', cnniot/main.cpp:108) [157]  (3.44 ns)
	'add' operation ('H_Result', cnniot/main.cpp:108) [158]  (1.9 ns)

 <State 107>: 7.05ns
The critical path consists of the following:
	'mul' operation ('mul_ln112', cnniot/main.cpp:112) [162]  (7.05 ns)

 <State 108>: 7.05ns
The critical path consists of the following:
	'mul' operation ('mul_ln112_1', cnniot/main.cpp:112) [163]  (7.05 ns)

 <State 109>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:112) [164]  (8.08 ns)

 <State 110>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:112) [164]  (8.08 ns)

 <State 111>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:112) [164]  (8.08 ns)

 <State 112>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:112) [164]  (8.08 ns)

 <State 113>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_6', cnniot/main.cpp:113) to '__hls_fptosi_float_i' [165]  (8.75 ns)

 <State 114>: 7.05ns
The critical path consists of the following:
	'mul' operation ('mul_ln108', cnniot/main.cpp:108) [173]  (7.05 ns)

 <State 115>: 8.66ns
The critical path consists of the following:
	'mul' operation ('mul_ln108_1', cnniot/main.cpp:108) [176]  (8.66 ns)

 <State 116>: 8.66ns
The critical path consists of the following:
	'mul' operation ('mul_ln108_1', cnniot/main.cpp:108) [176]  (8.66 ns)

 <State 117>: 7.05ns
The critical path consists of the following:
	'phi' operation ('idx25_0', cnniot/main.cpp:123) with incoming values : ('select_ln123_2', cnniot/main.cpp:123) [183]  (0 ns)
	'mul' operation ('mul_ln135', cnniot/main.cpp:135) [186]  (7.05 ns)

 <State 118>: 7.77ns
The critical path consists of the following:
	'select' operation ('select_ln121_3', cnniot/main.cpp:121) [203]  (0 ns)
	'select' operation ('select_ln123_1', cnniot/main.cpp:123) [209]  (0.716 ns)
	'mul' operation ('mul_ln138', cnniot/main.cpp:138) [214]  (7.05 ns)

 <State 119>: 8.59ns
The critical path consists of the following:
	'phi' operation ('Convolve_value_0', cnniot/main.cpp:140) with incoming values : ('Convolve_value', cnniot/main.cpp:140) [218]  (0 ns)
	'fadd' operation ('Convolve_value', cnniot/main.cpp:149) [269]  (8.59 ns)

 <State 120>: 7.05ns
The critical path consists of the following:
	'mul' operation ('tmp33', cnniot/main.cpp:68) [226]  (7.05 ns)

 <State 121>: 3.59ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cnniot/main.cpp:133) [229]  (0 ns)
	'add' operation ('add_ln135', cnniot/main.cpp:135) [236]  (0 ns)
	'add' operation ('add_ln135_1', cnniot/main.cpp:135) [237]  (3.59 ns)

 <State 122>: 7.05ns
The critical path consists of the following:
	'mul' operation ('R_Row', cnniot/main.cpp:135) [238]  (7.05 ns)

 <State 123>: 6.36ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', cnniot/main.cpp:136) [243]  (0 ns)
	'add' operation ('add_ln138', cnniot/main.cpp:138) [250]  (0 ns)
	'add' operation ('Index', cnniot/main.cpp:138) [251]  (3.59 ns)
	'getelementptr' operation ('Input_addr_2', cnniot/main.cpp:140) [253]  (0 ns)
	'load' operation ('Input_load', cnniot/main.cpp:140) on array 'Input', cnniot/main.cpp:40 [254]  (2.77 ns)

 <State 124>: 2.77ns
The critical path consists of the following:
	'load' operation ('Input_load', cnniot/main.cpp:140) on array 'Input', cnniot/main.cpp:40 [254]  (2.77 ns)

 <State 125>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_15', cnniot/main.cpp:140) [259]  (8.43 ns)

 <State 126>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_15', cnniot/main.cpp:140) [259]  (8.43 ns)

 <State 127>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_15', cnniot/main.cpp:140) [259]  (8.43 ns)

 <State 128>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('Convolve_value', cnniot/main.cpp:140) [260]  (8.59 ns)

 <State 129>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('Convolve_value', cnniot/main.cpp:140) [260]  (8.59 ns)

 <State 130>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('Convolve_value', cnniot/main.cpp:140) [260]  (8.59 ns)

 <State 131>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('Convolve_value', cnniot/main.cpp:140) [260]  (8.59 ns)

 <State 132>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('Convolve_value', cnniot/main.cpp:149) [269]  (8.59 ns)

 <State 133>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('Convolve_value', cnniot/main.cpp:149) [269]  (8.59 ns)

 <State 134>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('Convolve_value', cnniot/main.cpp:149) [269]  (8.59 ns)

 <State 135>: 0.466ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('Convolve_value') with incoming values : ('Convolve_value', cnniot/main.cpp:140) ('Convolve_value', cnniot/main.cpp:149) [272]  (0.466 ns)

 <State 136>: 4.2ns
The critical path consists of the following:
	'phi' operation ('Convolve_value') with incoming values : ('Convolve_value', cnniot/main.cpp:140) ('Convolve_value', cnniot/main.cpp:149) [272]  (0 ns)
	'fcmp' operation ('tmp_13', cnniot/main.cpp:153) [281]  (4.2 ns)

 <State 137>: 5ns
The critical path consists of the following:
	'fcmp' operation ('tmp_13', cnniot/main.cpp:153) [281]  (4.2 ns)
	'and' operation ('and_ln153', cnniot/main.cpp:153) [282]  (0 ns)
	'select' operation ('select_ln153', cnniot/main.cpp:153) [283]  (0.8 ns)

 <State 138>: 8.43ns
The critical path consists of the following:
	'phi' operation ('Convolve_value_5', cnniot/main.cpp:153) with incoming values : ('Convolve_value', cnniot/main.cpp:140) ('Convolve_value', cnniot/main.cpp:149) ('select_ln153', cnniot/main.cpp:153) [286]  (0 ns)
	'fmul' operation ('Convolve_value', cnniot/main.cpp:155) [287]  (8.43 ns)

 <State 139>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('Convolve_value', cnniot/main.cpp:155) [287]  (8.43 ns)

 <State 140>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('Convolve_value', cnniot/main.cpp:155) [287]  (8.43 ns)

 <State 141>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_14', cnniot/main.cpp:156) to '__hls_fptosi_float_i' [288]  (8.75 ns)

 <State 142>: 2.06ns
The critical path consists of the following:
	'call' operation ('empty_10', cnniot/main.cpp:156) to 'Axi_Transfer' [289]  (2.06 ns)

 <State 143>: 1.75ns
The critical path consists of the following:
	'load' operation ('Input_Size[0]', cnniot/main.cpp:172) on array 'Parameters', cnniot/main.cpp:42 [303]  (1.75 ns)

 <State 144>: 1.75ns
The critical path consists of the following:
	'load' operation ('Input_Size[2]', cnniot/main.cpp:174) on array 'Parameters', cnniot/main.cpp:42 [305]  (1.75 ns)

 <State 145>: 1.75ns
The critical path consists of the following:
	'load' operation ('Parameters_load_19', cnniot/main.cpp:176) on array 'Parameters', cnniot/main.cpp:42 [307]  (1.75 ns)

 <State 146>: 1.75ns
The critical path consists of the following:
	'load' operation ('Parameters_load_21', cnniot/main.cpp:178) on array 'Parameters', cnniot/main.cpp:42 [309]  (1.75 ns)

 <State 147>: 3.72ns
The critical path consists of the following:
	'load' operation ('Load_Input', cnniot/main.cpp:182) on array 'Parameters', cnniot/main.cpp:42 [312]  (1.75 ns)
	'icmp' operation ('icmp_ln186', cnniot/main.cpp:186) [313]  (1.97 ns)

 <State 148>: 1.75ns
The critical path consists of the following:
	'load' operation ('Parameters_load_25', cnniot/main.cpp:188) on array 'Parameters', cnniot/main.cpp:42 [316]  (1.75 ns)

 <State 149>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 150>: 2.06ns
The critical path consists of the following:
	'call' operation ('tmp_8', cnniot/main.cpp:190) to 'Axi_Transfer' [325]  (2.06 ns)

 <State 151>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:190) [326]  (8.08 ns)

 <State 152>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:190) [326]  (8.08 ns)

 <State 153>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:190) [326]  (8.08 ns)

 <State 154>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:190) [326]  (8.08 ns)

 <State 155>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('Input_addr_1', cnniot/main.cpp:191) [328]  (0 ns)
	'store' operation ('store_ln191', cnniot/main.cpp:191) of variable 'Temproray', cnniot/main.cpp:190 on array 'Input', cnniot/main.cpp:40 [329]  (2.77 ns)

 <State 156>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 157>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 158>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 159>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 160>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 161>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 162>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 163>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 164>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 165>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 166>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 167>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 168>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 169>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 170>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 171>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 172>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 173>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 174>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 175>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 176>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 177>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 178>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 179>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 180>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 181>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 182>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 183>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 184>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 185>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 186>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 187>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 188>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 189>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 190>: 3.44ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', cnniot/main.cpp:195) [334]  (3.44 ns)

 <State 191>: 7.05ns
The critical path consists of the following:
	'mul' operation ('mul_ln199', cnniot/main.cpp:199) [336]  (7.05 ns)

 <State 192>: 7.05ns
The critical path consists of the following:
	'mul' operation ('mul_ln199_1', cnniot/main.cpp:199) [337]  (7.05 ns)

 <State 193>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:199) [338]  (8.08 ns)

 <State 194>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:199) [338]  (8.08 ns)

 <State 195>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:199) [338]  (8.08 ns)

 <State 196>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:199) [338]  (8.08 ns)

 <State 197>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_11', cnniot/main.cpp:200) to '__hls_fptosi_float_i' [339]  (8.75 ns)

 <State 198>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('tmp_12', cnniot/main.cpp:243) [346]  (8.08 ns)

 <State 199>: 8.66ns
The critical path consists of the following:
	'mul' operation ('mul_ln195_1', cnniot/main.cpp:195) [353]  (8.66 ns)

 <State 200>: 8.66ns
The critical path consists of the following:
	'mul' operation ('mul_ln195_1', cnniot/main.cpp:195) [353]  (8.66 ns)

 <State 201>: 7.05ns
The critical path consists of the following:
	'phi' operation ('idx8_0', cnniot/main.cpp:205) with incoming values : ('select_ln205_7', cnniot/main.cpp:205) [358]  (0 ns)
	'mul' operation ('mul_ln222_1', cnniot/main.cpp:222) [363]  (7.05 ns)

 <State 202>: 1.9ns
The critical path consists of the following:
	'add' operation ('add_ln222', cnniot/main.cpp:222) [367]  (1.9 ns)

 <State 203>: 7.05ns
The critical path consists of the following:
	'mul' operation ('mul_ln227', cnniot/main.cpp:227) [364]  (7.05 ns)

 <State 204>: 7.05ns
The critical path consists of the following:
	'mul' operation ('mul_ln222_4', cnniot/main.cpp:222) [379]  (7.05 ns)

 <State 205>: 1.9ns
The critical path consists of the following:
	'select' operation ('select_ln205_1', cnniot/main.cpp:205) [380]  (0 ns)
	'add' operation ('add_ln222_2', cnniot/main.cpp:222) [392]  (1.9 ns)

 <State 206>: 7.77ns
The critical path consists of the following:
	'select' operation ('select_ln205_5', cnniot/main.cpp:205) [385]  (0 ns)
	'select' operation ('select_ln207_2', cnniot/main.cpp:207) [395]  (0.716 ns)
	'mul' operation ('mul_ln222_2', cnniot/main.cpp:222) [400]  (7.05 ns)

 <State 207>: 4.67ns
The critical path consists of the following:
	'select' operation ('select_ln205_4', cnniot/main.cpp:205) [384]  (0 ns)
	'select' operation ('select_ln207_1', cnniot/main.cpp:207) [394]  (0 ns)
	'add' operation ('add_ln222_1', cnniot/main.cpp:222) [401]  (1.9 ns)
	'getelementptr' operation ('Input_addr_3', cnniot/main.cpp:222) [403]  (0 ns)
	'load' operation ('Pool_Value', cnniot/main.cpp:222) on array 'Input', cnniot/main.cpp:40 [404]  (2.77 ns)

 <State 208>: 2.77ns
The critical path consists of the following:
	'load' operation ('Pool_Value', cnniot/main.cpp:222) on array 'Input', cnniot/main.cpp:40 [404]  (2.77 ns)

 <State 209>: 7.2ns
The critical path consists of the following:
	'phi' operation ('Pool_Value_0', cnniot/main.cpp:236) with incoming values : ('Pool_Value', cnniot/main.cpp:222) ('Pool_Value', cnniot/main.cpp:228) ('Pool_Value', cnniot/main.cpp:236) [408]  (0 ns)
	'fdiv' operation ('Pool_Value', cnniot/main.cpp:243) [476]  (7.2 ns)

 <State 210>: 7.05ns
The critical path consists of the following:
	'mul' operation ('mul_ln227_1', cnniot/main.cpp:227) [415]  (7.05 ns)

 <State 211>: 3.59ns
The critical path consists of the following:
	'add' operation ('add_ln227_1', cnniot/main.cpp:227) [416]  (0 ns)
	'add' operation ('add_ln227_2', cnniot/main.cpp:227) [417]  (3.59 ns)

 <State 212>: 4.67ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cnniot/main.cpp:215) [420]  (0 ns)
	'add' operation ('add_ln227_3', cnniot/main.cpp:227) [433]  (1.9 ns)
	'getelementptr' operation ('Input_addr_5', cnniot/main.cpp:227) [435]  (0 ns)
	'load' operation ('Temproray', cnniot/main.cpp:227) on array 'Input', cnniot/main.cpp:40 [436]  (2.77 ns)

 <State 213>: 6.97ns
The critical path consists of the following:
	'load' operation ('Temproray', cnniot/main.cpp:227) on array 'Input', cnniot/main.cpp:40 [436]  (2.77 ns)
	'fcmp' operation ('tmp_29', cnniot/main.cpp:228) [450]  (4.2 ns)

 <State 214>: 5.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_29', cnniot/main.cpp:228) [450]  (4.2 ns)
	'and' operation ('and_ln228_1', cnniot/main.cpp:228) [451]  (0.8 ns)
	'select' operation ('Pool_Value', cnniot/main.cpp:228) [452]  (0.705 ns)

 <State 215>: 4.67ns
The critical path consists of the following:
	'add' operation ('add_ln236', cnniot/main.cpp:236) [462]  (1.9 ns)
	'getelementptr' operation ('Input_addr_6', cnniot/main.cpp:236) [464]  (0 ns)
	'load' operation ('Input_load_3', cnniot/main.cpp:236) on array 'Input', cnniot/main.cpp:40 [465]  (2.77 ns)

 <State 216>: 2.77ns
The critical path consists of the following:
	'load' operation ('Input_load_3', cnniot/main.cpp:236) on array 'Input', cnniot/main.cpp:40 [465]  (2.77 ns)

 <State 217>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('Pool_Value', cnniot/main.cpp:236) [466]  (8.59 ns)

 <State 218>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('Pool_Value', cnniot/main.cpp:236) [466]  (8.59 ns)

 <State 219>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('Pool_Value', cnniot/main.cpp:236) [466]  (8.59 ns)

 <State 220>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('Pool_Value', cnniot/main.cpp:236) [466]  (8.59 ns)

 <State 221>: 0.466ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('Pool_Value') with incoming values : ('Pool_Value', cnniot/main.cpp:222) ('Pool_Value', cnniot/main.cpp:228) ('Pool_Value', cnniot/main.cpp:236) [469]  (0.466 ns)

 <State 222>: 0ns
The critical path consists of the following:

 <State 223>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('Pool_Value', cnniot/main.cpp:243) [476]  (7.2 ns)

 <State 224>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('Pool_Value', cnniot/main.cpp:243) [476]  (7.2 ns)

 <State 225>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('Pool_Value', cnniot/main.cpp:243) [476]  (7.2 ns)

 <State 226>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('Pool_Value', cnniot/main.cpp:243) [476]  (7.2 ns)

 <State 227>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('Pool_Value', cnniot/main.cpp:243) [476]  (7.2 ns)

 <State 228>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('Pool_Value', cnniot/main.cpp:243) [476]  (7.2 ns)

 <State 229>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('Pool_Value', cnniot/main.cpp:243) [476]  (7.2 ns)

 <State 230>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('Pool_Value', cnniot/main.cpp:243) [476]  (7.2 ns)

 <State 231>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('Pool_Value', cnniot/main.cpp:243) [476]  (7.2 ns)

 <State 232>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('Pool_Value', cnniot/main.cpp:243) [476]  (7.2 ns)

 <State 233>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('Pool_Value', cnniot/main.cpp:243) [476]  (7.2 ns)

 <State 234>: 4.2ns
The critical path consists of the following:
	'phi' operation ('Pool_Value') with incoming values : ('Pool_Value', cnniot/main.cpp:222) ('Pool_Value', cnniot/main.cpp:228) ('Pool_Value', cnniot/main.cpp:236) ('Pool_Value', cnniot/main.cpp:243) [479]  (0 ns)
	'fcmp' operation ('tmp_23', cnniot/main.cpp:247) [488]  (4.2 ns)

 <State 235>: 5ns
The critical path consists of the following:
	'fcmp' operation ('tmp_23', cnniot/main.cpp:247) [488]  (4.2 ns)
	'and' operation ('and_ln247', cnniot/main.cpp:247) [489]  (0 ns)
	'select' operation ('select_ln247', cnniot/main.cpp:247) [490]  (0.8 ns)

 <State 236>: 8.75ns
The critical path consists of the following:
	'phi' operation ('Pool_Value_9', cnniot/main.cpp:247) with incoming values : ('Pool_Value', cnniot/main.cpp:222) ('Pool_Value', cnniot/main.cpp:228) ('Pool_Value', cnniot/main.cpp:236) ('Pool_Value', cnniot/main.cpp:243) ('select_ln247', cnniot/main.cpp:247) [493]  (0 ns)
	'call' operation ('tmp_19', cnniot/main.cpp:249) to '__hls_fptosi_float_i' [494]  (8.75 ns)

 <State 237>: 2.06ns
The critical path consists of the following:
	'call' operation ('empty_15', cnniot/main.cpp:249) to 'Axi_Transfer' [495]  (2.06 ns)

 <State 238>: 1.75ns
The critical path consists of the following:
	'load' operation ('Parameters_load_28', cnniot/main.cpp:265) on array 'Parameters', cnniot/main.cpp:42 [511]  (1.75 ns)

 <State 239>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Precision', cnniot/main.cpp:265) [512]  (8.08 ns)

 <State 240>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Precision', cnniot/main.cpp:265) [512]  (8.08 ns)

 <State 241>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Precision', cnniot/main.cpp:265) [512]  (8.08 ns)

 <State 242>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Precision', cnniot/main.cpp:265) [512]  (8.08 ns)

 <State 243>: 1.97ns
The critical path consists of the following:
	'phi' operation ('idx') with incoming values : ('idx', cnniot/main.cpp:272) [520]  (0 ns)
	'icmp' operation ('icmp_ln272', cnniot/main.cpp:272) [522]  (1.97 ns)

 <State 244>: 2.06ns
The critical path consists of the following:
	'call' operation ('tmp_16', cnniot/main.cpp:274) to 'Axi_Transfer' [526]  (2.06 ns)

 <State 245>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:274) [527]  (8.08 ns)

 <State 246>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:274) [527]  (8.08 ns)

 <State 247>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:274) [527]  (8.08 ns)

 <State 248>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:274) [527]  (8.08 ns)

 <State 249>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_17', cnniot/main.cpp:275) [528]  (7.2 ns)

 <State 250>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_17', cnniot/main.cpp:275) [528]  (7.2 ns)

 <State 251>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_17', cnniot/main.cpp:275) [528]  (7.2 ns)

 <State 252>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_17', cnniot/main.cpp:275) [528]  (7.2 ns)

 <State 253>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_17', cnniot/main.cpp:275) [528]  (7.2 ns)

 <State 254>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_17', cnniot/main.cpp:275) [528]  (7.2 ns)

 <State 255>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_17', cnniot/main.cpp:275) [528]  (7.2 ns)

 <State 256>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_17', cnniot/main.cpp:275) [528]  (7.2 ns)

 <State 257>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_17', cnniot/main.cpp:275) [528]  (7.2 ns)

 <State 258>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_17', cnniot/main.cpp:275) [528]  (7.2 ns)

 <State 259>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_17', cnniot/main.cpp:275) [528]  (7.2 ns)

 <State 260>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_17', cnniot/main.cpp:275) [528]  (7.2 ns)

 <State 261>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('Input_addr_4', cnniot/main.cpp:275) [530]  (0 ns)
	'store' operation ('store_ln275', cnniot/main.cpp:275) of variable 'tmp_17', cnniot/main.cpp:275 on array 'Input', cnniot/main.cpp:40 [531]  (2.77 ns)

 <State 262>: 1.75ns
The critical path consists of the following:
	'load' operation ('Parameters_load_31', cnniot/main.cpp:282) on array 'Parameters', cnniot/main.cpp:42 [539]  (1.75 ns)

 <State 263>: 1.97ns
The critical path consists of the following:
	'phi' operation ('idx') with incoming values : ('idx', cnniot/main.cpp:282) [542]  (0 ns)
	'icmp' operation ('icmp_ln282', cnniot/main.cpp:282) [544]  (1.97 ns)

 <State 264>: 2.06ns
The critical path consists of the following:
	'call' operation ('tmp_21', cnniot/main.cpp:285) to 'Axi_Transfer' [548]  (2.06 ns)

 <State 265>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:285) [549]  (8.08 ns)

 <State 266>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:285) [549]  (8.08 ns)

 <State 267>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:285) [549]  (8.08 ns)

 <State 268>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:285) [549]  (8.08 ns)

 <State 269>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_22', cnniot/main.cpp:286) [550]  (7.2 ns)

 <State 270>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_22', cnniot/main.cpp:286) [550]  (7.2 ns)

 <State 271>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_22', cnniot/main.cpp:286) [550]  (7.2 ns)

 <State 272>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_22', cnniot/main.cpp:286) [550]  (7.2 ns)

 <State 273>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_22', cnniot/main.cpp:286) [550]  (7.2 ns)

 <State 274>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_22', cnniot/main.cpp:286) [550]  (7.2 ns)

 <State 275>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_22', cnniot/main.cpp:286) [550]  (7.2 ns)

 <State 276>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_22', cnniot/main.cpp:286) [550]  (7.2 ns)

 <State 277>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_22', cnniot/main.cpp:286) [550]  (7.2 ns)

 <State 278>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_22', cnniot/main.cpp:286) [550]  (7.2 ns)

 <State 279>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_22', cnniot/main.cpp:286) [550]  (7.2 ns)

 <State 280>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('tmp_22', cnniot/main.cpp:286) [550]  (7.2 ns)

 <State 281>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('Bias_addr_2', cnniot/main.cpp:286) [552]  (0 ns)
	'store' operation ('store_ln286', cnniot/main.cpp:286) of variable 'tmp_22', cnniot/main.cpp:286 on array 'Bias', cnniot/main.cpp:40 [553]  (2.77 ns)

 <State 282>: 1.75ns
The critical path consists of the following:
	'load' operation ('Parameters_load_32', cnniot/main.cpp:290) on array 'Parameters', cnniot/main.cpp:42 [559]  (1.75 ns)

 <State 283>: 1.97ns
The critical path consists of the following:
	'phi' operation ('idx') with incoming values : ('idx', cnniot/main.cpp:290) [562]  (0 ns)
	'icmp' operation ('icmp_ln290', cnniot/main.cpp:290) [564]  (1.97 ns)

 <State 284>: 4.2ns
The critical path consists of the following:
	'phi' operation ('Transfer_value') with incoming values : ('Transfer_value', cnniot/main.cpp:297) [570]  (0 ns)
	'fcmp' operation ('tmp_31', cnniot/main.cpp:301) [595]  (4.2 ns)

 <State 285>: 2.06ns
The critical path consists of the following:
	'call' operation ('tmp_24', cnniot/main.cpp:295) to 'Axi_Transfer' [577]  (2.06 ns)

 <State 286>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:295) [578]  (8.08 ns)

 <State 287>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:295) [578]  (8.08 ns)

 <State 288>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:295) [578]  (8.08 ns)

 <State 289>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', cnniot/main.cpp:295) [578]  (8.08 ns)

 <State 290>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('Temproray', cnniot/main.cpp:296) [579]  (7.2 ns)

 <State 291>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('Temproray', cnniot/main.cpp:296) [579]  (7.2 ns)

 <State 292>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('Temproray', cnniot/main.cpp:296) [579]  (7.2 ns)

 <State 293>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('Temproray', cnniot/main.cpp:296) [579]  (7.2 ns)

 <State 294>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('Temproray', cnniot/main.cpp:296) [579]  (7.2 ns)

 <State 295>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('Temproray', cnniot/main.cpp:296) [579]  (7.2 ns)

 <State 296>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('Temproray', cnniot/main.cpp:296) [579]  (7.2 ns)

 <State 297>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('Temproray', cnniot/main.cpp:296) [579]  (7.2 ns)

 <State 298>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('Temproray', cnniot/main.cpp:296) [579]  (7.2 ns)

 <State 299>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('Temproray', cnniot/main.cpp:296) [579]  (7.2 ns)

 <State 300>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('Temproray', cnniot/main.cpp:296) [579]  (7.2 ns)

 <State 301>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('Temproray', cnniot/main.cpp:296) [579]  (7.2 ns)

 <State 302>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_25', cnniot/main.cpp:297) [583]  (8.43 ns)

 <State 303>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_25', cnniot/main.cpp:297) [583]  (8.43 ns)

 <State 304>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_25', cnniot/main.cpp:297) [583]  (8.43 ns)

 <State 305>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('Transfer_value', cnniot/main.cpp:297) [584]  (8.59 ns)

 <State 306>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('Transfer_value', cnniot/main.cpp:297) [584]  (8.59 ns)

 <State 307>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('Transfer_value', cnniot/main.cpp:297) [584]  (8.59 ns)

 <State 308>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('Transfer_value', cnniot/main.cpp:297) [584]  (8.59 ns)

 <State 309>: 5ns
The critical path consists of the following:
	'fcmp' operation ('tmp_31', cnniot/main.cpp:301) [595]  (4.2 ns)
	'and' operation ('and_ln301', cnniot/main.cpp:301) [596]  (0 ns)
	'select' operation ('select_ln301', cnniot/main.cpp:301) [597]  (0.8 ns)

 <State 310>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('Bias_addr_3', cnniot/main.cpp:305) [604]  (0 ns)
	'load' operation ('Bias_load_1', cnniot/main.cpp:305) on array 'Bias', cnniot/main.cpp:40 [605]  (2.77 ns)

 <State 311>: 2.77ns
The critical path consists of the following:
	'load' operation ('Bias_load_1', cnniot/main.cpp:305) on array 'Bias', cnniot/main.cpp:40 [605]  (2.77 ns)

 <State 312>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('Transfer_value', cnniot/main.cpp:305) [606]  (8.59 ns)

 <State 313>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('Transfer_value', cnniot/main.cpp:305) [606]  (8.59 ns)

 <State 314>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('Transfer_value', cnniot/main.cpp:305) [606]  (8.59 ns)

 <State 315>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('Transfer_value', cnniot/main.cpp:305) [606]  (8.59 ns)

 <State 316>: 0.466ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('Transfer_value') with incoming values : ('Transfer_value', cnniot/main.cpp:297) ('select_ln301', cnniot/main.cpp:301) ('Transfer_value', cnniot/main.cpp:305) [609]  (0.466 ns)

 <State 317>: 8.43ns
The critical path consists of the following:
	'phi' operation ('Transfer_value') with incoming values : ('Transfer_value', cnniot/main.cpp:297) ('select_ln301', cnniot/main.cpp:301) ('Transfer_value', cnniot/main.cpp:305) [609]  (0 ns)
	'fmul' operation ('Transfer_value', cnniot/main.cpp:307) [610]  (8.43 ns)

 <State 318>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('Transfer_value', cnniot/main.cpp:307) [610]  (8.43 ns)

 <State 319>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('Transfer_value', cnniot/main.cpp:307) [610]  (8.43 ns)

 <State 320>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('Weight_addr_3', cnniot/main.cpp:308) [612]  (0 ns)
	'store' operation ('store_ln308', cnniot/main.cpp:308) of variable 'Transfer_value', cnniot/main.cpp:307 on array 'Weight', cnniot/main.cpp:40 [613]  (2.77 ns)

 <State 321>: 2.77ns
The critical path consists of the following:
	'phi' operation ('idx') with incoming values : ('idx', cnniot/main.cpp:310) [618]  (0 ns)
	'getelementptr' operation ('Weight_addr_2', cnniot/main.cpp:312) [625]  (0 ns)
	'load' operation ('Weight_load_1', cnniot/main.cpp:312) on array 'Weight', cnniot/main.cpp:40 [626]  (2.77 ns)

 <State 322>: 2.77ns
The critical path consists of the following:
	'load' operation ('Weight_load_1', cnniot/main.cpp:312) on array 'Weight', cnniot/main.cpp:40 [626]  (2.77 ns)

 <State 323>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_26', cnniot/main.cpp:312) to '__hls_fptosi_float_i' [627]  (8.75 ns)

 <State 324>: 2.06ns
The critical path consists of the following:
	'call' operation ('empty_17', cnniot/main.cpp:312) to 'Axi_Transfer' [628]  (2.06 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
