// Seed: 2033479078
module module_0 (
    input  wor   id_0,
    input  uwire id_1,
    output wor   id_2,
    input  uwire id_3
);
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    output uwire id_2,
    output wire id_3
);
  assign id_0 = id_1;
  assign id_2 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_3,
      id_1
  );
endmodule
module module_2 (
    output wire id_0,
    input  tri1 id_1,
    input  tri  id_2
);
  logic [-1 : -1] id_4;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2
  );
  assign modCall_1.id_2 = 0;
  assign id_4 = id_4;
  wire id_5;
  always_latch disable id_6;
endmodule
