timestamp 1587460247
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
use asc_hysteresis_buffer$12 asc_hysteresis_buffer$12_2 -1 0 962213 0 -1 511997
use asc_hysteresis_buffer$12 asc_hysteresis_buffer$12_1 -1 0 962213 0 1 503397
use SRegister_10$1 SRegister_10$1_4 -1 0 946673 0 -1 522723
use SCHMITT$5 SCHMITT$5_0 -1 0 956535 0 1 513072
use qw_NOLclk$1 qw_NOLclk$1_0 -1 0 964644 0 1 513249
use asc_hysteresis_buffer$12 asc_hysteresis_buffer$12_0 -1 0 962213 0 1 513151
use SRegister_10$1 SRegister_10$1_1 1 0 882681 0 -1 535619
use SRegister_10$1 SRegister_10$1_3 -1 0 946673 0 -1 548547
use SRegister_10$1 SRegister_10$1_0 1 0 882681 0 -1 561443
use SRegister_10$1 SRegister_10$1_2 -1 0 946673 0 -1 574356
port "CLKd" 5 962015 514176 962015 514176 m1
port "DATAd" 4 962015 510956 962015 510956 m1
port "ENd" 3 962016 504398 962016 504398 m1
port "out[1]" 6 945001 517980 945001 517980 m4
port "out[2]" 7 945001 518769 945001 518769 m4
port "out[3]" 8 945001 519600 945001 519600 m4
port "out[4]" 9 945001 520348 945001 520348 m4
port "out[5]" 10 945001 521151 945001 521151 m4
port "out[6]" 11 945001 522010 945001 522010 m4
port "out[7]" 12 945001 522813 945001 522813 m4
port "out[8]" 13 945001 523644 945001 523644 m4
port "out[9]" 14 945001 524405 945001 524405 m4
port "out[10]" 15 945001 525194 945001 525194 m4
port "out[20]" 16 945080 538090 945080 538090 m4
port "out[19]" 17 945080 537301 945080 537301 m4
port "out[18]" 18 945080 536540 945080 536540 m4
port "out[17]" 19 945080 535709 945080 535709 m4
port "out[16]" 20 945080 534906 945080 534906 m4
port "out[15]" 21 945080 534047 945080 534047 m4
port "out[14]" 22 945080 533244 945080 533244 m4
port "out[13]" 23 945080 532496 945080 532496 m4
port "out[12]" 24 945080 531665 945080 531665 m4
port "out[11]" 25 945080 530876 945080 530876 m4
port "out[21]" 26 945001 543804 945001 543804 m4
port "out[22]" 27 945001 544593 945001 544593 m4
port "out[23]" 28 945001 545424 945001 545424 m4
port "out[24]" 29 945001 546172 945001 546172 m4
port "out[25]" 30 945001 546975 945001 546975 m4
port "out[26]" 31 945001 547834 945001 547834 m4
port "out[27]" 32 945001 548637 945001 548637 m4
port "out[28]" 33 945001 549468 945001 549468 m4
port "out[29]" 34 945001 550229 945001 550229 m4
port "out[30]" 35 945001 551018 945001 551018 m4
port "out[40]" 36 945080 563914 945080 563914 m4
port "out[39]" 37 945080 563125 945080 563125 m4
port "out[38]" 38 945080 562364 945080 562364 m4
port "out[37]" 39 945080 561533 945080 561533 m4
port "out[36]" 40 945080 560730 945080 560730 m4
port "out[35]" 41 945080 559871 945080 559871 m4
port "out[34]" 42 945080 559068 945080 559068 m4
port "out[33]" 43 945080 558320 945080 558320 m4
port "out[32]" 44 945080 557489 945080 557489 m4
port "out[31]" 45 945080 556700 945080 556700 m4
port "VSSd" 2 953481 502790 953481 502790 m1
port "out[41]" 46 945001 569613 945001 569613 m4
port "out[42]" 47 945001 570402 945001 570402 m4
port "out[43]" 48 945001 571233 945001 571233 m4
port "out[44]" 49 945001 571981 945001 571981 m4
port "out[45]" 50 945001 572784 945001 572784 m4
port "out[46]" 51 945001 573643 945001 573643 m4
port "out[47]" 52 945001 574446 945001 574446 m4
port "out[48]" 53 945001 575277 945001 575277 m4
port "out[49]" 54 945001 576038 945001 576038 m4
port "out[50]" 55 945001 576827 945001 576827 m4
port "VDDd" 1 953481 507571 953481 507571 m1
node "CLKd" 0 0 962015 514176 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "DATAd" 0 0 962015 510956 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "ENd" 0 0 962016 504398 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m3_889447_515399#" 3 4340.37 889447 515399 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6296693 28106 0 0 0 0
node "m3_938858_540997#" 3 4173.1 938858 540997 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5405298 27716 0 0 0 0
node "m3_889447_541223#" 3 4340.37 889447 541223 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6296693 28106 0 0 0 0
node "m3_938869_566848#" 3 4158.96 938869 566848 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5375257 27664 0 0 0 0
node "m1_957072_503439#" 65 87505.8 957072 503439 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1750765 8164 160000 1600 26808400 136442 7733200 44266 114245200 575226
node "m1_957072_508360#" 8 12613.1 957072 508360 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1313395 7990 160000 1600 5641319 25962 7262000 37110 0 0
node "m1_950816_513481#" 102 38004.1 950816 513481 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88000 1240 88000 1240 22420400 114502 4405200 27626 56736800 566968
node "m1_957123_513983#" 4 2761.14 957123 513983 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 409210 7990 985172 4326 0 0 0 0 0 0
node "m1_953587_514296#" 1 1472.69 953587 514296 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 729539 4760 0 0 0 0 0 0 0 0
node "m1_950816_515042#" 102 64695.4 950816 515042 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88000 1240 88000 1240 21880400 111802 3883600 24218 57073400 570334
node "m1_953319_515303#" 1 994.679 953319 515303 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48400 880 436262 4288 0 0 0 0 0 0
node "out[1]" 15 14607.8 945001 517980 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 934800 5474 24341200 122506 0 0
node "out[2]" 15 9279.86 945001 518769 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 1257200 7086 24341200 122506 0 0
node "out[3]" 15 9627.84 945001 519600 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 1576800 8684 24341200 122506 0 0
node "out[4]" 15 10017.4 945001 520348 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 1896400 10282 24341200 122506 0 0
node "out[5]" 15 10451.5 945001 521151 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 2218000 11890 24341200 122506 0 0
node "out[6]" 15 10869.7 945001 522010 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 2544400 13522 24341200 122506 0 0
node "out[7]" 16 11203.2 945001 522813 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 2870800 15154 24402053 122508 0 0
node "out[8]" 16 11536.6 945001 523644 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 3190800 16754 24341200 122506 0 0
node "out[9]" 16 11955.4 945001 524405 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 3513600 18368 24341200 122506 0 0
node "out[10]" 16 17941.4 945001 525194 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 3838400 19992 24341200 122506 0 0
node "out[20]" 16 18041.1 945080 538090 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 3838400 19992 24341200 122506 0 0
node "out[19]" 16 11964.4 945080 537301 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 3513600 18368 24341200 122506 0 0
node "out[18]" 16 11545.5 945080 536540 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 3190800 16754 24341200 122506 0 0
node "out[17]" 16 11212.2 945080 535709 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 2870800 15154 24402053 122508 0 0
node "out[16]" 15 10878.7 945080 534906 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 2544400 13522 24341200 122506 0 0
node "out[15]" 15 10460.5 945080 534047 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 2218000 11890 24341200 122506 0 0
node "out[14]" 15 10026.4 945080 533244 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 1896400 10282 24341200 122506 0 0
node "out[13]" 15 9636.73 945080 532496 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 1576800 8684 24341200 122506 0 0
node "out[12]" 15 9288.78 945080 531665 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 1257200 7086 24341200 122506 0 0
node "out[11]" 15 14697.7 945080 530876 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 934800 5474 24341200 122506 0 0
node "out[21]" 15 14686.5 945001 543804 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 934800 5474 24341200 122506 0 0
node "out[22]" 15 9279.86 945001 544593 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 1257200 7086 24341200 122506 0 0
node "out[23]" 15 9627.84 945001 545424 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 1576800 8684 24341200 122506 0 0
node "out[24]" 15 10017.4 945001 546172 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 1896400 10282 24341200 122506 0 0
node "out[25]" 15 10451.5 945001 546975 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 2218000 11890 24341200 122506 0 0
node "out[26]" 15 10869.7 945001 547834 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 2544400 13522 24341200 122506 0 0
node "out[27]" 16 11203.2 945001 548637 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 2870800 15154 24402053 122508 0 0
node "out[28]" 16 11536.6 945001 549468 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 3190800 16754 24341200 122506 0 0
node "out[29]" 16 11955.4 945001 550229 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 3513600 18368 24341200 122506 0 0
node "out[30]" 16 17941.4 945001 551018 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 3838400 19992 24341200 122506 0 0
node "out[40]" 16 18041.1 945080 563914 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 3838400 19992 24341200 122506 0 0
node "out[39]" 16 11964.4 945080 563125 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 3513600 18368 24341200 122506 0 0
node "out[38]" 16 11545.5 945080 562364 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 3190800 16754 24341200 122506 0 0
node "out[37]" 16 11212.2 945080 561533 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 2870800 15154 24402053 122508 0 0
node "out[36]" 15 10878.7 945080 560730 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 2544400 13522 24341200 122506 0 0
node "out[35]" 15 10460.5 945080 559871 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 2218000 11890 24341200 122506 0 0
node "out[34]" 15 10026.4 945080 559068 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 1896400 10282 24341200 122506 0 0
node "out[33]" 15 9636.73 945080 558320 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 1576800 8684 24341200 122506 0 0
node "out[32]" 15 9288.78 945080 557489 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 1257200 7086 24341200 122506 0 0
node "out[31]" 15 14696.7 945080 556700 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 934800 5474 24341200 122506 0 0
node "VSSd" 175 217629 953481 502790 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73935677 643846 56505300 350764 0 0 0 0 0 0
node "out[41]" 15 15044.4 945001 569613 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 934800 5474 24341200 122506 0 0
node "out[42]" 15 9560.85 945001 570402 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 1257200 7086 24341200 122506 0 0
node "out[43]" 15 9907.92 945001 571233 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 1576800 8684 24341200 122506 0 0
node "out[44]" 15 10298.2 945001 571981 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 1896400 10282 24341200 122506 0 0
node "out[45]" 15 10734.4 945001 572784 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 2218000 11890 24341200 122506 0 0
node "out[46]" 15 11154 945001 573643 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 2544400 13522 24341200 122506 0 0
node "out[47]" 16 11485.9 945001 574446 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 2870800 15154 24402053 122508 0 0
node "out[48]" 16 11817.8 945001 575277 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 3190800 16754 24341200 122506 0 0
node "out[49]" 16 12238.2 945001 576038 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 3513600 18368 24341200 122506 0 0
node "out[50]" 16 19494.8 945001 576827 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 461200 3106 160000 1600 3838400 19992 24341200 122506 0 0
node "VDDd" 158 427918 953481 507571 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 240365329 1171318 49047200 256420 0 0 0 0 0 0
node "w_957308_507562#" 18222 3985.2 957308 507562 nw 1328400 10380 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m3_938869_566848#" "out[35]" 528.684
cap "out[22]" "out[26]" 528.135
cap "m1_950816_515042#" "out[7]" 24.1452
cap "out[3]" "out[1]" 549.186
cap "out[39]" "m1_957072_503439#" 253.282
cap "out[4]" "out[9]" 528.028
cap "out[16]" "out[18]" 531.184
cap "out[4]" "m1_957072_503439#" 263.468
cap "out[12]" "m1_957072_503439#" 263.468
cap "VDDd" "out[33]" 840.264
cap "out[29]" "m1_950816_513481#" 30.9281
cap "out[29]" "out[21]" 547.447
cap "VDDd" "out[24]" 840.832
cap "m3_938869_566848#" "out[31]" 546.321
cap "out[3]" "m1_950816_513481#" 30.9281
cap "m1_950816_515042#" "out[22]" 24.0927
cap "m1_950816_515042#" "out[32]" 24.0927
cap "out[46]" "m1_950816_513481#" 29.3988
cap "VSSd" "out[33]" 899.782
cap "out[8]" "m3_889447_515399#" 590.075
cap "out[40]" "out[32]" 519.343
cap "out[34]" "m1_950816_513481#" 30.9281
cap "VSSd" "out[24]" 900.35
cap "VDDd" "out[36]" 843.967
cap "out[3]" "out[6]" 527.756
cap "out[22]" "m3_889447_541223#" 589.945
cap "out[44]" "out[41]" 547.447
cap "out[16]" "m1_957072_503439#" 263.468
cap "out[13]" "m1_950816_513481#" 30.9281
cap "out[7]" "out[9]" 531.352
cap "out[17]" "out[13]" 527.756
cap "out[14]" "m1_950816_515042#" 24.0927
cap "m1_957072_503439#" "out[7]" 263.468
cap "VSSd" "out[36]" 903.485
cap "out[48]" "m1_950816_513481#" 29.3988
cap "VDDd" "out[10]" 1049.88
cap "m3_938858_540997#" "out[20]" 1621.78
cap "out[29]" "out[27]" 531.352
cap "VDDd" "out[20]" 1043.3
cap "out[28]" "out[22]" 528.135
cap "out[25]" "out[22]" 528.135
cap "out[8]" "m1_950816_515042#" 24.0927
cap "VSSd" "out[10]" 977.234
cap "out[5]" "out[4]" 9524.86
cap "out[14]" "out[18]" 528.028
cap "out[45]" "m1_950816_513481#" 29.3988
cap "VSSd" "out[20]" 977.234
cap "m1_957072_503439#" "out[22]" 263.468
cap "m1_957072_503439#" "out[32]" 263.468
cap "out[23]" "out[24]" 9611.34
cap "out[37]" "m1_950816_515042#" 24.1452
cap "VDDd" "out[49]" 417.877
cap "out[38]" "out[39]" 9473.82
cap "m3_938869_566848#" "m1_950816_513481#" 33.9463
cap "out[37]" "out[40]" 520.811
cap "out[49]" "VSSd" 474.996
cap "out[21]" "out[30]" 534.878
cap "out[14]" "m1_957072_503439#" 263.468
cap "m1_950816_513481#" "out[30]" 25.324
cap "out[24]" "out[26]" 529.681
cap "VDDd" "m3_938858_540997#" 525.059
cap "out[19]" "m1_950816_513481#" 11.693
cap "out[5]" "out[7]" 530.521
cap "out[8]" "out[9]" 9473.82
cap "out[17]" "out[19]" 531.352
cap "out[49]" "out[47]" 531.352
cap "out[8]" "m1_957072_503439#" 263.468
cap "out[33]" "m1_950816_515042#" 24.0927
cap "VSSd" "m3_938858_540997#" 274.327
cap "out[37]" "m1_957072_503439#" 263.468
cap "VDDd" "VSSd" 34153
cap "out[33]" "out[40]" 518.964
cap "out[46]" "out[48]" 531.184
cap "out[10]" "m3_889447_515399#" 1914.95
cap "m1_950816_515042#" "out[24]" 24.0927
cap "out[27]" "out[30]" 517.496
cap "out[44]" "out[42]" 529.909
cap "out[36]" "m1_950816_515042#" 24.0927
cap "m3_889447_541223#" "out[24]" 589.817
cap "out[36]" "out[40]" 520.716
cap "out[38]" "out[32]" 528.135
cap "out[45]" "out[46]" 9324.18
cap "VDDd" "out[47]" 417.877
cap "out[10]" "m1_950816_515042#" 24.0927
cap "VSSd" "out[47]" 475.002
cap "m1_950816_515042#" "out[20]" 20.9846
cap "m3_938869_566848#" "out[34]" 527.762
cap "out[28]" "out[24]" 528.028
cap "out[29]" "out[30]" 9378.22
cap "VDDd" "out[23]" 840.264
cap "out[33]" "m1_957072_503439#" 263.468
cap "out[25]" "out[24]" 9524.86
cap "out[45]" "out[48]" 528.93
cap "out[8]" "out[5]" 528.93
cap "m1_957072_503439#" "out[24]" 263.468
cap "VSSd" "out[23]" 899.782
cap "out[49]" "m1_950816_515042#" 3.10813
cap "VDDd" "m3_889447_515399#" 574.357
cap "out[20]" "out[18]" 521.11
cap "VDDd" "out[26]" 843.967
cap "out[36]" "m1_957072_503439#" 263.468
cap "VSSd" "m3_889447_515399#" 292.275
cap "out[35]" "out[39]" 528.93
cap "out[37]" "out[38]" 9595.72
cap "m1_950816_513481#" "out[15]" 30.9281
cap "VSSd" "out[26]" 903.485
cap "out[13]" "out[19]" 527.756
cap "out[17]" "out[15]" 530.521
cap "out[10]" "out[9]" 9378.22
cap "out[10]" "m1_957072_503439#" 236.668
cap "m3_938858_540997#" "m1_950816_515042#" 25.2011
cap "VDDd" "m1_950816_515042#" 12833.8
cap "VDDd" "out[40]" 1043.3
cap "VDDd" "m3_889447_541223#" 574.357
cap "VSSd" "m1_950816_515042#" 1741.88
cap "out[49]" "m1_957072_503439#" 263.468
cap "m3_938858_540997#" "out[18]" 527.982
cap "out[31]" "out[39]" 547.447
cap "out[44]" "m1_950816_513481#" 29.3988
cap "out[49]" "out[50]" 9390.32
cap "VDDd" "out[18]" 841.284
cap "VSSd" "out[40]" 977.234
cap "out[23]" "out[26]" 527.756
cap "out[33]" "out[38]" 527.756
cap "VSSd" "m3_889447_541223#" 292.275
cap "VSSd" "out[18]" 900.802
cap "VDDd" "out[28]" 841.284
cap "out[4]" "out[2]" 529.909
cap "m1_950816_515042#" "out[47]" 3.10813
cap "m3_938858_540997#" "m1_957072_503439#" 5.02078
cap "VDDd" "out[25]" 842.738
cap "out[35]" "out[32]" 528.135
cap "out[36]" "out[38]" 531.184
cap "VDDd" "out[9]" 842.633
cap "VDDd" "m1_957072_503439#" 15336.7
cap "out[49]" "out[43]" 527.756
cap "out[1]" "out[4]" 547.447
cap "VSSd" "out[28]" 900.802
cap "out[10]" "out[5]" 516.831
cap "m1_950816_515042#" "out[23]" 24.0927
cap "VSSd" "out[25]" 902.256
cap "VDDd" "out[50]" 445.672
cap "out[17]" "out[11]" 547.447
cap "out[11]" "m1_950816_513481#" 30.9281
cap "VSSd" "out[9]" 902.146
cap "VSSd" "m1_957072_503439#" 6803.23
cap "out[23]" "m3_889447_541223#" 589.492
cap "VSSd" "out[50]" 495.874
cap "VDDd" "w_957308_507562#" 96.9445
cap "out[39]" "m1_950816_513481#" 11.693
cap "out[2]" "out[7]" 528.135
cap "m1_950816_515042#" "m3_889447_515399#" 183.167
cap "out[13]" "out[15]" 529.507
cap "out[4]" "m1_950816_513481#" 30.9281
cap "m1_950816_515042#" "out[26]" 24.0927
cap "out[17]" "out[12]" 528.135
cap "out[12]" "m1_950816_513481#" 30.9281
cap "out[31]" "out[32]" 9510.05
cap "m1_957072_503439#" "out[47]" 263.468
cap "VDDd" "out[43]" 417.877
cap "out[6]" "out[4]" 529.681
cap "out[1]" "out[7]" 547.447
cap "out[23]" "out[28]" 527.756
cap "m3_889447_541223#" "out[26]" 591.586
cap "out[50]" "out[47]" 529.624
cap "out[25]" "out[23]" 529.507
cap "out[44]" "out[46]" 529.681
cap "out[37]" "out[35]" 530.521
cap "VSSd" "out[43]" 473.85
cap "out[16]" "m1_950816_513481#" 30.9281
cap "out[49]" "out[41]" 547.447
cap "out[23]" "m1_957072_503439#" 263.468
cap "out[17]" "out[16]" 9341.23
cap "m1_950816_513481#" "out[7]" 30.9319
cap "VDDd" "out[5]" 842.738
cap "out[28]" "out[26]" 531.184
cap "m1_950816_515042#" "out[40]" 20.9846
cap "out[44]" "out[48]" 528.028
cap "m3_889447_515399#" "out[9]" 590.84
cap "m1_957072_503439#" "m3_889447_515399#" 300.732
cap "out[25]" "out[26]" 9324.18
cap "m1_950816_515042#" "m3_889447_541223#" 183.167
cap "out[43]" "out[47]" 527.756
cap "VSSd" "out[5]" 902.256
cap "m1_957072_503439#" "out[26]" 263.468
cap "VDDd" "out[38]" 841.284
cap "out[6]" "out[7]" 9341.23
cap "m1_950816_515042#" "out[18]" 24.0927
cap "VDDd" "m1_957072_508360#" 868.504
cap "out[21]" "out[22]" 9510.05
cap "out[37]" "out[31]" 547.447
cap "m1_950816_513481#" "out[32]" 30.9281
cap "VDDd" "m1_953319_515303#" 19.6503
cap "VSSd" "out[38]" 899.65
cap "VDDd" "out[41]" 1839.6
cap "out[44]" "out[45]" 9524.86
cap "m1_950816_513481#" "out[22]" 30.9281
cap "m1_953587_514296#" "m1_957123_513983#" 1.58304
cap "out[8]" "out[2]" 528.135
cap "out[19]" "out[15]" 528.93
cap "out[33]" "out[35]" 529.507
cap "m1_950816_515042#" "out[28]" 24.0927
cap "VSSd" "m1_957072_508360#" 719.714
cap "out[3]" "out[4]" 9611.34
cap "out[13]" "out[11]" 549.186
cap "out[25]" "m1_950816_515042#" 24.0927
cap "VSSd" "out[41]" 478.716
cap "out[28]" "m3_889447_541223#" 590.075
cap "out[39]" "out[34]" 528.028
cap "m1_950816_515042#" "m1_957072_503439#" 1930.61
cap "out[8]" "out[1]" 547.447
cap "m1_950816_515042#" "out[9]" 24.0927
cap "out[14]" "m1_950816_513481#" 30.9281
cap "out[17]" "out[14]" 528.028
cap "out[25]" "m3_889447_541223#" 590.895
cap "out[36]" "out[35]" 9324.18
cap "out[50]" "m1_950816_515042#" 3.10813
cap "m1_957072_503439#" "m3_889447_541223#" 300.732
cap "out[13]" "out[12]" 9611.71
cap "out[41]" "out[47]" 547.447
cap "out[27]" "out[22]" 528.135
cap "out[18]" "m1_957072_503439#" 263.468
cap "out[8]" "m1_950816_513481#" 30.9281
cap "out[33]" "out[31]" 549.186
cap "out[3]" "out[7]" 527.756
cap "out[5]" "m3_889447_515399#" 590.895
cap "out[25]" "out[28]" 528.93
cap "m1_957072_503439#" "out[28]" 263.468
cap "out[8]" "out[6]" 531.184
cap "out[37]" "m1_950816_513481#" 30.9319
cap "out[43]" "m1_950816_515042#" 3.10813
cap "out[16]" "out[13]" 527.756
cap "out[49]" "out[42]" 528.135
cap "out[36]" "out[31]" 547.447
cap "out[25]" "m1_957072_503439#" 263.468
cap "m1_957072_503439#" "out[9]" 263.468
cap "m3_938869_566848#" "out[39]" 528.637
cap "out[29]" "out[22]" 528.135
cap "out[50]" "m1_957072_503439#" 263.468
cap "out[5]" "m1_950816_515042#" 24.0927
cap "out[19]" "out[11]" 547.447
cap "out[34]" "out[32]" 529.909
cap "VDDd" "out[42]" 417.877
cap "m1_950816_515042#" "out[38]" 24.0927
cap "out[33]" "m1_950816_513481#" 30.9281
cap "m1_950816_515042#" "m1_957072_508360#" 172.877
cap "out[10]" "out[2]" 516.037
cap "out[43]" "m1_957072_503439#" 263.468
cap "out[19]" "out[12]" 528.135
cap "out[40]" "out[38]" 521.11
cap "m1_950816_515042#" "out[41]" 3.10813
cap "VDDd" "out[35]" 842.738
cap "VSSd" "out[42]" 473.85
cap "m1_950816_513481#" "out[24]" 30.9281
cap "out[21]" "out[24]" 547.447
cap "out[50]" "out[43]" 527.756
cap "out[3]" "out[8]" 527.756
cap "out[14]" "out[13]" 9611.34
cap "out[10]" "out[1]" 534.878
cap "out[36]" "m1_950816_513481#" 30.9281
cap "VSSd" "out[35]" 901.105
cap "out[5]" "out[9]" 528.93
cap "out[16]" "out[19]" 529.508
cap "out[42]" "out[47]" 528.135
cap "out[5]" "m1_957072_503439#" 263.468
cap "m3_938869_566848#" "out[32]" 527.871
cap "out[37]" "out[34]" 528.028
cap "out[10]" "m1_950816_513481#" 25.324
cap "out[20]" "m1_950816_513481#" 1.52926
cap "out[38]" "m1_957072_503439#" 263.468
cap "VDDd" "out[31]" 2269.08
cap "out[17]" "out[20]" 520.811
cap "out[27]" "out[24]" 528.028
cap "out[22]" "out[30]" 516.037
cap "m1_957072_503439#" "m1_957072_508360#" 1529.45
cap "out[10]" "out[6]" 517.41
cap "VSSd" "out[31]" 959.404
cap "out[41]" "m1_957072_503439#" 1170.97
cap "out[49]" "m1_950816_513481#" 29.3988
cap "out[50]" "out[41]" 547.447
cap "VDDd" "out[2]" 841.057
cap "out[11]" "out[15]" 547.447
cap "VSSd" "out[2]" 900.575
cap "VDDd" "out[1]" 2341.61
cap "out[29]" "out[24]" 528.028
cap "out[33]" "out[34]" 9611.34
cap "out[14]" "out[19]" 528.028
cap "out[37]" "m3_938869_566848#" 529.364
cap "VSSd" "out[1]" 960.465
cap "m3_938858_540997#" "m1_950816_513481#" 36.8402
cap "out[43]" "out[41]" 549.186
cap "out[17]" "m3_938858_540997#" 529.364
cap "out[12]" "out[15]" 528.135
cap "VDDd" "out[21]" 2262.65
cap "VDDd" "m1_950816_513481#" 1938.17
cap "out[36]" "out[34]" 529.681
cap "out[42]" "m1_950816_515042#" 3.10813
cap "out[17]" "VDDd" 842.914
cap "VSSd" "out[21]" 960.995
cap "VSSd" "m1_950816_513481#" 5743.04
cap "out[3]" "out[10]" 515.658
cap "VDDd" "out[6]" 843.967
cap "out[17]" "VSSd" 902.438
cap "m1_950816_515042#" "out[35]" 24.0927
cap "out[16]" "out[15]" 9324.18
cap "out[35]" "out[40]" 520.138
cap "VSSd" "out[6]" 902.334
cap "m3_938869_566848#" "out[33]" 527.484
cap "m1_950816_513481#" "out[47]" 29.3988
cap "m3_889447_515399#" "out[2]" 589.945
cap "out[13]" "out[20]" 518.964
cap "VDDd" "out[27]" 842.914
cap "out[49]" "out[46]" 529.508
cap "out[1]" "m3_889447_515399#" 611.507
cap "m3_938869_566848#" "out[36]" 529.275
cap "m1_950816_515042#" "out[31]" 24.0927
cap "VSSd" "out[27]" 902.438
cap "out[42]" "m1_957072_503439#" 263.468
cap "out[23]" "m1_950816_513481#" 30.9281
cap "out[21]" "out[23]" 549.186
cap "out[30]" "out[24]" 515.93
cap "out[42]" "out[50]" 528.135
cap "out[31]" "out[40]" 538.385
cap "out[35]" "m1_957072_503439#" 263.468
cap "out[49]" "out[48]" 9473.82
cap "VDDd" "out[29]" 842.633
cap "m1_950816_515042#" "out[2]" 24.0927
cap "out[3]" "VDDd" 840.264
cap "m1_950816_513481#" "m3_889447_515399#" 212.639
cap "out[12]" "out[11]" 9510.05
cap "out[21]" "out[26]" 547.447
cap "VDDd" "out[46]" 417.877
cap "out[14]" "out[15]" 9524.86
cap "m1_950816_513481#" "out[26]" 30.9281
cap "VSSd" "out[29]" 902.146
cap "out[1]" "m1_950816_515042#" 24.0927
cap "VDDd" "out[34]" 840.832
cap "out[6]" "m3_889447_515399#" 591.586
cap "m3_938858_540997#" "out[13]" 527.484
cap "out[42]" "out[43]" 9611.71
cap "out[49]" "out[45]" 528.93
cap "out[3]" "VSSd" 899.782
cap "VSSd" "out[46]" 473.85
cap "out[27]" "out[23]" 527.756
cap "VDDd" "out[13]" 840.264
cap "out[16]" "out[11]" 547.447
cap "VSSd" "out[34]" 899.198
cap "out[31]" "m1_957072_503439#" 1127.81
cap "VDDd" "out[48]" 417.877
cap "VSSd" "out[13]" 899.782
cap "out[19]" "out[20]" 9381.53
cap "m1_950816_515042#" "out[21]" 24.0927
cap "m1_950816_515042#" "m1_950816_513481#" 211856
cap "out[46]" "out[47]" 9341.23
cap "out[17]" "m1_950816_515042#" 24.1452
cap "VSSd" "out[48]" 475.002
cap "out[40]" "m1_950816_513481#" 1.52926
cap "out[27]" "out[26]" 9341.23
cap "out[4]" "out[7]" 528.028
cap "out[2]" "out[9]" 528.135
cap "out[16]" "out[12]" 528.135
cap "out[21]" "m3_889447_541223#" 611.507
cap "m1_950816_513481#" "m3_889447_541223#" 212.639
cap "out[6]" "m1_950816_515042#" 24.0927
cap "m1_957072_503439#" "out[2]" 263.468
cap "VDDd" "out[45]" 417.877
cap "out[29]" "out[23]" 527.756
cap "out[18]" "m1_950816_513481#" 30.9281
cap "out[17]" "out[18]" 9595.72
cap "out[1]" "out[9]" 547.447
cap "out[1]" "m1_957072_503439#" 1286.15
cap "VDDd" "m3_938869_566848#" 522.59
cap "VSSd" "out[45]" 475.002
cap "out[48]" "out[47]" 9595.72
cap "out[35]" "out[38]" 528.93
cap "out[42]" "out[41]" 9510.05
cap "out[39]" "out[32]" 528.135
cap "out[27]" "m1_950816_515042#" 24.1452
cap "m1_950816_513481#" "out[28]" 30.9281
cap "out[21]" "out[28]" 547.447
cap "VDDd" "out[30]" 1049.88
cap "VSSd" "m3_938869_566848#" 271.114
cap "out[3]" "m3_889447_515399#" 589.492
cap "out[29]" "out[26]" 529.508
cap "out[25]" "m1_950816_513481#" 30.9281
cap "out[25]" "out[21]" 547.447
cap "m1_957072_503439#" "m1_950816_513481#" 34911.3
cap "m1_950816_513481#" "out[9]" 30.9281
cap "out[14]" "out[11]" 547.447
cap "out[21]" "m1_957072_503439#" 1170.97
cap "m3_938858_540997#" "out[19]" 528.637
cap "out[45]" "out[47]" 530.521
cap "out[17]" "m1_957072_503439#" 263.468
cap "VSSd" "out[30]" 977.234
cap "out[27]" "m3_889447_541223#" 591.622
cap "out[50]" "m1_950816_513481#" 29.3988
cap "m1_953587_514296#" "VDDd" 0.22168
cap "VDDd" "out[19]" 842.633
cap "out[6]" "out[9]" 529.508
cap "out[6]" "m1_957072_503439#" 263.468
cap "VSSd" "out[19]" 902.146
cap "out[14]" "out[12]" 529.909
cap "out[29]" "m1_950816_515042#" 24.0927
cap "out[31]" "out[38]" 547.447
cap "out[5]" "out[2]" 528.135
cap "out[27]" "out[28]" 9595.72
cap "out[3]" "m1_950816_515042#" 24.0927
cap "m1_950816_515042#" "out[46]" 3.10813
cap "out[8]" "out[4]" 528.028
cap "out[25]" "out[27]" 530.521
cap "out[29]" "m3_889447_541223#" 590.84
cap "m1_950816_515042#" "out[34]" 24.0927
cap "out[1]" "out[5]" 547.447
cap "out[43]" "m1_950816_513481#" 29.3988
cap "out[27]" "m1_957072_503439#" 263.468
cap "out[20]" "out[15]" 520.138
cap "out[40]" "out[34]" 519.236
cap "out[16]" "out[14]" 529.681
cap "out[23]" "out[30]" 515.658
cap "out[37]" "out[39]" 531.352
cap "out[13]" "m1_950816_515042#" 24.0927
cap "m1_950816_515042#" "out[48]" 3.10813
cap "out[29]" "out[28]" 9473.82
cap "out[29]" "out[25]" 528.93
cap "out[5]" "m1_950816_513481#" 30.9281
cap "out[13]" "out[18]" 527.756
cap "out[29]" "m1_957072_503439#" 263.468
cap "out[8]" "out[7]" 9595.72
cap "out[3]" "out[9]" 527.756
cap "out[30]" "out[26]" 517.41
cap "out[3]" "m1_957072_503439#" 263.468
cap "out[38]" "m1_950816_513481#" 30.9281
cap "m1_950816_515042#" "out[45]" 3.10813
cap "out[46]" "m1_957072_503439#" 263.468
cap "out[6]" "out[5]" 9324.18
cap "m1_950816_513481#" "m1_957072_508360#" 153.518
cap "m3_938869_566848#" "m1_950816_515042#" 24.7128
cap "out[50]" "out[46]" 529.508
cap "m1_957072_503439#" "out[34]" 263.468
cap "out[33]" "out[39]" 527.756
cap "out[41]" "m1_950816_513481#" 29.3988
cap "m3_938858_540997#" "out[15]" 528.684
cap "VDDd" "m1_957123_513983#" 58.9181
cap "out[13]" "m1_957072_503439#" 263.468
cap "m3_938869_566848#" "out[40]" 1621.78
cap "VDDd" "out[15]" 842.738
cap "out[49]" "out[44]" 528.028
cap "m1_950816_515042#" "out[30]" 24.0927
cap "out[48]" "m1_957072_503439#" 263.468
cap "VSSd" "m1_957123_513983#" 49.6301
cap "out[36]" "out[39]" 529.508
cap "out[37]" "out[32]" 528.135
cap "out[50]" "out[48]" 529.902
cap "VSSd" "out[15]" 902.256
cap "m1_950816_515042#" "out[19]" 20.9846
cap "out[43]" "out[46]" 527.756
cap "out[30]" "m3_889447_541223#" 1914.95
cap "out[20]" "out[11]" 538.385
cap "out[45]" "m1_957072_503439#" 263.468
cap "out[50]" "out[45]" 528.93
cap "out[10]" "out[4]" 515.93
cap "m3_938869_566848#" "m1_957072_503439#" 4.35406
cap "VDDd" "out[44]" 417.877
cap "out[3]" "out[5]" 529.507
cap "out[19]" "out[18]" 9473.82
cap "out[28]" "out[30]" 517.804
cap "out[43]" "out[48]" 527.756
cap "out[20]" "out[12]" 519.343
cap "out[25]" "out[30]" 516.831
cap "out[31]" "out[35]" 547.447
cap "m1_957072_503439#" "out[30]" 236.668
cap "VSSd" "out[44]" 475.002
cap "out[33]" "out[32]" 9611.71
cap "out[38]" "out[34]" 528.028
cap "out[43]" "out[45]" 529.507
cap "out[19]" "m1_957072_503439#" 253.282
cap "out[16]" "out[20]" 520.716
cap "m3_938858_540997#" "out[11]" 546.321
cap "out[22]" "out[24]" 529.909
cap "out[41]" "out[46]" 547.447
cap "out[10]" "out[7]" 517.496
cap "out[44]" "out[47]" 528.028
cap "VDDd" "out[11]" 2264.56
cap "out[36]" "out[32]" 528.135
cap "out[42]" "m1_950816_513481#" 29.3988
cap "VSSd" "out[11]" 960.995
cap "out[41]" "out[48]" 547.447
cap "VDDd" "out[39]" 842.633
cap "m3_938858_540997#" "out[12]" 527.871
cap "VDDd" "out[4]" 840.832
cap "out[35]" "m1_950816_513481#" 30.9281
cap "VDDd" "out[12]" 841.057
cap "VSSd" "out[39]" 902.146
cap "m1_950816_515042#" "out[15]" 24.0927
cap "VSSd" "out[4]" 900.35
cap "out[37]" "out[33]" 527.756
cap "m3_938869_566848#" "out[38]" 527.982
cap "out[41]" "out[45]" 547.447
cap "VSSd" "out[12]" 900.575
cap "m3_938858_540997#" "out[16]" 529.275
cap "VDDd" "out[16]" 843.967
cap "out[14]" "out[20]" 519.236
cap "out[18]" "out[15]" 528.93
cap "out[37]" "out[36]" 9341.23
cap "out[1]" "out[2]" 9510.05
cap "VDDd" "out[7]" 842.914
cap "out[31]" "m1_950816_513481#" 30.9281
cap "VSSd" "out[16]" 903.485
cap "out[10]" "out[8]" 517.804
cap "out[44]" "m1_950816_515042#" 3.10813
cap "VSSd" "out[7]" 902.438
cap "m1_953587_514296#" "m1_953319_515303#" 49.4839
cap "m1_950816_513481#" "out[2]" 30.9281
cap "m1_957072_503439#" "out[15]" 263.468
cap "VDDd" "out[22]" 841.057
cap "VDDd" "out[32]" 841.057
cap "out[42]" "out[46]" 528.135
cap "out[6]" "out[2]" 528.135
cap "out[4]" "m3_889447_515399#" 589.817
cap "out[1]" "m1_950816_513481#" 30.9281
cap "VSSd" "out[22]" 900.575
cap "VSSd" "out[32]" 900.575
cap "m3_938858_540997#" "out[14]" 527.762
cap "out[36]" "out[33]" 527.756
cap "out[1]" "out[6]" 547.447
cap "VDDd" "out[14]" 840.832
cap "out[35]" "out[34]" 9524.86
cap "m1_950816_515042#" "out[11]" 24.0927
cap "out[42]" "out[48]" 528.135
cap "out[21]" "m1_950816_513481#" 30.9281
cap "out[17]" "m1_950816_513481#" 30.9319
cap "VSSd" "out[14]" 900.35
cap "out[44]" "m1_957072_503439#" 263.468
cap "m1_950816_515042#" "out[39]" 20.9846
cap "out[44]" "out[50]" 528.028
cap "out[4]" "m1_950816_515042#" 24.0927
cap "VDDd" "out[8]" 841.284
cap "m3_889447_515399#" "out[7]" 591.622
cap "out[6]" "m1_950816_513481#" 30.9281
cap "out[18]" "out[11]" 547.447
cap "out[40]" "out[39]" 9381.53
cap "out[42]" "out[45]" 528.135
cap "m1_950816_515042#" "out[12]" 24.0927
cap "VDDd" "out[37]" 842.914
cap "out[23]" "out[22]" 9611.71
cap "VSSd" "out[8]" 900.802
cap "out[31]" "out[34]" 547.447
cap "VSSd" "out[37]" 902.438
cap "out[3]" "out[2]" 9611.71
cap "out[18]" "out[12]" 528.135
cap "out[44]" "out[43]" 9611.34
cap "out[16]" "m1_950816_515042#" 24.0927
cap "out[27]" "m1_950816_513481#" 30.9319
cap "out[27]" "out[21]" 547.447
cap "m1_957072_503439#" "out[11]" 1127.81
cap "asc_hysteresis_buffer$12_1/vss" "asc_hysteresis_buffer$12_1/vdd" -0.29135
cap "asc_hysteresis_buffer$12_1/nfet$96_0/a_1466_n60#" "asc_hysteresis_buffer$12_1/vss" 0.0132337
cap "asc_hysteresis_buffer$12_1/out" "asc_hysteresis_buffer$12_1/vss" -15.1191
cap "asc_hysteresis_buffer$12_1/vss" "asc_hysteresis_buffer$12_1/out" 15.8101
cap "asc_hysteresis_buffer$12_1/vss" "asc_hysteresis_buffer$12_1/nfet$96_0/a_1466_n60#" 4.61857
cap "asc_hysteresis_buffer$12_1/pfet$92_0/a_138_0#" "asc_hysteresis_buffer$12_1/vss" 0.661687
cap "asc_hysteresis_buffer$12_1/vss" "asc_hysteresis_buffer$12_1/out" 2.75547
cap "asc_hysteresis_buffer$12_1/vss" "asc_hysteresis_buffer$12_1/nfet$96_0/a_1466_n60#" 4.20777
cap "asc_hysteresis_buffer$12_1/vss" "asc_hysteresis_buffer$12_1/nfet$94_0/a_38_n60#" 0.661687
cap "asc_hysteresis_buffer$12_1/nfet$96_0/a_242_n60#" "asc_hysteresis_buffer$12_1/vss" 7.43074
cap "asc_hysteresis_buffer$12_1/pfet$92_0/a_138_0#" "asc_hysteresis_buffer$12_1/vss" 1.98506
cap "asc_hysteresis_buffer$12_1/vss" "ENd" 0.180794
cap "asc_hysteresis_buffer$12_1/out" "asc_hysteresis_buffer$12_1/pfet$91_0/a_954_0#" 8.59586
cap "asc_hysteresis_buffer$12_1/out" "asc_hysteresis_buffer$12_1/nfet$96_0/a_1466_n60#" 69.0242
cap "asc_hysteresis_buffer$12_1/out" "asc_hysteresis_buffer$12_1/pfet$91_0/a_1362_0#" 20.0152
cap "asc_hysteresis_buffer$12_1/out" "asc_hysteresis_buffer$12_1/pfet$91_0/a_546_0#" 4.67023
cap "asc_hysteresis_buffer$12_1/out" "asc_hysteresis_buffer$12_1/pfet$91_0/a_138_0#" 2.86275
cap "asc_hysteresis_buffer$12_1/out" "asc_hysteresis_buffer$12_1/vdd" 37.2923
cap "asc_hysteresis_buffer$12_1/out" "asc_hysteresis_buffer$12_1/nfet$96_0/a_1466_n60#" 0.508805
cap "asc_hysteresis_buffer$12_1/vss" "asc_hysteresis_buffer$12_1/nfet$96_0/a_1466_n60#" 0.790996
cap "asc_hysteresis_buffer$12_2/vdd" "asc_hysteresis_buffer$12_1/out" 65.7921
cap "asc_hysteresis_buffer$12_2/out" "asc_hysteresis_buffer$12_2/vdd" -7.10543e-15
cap "asc_hysteresis_buffer$12_1/pfet$91_0/a_1566_0#" "asc_hysteresis_buffer$12_2/out" 2.26073
cap "asc_hysteresis_buffer$12_1/pfet$91_0/a_1566_0#" "asc_hysteresis_buffer$12_2/vdd" 8.84169
cap "asc_hysteresis_buffer$12_1/pfet$91_0/a_1466_n136#" "asc_hysteresis_buffer$12_2/vdd" 0.0539975
cap "asc_hysteresis_buffer$12_1/pfet$91_0/a_1566_0#" "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" 0.00630554
cap "asc_hysteresis_buffer$12_1/pfet$91_0/a_1466_n136#" "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" 0.00994444
cap "asc_hysteresis_buffer$12_2/pfet$91_0/a_446_n136#" "asc_hysteresis_buffer$12_1/pfet$91_0/a_446_n136#" 0.497222
cap "asc_hysteresis_buffer$12_1/pfet$91_0/a_446_n136#" "asc_hysteresis_buffer$12_2/vdd" 2.93038
cap "asc_hysteresis_buffer$12_1/pfet$91_0/a_1466_n136#" "asc_hysteresis_buffer$12_2/vdd" 2.64588
cap "asc_hysteresis_buffer$12_2/pfet$91_0/a_854_n136#" "asc_hysteresis_buffer$12_1/pfet$91_0/a_1566_0#" 0.315277
cap "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" "asc_hysteresis_buffer$12_1/pfet$91_0/a_1466_n136#" 0.487278
cap "asc_hysteresis_buffer$12_1/pfet$91_0/a_1566_0#" "asc_hysteresis_buffer$12_2/out" 24.1717
cap "asc_hysteresis_buffer$12_2/vdd" "asc_hysteresis_buffer$12_1/pfet$91_0/a_1058_n136#" 2.93038
cap "asc_hysteresis_buffer$12_2/pfet$91_0/a_1262_n136#" "asc_hysteresis_buffer$12_1/pfet$91_0/a_1566_0#" 0.315277
cap "asc_hysteresis_buffer$12_2/pfet$91_0/a_242_n136#" "asc_hysteresis_buffer$12_1/pfet$91_0/a_242_n136#" 0.497222
cap "asc_hysteresis_buffer$12_2/pfet$91_0/a_1262_n136#" "asc_hysteresis_buffer$12_1/pfet$91_0/a_1262_n136#" 0.497222
cap "asc_hysteresis_buffer$12_1/pfet$91_0/a_242_n136#" "asc_hysteresis_buffer$12_2/vdd" 2.93038
cap "asc_hysteresis_buffer$12_2/pfet$91_0/a_650_n136#" "asc_hysteresis_buffer$12_1/pfet$91_0/a_650_n136#" 0.497222
cap "asc_hysteresis_buffer$12_2/pfet$91_0/a_650_n136#" "asc_hysteresis_buffer$12_1/pfet$91_0/a_1566_0#" 0.315277
cap "asc_hysteresis_buffer$12_2/pfet$91_0/a_1058_n136#" "asc_hysteresis_buffer$12_1/pfet$91_0/a_1566_0#" 0.315277
cap "asc_hysteresis_buffer$12_2/vdd" "asc_hysteresis_buffer$12_1/pfet$91_0/a_854_n136#" 2.93038
cap "asc_hysteresis_buffer$12_2/pfet$91_0/a_242_n136#" "asc_hysteresis_buffer$12_1/pfet$91_0/a_1566_0#" 0.315277
cap "asc_hysteresis_buffer$12_2/pfet$91_0/a_446_n136#" "asc_hysteresis_buffer$12_1/pfet$91_0/a_1566_0#" 0.315277
cap "asc_hysteresis_buffer$12_2/pfet$91_0/a_854_n136#" "asc_hysteresis_buffer$12_1/pfet$91_0/a_854_n136#" 0.497222
cap "asc_hysteresis_buffer$12_2/vdd" "asc_hysteresis_buffer$12_1/pfet$91_0/a_650_n136#" 2.93038
cap "asc_hysteresis_buffer$12_1/pfet$91_0/a_1566_0#" "asc_hysteresis_buffer$12_2/vdd" 27.3128
cap "asc_hysteresis_buffer$12_2/pfet$91_0/a_1058_n136#" "asc_hysteresis_buffer$12_1/pfet$91_0/a_1058_n136#" 0.497222
cap "asc_hysteresis_buffer$12_2/vdd" "asc_hysteresis_buffer$12_1/pfet$91_0/a_1262_n136#" 2.93038
cap "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" "asc_hysteresis_buffer$12_1/pfet$91_0/a_1566_0#" 0.308971
cap "asc_hysteresis_buffer$12_1/pfet$91_0/a_1566_0#" "asc_hysteresis_buffer$12_2/out" 4.36656
cap "asc_hysteresis_buffer$12_1/pfet$91_0/a_38_n136#" "asc_hysteresis_buffer$12_2/pfet$91_0/a_38_n136#" 0.497222
cap "asc_hysteresis_buffer$12_1/pfet$91_0/a_38_n136#" "asc_hysteresis_buffer$12_2/vdd" 2.69987
cap "asc_hysteresis_buffer$12_2/pfet$88_0/a_650_n136#" "asc_hysteresis_buffer$12_1/pfet$88_0/a_750_0#" 0.315277
cap "asc_hysteresis_buffer$12_2/vdd" "asc_hysteresis_buffer$12_1/pfet$88_0/a_750_0#" 7.3251
cap "asc_hysteresis_buffer$12_1/pfet$88_0/a_650_n136#" "asc_hysteresis_buffer$12_2/pfet$88_0/a_650_n136#" 0.497222
cap "asc_hysteresis_buffer$12_1/pfet$88_0/a_650_n136#" "asc_hysteresis_buffer$12_2/vdd" 2.69987
cap "asc_hysteresis_buffer$12_2/pfet$88_0/a_750_0#" "asc_hysteresis_buffer$12_1/pfet$88_0/a_750_0#" 5.53153
cap "asc_hysteresis_buffer$12_1/pfet$91_0/a_1566_0#" "asc_hysteresis_buffer$12_2/pfet$91_0/a_38_n136#" 0.315277
cap "asc_hysteresis_buffer$12_1/pfet$91_0/a_1566_0#" "asc_hysteresis_buffer$12_2/vdd" 5.93021
cap "asc_hysteresis_buffer$12_1/pfet$88_0/a_750_0#" "asc_hysteresis_buffer$12_2/pfet$88_0/a_446_n136#" 0.315277
cap "asc_hysteresis_buffer$12_2/pfet$88_0/a_242_n136#" "asc_hysteresis_buffer$12_1/pfet$88_0/a_242_n136#" 0.497222
cap "asc_hysteresis_buffer$12_1/pfet$89_0/a_38_n136#" "asc_hysteresis_buffer$12_2/pfet$89_0/a_38_n136#" 0.497222
cap "asc_hysteresis_buffer$12_2/vdd" "asc_hysteresis_buffer$12_1/pfet$89_0/a_38_n136#" 2.69987
cap "asc_hysteresis_buffer$12_1/pfet$88_0/a_750_0#" "asc_hysteresis_buffer$12_2/pfet$88_0/a_38_n136#" 0.315277
cap "asc_hysteresis_buffer$12_2/pfet$88_0/a_38_n136#" "asc_hysteresis_buffer$12_1/pfet$88_0/a_38_n136#" 0.497222
cap "asc_hysteresis_buffer$12_2/pfet$88_0/a_750_0#" "asc_hysteresis_buffer$12_1/pfet$88_0/a_750_0#" 11.4614
cap "asc_hysteresis_buffer$12_2/vdd" "asc_hysteresis_buffer$12_1/pfet$88_0/a_446_n136#" 2.92943
cap "asc_hysteresis_buffer$12_1/pfet$88_0/a_750_0#" "asc_hysteresis_buffer$12_2/pfet$88_0/a_242_n136#" 0.315277
cap "asc_hysteresis_buffer$12_2/pfet$88_0/a_446_n136#" "asc_hysteresis_buffer$12_1/pfet$88_0/a_446_n136#" 0.497222
cap "asc_hysteresis_buffer$12_2/vdd" "asc_hysteresis_buffer$12_1/pfet$88_0/a_242_n136#" 2.92943
cap "asc_hysteresis_buffer$12_2/vdd" "asc_hysteresis_buffer$12_1/pfet$88_0/a_750_0#" 13.8105
cap "asc_hysteresis_buffer$12_2/vdd" "asc_hysteresis_buffer$12_1/pfet$88_0/a_38_n136#" 2.69987
cap "asc_hysteresis_buffer$12_2/vdd" "asc_hysteresis_buffer$12_2/out" 67.6213
cap "asc_hysteresis_buffer$12_2/vdd" "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" 0.0539975
cap "VSSd" "asc_hysteresis_buffer$12_2/out" -2.22045e-16
cap "asc_hysteresis_buffer$12_1/pfet$91_0/a_1566_0#" "asc_hysteresis_buffer$12_2/out" 2.26073
cap "asc_hysteresis_buffer$12_2/out" "asc_hysteresis_buffer$12_1/pfet$91_0/a_1466_n136#" 0.00630554
cap "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" "asc_hysteresis_buffer$12_1/pfet$91_0/a_1466_n136#" 0.00994444
cap "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" "asc_hysteresis_buffer$12_1/pfet$91_0/a_446_n136#" 0.497222
cap "asc_hysteresis_buffer$12_1/pfet$91_0/a_1058_n136#" "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" 0.497222
cap "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" "asc_hysteresis_buffer$12_1/pfet$91_0/a_1466_n136#" 0.487278
cap "asc_hysteresis_buffer$12_2/out" "asc_hysteresis_buffer$12_1/pfet$91_0/a_650_n136#" 0.315277
cap "asc_hysteresis_buffer$12_1/pfet$91_0/a_1262_n136#" "asc_hysteresis_buffer$12_2/out" 0.315277
cap "asc_hysteresis_buffer$12_1/pfet$91_0/a_854_n136#" "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" 0.497222
cap "asc_hysteresis_buffer$12_2/vdd" "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" 20.2282
cap "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" "asc_hysteresis_buffer$12_1/pfet$91_0/a_242_n136#" 0.497222
cap "asc_hysteresis_buffer$12_2/out" "asc_hysteresis_buffer$12_1/pfet$91_0/a_1566_0#" 24.1717
cap "asc_hysteresis_buffer$12_2/out" "asc_hysteresis_buffer$12_1/pfet$91_0/a_446_n136#" 0.315277
cap "asc_hysteresis_buffer$12_1/pfet$91_0/a_1058_n136#" "asc_hysteresis_buffer$12_2/out" 0.315277
cap "asc_hysteresis_buffer$12_2/out" "asc_hysteresis_buffer$12_1/pfet$91_0/a_1466_n136#" 0.308971
cap "asc_hysteresis_buffer$12_1/pfet$91_0/a_650_n136#" "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" 0.497222
cap "asc_hysteresis_buffer$12_1/pfet$91_0/a_1262_n136#" "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" 0.497222
cap "asc_hysteresis_buffer$12_2/out" "asc_hysteresis_buffer$12_1/pfet$91_0/a_854_n136#" 0.315277
cap "asc_hysteresis_buffer$12_2/out" "asc_hysteresis_buffer$12_1/pfet$91_0/a_242_n136#" 0.315277
cap "asc_hysteresis_buffer$12_2/out" "asc_hysteresis_buffer$12_2/vdd" 27.3128
cap "asc_hysteresis_buffer$12_1/pfet$88_0/a_650_n136#" "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" 0.315277
cap "asc_hysteresis_buffer$12_1/pfet$91_0/a_1566_0#" "asc_hysteresis_buffer$12_2/out" 4.36656
cap "asc_hysteresis_buffer$12_2/vdd" "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" 10.025
cap "asc_hysteresis_buffer$12_2/out" "asc_hysteresis_buffer$12_1/pfet$91_0/a_38_n136#" 0.315277
cap "asc_hysteresis_buffer$12_1/pfet$88_0/a_650_n136#" "asc_hysteresis_buffer$12_2/pfet$92_0/a_138_0#" 0.497222
cap "asc_hysteresis_buffer$12_2/vdd" "asc_hysteresis_buffer$12_2/pfet$92_0/a_138_0#" 2.69987
cap "asc_hysteresis_buffer$12_1/pfet$91_0/a_38_n136#" "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" 0.497222
cap "asc_hysteresis_buffer$12_1/pfet$88_0/a_750_0#" "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" 5.53153
cap "asc_hysteresis_buffer$12_2/vdd" "asc_hysteresis_buffer$12_2/out" 5.93021
cap "asc_hysteresis_buffer$12_2/pfet$91_0/a_242_n136#" "asc_hysteresis_buffer$12_1/pfet$88_0/a_750_0#" 11.4614
cap "asc_hysteresis_buffer$12_1/pfet$89_0/a_38_n136#" "asc_hysteresis_buffer$12_2/pfet$89_0/a_38_n136#" 0.497222
cap "asc_hysteresis_buffer$12_1/pfet$88_0/a_242_n136#" "asc_hysteresis_buffer$12_2/pfet$92_0/a_138_0#" 0.497222
cap "asc_hysteresis_buffer$12_1/pfet$88_0/a_242_n136#" "asc_hysteresis_buffer$12_2/pfet$91_0/a_242_n136#" 0.315277
cap "asc_hysteresis_buffer$12_2/vdd" "asc_hysteresis_buffer$12_2/pfet$92_0/a_138_0#" 8.55873
cap "asc_hysteresis_buffer$12_1/pfet$88_0/a_446_n136#" "asc_hysteresis_buffer$12_2/pfet$92_0/a_138_0#" 0.497222
cap "asc_hysteresis_buffer$12_2/pfet$91_0/a_242_n136#" "asc_hysteresis_buffer$12_2/vdd" 13.8105
cap "asc_hysteresis_buffer$12_1/pfet$88_0/a_38_n136#" "asc_hysteresis_buffer$12_2/pfet$92_0/a_138_0#" 0.497222
cap "asc_hysteresis_buffer$12_2/pfet$89_0/a_38_n136#" "asc_hysteresis_buffer$12_2/vdd" 2.69987
cap "asc_hysteresis_buffer$12_2/pfet$91_0/a_242_n136#" "asc_hysteresis_buffer$12_1/pfet$88_0/a_446_n136#" 0.315277
cap "asc_hysteresis_buffer$12_1/pfet$88_0/a_38_n136#" "asc_hysteresis_buffer$12_2/pfet$91_0/a_242_n136#" 0.315277
cap "asc_hysteresis_buffer$12_2/vss" "asc_hysteresis_buffer$12_2/out" -5.68434e-14
cap "asc_hysteresis_buffer$12_2/out" "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" 65.138
cap "asc_hysteresis_buffer$12_2/out" "asc_hysteresis_buffer$12_2/vdd" 58.7651
cap "asc_hysteresis_buffer$12_2/out" "asc_hysteresis_buffer$12_2/pfet$91_0/a_1362_0#" 36.144
cap "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" "asc_hysteresis_buffer$12_2/out" 0.282155
cap "qw_NOLclk$1_0/VDDd" "qw_NOLclk$1_0/m1_12351_431#" 9.68015
cap "qw_NOLclk$1_0/VDDd" "qw_NOLclk$1_0/m1_12351_431#" 15.7343
cap "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" "asc_hysteresis_buffer$12_2/out" 3.88623
cap "asc_hysteresis_buffer$12_2/vss" "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" 0.014999
cap "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" "asc_hysteresis_buffer$12_0/nfet$96_0/a_1466_n60#" 0.0111426
cap "asc_hysteresis_buffer$12_2/vss" "asc_hysteresis_buffer$12_2/out" 1.59702
cap "asc_hysteresis_buffer$12_2/out" "asc_hysteresis_buffer$12_0/nfet$96_0/a_1466_n60#" 0.00830189
cap "asc_hysteresis_buffer$12_0/nfet$96_0/a_1566_0#" "asc_hysteresis_buffer$12_2/out" 2.49532
cap "asc_hysteresis_buffer$12_2/vss" "asc_hysteresis_buffer$12_2/vdd" -0.29135
cap "asc_hysteresis_buffer$12_0/nfet$96_0/a_1058_n60#" "asc_hysteresis_buffer$12_2/out" 0.415095
cap "asc_hysteresis_buffer$12_0/nfet$96_0/a_650_n60#" "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" 0.557129
cap "asc_hysteresis_buffer$12_0/nfet$96_0/a_242_n60#" "asc_hysteresis_buffer$12_2/out" 0.415095
cap "asc_hysteresis_buffer$12_0/nfet$96_0/a_1262_n60#" "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" 0.557129
cap "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" "asc_hysteresis_buffer$12_2/out" 0.226649
cap "asc_hysteresis_buffer$12_0/nfet$96_0/a_854_n60#" "asc_hysteresis_buffer$12_2/out" 0.415095
cap "asc_hysteresis_buffer$12_2/vss" "asc_hysteresis_buffer$12_2/out" 24.6643
cap "asc_hysteresis_buffer$12_0/nfet$96_0/a_1566_0#" "asc_hysteresis_buffer$12_2/out" 26.0587
cap "asc_hysteresis_buffer$12_0/nfet$96_0/a_1466_n60#" "asc_hysteresis_buffer$12_2/out" 0.406793
cap "asc_hysteresis_buffer$12_0/nfet$96_0/a_446_n60#" "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" 0.557129
cap "asc_hysteresis_buffer$12_0/nfet$96_0/a_1058_n60#" "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" 0.557129
cap "asc_hysteresis_buffer$12_0/nfet$96_0/a_650_n60#" "asc_hysteresis_buffer$12_2/out" 0.415095
cap "asc_hysteresis_buffer$12_0/nfet$96_0/a_1262_n60#" "asc_hysteresis_buffer$12_2/out" 0.415095
cap "asc_hysteresis_buffer$12_0/nfet$96_0/a_242_n60#" "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" 0.557129
cap "asc_hysteresis_buffer$12_0/nfet$96_0/a_854_n60#" "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" 0.557129
cap "asc_hysteresis_buffer$12_2/vss" "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" 6.67058
cap "asc_hysteresis_buffer$12_0/nfet$96_0/a_446_n60#" "asc_hysteresis_buffer$12_2/out" 0.415095
cap "asc_hysteresis_buffer$12_0/nfet$96_0/a_1466_n60#" "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" 0.545986
cap "asc_hysteresis_buffer$12_0/nfet$93_0/a_650_n60#" "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" 0.415095
cap "asc_hysteresis_buffer$12_0/nfet$96_0/a_38_n60#" "asc_hysteresis_buffer$12_2/out" 0.415095
cap "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" "asc_hysteresis_buffer$12_2/vss" 6.0512
cap "asc_hysteresis_buffer$12_0/nfet$93_0/a_650_n60#" "asc_hysteresis_buffer$12_2/pfet$92_0/a_138_0#" 0.557129
cap "asc_hysteresis_buffer$12_0/nfet$96_0/a_38_n60#" "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" 0.557129
cap "asc_hysteresis_buffer$12_2/pfet$92_0/a_138_0#" "asc_hysteresis_buffer$12_2/vss" 0.749951
cap "asc_hysteresis_buffer$12_2/out" "asc_hysteresis_buffer$12_2/vss" 3.25439
cap "asc_hysteresis_buffer$12_0/nfet$93_0/a_750_0#" "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" 5.65709
cap "asc_hysteresis_buffer$12_0/nfet$96_0/a_1566_0#" "asc_hysteresis_buffer$12_2/out" 4.66791
cap "asc_hysteresis_buffer$12_2/vss" "asc_hysteresis_buffer$12_2/pfet$92_0/a_138_0#" 2.73071
cap "asc_hysteresis_buffer$12_2/pfet$91_0/a_242_n136#" "asc_hysteresis_buffer$12_0/nfet$93_0/a_242_n60#" 0.415095
cap "asc_hysteresis_buffer$12_0/nfet$94_0/a_38_n60#" "asc_hysteresis_buffer$12_2/pfet$89_0/a_38_n136#" 0.557129
cap "asc_hysteresis_buffer$12_2/pfet$92_0/a_138_0#" "asc_hysteresis_buffer$12_0/nfet$93_0/a_446_n60#" 0.557129
cap "asc_hysteresis_buffer$12_0/nfet$93_0/a_38_n60#" "asc_hysteresis_buffer$12_2/pfet$91_0/a_242_n136#" 0.415095
cap "asc_hysteresis_buffer$12_2/vss" "asc_hysteresis_buffer$12_2/pfet$89_0/a_38_n136#" 0.749951
cap "asc_hysteresis_buffer$12_2/pfet$92_0/a_138_0#" "asc_hysteresis_buffer$12_0/nfet$93_0/a_242_n60#" 0.557129
cap "asc_hysteresis_buffer$12_0/nfet$93_0/a_38_n60#" "asc_hysteresis_buffer$12_2/pfet$92_0/a_138_0#" 0.557129
cap "asc_hysteresis_buffer$12_2/pfet$91_0/a_242_n136#" "asc_hysteresis_buffer$12_0/nfet$93_0/a_750_0#" 12.4051
cap "asc_hysteresis_buffer$12_2/vss" "asc_hysteresis_buffer$12_2/pfet$91_0/a_242_n136#" 10.6597
cap "asc_hysteresis_buffer$12_2/pfet$91_0/a_242_n136#" "asc_hysteresis_buffer$12_0/nfet$93_0/a_446_n60#" 0.415095
cap "asc_hysteresis_buffer$12_2/vss" "DATAd" 0.305911
cap "m1_950816_513481#" "qw_NOLclk$1_0/pfet$96_0/a_838_0#" 94.1348
cap "qw_NOLclk$1_0/VDDd" "m1_950816_513481#" 39.3978
cap "qw_NOLclk$1_0/VDDd" "qw_NOLclk$1_0/VSSd" -2.13079
cap "qw_NOLclk$1_0/VDDd" "qw_NOLclk$1_0/nfet$101_2/a_838_0#" 14.5258
cap "qw_NOLclk$1_0/VDDd" "qw_NOLclk$1_0/pfet$96_0/a_838_0#" 8.06004
cap "qw_NOLclk$1_0/nfet$101_2/a_838_0#" "qw_NOLclk$1_0/VDDd" 10.027
cap "m1_950816_513481#" "qw_NOLclk$1_0/pfet$96_0/a_838_0#" 39.4836
cap "m1_950816_513481#" "qw_NOLclk$1_0/nfet$101_2/a_838_0#" 264.55
cap "m1_950816_513481#" "qw_NOLclk$1_0/VDDd" 80.2733
cap "qw_NOLclk$1_0/pfet$96_0/a_38_n136#" "m1_950816_513481#" 72.0345
cap "qw_NOLclk$1_0/pfet$96_1/a_38_n136#" "qw_NOLclk$1_0/VDDd" 1.13687e-13
cap "qw_NOLclk$1_0/PHI_1" "qw_NOLclk$1_0/VDDd" 139.082
cap "qw_NOLclk$1_0/pfet$96_1/a_38_n136#" "qw_NOLclk$1_0/PHI_1" 80.029
cap "qw_NOLclk$1_0/PHI_1" "qw_NOLclk$1_0/nfet$101_2/a_838_0#" 22.429
cap "qw_NOLclk$1_0/pfet$96_0/a_38_n136#" "qw_NOLclk$1_0/PHI_1" 33.0337
cap "qw_NOLclk$1_0/pfet$96_0/a_38_n136#" "qw_NOLclk$1_0/PHI_1" 2.43207
cap "qw_NOLclk$1_0/pfet$97_0/a_38_n136#" "qw_NOLclk$1_0/pfet$96_1/a_38_n136#" -1.59086
cap "qw_NOLclk$1_0/pfet$96_1/a_38_n136#" "qw_NOLclk$1_0/VDDd" -10.8891
cap "qw_NOLclk$1_0/pfet$97_0/a_38_n136#" "qw_NOLclk$1_0/PHI_1" 27.0858
cap "qw_NOLclk$1_0/PHI_1" "qw_NOLclk$1_0/VDDd" 161.06
cap "qw_NOLclk$1_0/PHI_1" "qw_NOLclk$1_0/nfet$103_1/a_242_n60#" 0.016557
cap "qw_NOLclk$1_0/pfet$96_1/a_38_n136#" "qw_NOLclk$1_0/PHI_1" 140.132
cap "qw_NOLclk$1_0/pfet$98_1/a_38_n136#" "qw_NOLclk$1_0/PHI_1" 24.3167
cap "qw_NOLclk$1_0/pfet$97_0/a_38_n136#" "qw_NOLclk$1_0/VDDd" -1.40096
cap "qw_NOLclk$1_0/pfet$98_1/a_38_n136#" "qw_NOLclk$1_0/pfet$95_0/a_438_0#" -1.31722
cap "qw_NOLclk$1_0/nfet$103_1/a_242_n60#" "SCHMITT$5_0/VSS" 1.28951
cap "qw_NOLclk$1_0/VDDd" "qw_NOLclk$1_0/pfet$98_1/a_38_n136#" -1.04143
cap "qw_NOLclk$1_0/nfet$103_1/a_242_n60#" "SCHMITT$5_0/OUT" 0.026214
cap "qw_NOLclk$1_0/PHI_1" "qw_NOLclk$1_0/pfet$98_1/a_38_n136#" 5.91039
cap "qw_NOLclk$1_0/pfet$97_1/a_38_n136#" "SCHMITT$5_0/VDD" 0.25759
cap "SCHMITT$5_0/VSS" "qw_NOLclk$1_0/VDDd" 35.8859
cap "qw_NOLclk$1_0/VDDd" "SCHMITT$5_0/OUT" 3.34434
cap "SCHMITT$5_0/VSS" "qw_NOLclk$1_0/nfet$103_1/a_242_n60#" 1.3365
cap "qw_NOLclk$1_0/nfet$103_1/a_242_n60#" "SCHMITT$5_0/OUT" 0.794591
cap "qw_NOLclk$1_0/pfet$97_1/a_38_n136#" "SCHMITT$5_0/VSS" 16.7574
cap "SCHMITT$5_0/VSS" "SCHMITT$5_0/OUT" 20.7828
cap "qw_NOLclk$1_0/pfet$97_1/a_38_n136#" "SCHMITT$5_0/OUT" 5.30909
cap "asc_hysteresis_buffer$12_2/vss" "SCHMITT$5_0/nfet$99_0/a_n84_0#" 44.4603
cap "SCHMITT$5_0/IN" "SCHMITT$5_0/nfet$99_0/a_n84_0#" 0.0809345
cap "qw_NOLclk$1_0/VDDd" "SCHMITT$5_0/OUT" 0.159187
cap "asc_hysteresis_buffer$12_2/vss" "SCHMITT$5_0/OUT" 64.9616
cap "SCHMITT$5_0/VDD" "asc_hysteresis_buffer$12_2/vss" 1.45903
cap "SCHMITT$5_0/IN" "asc_hysteresis_buffer$12_2/vss" 6.33733
cap "SCHMITT$5_0/IN" "asc_hysteresis_buffer$12_2/out" 2.49532
cap "SCHMITT$5_0/IN" "asc_hysteresis_buffer$12_0/vdd" -2.77556e-17
cap "asc_hysteresis_buffer$12_2/vss" "asc_hysteresis_buffer$12_0/vdd" -0.29135
cap "asc_hysteresis_buffer$12_2/vss" "SCHMITT$5_0/IN" 25.5917
cap "asc_hysteresis_buffer$12_2/vss" "SCHMITT$5_0/VDD" 0.595959
cap "asc_hysteresis_buffer$12_2/vss" "asc_hysteresis_buffer$12_0/nfet$96_0/a_1466_n60#" 0.371933
cap "SCHMITT$5_0/IN" "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" 0.00830189
cap "asc_hysteresis_buffer$12_0/nfet$96_0/a_1466_n60#" "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" 0.0111426
cap "SCHMITT$5_0/IN" "SCHMITT$5_0/nfet$99_0/a_n84_0#" 0.240366
cap "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" "SCHMITT$5_0/IN" 2.89736
cap "asc_hysteresis_buffer$12_2/vss" "SCHMITT$5_0/IN" 24.6643
cap "asc_hysteresis_buffer$12_0/nfet$96_0/a_1466_n60#" "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" 3.88876
cap "asc_hysteresis_buffer$12_2/out" "SCHMITT$5_0/IN" 26.0587
cap "asc_hysteresis_buffer$12_2/vss" "asc_hysteresis_buffer$12_0/nfet$96_0/a_1466_n60#" 6.67058
cap "asc_hysteresis_buffer$12_2/pfet$88_0/a_650_n136#" "asc_hysteresis_buffer$12_0/nfet$96_0/a_1466_n60#" 0.415095
cap "asc_hysteresis_buffer$12_2/vss" "asc_hysteresis_buffer$12_0/nfet$96_0/a_1466_n60#" 5.26021
cap "asc_hysteresis_buffer$12_2/vss" "asc_hysteresis_buffer$12_0/out" 3.25439
cap "asc_hysteresis_buffer$12_2/pfet$88_0/a_650_n136#" "asc_hysteresis_buffer$12_0/pfet$92_0/a_138_0#" 0.557129
cap "asc_hysteresis_buffer$12_2/vss" "asc_hysteresis_buffer$12_0/pfet$92_0/a_138_0#" 0.749951
cap "asc_hysteresis_buffer$12_2/out" "asc_hysteresis_buffer$12_0/out" 4.66791
cap "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" "asc_hysteresis_buffer$12_0/nfet$96_0/a_1466_n60#" 6.21422
cap "asc_hysteresis_buffer$12_2/pfet$91_0/a_1466_n136#" "asc_hysteresis_buffer$12_0/out" 0.415095
cap "asc_hysteresis_buffer$12_0/nfet$94_0/a_38_n60#" "asc_hysteresis_buffer$12_2/pfet$89_0/a_38_n136#" 0.557129
cap "asc_hysteresis_buffer$12_0/pfet$92_0/a_138_0#" "asc_hysteresis_buffer$12_2/vss" 2.73071
cap "asc_hysteresis_buffer$12_0/nfet$94_0/a_38_n60#" "asc_hysteresis_buffer$12_2/vss" 0.749951
cap "asc_hysteresis_buffer$12_2/vss" "asc_hysteresis_buffer$12_0/nfet$96_0/a_242_n60#" 10.6597
cap "asc_hysteresis_buffer$12_0/pfet$92_0/a_138_0#" "asc_hysteresis_buffer$12_2/pfet$88_0/a_650_n136#" 1.67139
cap "asc_hysteresis_buffer$12_2/pfet$88_0/a_650_n136#" "asc_hysteresis_buffer$12_0/nfet$96_0/a_242_n60#" 1.24528
cap "asc_hysteresis_buffer$12_2/pfet$91_0/a_242_n136#" "asc_hysteresis_buffer$12_0/nfet$96_0/a_242_n60#" 12.4051
cap "asc_hysteresis_buffer$12_2/vss" "asc_hysteresis_buffer$12_0/in" 0.305911
cap "m1_950816_513481#" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" -3.55271e-15
cap "m1_950816_513481#" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 11.9976
cap "m1_950816_513481#" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 14.3805
cap "SRegister_10$1_4/out[10]" "m1_950816_513481#" -1.77636e-15
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "m1_950816_513481#" 2.10216
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0937199
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 8.32339
cap "SRegister_10$1_4/default10" "m1_950816_513481#" 5.43154
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/q" 0.0276531
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "m1_950816_513481#" 2.10617
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "m1_950816_515042#" 18.2323
cap "m1_950816_515042#" "SRegister_10$1_4/q" 4.9751
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "m1_950816_513481#" 4.62648
cap "SRegister_10$1_4/default10" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -15.0804
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "m1_950816_513481#" 19.8476
cap "m1_950816_513481#" "SRegister_10$1_4/q" 32.8964
cap "m1_957072_503439#" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.126714
cap "m1_950816_515042#" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.17458
cap "m1_950816_515042#" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 5.45791
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/q" 1.33849
cap "m1_950816_515042#" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 3.95212
cap "SRegister_10$1_4/q" "m1_950816_513481#" 15.4615
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "m1_950816_513481#" 67.1312
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "m1_950816_513481#" 6.4859
cap "SRegister_10$1_4/default10" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -1.77636e-15
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "m1_950816_513481#" 14.5884
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.0239321
cap "SRegister_10$1_4/Register_unitcell$1_5/VDDd" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 8.30662
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "m1_950816_513481#" 1.72843
cap "SRegister_10$1_4/default10" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.107839
cap "m1_950816_515042#" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" 0.712176
cap "m1_950816_515042#" "SRegister_10$1_4/Register_unitcell$1_5/VDDd" 43.8205
cap "m1_950816_515042#" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 10.6951
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m1_950816_515042#" 2.21602
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "m1_950816_513481#" 6.3959
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "m1_950816_513481#" 10.0144
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "m1_950816_513481#" 0.802261
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "m1_950816_513481#" 20.9171
cap "SRegister_10$1_4/Register_unitcell$1_5/VDDd" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 12.4428
cap "SRegister_10$1_4/default10" "m1_950816_513481#" 9.7803
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_5/VDDd" 2.0256
cap "m1_950816_515042#" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 24.6578
cap "SRegister_10$1_4/Register_unitcell$1_5/VDDd" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 18.5902
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "m1_950816_515042#" 2.49648
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "m1_950816_513481#" 3.48895
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_4/Register_unitcell$1_5/en" 1.14318
cap "m1_950816_515042#" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 6.49974
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "m1_950816_513481#" 3.02266
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "m1_950816_513481#" 0.394778
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "m1_950816_513481#" 0.0525452
cap "m1_950816_515042#" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" 1.15729
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_5/en" 0.0323715
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "m1_950816_513481#" 0.507149
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "m1_950816_513481#" 36.8631
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_5/en" 0.100659
cap "SRegister_10$1_4/Register_unitcell$1_5/VDDd" "m1_950816_513481#" 54.1277
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m1_950816_513481#" 7.32925
cap "SRegister_10$1_4/Register_unitcell$1_5/VDDd" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.10332
cap "SRegister_10$1_4/default10" "SRegister_10$1_4/Register_unitcell$1_5/VDDd" -28.6238
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/phi1" 5.70679
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.130643
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_5/VDDd" 1.20397
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_4/Register_unitcell$1_5/phi1" 0.951835
cap "SRegister_10$1_4/Register_unitcell$1_5/phi2" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" 1.32367
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_5/VDDd" 37.6896
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_5/VDDd" 6.28156
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 7.30177
cap "SRegister_10$1_4/Register_unitcell$1_5/phi2" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.542324
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0112653
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.53142
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 38.9647
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_5/phi1" 4.36041
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_5/phi1" 19.1081
cap "SRegister_10$1_4/default10" "SRegister_10$1_4/Register_unitcell$1_5/VDDd" -28.4152
cap "SRegister_10$1_4/Register_unitcell$1_5/phi2" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.656064
cap "SRegister_10$1_4/Register_unitcell$1_5/phi2" "SRegister_10$1_4/Register_unitcell$1_5/phi1" 29.3704
cap "SRegister_10$1_4/Register_unitcell$1_5/phi2" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 2.21355
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_5/VDDd" 2.11932
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "SRegister_10$1_4/Register_unitcell$1_5/phi1" 2.36171
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.77882
cap "SRegister_10$1_4/Register_unitcell$1_5/phi2" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.06278
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 5.45303
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_5/phi1" 1.46911
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_5/phi1" 21.4549
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.257656
cap "SRegister_10$1_4/Register_unitcell$1_5/VDDd" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.759349
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_5/VDDd" 0.171921
cap "SRegister_10$1_4/Register_unitcell$1_5/phi2" "SRegister_10$1_4/Register_unitcell$1_5/VDDd" 57.4369
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/default10" 14.9198
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 18.712
cap "SRegister_10$1_4/Register_unitcell$1_5/phi2" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 1.49227
cap "SRegister_10$1_4/Register_unitcell$1_5/phi2" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.35336
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/q" 0.735561
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.852127
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.0682572
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 17.0784
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 19.0517
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_5/en" -14.9399
cap "SRegister_10$1_4/Register_unitcell$1_5/phi2" "SRegister_10$1_4/Register_unitcell$1_4/q" 1.38708
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -28.4152
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_4/Register_unitcell$1_5/phi1" 0.394778
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_5/phi2" -255.657
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 18.3967
cap "SRegister_10$1_4/Register_unitcell$1_5/phi2" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.28229
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" "SRegister_10$1_4/Register_unitcell$1_5/phi2" 0.463214
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_4/q" 24.2143
cap "SRegister_10$1_4/Register_unitcell$1_5/phi2" "SRegister_10$1_4/default9" 1.91461
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0644902
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/out[9]" 7.8208
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" -0.622128
cap "SRegister_10$1_4/Register_unitcell$1_5/phi2" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.02358
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 2.6372
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.899355
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" 0.492741
cap "SRegister_10$1_4/out[9]" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.340249
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/default9" 20.0745
cap "SRegister_10$1_4/Register_unitcell$1_5/phi2" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 57.4853
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 3.12828
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" -0.27187
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 13.3834
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.10332
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "SRegister_10$1_4/Register_unitcell$1_5/phi1" 0.00920708
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_5/en" 0.0193059
cap "SRegister_10$1_4/Register_unitcell$1_5/phi2" "SRegister_10$1_4/Register_unitcell$1_5/phi1" -1005.02
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_5/phi1" 11.6107
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0702103
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_5/phi1" 3.18502
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -28.4152
cap "SRegister_10$1_4/Register_unitcell$1_4/q" "SRegister_10$1_4/Register_unitcell$1_5/phi2" 1.05802
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/q" 2.31306
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_5/phi2" 0.401143
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.85117
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_5/en" 0.0644902
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.11932
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_5/phi1" 0.882283
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 6.28156
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_5/phi1" 0.302593
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_5/phi1" -15.5136
cap "SRegister_10$1_4/Register_unitcell$1_4/q" "SRegister_10$1_4/Register_unitcell$1_5/phi1" 7.58997
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_5/phi1" 1.08871
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_5/phi1" 4.26745
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 6.19912
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.59948
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "SRegister_10$1_4/Register_unitcell$1_5/phi1" 0.019342
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_5/phi1" 0.11169
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_5/phi1" 1.21659
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/phi1" -57.8294
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -2.66454e-15
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/out[9]" -0.358876
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_5/phi2" -9.51534
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_5/phi1" 0.817257
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.106391
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.62869
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.107591
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 37.8847
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 20.8753
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_5/phi1" -18.0857
cap "SRegister_10$1_4/Register_unitcell$1_4/VDDd" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 12.3444
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 3.34909
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.0233023
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.315128
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" -8.88178e-16
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_4/Register_unitcell$1_5/phi1" 0.00275555
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.43878
cap "SRegister_10$1_4/Register_unitcell$1_4/VDDd" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 38.3758
cap "SRegister_10$1_4/Register_unitcell$1_5/phi2" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 12.2193
cap "SRegister_10$1_4/Register_unitcell$1_4/VDDd" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 8.2148
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_4/VDDd" -28.6238
cap "SRegister_10$1_4/Register_unitcell$1_5/phi2" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.82941
cap "SRegister_10$1_4/Register_unitcell$1_4/VDDd" "SRegister_10$1_4/Register_unitcell$1_5/phi1" 3.03369
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_5/phi2" -1005.02
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.753958
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_5/phi1" 1.49051
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_4/en" -57.6951
cap "SRegister_10$1_4/Register_unitcell$1_4/VDDd" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 3.4376
cap "SRegister_10$1_4/Register_unitcell$1_4/q" "SRegister_10$1_4/Register_unitcell$1_5/phi1" 2.43554
cap "SRegister_10$1_4/Register_unitcell$1_4/VDDd" "SRegister_10$1_4/Register_unitcell$1_5/phi2" -25.1612
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.068001
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/default9" -8.31422
cap "SRegister_10$1_4/Register_unitcell$1_4/phi2" "SRegister_10$1_4/default9" 1.91461
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/out[8]" 0.340249
cap "SRegister_10$1_4/Register_unitcell$1_4/VDDd" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.11932
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "SRegister_10$1_4/Register_unitcell$1_4/phi1" -57.6841
cap "SRegister_10$1_4/Register_unitcell$1_4/phi2" "SRegister_10$1_4/Register_unitcell$1_4/phi1" -991.275
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.21932
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.0682572
cap "SRegister_10$1_4/Register_unitcell$1_4/phi2" "SRegister_10$1_4/Register_unitcell$1_3/q" 0.375293
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_3/q" 3.68386
cap "SRegister_10$1_4/Register_unitcell$1_4/VDDd" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.10332
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.136743
cap "SRegister_10$1_4/Register_unitcell$1_4/VDDd" "SRegister_10$1_4/default9" -28.4152
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/default9" 4.44089e-16
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.0131759
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_4/phi1" 0.284925
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_4/en" 0.0626422
cap "SRegister_10$1_4/Register_unitcell$1_4/VDDd" "SRegister_10$1_4/Register_unitcell$1_4/phi2" 28.8659
cap "SRegister_10$1_4/Register_unitcell$1_4/VDDd" "SRegister_10$1_4/Register_unitcell$1_4/phi1" 0.790381
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_4/phi1" 2.90632
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.0229482
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.852127
cap "SRegister_10$1_4/Register_unitcell$1_4/VDDd" "SRegister_10$1_4/Register_unitcell$1_3/q" 0.735561
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0644902
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.23287
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_4/phi1" 2.0789
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_4/en" 0.0112653
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_4/phi1" 4.39716
cap "SRegister_10$1_4/Register_unitcell$1_4/VDDd" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 2.84396
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_4/Register_unitcell$1_4/phi1" 0.00920708
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0250191
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 6.82161
cap "SRegister_10$1_4/Register_unitcell$1_4/VDDd" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 16.0512
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.78918
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/phi1" 6.32516
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_4/phi1" 0.0561697
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "SRegister_10$1_4/Register_unitcell$1_4/phi1" -56.8396
cap "SRegister_10$1_4/Register_unitcell$1_4/phi2" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 17.0153
cap "SRegister_10$1_4/Register_unitcell$1_4/phi2" "SRegister_10$1_4/Register_unitcell$1_4/phi1" -1002.14
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.33566
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 6.28156
cap "SRegister_10$1_4/default8" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -28.4152
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0702103
cap "SRegister_10$1_4/default8" "SRegister_10$1_4/Register_unitcell$1_4/phi1" -0.617941
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_4/phi1" 0.302593
cap "SRegister_10$1_4/Register_unitcell$1_3/q" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.31306
cap "SRegister_10$1_4/Register_unitcell$1_3/q" "SRegister_10$1_4/Register_unitcell$1_4/phi1" 8.15608
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/out[8]" 7.46192
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.37622
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.49235
cap "SRegister_10$1_4/Register_unitcell$1_3/q" "SRegister_10$1_4/Register_unitcell$1_4/phi2" 1.05802
cap "SRegister_10$1_4/default8" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -1.77636e-15
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_4/phi1" 0.461093
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0644902
cap "SRegister_10$1_4/default8" "SRegister_10$1_4/Register_unitcell$1_4/phi1" -18.3674
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.26162
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 16.8409
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_4/phi1" 0.00409833
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 9.42389
cap "SRegister_10$1_4/Register_unitcell$1_3/VDDd" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 18.5436
cap "SRegister_10$1_4/Register_unitcell$1_4/phi2" "SRegister_10$1_4/Register_unitcell$1_4/phi1" -1005.02
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_4/phi1" -57.9265
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 1.47827
cap "SRegister_10$1_4/Register_unitcell$1_3/VDDd" "SRegister_10$1_4/Register_unitcell$1_4/phi1" 9.90389
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_4/phi1" 0.18191
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.019342
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_4/Register_unitcell$1_4/phi1" 0.00275555
cap "SRegister_10$1_4/Register_unitcell$1_3/VDDd" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.10332
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.0239321
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.71626
cap "SRegister_10$1_4/Register_unitcell$1_4/phi2" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 3.0566
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.15982
cap "SRegister_10$1_4/Register_unitcell$1_4/phi2" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.8498
cap "SRegister_10$1_4/default8" "SRegister_10$1_4/Register_unitcell$1_3/VDDd" -28.6238
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.45288
cap "SRegister_10$1_4/Register_unitcell$1_3/VDDd" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 9.97751
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0193059
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.00920708
cap "SRegister_10$1_4/Register_unitcell$1_3/VDDd" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 8.30662
cap "SRegister_10$1_4/Register_unitcell$1_3/q" "SRegister_10$1_4/Register_unitcell$1_4/phi1" 2.43554
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_4/phi1" 0.826113
cap "SRegister_10$1_4/Register_unitcell$1_3/VDDd" "SRegister_10$1_4/Register_unitcell$1_4/phi2" -14.2338
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 6.50306
cap "SRegister_10$1_4/default8" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.107839
cap "SRegister_10$1_4/Register_unitcell$1_3/VDDd" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.11932
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 4.39716
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_3/phi1" -57.4527
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 1.01245
cap "SRegister_10$1_4/default8" "SRegister_10$1_4/Register_unitcell$1_3/VDDd" -28.4152
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_3/VDDd" 5.59117
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0112653
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 0.0229482
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_3/VDDd" 2.11932
cap "SRegister_10$1_4/default8" "SRegister_10$1_4/Register_unitcell$1_3/phi2" -1.77636e-15
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 0.0650614
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_3/phi2" -977.381
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 12.5401
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.275577
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_3/phi2" 0.0376979
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_3/VDDd" 0.171921
cap "SRegister_10$1_4/Register_unitcell$1_3/VDDd" "SRegister_10$1_4/Register_unitcell$1_3/phi2" 29.1701
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 0.0343368
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 3.69734
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.28613
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_3/VDDd" 0.759349
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.0131759
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 0.133218
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 2.60412
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/default8" -15.2659
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.130643
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_3/VDDd" 0.133774
cap "SRegister_10$1_4/Register_unitcell$1_3/VDDd" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 6.28156
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_3/phi2" 0.380745
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_3/phi2" 36.8678
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.96955
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -28.4152
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 0.00920708
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/out[7]" 0.340249
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 0.0093485
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 0.741263
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 3.54403
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/out[7]" 6.86552
cap "SRegister_10$1_4/Register_unitcell$1_2/q" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.735561
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 0.852127
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_3/phi2" -994.995
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 6.78728
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 5.40187
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_3/phi2" 1.91461
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0644902
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 18.3967
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.647753
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_3/phi1" -57.0092
cap "SRegister_10$1_4/Register_unitcell$1_2/q" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 5.37549
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 4.82453
cap "SRegister_10$1_4/Register_unitcell$1_2/q" "SRegister_10$1_4/Register_unitcell$1_3/phi2" 0.375293
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.10332
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 0.00748075
cap "SRegister_10$1_4/default7" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -2.22045e-16
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_3/phi1" -57.7569
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 11.2651
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 2.77452
cap "SRegister_10$1_4/default7" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -28.4152
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_2/q" 2.31306
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_3/phi2" -5.99223
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_3/en" 0.0193059
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.11932
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.882283
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0702103
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 6.28156
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 0.302593
cap "SRegister_10$1_4/default7" "SRegister_10$1_4/Register_unitcell$1_3/phi1" -14.511
cap "SRegister_10$1_4/Register_unitcell$1_2/q" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 7.63351
cap "SRegister_10$1_4/Register_unitcell$1_3/phi2" "SRegister_10$1_4/Register_unitcell$1_3/phi1" -1005.02
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 4.26745
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_3/en" 0.0644902
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 4.5571
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.59728
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 0.019342
cap "SRegister_10$1_4/Register_unitcell$1_2/q" "SRegister_10$1_4/Register_unitcell$1_3/phi2" 1.05802
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.0315518
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 1.15848
cap "SRegister_10$1_4/default7" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -2.66454e-15
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/out[7]" 0.596406
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 0.814186
cap "SRegister_10$1_4/Register_unitcell$1_2/en" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.753958
cap "SRegister_10$1_4/Register_unitcell$1_2/q" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 2.43554
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_3/phi1" -0.0274535
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.0239321
cap "SRegister_10$1_4/Register_unitcell$1_2/VDDd" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 3.20121
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.00172633
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_3/phi2" -1005.02
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_2/VDDd" 2.7643
cap "SRegister_10$1_4/Register_unitcell$1_2/en" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0324117
cap "SRegister_10$1_4/default7" "SRegister_10$1_4/Register_unitcell$1_2/VDDd" -28.6238
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.63177
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 0.315128
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/default7" 0.107839
cap "SRegister_10$1_4/Register_unitcell$1_2/en" "SRegister_10$1_4/Register_unitcell$1_3/phi1" -57.6951
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 37.3347
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_4/default7" -1.77636e-15
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 20.7259
cap "SRegister_10$1_4/Register_unitcell$1_3/phi2" "SRegister_10$1_4/Register_unitcell$1_2/VDDd" -25.1612
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 3.72854
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 1.45288
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_2/VDDd" 13.9865
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.39641
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 0.00275555
cap "SRegister_10$1_4/Register_unitcell$1_3/phi2" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 11.5183
cap "SRegister_10$1_4/Register_unitcell$1_3/phi2" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 4.13917
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_4/Register_unitcell$1_2/VDDd" 36.2147
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_2/VDDd" 8.88372
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/default7" -18.0823
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_4/Register_unitcell$1_2/phi1" 0.00920708
cap "SRegister_10$1_4/Register_unitcell$1_2/phi1" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.315062
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.0250191
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/default7" 4.44089e-16
cap "SRegister_10$1_4/Register_unitcell$1_2/phi1" "SRegister_10$1_4/default7" -8.97906
cap "SRegister_10$1_4/Register_unitcell$1_2/phi2" "SRegister_10$1_4/default7" 1.91461
cap "SRegister_10$1_4/Register_unitcell$1_2/VDDd" "SRegister_10$1_4/default7" -28.4152
cap "SRegister_10$1_4/Register_unitcell$1_2/phi1" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 5.92757
cap "SRegister_10$1_4/Register_unitcell$1_2/VDDd" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.10332
cap "SRegister_10$1_4/Register_unitcell$1_2/phi1" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.0131759
cap "SRegister_10$1_4/Register_unitcell$1_2/en" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0112653
cap "SRegister_10$1_4/Register_unitcell$1_2/phi1" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 2.94869
cap "SRegister_10$1_4/Register_unitcell$1_2/VDDd" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 3.08036
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_2/phi1" 0.284925
cap "SRegister_10$1_4/Register_unitcell$1_2/phi2" "SRegister_10$1_4/Register_unitcell$1_2/phi1" -991.275
cap "SRegister_10$1_4/Register_unitcell$1_2/VDDd" "SRegister_10$1_4/Register_unitcell$1_2/phi2" 28.8659
cap "SRegister_10$1_4/Register_unitcell$1_2/VDDd" "SRegister_10$1_4/Register_unitcell$1_2/phi1" 0.769603
cap "SRegister_10$1_4/Register_unitcell$1_2/phi2" "SRegister_10$1_4/Register_unitcell$1_1/q" 0.375293
cap "SRegister_10$1_4/Register_unitcell$1_1/q" "SRegister_10$1_4/Register_unitcell$1_2/phi1" 3.54289
cap "SRegister_10$1_4/Register_unitcell$1_2/VDDd" "SRegister_10$1_4/Register_unitcell$1_1/q" 0.735561
cap "SRegister_10$1_4/Register_unitcell$1_2/phi1" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.158324
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_4/Register_unitcell$1_2/en" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0644902
cap "SRegister_10$1_4/Register_unitcell$1_2/phi1" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 4.39716
cap "SRegister_10$1_4/Register_unitcell$1_2/VDDd" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.11932
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_4/Register_unitcell$1_2/phi1" 0.0229482
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/default7" 0.788758
cap "SRegister_10$1_4/Register_unitcell$1_2/phi2" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.0913788
cap "SRegister_10$1_4/Register_unitcell$1_2/phi1" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 1.23812
cap "SRegister_10$1_4/Register_unitcell$1_2/VDDd" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.182244
cap "SRegister_10$1_4/Register_unitcell$1_2/phi1" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.978879
cap "SRegister_10$1_4/Register_unitcell$1_2/VDDd" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 14.4092
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/out[6]" 0.283998
cap "SRegister_10$1_4/Register_unitcell$1_2/en" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0982315
cap "SRegister_10$1_4/Register_unitcell$1_2/phi1" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 2.17632
cap "SRegister_10$1_4/Register_unitcell$1_2/en" "SRegister_10$1_4/Register_unitcell$1_2/phi1" -57.6841
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_2/phi1" 0.894047
cap "SRegister_10$1_4/Register_unitcell$1_2/phi2" "SRegister_10$1_4/Register_unitcell$1_2/phi1" -1001.59
cap "SRegister_10$1_4/out[6]" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0562509
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_2/phi1" 0.0282289
cap "SRegister_10$1_4/Register_unitcell$1_2/phi2" "SRegister_10$1_4/Register_unitcell$1_1/q" 1.05802
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_2/phi1" 2.55778
cap "SRegister_10$1_4/Register_unitcell$1_2/en" "SRegister_10$1_4/Register_unitcell$1_2/phi1" -56.8396
cap "SRegister_10$1_4/Register_unitcell$1_2/phi2" "SRegister_10$1_4/default6" 19.1764
cap "SRegister_10$1_4/Register_unitcell$1_1/q" "SRegister_10$1_4/Register_unitcell$1_2/phi1" 8.19962
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/default6" -28.4152
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_2/phi1" 6.25444
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_1/q" 2.31306
cap "SRegister_10$1_4/Register_unitcell$1_2/phi1" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.19319
cap "SRegister_10$1_4/Register_unitcell$1_2/en" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0670199
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_2/phi1" 0.30073
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0633695
cap "SRegister_10$1_4/out[6]" "SRegister_10$1_4/Register_unitcell$1_2/phi1" 7.46192
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_2/phi1" 2.63021
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 5.49803
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_2/phi1" 0.402977
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 4.13436
cap "SRegister_10$1_4/Register_unitcell$1_2/phi1" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 9.30405
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.00319036
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_2/phi1" 1.45288
cap "SRegister_10$1_4/Register_unitcell$1_2/phi1" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 6.50306
cap "SRegister_10$1_4/Register_unitcell$1_2/phi1" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.40409
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_4/Register_unitcell$1_2/phi1" 0.00275555
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 18.5436
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_2/phi1" 10.5152
cap "SRegister_10$1_4/Register_unitcell$1_2/phi1" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.019342
cap "SRegister_10$1_4/Register_unitcell$1_2/phi1" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.882283
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 6.07596
cap "SRegister_10$1_4/Register_unitcell$1_1/VSSd" "SRegister_10$1_4/default6" -28.4152
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0193059
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 8.30662
cap "SRegister_10$1_4/Register_unitcell$1_2/phi1" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.158897
cap "SRegister_10$1_4/Register_unitcell$1_2/phi1" "SRegister_10$1_4/Register_unitcell$1_2/phi2" -1005.02
cap "SRegister_10$1_4/Register_unitcell$1_2/phi1" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 1.70967
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.10332
cap "SRegister_10$1_4/Register_unitcell$1_1/q" "SRegister_10$1_4/Register_unitcell$1_2/phi1" 2.43554
cap "SRegister_10$1_4/Register_unitcell$1_2/phi2" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.10126
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.783534
cap "SRegister_10$1_4/Register_unitcell$1_2/phi1" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.00920708
cap "SRegister_10$1_4/Register_unitcell$1_2/phi1" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.254569
cap "SRegister_10$1_4/Register_unitcell$1_2/phi2" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.8498
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0644902
cap "SRegister_10$1_4/Register_unitcell$1_2/phi1" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -57.9265
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.524344
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_2/phi1" 0.00186311
cap "SRegister_10$1_4/Register_unitcell$1_2/phi1" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.15467
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_2/phi2" -14.2338
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.11932
cap "SRegister_10$1_4/Register_unitcell$1_1/VSSd" "SRegister_10$1_4/Register_unitcell$1_2/phi1" -15.5334
cap "SRegister_10$1_4/Register_unitcell$1_2/phi1" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 15.6623
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 2.3804
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "SRegister_10$1_4/Register_unitcell$1_1/phi1" -57.4527
cap "SRegister_10$1_4/Register_unitcell$1_1/VSSd" "SRegister_10$1_4/Register_unitcell$1_1/phi1" -15.2659
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_1/phi2" 0.380745
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.156231
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/default6" 5.2881
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.07056
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0112653
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.11932
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "SRegister_10$1_4/Register_unitcell$1_1/phi2" 0.229615
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_1/phi1" 0.259215
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_1/phi2" 30.9105
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.759349
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.29128
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.130643
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 4.39716
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_1/phi1" 2.54201
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 6.28156
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_1/phi2" -976.753
cap "SRegister_10$1_4/Register_unitcell$1_1/VSSd" "SRegister_10$1_4/default6" -28.4152
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 12.66
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.0214729
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.0131759
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 6.82161
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.0682572
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.10332
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 4.01986
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/out[5]" 5.91024
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_9/q" 5.23452
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "SRegister_10$1_4/Register_unitcell$1_1/phi1" -57.0817
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -28.4152
cap "SRegister_10$1_4/Register_unitcell$1_9/q" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.735561
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_1/phi2" 1.91461
cap "SRegister_10$1_4/Register_unitcell$1_9/q" "SRegister_10$1_4/Register_unitcell$1_1/phi2" 0.375293
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.852127
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.27624
cap "SRegister_10$1_4/out[5]" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.340249
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.00147524
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_1/phi2" -994.445
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0644902
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_1/phi1" 0.0257105
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.900791
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 3.60909
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_1/phi2" 35.5058
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 18.5686
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.00920708
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.96469
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.91508
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "SRegister_10$1_4/Register_unitcell$1_1/phi1" -57.6844
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/default5" -1.77636e-15
cap "SRegister_10$1_4/Register_unitcell$1_1/phi2" "SRegister_10$1_4/Register_unitcell$1_9/q" 1.05802
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_9/q" 7.67706
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_1/en" 0.0193059
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_1/phi1" 0.302593
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_9/q" 2.31306
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_1/phi1" 2.2235
cap "SRegister_10$1_4/Register_unitcell$1_1/phi2" "SRegister_10$1_4/Register_unitcell$1_1/phi1" -1005.02
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0702103
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_1/phi2" -2.46911
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_1/en" 0.0644902
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.10332
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_1/phi1" 1.10036
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_1/phi1" 11.8879
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_1/phi1" 4.26745
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.11932
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/default5" -13.1289
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.59728
cap "SRegister_10$1_4/out[5]" "SRegister_10$1_4/Register_unitcell$1_1/phi1" 1.55169
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_1/phi1" 0.853539
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/default5" -28.4152
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_1/phi1" 0.702784
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 6.28156
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "SRegister_10$1_4/Register_unitcell$1_1/phi1" 0.019342
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0287434
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_9/VDDd" 8.45849
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/default5" 0.107839
cap "SRegister_10$1_4/default5" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -1.77636e-15
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.315128
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/default5" -18.0823
cap "SRegister_10$1_4/Register_unitcell$1_1/phi2" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.92595
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 36.7847
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.74317
cap "SRegister_10$1_4/Register_unitcell$1_9/q" "SRegister_10$1_4/Register_unitcell$1_1/phi1" 2.43554
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.00409833
cap "SRegister_10$1_4/default5" "SRegister_10$1_4/Register_unitcell$1_9/VDDd" -28.6238
cap "SRegister_10$1_4/Register_unitcell$1_9/en" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.753958
cap "SRegister_10$1_4/Register_unitcell$1_9/VDDd" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 34.0536
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_9/VDDd" 15.6285
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_9/en" -57.6951
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_9/VDDd" 2.86548
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 4.27956
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.20841
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0239321
cap "SRegister_10$1_4/Register_unitcell$1_1/phi2" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 10.8173
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_1/phi2" -1005.02
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.45288
cap "SRegister_10$1_4/Register_unitcell$1_9/VDDd" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 2.84003
cap "SRegister_10$1_4/Register_unitcell$1_1/phi2" "SRegister_10$1_4/Register_unitcell$1_9/VDDd" -25.1612
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 18.1026
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.00920708
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 0.00275555
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.0131759
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_9/phi1" 0.971371
cap "SRegister_10$1_4/Register_unitcell$1_9/VDDd" "SRegister_10$1_4/Register_unitcell$1_8/q" 0.735561
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_9/en" 0.0644902
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.180703
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.373177
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_9/phi2" -991.275
cap "SRegister_10$1_4/Register_unitcell$1_9/VDDd" "SRegister_10$1_4/default5" -28.4152
cap "SRegister_10$1_4/Register_unitcell$1_9/VDDd" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.11932
cap "SRegister_10$1_4/Register_unitcell$1_8/q" "SRegister_10$1_4/Register_unitcell$1_9/phi2" 0.375293
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/default5" 0.702204
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_4/Register_unitcell$1_9/phi1" 0.00920708
cap "SRegister_10$1_4/Register_unitcell$1_9/VDDd" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.607479
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_9/phi1" 4.74697
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_4/Register_unitcell$1_9/VDDd" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 12.7672
cap "SRegister_10$1_4/Register_unitcell$1_9/phi2" "SRegister_10$1_4/default5" 1.91461
cap "SRegister_10$1_4/Register_unitcell$1_9/phi2" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.304596
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 3.13669
cap "SRegister_10$1_4/Register_unitcell$1_9/en" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.130643
cap "SRegister_10$1_4/Register_unitcell$1_9/VDDd" "SRegister_10$1_4/Register_unitcell$1_9/phi2" 28.8659
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.0250191
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_9/en" -57.6841
cap "SRegister_10$1_4/Register_unitcell$1_8/q" "SRegister_10$1_4/Register_unitcell$1_9/phi1" 3.40192
cap "SRegister_10$1_4/Register_unitcell$1_9/VDDd" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.10332
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/default5" 8.88178e-16
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/default5" -9.6439
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 4.39716
cap "SRegister_10$1_4/Register_unitcell$1_9/en" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0112653
cap "SRegister_10$1_4/Register_unitcell$1_9/VDDd" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 3.44153
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.284925
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.86142
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/out[4]" 0.207168
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_4/Register_unitcell$1_9/phi1" 0.0229482
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 2.27374
cap "SRegister_10$1_4/Register_unitcell$1_9/VDDd" "SRegister_10$1_4/Register_unitcell$1_9/phi1" 0.762568
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 4.42784
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.32639
cap "SRegister_10$1_4/out[4]" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.133081
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 5.77638
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_8/q" 2.31306
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.07464
cap "SRegister_10$1_4/Register_unitcell$1_9/phi2" "SRegister_10$1_4/Register_unitcell$1_9/phi1" -1001.04
cap "SRegister_10$1_4/default4" "SRegister_10$1_4/Register_unitcell$1_9/phi1" 0.689957
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_9/phi1" 0.340359
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.76123
cap "SRegister_10$1_4/Register_unitcell$1_9/en" "SRegister_10$1_4/Register_unitcell$1_9/phi1" -56.8396
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_9/phi1" 2.63772
cap "SRegister_10$1_4/out[4]" "SRegister_10$1_4/Register_unitcell$1_9/phi1" 7.46192
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_8/q" 8.24317
cap "SRegister_10$1_4/default4" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -1.77636e-15
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_9/phi1" 6.15299
cap "SRegister_10$1_4/Register_unitcell$1_9/en" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0609582
cap "SRegister_10$1_4/default4" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.149923
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_9/phi1" 0.287599
cap "SRegister_10$1_4/Register_unitcell$1_9/phi2" "SRegister_10$1_4/Register_unitcell$1_8/q" 1.05802
cap "SRegister_10$1_4/Register_unitcell$1_9/phi2" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 21.3375
cap "SRegister_10$1_4/default4" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -28.4152
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.0644902
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -57.9265
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.00925205
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.332427
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 1.94107
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.00920708
cap "SRegister_10$1_4/default4" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.107839
cap "SRegister_10$1_4/Register_unitcell$1_8/VDDd" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.11932
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 6.50306
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_9/phi1" 0.014994
cap "SRegister_10$1_4/default4" "SRegister_10$1_4/Register_unitcell$1_9/phi1" -18.3496
cap "SRegister_10$1_4/default4" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.11022e-16
cap "SRegister_10$1_4/default4" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 8.88178e-16
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.14971
cap "SRegister_10$1_4/Register_unitcell$1_8/VDDd" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.10332
cap "SRegister_10$1_4/default4" "SRegister_10$1_4/Register_unitcell$1_8/VDDd" -28.6238
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.83605
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_4/Register_unitcell$1_9/phi1" 0.00275555
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 13.0172
cap "SRegister_10$1_4/Register_unitcell$1_9/phi2" "SRegister_10$1_4/Register_unitcell$1_9/phi1" -1005.02
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_9/phi1" 0.882283
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.0239321
cap "SRegister_10$1_4/Register_unitcell$1_8/VDDd" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 18.5436
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_9/phi1" 1.45739
cap "SRegister_10$1_4/Register_unitcell$1_9/phi2" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 1.23648
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 9.1842
cap "SRegister_10$1_4/Register_unitcell$1_8/VDDd" "SRegister_10$1_4/Register_unitcell$1_9/phi1" 10.4969
cap "SRegister_10$1_4/Register_unitcell$1_8/VDDd" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.85373
cap "SRegister_10$1_4/Register_unitcell$1_8/VDDd" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.99015
cap "SRegister_10$1_4/Register_unitcell$1_9/phi2" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.8498
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.0193059
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.135885
cap "SRegister_10$1_4/Register_unitcell$1_9/phi2" "SRegister_10$1_4/Register_unitcell$1_8/VDDd" -14.2338
cap "SRegister_10$1_4/Register_unitcell$1_8/VDDd" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 8.30662
cap "SRegister_10$1_4/Register_unitcell$1_8/q" "SRegister_10$1_4/Register_unitcell$1_9/phi1" 2.43554
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_9/phi1" 0.0030612
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.019342
cap "SRegister_10$1_4/default4" "SRegister_10$1_4/Register_unitcell$1_8/phi1" -15.2619
cap "SRegister_10$1_4/Register_unitcell$1_8/VDDd" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 6.28156
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 4.39716
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.29624
cap "SRegister_10$1_4/Register_unitcell$1_8/phi2" "SRegister_10$1_4/Register_unitcell$1_8/phi1" -974.658
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.0131759
cap "SRegister_10$1_4/Register_unitcell$1_8/en" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.130643
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 0.179243
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 12.7798
cap "SRegister_10$1_4/Register_unitcell$1_8/VDDd" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 4.71158
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 1.12868
cap "SRegister_10$1_4/default4" "SRegister_10$1_4/Register_unitcell$1_8/phi2" 1.77636e-15
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 2.37336
cap "SRegister_10$1_4/default4" "SRegister_10$1_4/Register_unitcell$1_8/VDDd" -28.4152
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 0.0122937
cap "SRegister_10$1_4/Register_unitcell$1_8/en" "SRegister_10$1_4/Register_unitcell$1_8/phi1" -57.4527
cap "SRegister_10$1_4/Register_unitcell$1_8/VDDd" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.11932
cap "SRegister_10$1_4/Register_unitcell$1_8/phi2" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.380745
cap "SRegister_10$1_4/Register_unitcell$1_8/VDDd" "SRegister_10$1_4/Register_unitcell$1_8/phi2" 31.8353
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.00103713
cap "SRegister_10$1_4/Register_unitcell$1_8/VDDd" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.759349
cap "SRegister_10$1_4/Register_unitcell$1_8/en" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0112653
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 0.248494
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 2.46138
cap "SRegister_10$1_4/Register_unitcell$1_8/en" "SRegister_10$1_4/Register_unitcell$1_8/phi2" 0.421531
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_8/phi2" -993.895
cap "SRegister_10$1_4/Register_unitcell$1_8/phi2" "SRegister_10$1_4/Register_unitcell$1_7/q" 0.375293
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.0106545
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 18.5686
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 3.60909
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.97174
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.0682572
cap "SRegister_10$1_4/out[3]" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.340249
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -28.4152
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.62769
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.10332
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 0.00920708
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 6.82161
cap "SRegister_10$1_4/Register_unitcell$1_8/en" "SRegister_10$1_4/Register_unitcell$1_8/phi1" -57.1542
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_8/phi2" 1.91461
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 3.95313
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_7/q" 0.735561
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_7/q" 5.09355
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.852127
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 0.0364317
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 1.07885
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_8/phi2" 34.1437
cap "SRegister_10$1_4/out[3]" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 4.95495
cap "SRegister_10$1_4/Register_unitcell$1_8/en" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0644902
cap "SRegister_10$1_4/Register_unitcell$1_8/en" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0644902
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.10332
cap "SRegister_10$1_4/Register_unitcell$1_8/phi2" "SRegister_10$1_4/Register_unitcell$1_8/phi1" -1005.02
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.59728
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 0.019342
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 1.04225
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 12.7905
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 0.487201
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_7/q" 7.72061
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.11932
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/default3" -11.7368
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 0.740062
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_8/phi2" 1.054
cap "SRegister_10$1_4/Register_unitcell$1_8/en" "SRegister_10$1_4/Register_unitcell$1_8/phi1" -57.6119
cap "SRegister_10$1_4/Register_unitcell$1_8/phi2" "SRegister_10$1_4/Register_unitcell$1_7/q" 1.05802
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 1.65347
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 6.28156
cap "SRegister_10$1_4/Register_unitcell$1_8/en" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0193059
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.27307
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/default3" -1.77636e-15
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_7/q" 2.31306
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/out[3]" 2.50697
cap "SRegister_10$1_4/Register_unitcell$1_8/en" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0702103
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 0.302593
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/default3" -28.4152
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 4.26745
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_7/VDDd" 8.30662
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/default3" 0.107839
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 0.00920708
cap "SRegister_10$1_4/Register_unitcell$1_7/q" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 2.43554
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 0.00409833
cap "SRegister_10$1_4/Register_unitcell$1_7/VDDd" "SRegister_10$1_4/Register_unitcell$1_8/phi2" -25.1612
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 17.1034
cap "SRegister_10$1_4/Register_unitcell$1_7/VDDd" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 31.8925
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_8/phi2" -1005.02
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.45288
cap "SRegister_10$1_4/default3" "SRegister_10$1_4/Register_unitcell$1_7/VDDd" -28.6238
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_7/VDDd" 17.2705
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 36.2347
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 0.315128
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_8/phi2" 3.8498
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_8/phi1" -57.6951
cap "SRegister_10$1_4/Register_unitcell$1_7/VDDd" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.20608
cap "SRegister_10$1_4/default3" "SRegister_10$1_4/Register_unitcell$1_8/phi1" -18.0823
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 2.95875
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 0.662271
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_4/Register_unitcell$1_8/phi2" 10.1163
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 0.00275555
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 0.14222
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.753958
cap "SRegister_10$1_4/Register_unitcell$1_7/VDDd" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 2.76173
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 4.8496
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0239321
cap "SRegister_10$1_4/default3" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -1.77636e-15
cap "SRegister_10$1_4/default3" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 8.88178e-16
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_7/phi1" 4.36752
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_7/phi1" -57.6841
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_7/phi1" 0.203083
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_7/phi1" 3.68283
cap "SRegister_10$1_4/Register_unitcell$1_7/VDDd" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.759349
cap "SRegister_10$1_4/Register_unitcell$1_7/phi2" "SRegister_10$1_4/Register_unitcell$1_0/q" 0.375293
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_7/en" 0.130643
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_7/VDDd" 11.1252
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_4/Register_unitcell$1_7/phi1" 0.0229482
cap "SRegister_10$1_4/default3" "SRegister_10$1_4/Register_unitcell$1_7/VDDd" -28.4152
cap "SRegister_10$1_4/Register_unitcell$1_7/phi2" "SRegister_10$1_4/Register_unitcell$1_7/VDDd" 28.8659
cap "SRegister_10$1_4/Register_unitcell$1_0/q" "SRegister_10$1_4/Register_unitcell$1_7/phi1" 3.26096
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_7/phi1" 0.284925
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_7/phi1" 4.39716
cap "SRegister_10$1_4/Register_unitcell$1_7/VDDd" "SRegister_10$1_4/Register_unitcell$1_7/phi1" 0.574954
cap "SRegister_10$1_4/Register_unitcell$1_7/phi2" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.380745
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/Register_unitcell$1_7/phi1" 0.431293
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_7/VDDd" 2.10332
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_4/Register_unitcell$1_7/phi1" 0.00920708
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_7/en" 0.0112653
cap "SRegister_10$1_4/default3" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.615651
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_7/phi1" 4.86064
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_7/VDDd" 5.07549
cap "SRegister_10$1_4/default3" "SRegister_10$1_4/Register_unitcell$1_7/phi2" 1.91461
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/out[2]" 0.130337
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_7/phi1" 2.37116
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_4/Register_unitcell$1_7/phi1" 0.0131759
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_7/phi1" 0.952261
cap "SRegister_10$1_4/default3" "SRegister_10$1_4/Register_unitcell$1_7/phi1" -10.3087
cap "SRegister_10$1_4/Register_unitcell$1_7/phi2" "SRegister_10$1_4/Register_unitcell$1_7/phi1" -991.275
cap "SRegister_10$1_4/Register_unitcell$1_0/q" "SRegister_10$1_4/Register_unitcell$1_7/VDDd" 0.735561
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_7/en" 0.0644902
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0250191
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_7/VDDd" 2.11932
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_7/phi1" 0.276219
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.56786
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.14678
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/out[2]" 0.209912
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_7/phi2" -1000.49
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_0/q" 8.28672
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/out[2]" 7.46192
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_7/phi1" 0.186975
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_7/phi2" 23.4985
cap "SRegister_10$1_4/Register_unitcell$1_0/q" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.31306
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_7/en" -56.8396
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/default2" 0.236476
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/default2" 1.3548
cap "SRegister_10$1_4/default2" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -28.4152
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.65683
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_7/en" 0.0609582
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 7.4184
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/default2" -1.77636e-15
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.17928
cap "SRegister_10$1_4/Register_unitcell$1_0/q" "SRegister_10$1_4/Register_unitcell$1_7/phi2" 1.05802
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 1.0737
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.45409
cap "SRegister_10$1_4/Register_unitcell$1_7/phi2" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.522638
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 11.8531
cap "SRegister_10$1_4/Register_unitcell$1_0/VDDd" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.11932
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.0263742
cap "SRegister_10$1_4/Register_unitcell$1_7/phi2" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.8498
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 9.06436
cap "SRegister_10$1_4/default2" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.107839
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0193059
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_7/phi1" 0.112872
cap "SRegister_10$1_4/default2" "SRegister_10$1_4/Register_unitcell$1_7/phi1" -18.3688
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 6.50306
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.0239321
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_7/phi1" 0.882283
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.02942
cap "SRegister_10$1_4/Register_unitcell$1_0/VDDd" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 18.5436
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_4/Register_unitcell$1_7/phi1" 0.00275555
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.55266
cap "SRegister_10$1_4/Register_unitcell$1_7/phi2" "SRegister_10$1_4/Register_unitcell$1_0/VDDd" -14.2338
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_0/VDDd" 10.6724
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.019342
cap "SRegister_10$1_4/Register_unitcell$1_0/VDDd" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 1.26388
cap "SRegister_10$1_4/Register_unitcell$1_0/q" "SRegister_10$1_4/Register_unitcell$1_7/phi1" 2.43554
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0644902
cap "SRegister_10$1_4/Register_unitcell$1_0/VDDd" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 8.30662
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_4/Register_unitcell$1_7/phi1" -57.9265
cap "SRegister_10$1_4/default2" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.11022e-16
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.14051
cap "SRegister_10$1_4/default2" "SRegister_10$1_4/Register_unitcell$1_0/VDDd" -28.6238
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_7/phi1" -0.0105825
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 3.19375
cap "SRegister_10$1_4/Register_unitcell$1_0/VDDd" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.10332
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_0/VDDd" 2.13479
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.00920708
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.00925205
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.14488
cap "SRegister_10$1_4/Register_unitcell$1_7/phi2" "SRegister_10$1_4/Register_unitcell$1_7/phi1" -1005.02
cap "SRegister_10$1_4/default2" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" -15.2427
cap "SRegister_10$1_4/default2" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -1.77636e-15
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 2.36632
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 0.0031144
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_0/VDDd" 1.718
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 0.0146809
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 0.237772
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 0.202256
cap "SRegister_10$1_4/Register_unitcell$1_0/VDDd" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 4.23146
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 12.8997
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.380745
cap "SRegister_10$1_4/Register_unitcell$1_0/VDDd" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 31.4004
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_0/en" 0.00535103
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 0.00885259
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 2.43554
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 1.18679
cap "SRegister_10$1_4/Register_unitcell$1_0/en" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" -57.4527
cap "SRegister_10$1_4/Register_unitcell$1_0/en" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.613448
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 4.31345
cap "SRegister_10$1_4/default2" "SRegister_10$1_4/Register_unitcell$1_0/VDDd" -28.4152
cap "SRegister_10$1_4/Register_unitcell$1_0/VDDd" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 6.28156
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.30107
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -974.043
cap "SRegister_10$1_4/Register_unitcell$1_0/VDDd" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.759349
cap "SRegister_10$1_4/Register_unitcell$1_0/en" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.130643
cap "SRegister_10$1_4/Register_unitcell$1_6/q" "SRegister_10$1_4/Register_unitcell$1_0/phi1" 4.95258
cap "SRegister_10$1_4/Register_unitcell$1_0/phi2" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 32.7817
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_0/phi1" 0.0837094
cap "SRegister_10$1_4/Register_unitcell$1_0/en" "SRegister_10$1_4/Register_unitcell$1_0/phi1" -57.2267
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.0682572
cap "SRegister_10$1_4/out[1]" "SRegister_10$1_4/Register_unitcell$1_0/phi1" 3.99967
cap "SRegister_10$1_4/Register_unitcell$1_0/phi2" "SRegister_10$1_4/Register_unitcell$1_0/phi1" -993.345
cap "SRegister_10$1_4/Register_unitcell$1_0/en" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0059143
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 18.5686
cap "SRegister_10$1_4/Register_unitcell$1_0/phi2" "SRegister_10$1_4/Register_unitcell$1_6/q" 0.375293
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_4/Register_unitcell$1_0/phi1" 0.0198338
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -28.4152
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_4/Register_unitcell$1_0/phi1" 0.00432336
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_0/phi1" 3.60909
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_0/phi1" 0.0471529
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_0/phi1" 1.26753
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_0/phi1" 1.97878
cap "SRegister_10$1_4/Register_unitcell$1_0/en" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0644902
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.10332
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/out[1]" 0.340249
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.77556e-17
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_4/Register_unitcell$1_0/phi1" 0.00920708
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_0/phi1" 6.82161
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_0/phi1" 1.2021
cap "SRegister_10$1_4/Register_unitcell$1_0/phi2" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 1.91461
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_0/phi1" 3.92099
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_6/q" 0.735561
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.852127
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.401322
cap "SRegister_10$1_4/Register_unitcell$1_0/en" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0589094
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.10332
cap "SRegister_10$1_4/Register_unitcell$1_6/q" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.31306
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_0/phi2" 4.57712
cap "SRegister_10$1_4/Register_unitcell$1_0/en" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0702103
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_0/phi1" 0.302593
cap "SRegister_10$1_4/Register_unitcell$1_6/q" "SRegister_10$1_4/Register_unitcell$1_0/phi2" 1.05802
cap "SRegister_10$1_4/default1" "SRegister_10$1_4/Register_unitcell$1_0/phi1" -10.3766
cap "SRegister_10$1_4/Register_unitcell$1_0/phi1" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.232354
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.11932
cap "SRegister_10$1_4/Register_unitcell$1_0/phi1" "SRegister_10$1_4/out[1]" 3.46225
cap "SRegister_10$1_4/Register_unitcell$1_0/phi1" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.59556
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_0/phi1" 0.984131
cap "SRegister_10$1_4/default1" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -1.77636e-15
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_0/phi1" 13.2668
cap "SRegister_10$1_4/Register_unitcell$1_0/phi1" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 1.25772
cap "SRegister_10$1_4/Register_unitcell$1_6/q" "SRegister_10$1_4/Register_unitcell$1_0/phi1" 7.76415
cap "SRegister_10$1_4/default1" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -28.4152
cap "SRegister_10$1_4/Register_unitcell$1_0/en" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0193059
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.356736
cap "SRegister_10$1_4/Register_unitcell$1_0/phi2" "SRegister_10$1_4/Register_unitcell$1_0/phi1" -1005.02
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_0/phi1" 0.670032
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "SRegister_10$1_4/Register_unitcell$1_0/phi1" 0.019342
cap "SRegister_10$1_4/Register_unitcell$1_0/en" "SRegister_10$1_4/Register_unitcell$1_0/phi1" -57.5393
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 6.28156
cap "SRegister_10$1_4/Register_unitcell$1_0/phi1" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 4.26745
cap "SRegister_10$1_4/Register_unitcell$1_0/phi1" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 35.6847
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_6/en" 0.00558089
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/VDDd" 8.30662
cap "SRegister_10$1_4/VDDd" "SRegister_10$1_4/Register_unitcell$1_0/phi1" 2.60179
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/VSSd" 0.107839
cap "SRegister_10$1_4/VDDd" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0102214
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_0/phi1" 16.3224
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_0/phi1" 1.45288
cap "SRegister_10$1_4/Register_unitcell$1_0/phi1" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.00172633
cap "SRegister_10$1_4/Register_unitcell$1_0/phi2" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 9.41535
cap "SRegister_10$1_4/Register_unitcell$1_0/phi1" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.315128
cap "SRegister_10$1_4/Register_unitcell$1_0/phi1" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.00283961
cap "SRegister_10$1_4/VDDd" "SRegister_10$1_4/Register_unitcell$1_0/phi2" -25.1612
cap "SRegister_10$1_4/Register_unitcell$1_6/en" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.753958
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/VDDd" 18.1868
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_0/phi2" 3.8498
cap "SRegister_10$1_4/Register_unitcell$1_0/phi1" "SRegister_10$1_4/Register_unitcell$1_0/phi2" -1005.02
cap "SRegister_10$1_4/VSSd" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -1.77636e-15
cap "SRegister_10$1_4/Register_unitcell$1_6/q" "SRegister_10$1_4/Register_unitcell$1_0/phi1" 2.43554
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_0/phi1" 3.2136
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_4/Register_unitcell$1_0/phi1" 0.00275555
cap "SRegister_10$1_4/Register_unitcell$1_0/phi1" "SRegister_10$1_4/Register_unitcell$1_6/en" -57.6951
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0239321
cap "SRegister_10$1_4/Register_unitcell$1_0/phi1" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.212251
cap "SRegister_10$1_4/VSSd" "SRegister_10$1_4/VDDd" -28.6238
cap "SRegister_10$1_4/Register_unitcell$1_0/phi1" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.00920708
cap "SRegister_10$1_4/VSSd" "SRegister_10$1_4/Register_unitcell$1_0/phi1" -18.1077
cap "SRegister_10$1_4/VDDd" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 29.7315
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_0/phi1" 5.24534
cap "SRegister_10$1_4/Register_unitcell$1_0/phi1" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.00409833
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_4/VDDd" 2.11932
cap "SRegister_10$1_4/d" "SRegister_10$1_4/phi2" 0.375293
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/phi1" 0.284925
cap "SRegister_10$1_4/VSSd" "SRegister_10$1_4/phi1" -10.9526
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/phi1" 4.34226
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/en" 0.130643
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/VDDd" 0.759349
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.0682572
cap "SRegister_10$1_4/phi2" "SRegister_10$1_4/VDDd" 28.8659
cap "SRegister_10$1_4/d" "SRegister_10$1_4/phi1" 3.12283
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/phi1" 0.489408
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/VDDd" 9.50817
cap "SRegister_10$1_4/VSSd" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 8.88178e-16
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/phi1" 2.46859
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/phi2" 0.380745
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_4/phi1" 4.39716
cap "SRegister_10$1_4/phi1" "SRegister_10$1_4/VDDd" 0.770974
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_4/en" 0.0112653
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/VDDd" 2.10332
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_4/phi1" 0.0229482
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_4/phi1" 0.00920708
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_4/phi1" 0.0131759
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/phi1" 5.64158
cap "SRegister_10$1_4/phi1" "SRegister_10$1_4/phi2" -991.275
cap "SRegister_10$1_4/VSSd" "SRegister_10$1_4/VDDd" -28.4152
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/VDDd" 6.27134
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/phi1" 0.933151
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/en" 0.0644902
cap "SRegister_10$1_4/d" "SRegister_10$1_4/VDDd" 0.735561
cap "SRegister_10$1_4/VSSd" "SRegister_10$1_4/phi2" 1.91461
cap "SRegister_10$1_4/phi1" "SRegister_10$1_4/en" -57.6841
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/phi1" 3.98808
cap "SRegister_10$1_4/VSSd" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.529098
cap "SRegister_10$1_4/d" "SRegister_10$1_4/phi2" 17.2678
cap "SRegister_10$1_4/phi1" "SRegister_10$1_4/phi2" -776.567
cap "SRegister_10$1_4/en" "SRegister_10$1_4/phi2" 0.0916843
cap "SRegister_10$1_4/VDDd" "SRegister_10$1_4/d" 19.4403
cap "SRegister_10$1_4/VDDd" "SRegister_10$1_4/phi1" 10.1378
cap "SRegister_10$1_4/VDDd" "SRegister_10$1_4/VSSd" -20.9518
cap "SRegister_10$1_4/VDDd" "SRegister_10$1_4/phi2" 38.5003
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/phi1" 2.87419
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/d" 4.66948
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/VSSd" 0.32303
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_4/phi1" 0.200664
cap "SRegister_10$1_4/d" "SRegister_10$1_4/phi1" 46.1726
cap "SRegister_10$1_4/en" "SRegister_10$1_4/phi1" -43.3006
cap "SRegister_10$1_4/d" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" 0.225969
cap "SRegister_10$1_4/d" "SRegister_10$1_4/VSSd" 1.86806
cap "SRegister_10$1_4/phi1" "SRegister_10$1_4/VSSd" 2.44285
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/phi1" 2.83354
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/d" 0.558998
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/phi2" 0.0383483
cap "SRegister_10$1_4/VDDd" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 9.73643
cap "SRegister_10$1_4/phi1" "SRegister_10$1_4/VDDd" 4.44089e-16
cap "SRegister_10$1_4/phi1" "SRegister_10$1_4/VSSd" 3.55271e-15
cap "SRegister_10$1_4/en" "SRegister_10$1_4/phi1" 1.42109e-14
cap "qw_NOLclk$1_0/VDDd" "qw_NOLclk$1_0/pfet$96_0/a_838_0#" -21.7665
cap "qw_NOLclk$1_0/VSSd" "qw_NOLclk$1_0/pfet$96_0/a_838_0#" 396.048
cap "m1_950816_513481#" "qw_NOLclk$1_0/pfet$96_0/a_838_0#" 131.732
cap "m1_950816_515042#" "qw_NOLclk$1_0/VDDd" 22.8403
cap "m1_950816_515042#" "qw_NOLclk$1_0/VSSd" -18.8256
cap "qw_NOLclk$1_0/pfet$96_2/a_838_0#" "qw_NOLclk$1_0/VDDd" -3.68355
cap "qw_NOLclk$1_0/VSSd" "qw_NOLclk$1_0/VDDd" 267.692
cap "m1_950816_513481#" "qw_NOLclk$1_0/VDDd" 20.7925
cap "m1_950816_513481#" "qw_NOLclk$1_0/VSSd" -11.1309
cap "m1_950816_515042#" "qw_NOLclk$1_0/pfet$96_0/a_838_0#" 132.129
cap "qw_NOLclk$1_0/pfet$96_0/a_38_n136#" "m1_950816_515042#" 11.6826
cap "qw_NOLclk$1_0/VSSd" "m1_950816_513481#" 10.6267
cap "qw_NOLclk$1_0/pfet$96_0/a_38_n136#" "m1_950816_513481#" 48.3407
cap "qw_NOLclk$1_0/pfet$96_0/a_838_0#" "qw_NOLclk$1_0/pfet$96_2/a_838_0#" -5.50593
cap "qw_NOLclk$1_0/VSSd" "qw_NOLclk$1_0/pfet$96_2/a_838_0#" 327.919
cap "qw_NOLclk$1_0/VSSd" "qw_NOLclk$1_0/nfet$101_2/a_38_n60#" 32.9241
cap "qw_NOLclk$1_0/VSSd" "qw_NOLclk$1_0/pfet$96_0/a_838_0#" 41.738
cap "qw_NOLclk$1_0/VSSd" "qw_NOLclk$1_0/VDDd" 17.9358
cap "m1_950816_515042#" "qw_NOLclk$1_0/pfet$96_2/a_838_0#" 142.748
cap "qw_NOLclk$1_0/pfet$96_0/a_38_n136#" "qw_NOLclk$1_0/VSSd" 32.8542
cap "qw_NOLclk$1_0/nfet$101_2/a_38_n60#" "m1_950816_515042#" 25.3767
cap "qw_NOLclk$1_0/nfet$101_2/a_38_n60#" "m1_950816_513481#" 1.54075
cap "m1_950816_513481#" "qw_NOLclk$1_0/pfet$96_2/a_838_0#" 117.937
cap "m1_950816_515042#" "qw_NOLclk$1_0/pfet$96_0/a_838_0#" 5.29705
cap "m1_950816_513481#" "qw_NOLclk$1_0/pfet$96_0/a_838_0#" 22.307
cap "qw_NOLclk$1_0/VSSd" "m1_950816_515042#" 15.8466
cap "qw_NOLclk$1_0/PHI_2" "qw_NOLclk$1_0/nfet$101_2/a_38_n60#" 10.0583
cap "qw_NOLclk$1_0/PHI_2" "qw_NOLclk$1_0/pfet$96_1/a_38_n136#" 12.6292
cap "qw_NOLclk$1_0/VSSd" "qw_NOLclk$1_0/PHI_1" 67.6977
cap "qw_NOLclk$1_0/PHI_1" "qw_NOLclk$1_0/pfet$96_0/a_38_n136#" 18.455
cap "qw_NOLclk$1_0/PHI_2" "qw_NOLclk$1_0/VSSd" 113.723
cap "qw_NOLclk$1_0/PHI_2" "qw_NOLclk$1_0/pfet$96_0/a_38_n136#" 2.4894
cap "qw_NOLclk$1_0/nfet$101_3/a_38_n60#" "qw_NOLclk$1_0/PHI_1" 1.54655
cap "qw_NOLclk$1_0/PHI_1" "qw_NOLclk$1_0/nfet$101_2/a_38_n60#" 0.00579956
cap "qw_NOLclk$1_0/PHI_1" "qw_NOLclk$1_0/pfet$96_1/a_38_n136#" 58.2021
cap "qw_NOLclk$1_0/PHI_2" "qw_NOLclk$1_0/nfet$101_3/a_38_n60#" 25.4632
cap "qw_NOLclk$1_0/PHI_1" "qw_NOLclk$1_0/PHI_2" 3.94099
cap "qw_NOLclk$1_0/PHI_1" "qw_NOLclk$1_0/pfet$97_0/a_38_n136#" 13.6847
cap "qw_NOLclk$1_0/PHI_2" "qw_NOLclk$1_0/nfet$102_2/a_38_n60#" 9.32699
cap "qw_NOLclk$1_0/PHI_2" "qw_NOLclk$1_0/nfet$101_2/a_38_n60#" 0.8342
cap "qw_NOLclk$1_0/VSSd" "qw_NOLclk$1_0/nfet$101_3/a_38_n60#" -7.76492
cap "qw_NOLclk$1_0/PHI_2" "qw_NOLclk$1_0/nfet$103_2/a_138_0#" 0.757455
cap "qw_NOLclk$1_0/PHI_1" "qw_NOLclk$1_0/pfet$98_1/a_38_n136#" 3.41524
cap "qw_NOLclk$1_0/PHI_1" "qw_NOLclk$1_0/nfet$103_1/a_242_n60#" 0.0776693
cap "qw_NOLclk$1_0/VSSd" "qw_NOLclk$1_0/PHI_1" 38.3347
cap "qw_NOLclk$1_0/PHI_1" "qw_NOLclk$1_0/pfet$96_0/a_38_n136#" 1.34285
cap "qw_NOLclk$1_0/pfet$96_1/a_38_n136#" "qw_NOLclk$1_0/PHI_1" 35.0996
cap "qw_NOLclk$1_0/VSSd" "qw_NOLclk$1_0/nfet$102_2/a_38_n60#" -0.104932
cap "qw_NOLclk$1_0/VSSd" "qw_NOLclk$1_0/PHI_2" 143.51
cap "qw_NOLclk$1_0/PHI_2" "qw_NOLclk$1_0/nfet$103_3/a_242_n60#" 0.16247
cap "qw_NOLclk$1_0/pfet$96_1/a_38_n136#" "qw_NOLclk$1_0/PHI_2" 1.47352
cap "qw_NOLclk$1_0/nfet$101_3/a_38_n60#" "qw_NOLclk$1_0/nfet$102_2/a_38_n60#" -0.309429
cap "qw_NOLclk$1_0/nfet$101_3/a_38_n60#" "qw_NOLclk$1_0/PHI_2" 64.7789
cap "qw_NOLclk$1_0/pfet$96_1/a_38_n136#" "qw_NOLclk$1_0/pfet$97_0/a_38_n136#" -0.648132
cap "qw_NOLclk$1_0/nfet$103_2/a_242_n60#" "qw_NOLclk$1_0/PHI_2" 1.79247
cap "qw_NOLclk$1_0/pfet$97_0/a_38_n136#" "SCHMITT$5_0/VSS" 0.169618
cap "SCHMITT$5_0/OUT" "SCHMITT$5_0/VSS" 0.0327559
cap "qw_NOLclk$1_0/nfet$103_3/a_242_n60#" "SCHMITT$5_0/VSS" 42.5874
cap "qw_NOLclk$1_0/nfet$103_3/a_242_n60#" "SCHMITT$5_0/OUT" 3.1406
cap "qw_NOLclk$1_0/pfet$95_0/a_438_0#" "qw_NOLclk$1_0/pfet$98_1/a_38_n136#" -0.267781
cap "qw_NOLclk$1_0/pfet$98_1/a_38_n136#" "qw_NOLclk$1_0/PHI_1" 0.977154
cap "SCHMITT$5_0/VSS" "qw_NOLclk$1_0/nfet$103_2/a_138_0#" -5.68434e-14
cap "SCHMITT$5_0/OUT" "qw_NOLclk$1_0/nfet$103_2/a_138_0#" 1.2155
cap "SCHMITT$5_0/VDD" "SCHMITT$5_0/VSS" -0.0652372
cap "SCHMITT$5_0/VSS" "qw_NOLclk$1_0/nfet$103_0/a_138_0#" 0.41773
cap "SCHMITT$5_0/VDD" "qw_NOLclk$1_0/nfet$103_3/a_242_n60#" 1.28667
cap "qw_NOLclk$1_0/nfet$103_1/a_242_n60#" "SCHMITT$5_0/VSS" 4.34834
cap "qw_NOLclk$1_0/nfet$103_1/a_242_n60#" "qw_NOLclk$1_0/nfet$103_3/a_242_n60#" -2.84217e-14
cap "qw_NOLclk$1_0/nfet$103_2/a_138_0#" "SCHMITT$5_0/OUT" 1.40024
cap "SCHMITT$5_0/IN" "SCHMITT$5_0/OUT" 0.197884
cap "SCHMITT$5_0/VDD" "SCHMITT$5_0/OUT" 52.4651
cap "SCHMITT$5_0/VSS" "SCHMITT$5_0/OUT" 106.525
cap "SCHMITT$5_0/VSS" "SCHMITT$5_0/IN" -0.637241
cap "SCHMITT$5_0/VSS" "SCHMITT$5_0/VDD" 67.941
cap "qw_NOLclk$1_0/nfet$103_3/a_242_n60#" "SCHMITT$5_0/OUT" 8.97334
cap "qw_NOLclk$1_0/nfet$103_1/a_242_n60#" "SCHMITT$5_0/OUT" 0.513085
cap "SCHMITT$5_0/pfet$94_0/a_n92_0#" "SCHMITT$5_0/OUT" 0.492018
cap "SCHMITT$5_0/VSS" "qw_NOLclk$1_0/VDDd" 1.50577
cap "qw_NOLclk$1_0/nfet$103_3/a_242_n60#" "SCHMITT$5_0/VDD" 0.21778
cap "SCHMITT$5_0/VSS" "qw_NOLclk$1_0/nfet$103_3/a_242_n60#" 29.1897
cap "SCHMITT$5_0/VSS" "qw_NOLclk$1_0/nfet$103_1/a_242_n60#" 4.63778
cap "SCHMITT$5_0/OUT" "asc_hysteresis_buffer$12_2/vss" 1.77063
cap "SCHMITT$5_0/IN" "asc_hysteresis_buffer$12_0/nfet$96_0/a_1466_n60#" 0.0493621
cap "SCHMITT$5_0/pfet$94_0/a_n92_0#" "SCHMITT$5_0/VDD" 17.7557
cap "SCHMITT$5_0/IN" "asc_hysteresis_buffer$12_0/pfet$91_0/a_1362_0#" 0.0037554
cap "SCHMITT$5_0/IN" "SCHMITT$5_0/VDD" 4.99385
cap "SCHMITT$5_0/IN" "SCHMITT$5_0/pfet$94_0/a_n92_0#" 0.109494
cap "asc_hysteresis_buffer$12_0/vdd" "SCHMITT$5_0/pfet$94_0/a_n92_0#" 0.545306
cap "SCHMITT$5_0/VDD" "asc_hysteresis_buffer$12_2/vss" 0.699626
cap "SCHMITT$5_0/pfet$94_0/a_n92_0#" "asc_hysteresis_buffer$12_2/vss" 2.85708
cap "asc_hysteresis_buffer$12_0/vdd" "SCHMITT$5_0/IN" 0.428564
cap "SCHMITT$5_0/IN" "asc_hysteresis_buffer$12_2/vss" 10.3192
cap "SCHMITT$5_0/OUT" "SCHMITT$5_0/VDD" 15.0423
cap "SCHMITT$5_0/OUT" "SCHMITT$5_0/pfet$94_0/a_n92_0#" 0.757893
cap "SCHMITT$5_0/IN" "SCHMITT$5_0/OUT" -0.041297
cap "SCHMITT$5_0/OUT" "qw_NOLclk$1_0/pfet$97_1/a_38_n136#" 0.00154475
cap "asc_hysteresis_buffer$12_0/nfet$96_0/a_1466_n60#" "SCHMITT$5_0/IN" 100.204
cap "SCHMITT$5_0/IN" "asc_hysteresis_buffer$12_2/vss" 150.492
cap "SCHMITT$5_0/IN" "asc_hysteresis_buffer$12_0/pfet$91_0/a_954_0#" 0.728357
cap "SCHMITT$5_0/IN" "asc_hysteresis_buffer$12_0/pfet$91_0/a_138_0#" 0.192073
cap "SCHMITT$5_0/IN" "asc_hysteresis_buffer$12_0/pfet$91_0/a_546_0#" 0.342266
cap "asc_hysteresis_buffer$12_0/vdd" "SCHMITT$5_0/VDD" 1.67212
cap "asc_hysteresis_buffer$12_0/nfet$96_0/a_1466_n60#" "SCHMITT$5_0/VDD" 0.784628
cap "asc_hysteresis_buffer$12_2/vss" "SCHMITT$5_0/VDD" 0.115583
cap "SCHMITT$5_0/IN" "asc_hysteresis_buffer$12_0/pfet$91_0/a_1362_0#" 2.27696
cap "asc_hysteresis_buffer$12_0/nfet$96_0/a_1466_n60#" "asc_hysteresis_buffer$12_2/vss" 0.180234
cap "SCHMITT$5_0/IN" "SCHMITT$5_0/VDD" 234.512
cap "SCHMITT$5_0/IN" "asc_hysteresis_buffer$12_0/vdd" 45.9705
cap "SCHMITT$5_0/IN" "asc_hysteresis_buffer$12_0/nfet$96_0/a_1466_n60#" 3.50003
cap "asc_hysteresis_buffer$12_2/vss" "asc_hysteresis_buffer$12_0/nfet$96_0/a_1466_n60#" 0.790996
cap "SRegister_10$1_4/out[10]" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 5.3642
cap "SRegister_10$1_4/out[10]" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" 1.26753
cap "SRegister_10$1_4/out[10]" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.138544
cap "SRegister_10$1_4/out[10]" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A1" 2.69513
cap "SRegister_10$1_4/out[10]" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" 0.4948
cap "SRegister_10$1_4/out[10]" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.65475
cap "m1_957072_503439#" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" -3.55271e-15
cap "m1_950816_515042#" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.347926
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.0681427
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.205832
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "m1_950816_513481#" 0.511436
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "m1_957072_503439#" 13.8908
cap "SRegister_10$1_4/default10" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.0335
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/q" 41.5605
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.111344
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/q" 0.134853
cap "SRegister_10$1_4/default10" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.52352
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_4/q" 1.02001
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.96682
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 3.61507
cap "m1_950816_515042#" "SRegister_10$1_4/q" 2.71825
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/q" 2.13214
cap "SRegister_10$1_4/default10" "m1_950816_515042#" -0.678423
cap "m1_950816_513481#" "SRegister_10$1_4/q" 4.84466
cap "SRegister_10$1_4/default10" "m1_950816_513481#" -1.53551
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/q" 86.4801
cap "SRegister_10$1_4/default10" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0462162
cap "m1_950816_515042#" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.154212
cap "SRegister_10$1_4/out[10]" "m1_957072_503439#" 3.60752
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "m1_950816_513481#" 0.304491
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.026224
cap "SRegister_10$1_4/default10" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -32.749
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/q" 25.7129
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "m1_957072_503439#" 2.04682
cap "SRegister_10$1_4/default10" "SRegister_10$1_4/q" -39.2616
cap "SRegister_10$1_4/out[10]" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 13.3956
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -1.49645
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/q" 0.533136
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "m1_957072_503439#" 12.0105
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/q" 37.3552
cap "SRegister_10$1_4/default10" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0600734
cap "m1_957072_503439#" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.31804
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "m1_957072_503439#" 1.58652
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/out[10]" 12.2789
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[1]" 0.161601
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "m1_957072_503439#" 21.7914
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/out[10]" 23.8117
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "m1_957072_503439#" 9.57114
cap "SRegister_10$1_4/out[10]" "SRegister_10$1_4/q" 36.7668
cap "SRegister_10$1_4/default10" "SRegister_10$1_4/out[10]" -0.87949
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -3.30503
cap "m1_957072_503439#" "SRegister_10$1_4/q" 12.2123
cap "SRegister_10$1_4/default10" "m1_957072_503439#" 1.74313
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/out[10]" 4.23287
cap "SRegister_10$1_4/q" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.473479
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.0906256
cap "m1_950816_515042#" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.125254
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.53041
cap "SRegister_10$1_4/default10" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.236003
cap "SRegister_10$1_4/Register_unitcell$1_5/VDDd" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.235363
cap "m1_950816_513481#" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.816863
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.29361
cap "SRegister_10$1_4/Register_unitcell$1_5/VDDd" "SRegister_10$1_4/out[10]" 0.406279
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "m1_950816_513481#" 0.023742
cap "SRegister_10$1_4/default10" "m1_950816_515042#" -2.2917
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 1.38596
cap "SRegister_10$1_4/default10" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.38556
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "m1_950816_513481#" 0.57132
cap "SRegister_10$1_4/Register_unitcell$1_5/VDDd" "SRegister_10$1_4/Register_unitcell$1_5/en" 70.2439
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_5/en" 64.0535
cap "SRegister_10$1_4/default10" "SRegister_10$1_4/Register_unitcell$1_5/VDDd" -22.9605
cap "SRegister_10$1_4/default10" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 6.94165
cap "SRegister_10$1_4/Register_unitcell$1_5/VDDd" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 6.79132
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.364248
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "m1_950816_513481#" 0.0202262
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 6.31801
cap "SRegister_10$1_4/default10" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.61992
cap "SRegister_10$1_4/Register_unitcell$1_5/VDDd" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.137561
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.19081
cap "m1_950816_515042#" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.269436
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 1.32159
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 0.0666211
cap "SRegister_10$1_4/default10" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 1.03607
cap "SRegister_10$1_4/q" "m1_950816_513481#" 7.11808
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "m1_950816_515042#" 0.320727
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "m1_950816_513481#" 0.0402999
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/q" 13.2042
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_5/en" 2.46244
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_5/en" 20.2367
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "m1_950816_513481#" 0.0307451
cap "SRegister_10$1_4/Register_unitcell$1_5/VDDd" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.197115
cap "SRegister_10$1_4/default10" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -2.77556e-16
cap "SRegister_10$1_4/default10" "SRegister_10$1_4/q" 53.0318
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_5/en" 11.9633
cap "SRegister_10$1_4/default10" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 43.0511
cap "SRegister_10$1_4/Register_unitcell$1_5/VDDd" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 16.0186
cap "SRegister_10$1_4/default10" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 7.66152
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -2.22683
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "m1_950816_515042#" 0.0119721
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.605144
cap "SRegister_10$1_4/Register_unitcell$1_5/VDDd" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.175014
cap "m1_950816_513481#" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.506638
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.72277
cap "SRegister_10$1_4/default10" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -2.84217e-14
cap "SRegister_10$1_4/Register_unitcell$1_5/VDDd" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0859757
cap "SRegister_10$1_4/Register_unitcell$1_5/VDDd" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" -0.442861
cap "SRegister_10$1_4/q" "m1_950816_515042#" 3.97569
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "m1_950816_515042#" 0.0222804
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "m1_950816_515042#" 0.0154363
cap "SRegister_10$1_4/Register_unitcell$1_5/VDDd" "SRegister_10$1_4/q" 9.60133
cap "SRegister_10$1_4/default10" "SRegister_10$1_4/out[10]" -0.513688
cap "SRegister_10$1_4/Register_unitcell$1_5/VDDd" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -1.3985
cap "SRegister_10$1_4/default10" "m1_950816_513481#" -5.49204
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[1]" 0.825977
cap "SRegister_10$1_4/Register_unitcell$1_5/VDDd" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" -2.42048
cap "SRegister_10$1_4/default10" "SRegister_10$1_4/Register_unitcell$1_5/en" 6.33155
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_5/en" 41.833
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.295167
cap "SRegister_10$1_4/default10" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 64.7563
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 14.246
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/Register_unitcell$1_5/VDDd" 2.3237
cap "SRegister_10$1_4/out[9]" "SRegister_10$1_4/default10" 0.619071
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 5.68434e-14
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 3.07691
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/out[9]" 9.16847
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/out[9]" 4.73494
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -0.941508
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.679305
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_5/VDDd" 0.0951464
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" -0.0320208
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" -0.325945
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/default10" -5.68434e-14
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.991885
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 4.84006
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_5/VDDd" 0.0681427
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_5/VDDd" 0.222913
cap "SRegister_10$1_4/out[9]" "SRegister_10$1_4/Register_unitcell$1_5/VDDd" 0.358747
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.00944941
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/default10" 0.619643
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/out[9]" 4.14221
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_5/en" 6.64439
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_5/VDDd" 0.206138
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/default10" 5.68434e-14
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 14.1756
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.247002
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/default10" -0.206775
cap "SRegister_10$1_4/Register_unitcell$1_5/phi2" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.153127
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 1.19245
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/default10" 3.49159
cap "SRegister_10$1_4/Register_unitcell$1_5/phi2" "SRegister_10$1_4/default10" -2.21671
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 21.7732
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/phi2" 0.200166
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "out[1]" 11.112
cap "SRegister_10$1_4/Register_unitcell$1_5/phi2" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.176055
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" -0.718903
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 9.31366
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/default10" -3.27695
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/phi1" 1.89924
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_5/VDDd" 1.95569
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0242473
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0171047
cap "SRegister_10$1_4/default10" "SRegister_10$1_4/Register_unitcell$1_5/VDDd" -63.0832
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.548799
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_5/VDDd" 0.0275122
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/VDDd" 66.0907
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/default10" 0.514264
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/out[9]" 6.90612
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.08927
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_5/en" 3.68428
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.981011
cap "SRegister_10$1_4/Register_unitcell$1_5/phi2" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.0670558
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 1.22273
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" "SRegister_10$1_4/Register_unitcell$1_5/en" -0.181919
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_5/en" 2.57521
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_4/q" 3.44203
cap "SRegister_10$1_4/out[9]" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 9.6076
cap "SRegister_10$1_4/Register_unitcell$1_5/phi2" "SRegister_10$1_4/out[9]" -2.01152
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/out[9]" 32.5925
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.57465
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.362889
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/default9" -1.8616
cap "SRegister_10$1_4/out[9]" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 6.71546
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.299894
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_5/phi1" 0.0790778
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 28.5158
cap "SRegister_10$1_4/out[9]" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 15.4701
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -33.5316
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_4/q" 40.4824
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.287965
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -2.24773
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/out[9]" 15.0712
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 1.03504
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_4/out[9]" 0.413719
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/out[9]" 25.2679
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.351121
cap "SRegister_10$1_4/out[9]" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.57531
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_4/q" 13.1629
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/out[9]" 5.4719
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/out[9]" -1.6035
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.311259
cap "SRegister_10$1_4/out[9]" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 8.9005
cap "SRegister_10$1_4/Register_unitcell$1_5/phi2" "SRegister_10$1_4/default9" -2.21671
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_5/en" -1.69991
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/q" 6.56358
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" -2.01348
cap "SRegister_10$1_4/out[9]" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 97.8367
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_4/out[9]" 0.858313
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/out[9]" 49.4612
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_5/en" -16.2369
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.53652
cap "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_5/en" -0.505446
cap "SRegister_10$1_4/out[9]" "SRegister_10$1_4/Register_unitcell$1_4/q" 75.995
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.01109
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 8.20887
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -48.7056
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -3.55271e-15
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_4/q" 9.68119
cap "SRegister_10$1_4/Register_unitcell$1_5/phi2" "SRegister_10$1_4/Register_unitcell$1_4/q" 3.65777
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/out[9]" 16.2667
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.269797
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.137561
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_5/en" -22.5685
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.42109e-14
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/out[9]" -0.540132
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.111344
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.222509
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 15.3775
cap "SRegister_10$1_4/Register_unitcell$1_4/q" "SRegister_10$1_4/out[9]" 1.74466
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/out[9]" 1.06823
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_5/phi1" -4.81226
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -0.524442
cap "SRegister_10$1_4/Register_unitcell$1_5/phi2" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.165046
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 25.8956
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0170378
cap "SRegister_10$1_4/out[9]" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.728426
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.137561
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.44281
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" -2.51689
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/out[9]" 37.0155
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.463431
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_5/phi2" -2.21671
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.389834
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -0.6657
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/out[9]" -2.55323
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -1.39421
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/out[9]" -23.1311
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.860053
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.0681427
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.869447
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 1.76201
cap "SRegister_10$1_4/Register_unitcell$1_5/phi2" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.162993
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 6.71758
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.027952
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/out[9]" 0.0203671
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -1.15578
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/q" 8.32755
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/out[9]" 16.2359
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.014555
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_5/en" 4.20115
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.205506
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.122196
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_4/q" 4.7971
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0859757
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.13687e-13
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" "SRegister_10$1_4/out[9]" -0.403495
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -0.623265
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.18309
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.00626672
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.987578
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" -0.442861
cap "SRegister_10$1_4/Register_unitcell$1_4/q" "SRegister_10$1_4/Register_unitcell$1_5/phi1" 8.43989
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/phi1" -57.9265
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_4/en" -57.6485
cap "out[1]" "SRegister_10$1_4/default9" 0.00201585
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_4/en" 4.44747
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_5/phi2" 0.0569067
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "SRegister_10$1_4/Register_unitcell$1_4/VDDd" 9.29293
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/default9" 0.386212
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_4/en" 15.3763
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.088566
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/default9" 3.58243
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.247002
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/default9" 43.2319
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.532554
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_4/en" -0.311946
cap "SRegister_10$1_4/Register_unitcell$1_5/phi2" "SRegister_10$1_4/Register_unitcell$1_4/en" 0.100083
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 1.03661
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_4/q" -0.462718
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.00718148
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_4/q" 55.9357
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_4/en" -0.631773
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/default9" -4.81764
cap "out[8]" "SRegister_10$1_4/Register_unitcell$1_4/VDDd" 0.134403
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_4/VDDd" 0.3532
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/default9" 8.40392
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.186473
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_4/VDDd" -40.0964
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -3.16947
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/default9" 68.296
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_4/Register_unitcell$1_5/phi1" 0.0119931
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/default9" -2.17604e-14
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_4/Register_unitcell$1_4/VDDd" 0.197115
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_4/en" 1.22287
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_4/q" 0.195921
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.0127599
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/out[9]" -0.827827
cap "SRegister_10$1_4/Register_unitcell$1_5/phi2" "SRegister_10$1_4/default9" -2.54952
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_4/en" 0.964193
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_4/en" 4.92223
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_5/phi1" 0.0935928
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_4/VDDd" 0.0964078
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "SRegister_10$1_4/default9" -29.4427
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/default9" 6.12002
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_4/VDDd" 9.91556
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_4/default9" 0.27956
cap "SRegister_10$1_4/Register_unitcell$1_5/phi1" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.263535
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_4/Register_unitcell$1_4/en" -0.63297
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_4/VDDd" 0.0978022
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_4/VDDd" 0.144962
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.08927
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_4/en" -0.339285
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 5.40315
cap "SRegister_10$1_4/Register_unitcell$1_4/VDDd" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.078514
cap "SRegister_10$1_4/out[8]" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 104.743
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_4/en" -0.267311
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.19596
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_4/en" 13.5734
cap "SRegister_10$1_4/Register_unitcell$1_4/VDDd" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.112174
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/out[8]" 10.2068
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 28.582
cap "SRegister_10$1_4/Register_unitcell$1_3/q" "SRegister_10$1_4/Register_unitcell$1_4/phi1" 2.69654
cap "SRegister_10$1_4/Register_unitcell$1_3/q" "SRegister_10$1_4/out[8]" 42.3245
cap "SRegister_10$1_4/Register_unitcell$1_4/phi2" "SRegister_10$1_4/out[8]" -1.5478
cap "SRegister_10$1_4/out[8]" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 19.2134
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.287965
cap "SRegister_10$1_4/Register_unitcell$1_3/q" "SRegister_10$1_4/default9" 17.1941
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/en" 30.8363
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.514264
cap "SRegister_10$1_4/Register_unitcell$1_4/phi2" "SRegister_10$1_4/default9" -2.21671
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_4/en" -1.31261
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/out[8]" -2.24787
cap "SRegister_10$1_4/Register_unitcell$1_4/VDDd" "SRegister_10$1_4/out[8]" 1.25634
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 3.4811
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/default9" -5.17986
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_4/VDDd" -28.4152
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.549502
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/out[8]" 19.7053
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_4/phi1" 0.575025
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 5.26884
cap "SRegister_10$1_4/Register_unitcell$1_3/q" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 1.29882
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/out[8]" 0.974495
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_4/Register_unitcell$1_4/en" -0.595913
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.0681427
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/Register_unitcell$1_4/en" 2.27896
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.0275122
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/default9" 0.317066
cap "SRegister_10$1_4/Register_unitcell$1_3/q" "SRegister_10$1_4/Register_unitcell$1_4/en" -0.287987
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 7.36331
cap "SRegister_10$1_4/Register_unitcell$1_4/phi2" "SRegister_10$1_4/Register_unitcell$1_4/en" 0.100083
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -1.32469
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_4/en" -0.654979
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/out[8]" 17.4011
cap "SRegister_10$1_4/out[8]" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.858313
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" -19.0604
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.299894
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0171047
cap "SRegister_10$1_4/Register_unitcell$1_4/phi2" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.220183
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_4/en" -56.8608
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/out[8]" 2.57531
cap "SRegister_10$1_4/Register_unitcell$1_4/VDDd" "SRegister_10$1_4/Register_unitcell$1_4/en" -2.18389
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.0779513
cap "SRegister_10$1_4/Register_unitcell$1_4/phi2" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.119148
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 5.68434e-14
cap "SRegister_10$1_4/out[8]" "SRegister_10$1_4/Register_unitcell$1_4/en" 41.8295
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.150472
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/default9" 2.57465
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_4/en" -12.5958
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_4/en" -0.536434
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "SRegister_10$1_4/out[8]" 0.999674
cap "SRegister_10$1_4/out[8]" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.403495
cap "SRegister_10$1_4/Register_unitcell$1_4/phi2" "SRegister_10$1_4/out[8]" -0.463713
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -7.10543e-15
cap "SRegister_10$1_4/out[8]" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.413719
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.111344
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.00626672
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 6.43789
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.0681427
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/default8" -1.56049
cap "SRegister_10$1_4/Register_unitcell$1_4/phi2" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.165046
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/default8" -0.0662268
cap "SRegister_10$1_4/default8" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -50.0147
cap "SRegister_10$1_4/out[8]" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 25.1364
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_4/phi1" 0.557981
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/out[8]" 0.644373
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/out[8]" -2.55323
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.860053
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.307564
cap "SRegister_10$1_4/out[8]" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 29.5664
cap "SRegister_10$1_4/Register_unitcell$1_3/q" "SRegister_10$1_4/default8" 32.9693
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.013246
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.269797
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_4/en" -0.344036
cap "SRegister_10$1_4/Register_unitcell$1_3/q" "SRegister_10$1_4/out[8]" 35.4152
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 3.63813
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.533563
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_4/en" -58.1995
cap "SRegister_10$1_4/Register_unitcell$1_4/phi2" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.00407483
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/default8" 2.01109
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -11.2233
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/out[8]" 0.0203671
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/out[8]" 25.8743
cap "SRegister_10$1_4/Register_unitcell$1_3/q" "SRegister_10$1_4/Register_unitcell$1_4/en" 9.23698
cap "SRegister_10$1_4/out[8]" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.728426
cap "SRegister_10$1_4/Register_unitcell$1_4/phi2" "SRegister_10$1_4/Register_unitcell$1_3/q" 1.65477
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.205832
cap "SRegister_10$1_4/out[8]" "SRegister_10$1_4/default8" -16.9499
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/default8" 2.21946
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0277937
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.13687e-13
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_4/en" -0.524442
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -3.00644
cap "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/out[8]" 5.74096
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.351121
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.78618
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/default8" 0.0224759
cap "SRegister_10$1_4/Register_unitcell$1_3/q" "SRegister_10$1_4/Register_unitcell$1_4/phi1" 10.3309
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "SRegister_10$1_4/default8" -12.5912
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/out[8]" 52.4856
cap "SRegister_10$1_4/Register_unitcell$1_3/q" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 11.6574
cap "SRegister_10$1_4/Register_unitcell$1_4/phi2" "SRegister_10$1_4/default8" -2.21671
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.753375
cap "SRegister_10$1_4/Register_unitcell$1_3/VDDd" "SRegister_10$1_4/Register_unitcell$1_3/q" 1.92777
cap "SRegister_10$1_4/default8" "SRegister_10$1_4/out[8]" -0.832883
cap "SRegister_10$1_4/Register_unitcell$1_3/VDDd" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.10648
cap "SRegister_10$1_4/default8" "SRegister_10$1_4/Register_unitcell$1_3/en" -29.4653
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -2.22683
cap "SRegister_10$1_4/default8" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 1.03607
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_4/phi1" 0.435638
cap "SRegister_10$1_4/Register_unitcell$1_3/VDDd" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -1.3985
cap "SRegister_10$1_4/default8" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 7.66152
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.19081
cap "SRegister_10$1_4/Register_unitcell$1_3/VDDd" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.175014
cap "SRegister_10$1_4/default8" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 64.7563
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_3/en" 2.55619
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_3/q" 4.20618
cap "SRegister_10$1_4/default8" "SRegister_10$1_4/Register_unitcell$1_3/VDDd" -24.8753
cap "SRegister_10$1_4/default8" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -2.17604e-14
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.974332
cap "SRegister_10$1_4/Register_unitcell$1_3/VDDd" "SRegister_10$1_4/out[8]" 0.921553
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_3/en" 13.5542
cap "SRegister_10$1_4/Register_unitcell$1_4/phi2" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.158918
cap "SRegister_10$1_4/default8" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.38556
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.573386
cap "SRegister_10$1_4/Register_unitcell$1_3/VDDd" "SRegister_10$1_4/Register_unitcell$1_3/en" 5.8607
cap "SRegister_10$1_4/Register_unitcell$1_3/VDDd" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" -0.442861
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_4/phi1" 0.014555
cap "SRegister_10$1_4/Register_unitcell$1_4/phi2" "SRegister_10$1_4/Register_unitcell$1_3/q" 2.00299
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.44281
cap "SRegister_10$1_4/Register_unitcell$1_3/VDDd" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" -2.42048
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.00718148
cap "SRegister_10$1_4/default8" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 7.00172
cap "SRegister_10$1_4/Register_unitcell$1_3/VDDd" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 6.15643
cap "SRegister_10$1_4/default8" "SRegister_10$1_4/Register_unitcell$1_4/phi1" -5.79076
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_3/en" -0.279229
cap "SRegister_10$1_4/default8" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -2.77556e-16
cap "SRegister_10$1_4/default8" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.236003
cap "SRegister_10$1_4/Register_unitcell$1_3/VDDd" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.235363
cap "SRegister_10$1_4/Register_unitcell$1_3/q" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.473479
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_3/en" 25.362
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_3/en" -57.9265
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -1.29747
cap "SRegister_10$1_4/default8" "SRegister_10$1_4/Register_unitcell$1_3/q" 55.922
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_3/en" 1.93139
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_4/Register_unitcell$1_3/en" -0.616155
cap "SRegister_10$1_4/default8" "SRegister_10$1_4/Register_unitcell$1_4/phi2" -2.55501
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_4/phi1" 0.0127599
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.0906256
cap "SRegister_10$1_4/Register_unitcell$1_3/VDDd" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0859757
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.390472
cap "SRegister_10$1_4/Register_unitcell$1_3/VDDd" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 18.384
cap "SRegister_10$1_4/default8" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 43.0511
cap "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.14828
cap "SRegister_10$1_4/default8" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.61992
cap "SRegister_10$1_4/Register_unitcell$1_3/VDDd" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.137561
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_3/en" 6.68733
cap "SRegister_10$1_4/Register_unitcell$1_3/phi2" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.0970807
cap "SRegister_10$1_4/out[7]" "SRegister_10$1_4/Register_unitcell$1_3/VDDd" 0.134403
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0171047
cap "SRegister_10$1_4/Register_unitcell$1_3/phi2" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.176055
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 5.68434e-14
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0320208
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_3/en" -0.654979
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_3/VDDd" 32.4156
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.941508
cap "SRegister_10$1_4/Register_unitcell$1_3/phi2" "SRegister_10$1_4/default8" -2.21671
cap "SRegister_10$1_4/default8" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.514264
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_3/VDDd" 0.0275122
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/default8" 1.77636e-15
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 0.426688
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 4.57597
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_3/en" 0.333015
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.115255
cap "SRegister_10$1_4/out[7]" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 4.14221
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.289553
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_3/VDDd" 0.206138
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/default8" -4.39439
cap "SRegister_10$1_4/Register_unitcell$1_3/phi2" "SRegister_10$1_4/Register_unitcell$1_3/en" 0.183351
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 7.36331
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_3/en" 0.00986001
cap "SRegister_10$1_4/Register_unitcell$1_3/phi2" "SRegister_10$1_4/Register_unitcell$1_3/VDDd" 0.0906352
cap "SRegister_10$1_4/Register_unitcell$1_3/VDDd" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.0681427
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_3/VDDd" 0.0309512
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/default8" 0.619643
cap "SRegister_10$1_4/default8" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 3.49159
cap "SRegister_10$1_4/out[7]" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 6.90612
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_3/en" -57.0064
cap "SRegister_10$1_4/out[7]" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 4.73494
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_3/en" -0.572242
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 3.07644
cap "SRegister_10$1_4/out[7]" "SRegister_10$1_4/default8" 0.619071
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_3/en" -0.181677
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_3/en" 1.89221
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 5.872
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_3/VDDd" 0.222913
cap "SRegister_10$1_4/Register_unitcell$1_3/VDDd" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 1.29356
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.247002
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/default8" -22.9176
cap "SRegister_10$1_4/Register_unitcell$1_3/VDDd" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.95859
cap "SRegister_10$1_4/Register_unitcell$1_3/phi2" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 0.0119931
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_3/en" 9.57228
cap "SRegister_10$1_4/default8" "SRegister_10$1_4/Register_unitcell$1_3/VDDd" -63.0832
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/out[7]" 9.16847
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_3/en" -0.0789899
cap "SRegister_10$1_4/Register_unitcell$1_3/phi2" "SRegister_10$1_4/out[7]" -2.01152
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 0.557981
cap "SRegister_10$1_4/out[7]" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 15.4701
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_3/en" -2.38275
cap "SRegister_10$1_4/out[7]" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 15.0712
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/out[7]" 6.71546
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_3/en" -1.31261
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 2.1924
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_3/en" -57.7759
cap "SRegister_10$1_4/out[7]" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.413719
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 0.148336
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.57465
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.427084
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 28.582
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -2.14065
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/out[7]" 32.5925
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 1.0231
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_3/en" 5.22398
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/out[7]" 25.2679
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_3/en" 9.10725
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.299894
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/out[7]" 2.57531
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -32.4191
cap "SRegister_10$1_4/out[7]" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 97.8367
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/out[7]" -1.6035
cap "SRegister_10$1_4/Register_unitcell$1_2/q" "SRegister_10$1_4/Register_unitcell$1_3/en" 3.73022
cap "SRegister_10$1_4/out[7]" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.858313
cap "SRegister_10$1_4/Register_unitcell$1_2/q" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 39.1432
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.287965
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.973387
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.351121
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.08927
cap "SRegister_10$1_4/Register_unitcell$1_2/q" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 8.25002
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/out[7]" 38.1434
cap "SRegister_10$1_4/Register_unitcell$1_2/q" "SRegister_10$1_4/out[7]" 74.1067
cap "SRegister_10$1_4/out[7]" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 9.6076
cap "SRegister_10$1_4/Register_unitcell$1_3/phi2" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -2.21671
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/out[7]" 5.4719
cap "SRegister_10$1_4/Register_unitcell$1_2/q" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.81213
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_3/en" -0.813605
cap "SRegister_10$1_4/Register_unitcell$1_3/phi2" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.123102
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/out[7]" 8.9005
cap "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.53652
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.987578
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -1.3985
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.13687e-13
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 7.22694
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.0681427
cap "SRegister_10$1_4/default7" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.855347
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.4596
cap "SRegister_10$1_4/default7" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0662268
cap "SRegister_10$1_4/Register_unitcell$1_2/q" "SRegister_10$1_4/default7" 11.0202
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.137561
cap "SRegister_10$1_4/out[7]" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 16.2359
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_3/en" -0.623265
cap "SRegister_10$1_4/out[7]" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -2.55323
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.463431
cap "SRegister_10$1_4/out[7]" "SRegister_10$1_4/Register_unitcell$1_2/q" 3.63298
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" -2.51689
cap "SRegister_10$1_4/out[7]" "SRegister_10$1_4/default7" -23.1315
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.42109e-14
cap "SRegister_10$1_4/Register_unitcell$1_2/q" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 8.89175
cap "SRegister_10$1_4/Register_unitcell$1_3/phi2" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.165046
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 25.8956
cap "SRegister_10$1_4/out[7]" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.728426
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.54103
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.00626672
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/default7" -4.69079
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_2/q" 5.21878
cap "SRegister_10$1_4/default7" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.01109
cap "SRegister_10$1_4/out[7]" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0203671
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/default7" -21.9545
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 0.44281
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_3/en" -0.222509
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.0859757
cap "SRegister_10$1_4/out[7]" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 16.2667
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.0118259
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -1.15578
cap "SRegister_10$1_4/out[7]" "SRegister_10$1_4/Register_unitcell$1_3/en" 1.06823
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_3/en" -0.524442
cap "SRegister_10$1_4/out[7]" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.403495
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.390472
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.276778
cap "SRegister_10$1_4/Register_unitcell$1_3/phi2" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.162993
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 15.3775
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_3/phi1" -57.9265
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.442861
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 6.71758
cap "SRegister_10$1_4/default7" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0224759
cap "SRegister_10$1_4/Register_unitcell$1_3/phi2" "SRegister_10$1_4/Register_unitcell$1_2/q" 3.61403
cap "SRegister_10$1_4/Register_unitcell$1_2/q" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 7.97281
cap "SRegister_10$1_4/Register_unitcell$1_3/phi2" "SRegister_10$1_4/default7" -2.21671
cap "SRegister_10$1_4/default7" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -49.8051
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_3/en" -0.563239
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.137561
cap "SRegister_10$1_4/out[7]" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 37.0155
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_4/Register_unitcell$1_3/en" 0.860053
cap "SRegister_10$1_4/out[7]" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 11.002
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.205832
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.111344
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.269797
cap "SRegister_10$1_4/default7" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -2.17604e-14
cap "SRegister_10$1_4/Register_unitcell$1_2/VDDd" "SRegister_10$1_4/Register_unitcell$1_2/en" 7.0978
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_2/en" -57.6485
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -2.22683
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_2/q" -0.473479
cap "SRegister_10$1_4/default7" "SRegister_10$1_4/Register_unitcell$1_3/phi2" -2.55501
cap "SRegister_10$1_4/default7" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 43.0511
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_2/en" -0.303434
cap "SRegister_10$1_4/Register_unitcell$1_2/VDDd" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.144962
cap "SRegister_10$1_4/default7" "SRegister_10$1_4/out[7]" -0.832883
cap "SRegister_10$1_4/Register_unitcell$1_2/VDDd" "SRegister_10$1_4/Register_unitcell$1_2/q" 0.0990184
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_2/q" 0.0918381
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.0906256
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_2/en" -0.532554
cap "SRegister_10$1_4/default7" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.236003
cap "SRegister_10$1_4/Register_unitcell$1_2/VDDd" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0978022
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.263535
cap "SRegister_10$1_4/default7" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 1.03607
cap "SRegister_10$1_4/Register_unitcell$1_3/phi2" "SRegister_10$1_4/Register_unitcell$1_2/en" 0.100083
cap "SRegister_10$1_4/default7" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 64.7563
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_2/en" 6.41055
cap "SRegister_10$1_4/default7" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 8.28116
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.00272906
cap "SRegister_10$1_4/Register_unitcell$1_3/phi2" "SRegister_10$1_4/Register_unitcell$1_2/q" 0.0437335
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.19081
cap "SRegister_10$1_4/default7" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.38556
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_2/en" -0.734233
cap "SRegister_10$1_4/default7" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.61992
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_2/en" 15.8162
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_2/en" 1.11345
cap "SRegister_10$1_4/Register_unitcell$1_2/VDDd" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 10.2262
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_2/en" 4.44839
cap "SRegister_10$1_4/Register_unitcell$1_2/VDDd" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.0964078
cap "SRegister_10$1_4/default7" "SRegister_10$1_4/Register_unitcell$1_2/en" -29.4885
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.0127599
cap "SRegister_10$1_4/default7" "SRegister_10$1_4/Register_unitcell$1_2/VDDd" -40.1414
cap "SRegister_10$1_4/default7" "SRegister_10$1_4/Register_unitcell$1_3/phi1" -4.89242
cap "SRegister_10$1_4/Register_unitcell$1_2/VDDd" "out[6]" 0.134403
cap "SRegister_10$1_4/default7" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 6.14637
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_4/Register_unitcell$1_2/en" -0.63297
cap "SRegister_10$1_4/Register_unitcell$1_2/VDDd" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.197115
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_4/Register_unitcell$1_3/phi1" 0.0119931
cap "SRegister_10$1_4/default7" "SRegister_10$1_4/Register_unitcell$1_2/q" 55.922
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_2/en" 1.04417
cap "SRegister_10$1_4/Register_unitcell$1_2/VDDd" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.333261
cap "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.00718148
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 3.4811
cap "SRegister_10$1_4/Register_unitcell$1_2/VDDd" "SRegister_10$1_4/Register_unitcell$1_2/en" -2.18635
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_2/en" -0.347797
cap "SRegister_10$1_4/Register_unitcell$1_2/phi2" "SRegister_10$1_4/default7" -2.21671
cap "SRegister_10$1_4/default7" "SRegister_10$1_4/Register_unitcell$1_2/en" -13.392
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.114634
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/default7" 2.57465
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.0478908
cap "SRegister_10$1_4/default7" "SRegister_10$1_4/Register_unitcell$1_2/VDDd" -28.4152
cap "SRegister_10$1_4/out[6]" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 19.2134
cap "SRegister_10$1_4/out[6]" "SRegister_10$1_4/Register_unitcell$1_1/q" 35.1148
cap "SRegister_10$1_4/Register_unitcell$1_2/phi1" "SRegister_10$1_4/Register_unitcell$1_1/q" 2.15284
cap "SRegister_10$1_4/out[6]" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 17.4011
cap "SRegister_10$1_4/Register_unitcell$1_2/en" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 7.36331
cap "SRegister_10$1_4/Register_unitcell$1_1/q" "SRegister_10$1_4/Register_unitcell$1_2/en" -0.101863
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -1.32469
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_2/en" -0.654979
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/out[6]" 10.2068
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/Register_unitcell$1_2/phi1" 0.289553
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_2/en" 32.2861
cap "SRegister_10$1_4/default7" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.514264
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.287965
cap "SRegister_10$1_4/Register_unitcell$1_1/q" "SRegister_10$1_4/default7" 15.365
cap "SRegister_10$1_4/out[6]" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 104.743
cap "SRegister_10$1_4/Register_unitcell$1_2/phi1" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 5.59907
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.0779513
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.08927
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/Register_unitcell$1_2/phi2" 0.176055
cap "SRegister_10$1_4/default7" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" -20.4471
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/Register_unitcell$1_2/en" 2.82099
cap "SRegister_10$1_4/Register_unitcell$1_2/phi2" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.220183
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/Register_unitcell$1_2/VDDd" 0.16575
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_2/en" 5.26884
cap "SRegister_10$1_4/Register_unitcell$1_2/VDDd" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.078514
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_2/en" 13.6828
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/default7" 3.49159
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_2/en" -0.204442
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_2/en" 0.0422205
cap "SRegister_10$1_4/default7" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 28.582
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_4/Register_unitcell$1_2/en" -0.595913
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.0681427
cap "SRegister_10$1_4/out[6]" "SRegister_10$1_4/Register_unitcell$1_2/phi1" -1.8602
cap "SRegister_10$1_4/Register_unitcell$1_1/q" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 1.29882
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -0.247002
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.0275122
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/default7" -7.10543e-15
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/default7" 2.13163e-14
cap "SRegister_10$1_4/out[6]" "SRegister_10$1_4/Register_unitcell$1_2/phi2" -1.27731
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 5.68434e-14
cap "SRegister_10$1_4/Register_unitcell$1_2/phi1" "SRegister_10$1_4/Register_unitcell$1_2/en" -56.8608
cap "SRegister_10$1_4/out[6]" "SRegister_10$1_4/Register_unitcell$1_2/en" 41.8295
cap "SRegister_10$1_4/out[6]" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.58039
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_2/en" -0.299894
cap "SRegister_10$1_4/out[6]" "SRegister_10$1_4/Register_unitcell$1_2/VDDd" 1.2611
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.0171047
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.941508
cap "SRegister_10$1_4/Register_unitcell$1_2/phi1" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.575025
cap "SRegister_10$1_4/out[6]" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.858313
cap "SRegister_10$1_4/Register_unitcell$1_2/phi2" "SRegister_10$1_4/Register_unitcell$1_2/en" 0.100083
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.820152
cap "SRegister_10$1_4/out[6]" "SRegister_10$1_4/default7" 16.7347
cap "SRegister_10$1_4/Register_unitcell$1_2/phi1" "SRegister_10$1_4/default7" -5.20723
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_2/en" -1.26521
cap "SRegister_10$1_4/out[6]" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 25.8743
cap "SRegister_10$1_4/Register_unitcell$1_2/phi2" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.165046
cap "SRegister_10$1_4/Register_unitcell$1_2/en" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.31036
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_2/phi2" -2.21671
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.13687e-13
cap "SRegister_10$1_4/Register_unitcell$1_2/en" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -0.305159
cap "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/out[6]" 0.994918
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.01109
cap "SRegister_10$1_4/Register_unitcell$1_2/phi1" "SRegister_10$1_4/out[6]" 0.2567
cap "SRegister_10$1_4/Register_unitcell$1_2/en" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" -0.0473939
cap "SRegister_10$1_4/Register_unitcell$1_1/q" "SRegister_10$1_4/Register_unitcell$1_2/phi2" 1.4915
cap "SRegister_10$1_4/Register_unitcell$1_2/en" "SRegister_10$1_4/Register_unitcell$1_2/phi1" -58.1995
cap "SRegister_10$1_4/Register_unitcell$1_2/phi1" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.269797
cap "SRegister_10$1_4/Register_unitcell$1_2/en" "SRegister_10$1_4/out[6]" 0.999674
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.343401
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_2/phi1" -1.46012
cap "SRegister_10$1_4/out[6]" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 52.4856
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/out[6]" -13.6607
cap "SRegister_10$1_4/Register_unitcell$1_2/en" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 5.54362
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_2/en" -11.7417
cap "SRegister_10$1_4/Register_unitcell$1_1/q" "SRegister_10$1_4/Register_unitcell$1_2/phi1" 10.5317
cap "SRegister_10$1_4/Register_unitcell$1_1/q" "SRegister_10$1_4/out[6]" 42.6249
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.0681427
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/out[6]" 0.0203671
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.00626672
cap "SRegister_10$1_4/out[6]" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.413719
cap "SRegister_10$1_4/Register_unitcell$1_2/en" "SRegister_10$1_4/Register_unitcell$1_1/q" 9.05086
cap "SRegister_10$1_4/Register_unitcell$1_2/en" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -0.485993
cap "SRegister_10$1_4/Register_unitcell$1_2/en" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.777355
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_1/q" 34.9353
cap "SRegister_10$1_4/out[6]" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 8.9005
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_2/phi1" 0.351121
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/out[6]" 29.1582
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_2/en" -10.3724
cap "SRegister_10$1_4/out[6]" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -2.55323
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 3.05993
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/default6" -48.628
cap "SRegister_10$1_4/Register_unitcell$1_2/phi1" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.557981
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0662268
cap "SRegister_10$1_4/out[6]" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 6.71546
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_1/q" 11.2877
cap "SRegister_10$1_4/Register_unitcell$1_2/en" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.599303
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.111344
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/out[6]" -0.728426
cap "SRegister_10$1_4/Register_unitcell$1_2/phi2" "SRegister_10$1_4/out[6]" -0.734213
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.53652
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_4/Register_unitcell$1_2/phi1" -57.9265
cap "SRegister_10$1_4/Register_unitcell$1_2/phi2" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.162993
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/out[6]" 0.921553
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.503617
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -6.33213
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_2/phi1" 0.463431
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 18.7476
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 2.32971
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.040954
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -0.573386
cap "SRegister_10$1_4/Register_unitcell$1_1/VSSd" "SRegister_10$1_4/Register_unitcell$1_2/phi2" -2.21671
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.753375
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 9.05529
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -0.0384495
cap "SRegister_10$1_4/Register_unitcell$1_1/VSSd" "SRegister_10$1_4/Register_unitcell$1_2/phi1" -5.32226
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.987578
cap "SRegister_10$1_4/Register_unitcell$1_1/VSSd" "SRegister_10$1_4/default6" -62.8313
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 2.40722
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_2/phi1" 0.014555
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.663774
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 32.1476
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 4.26326e-14
cap "SRegister_10$1_4/out[6]" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 16.2359
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 25.8826
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0859757
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_4/default6" 0.137561
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_2/phi2" 0.0560466
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_1/VSSd" -2.84217e-14
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_2/phi1" -0.173414
cap "SRegister_10$1_4/Register_unitcell$1_2/phi2" "SRegister_10$1_4/Register_unitcell$1_1/q" 2.16627
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -0.458621
cap "SRegister_10$1_4/Register_unitcell$1_1/q" "SRegister_10$1_4/Register_unitcell$1_2/phi1" 4.54905
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 13.4665
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_2/phi1" 0.0127599
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_1/q" 4.90471
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.0826974
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 3.9817
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -5.68434e-14
cap "SRegister_10$1_4/Register_unitcell$1_1/VSSd" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -22.6583
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_2/phi1" 0.14828
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_2/phi1" 0.00718148
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 5.43242
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.235363
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_2/phi1" 0.44281
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/default6" 0.175014
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -0.318105
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -1.29747
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/default6" 0.0681427
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/out[5]" 0.134403
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_1/en" 0.333015
cap "SRegister_10$1_4/Register_unitcell$1_1/phi2" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.0410341
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_1/en" 30.0221
cap "SRegister_10$1_4/Register_unitcell$1_1/phi2" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.176055
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/out[5]" 4.14221
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.353121
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_1/en" 2.03998
cap "SRegister_10$1_4/Register_unitcell$1_1/phi2" "SRegister_10$1_4/Register_unitcell$1_1/VSSd" -2.21671
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/default6" 0.624363
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_1/en" 8.03258
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_1/en" -0.469555
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_1/VSSd" -5.68434e-14
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_1/en" 7.36331
cap "SRegister_10$1_4/out[5]" "SRegister_10$1_4/Register_unitcell$1_1/en" 9.16847
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 3.59347
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_1/en" -57.0918
cap "SRegister_10$1_4/Register_unitcell$1_1/VSSd" "SRegister_10$1_4/default6" -63.0832
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0171047
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 4.10542
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_4/default6" 0.0275122
cap "SRegister_10$1_4/Register_unitcell$1_1/phi2" "SRegister_10$1_4/default6" 0.156162
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 5.68434e-14
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/out[5]" 4.73494
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/default6" 0.206138
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.289553
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_1/VSSd" 0.514264
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_1/en" 1.74521
cap "SRegister_10$1_4/Register_unitcell$1_1/VSSd" "SRegister_10$1_4/out[5]" 0.619071
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_1/VSSd" -4.39439
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_1/en" 6.85394
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_1/phi1" 0.115255
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_1/phi2" 0.0119931
cap "SRegister_10$1_4/Register_unitcell$1_1/VSSd" "SRegister_10$1_4/Register_unitcell$1_1/en" -22.9176
cap "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.197645
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_1/en" -0.181677
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/default6" 0.222913
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_1/en" -0.654979
cap "SRegister_10$1_4/Register_unitcell$1_1/phi2" "SRegister_10$1_4/Register_unitcell$1_1/en" 0.0258169
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/out[5]" 9.6076
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "SRegister_10$1_4/out[5]" 32.5925
cap "SRegister_10$1_4/Register_unitcell$1_9/q" "SRegister_10$1_4/Register_unitcell$1_1/en" 3.30854
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/out[5]" 25.2679
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.287965
cap "SRegister_10$1_4/Register_unitcell$1_9/q" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 37.3141
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.08927
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_1/en" -0.181677
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/out[5]" -1.6035
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_1/en" 3.52364
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_9/q" 7.70632
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_4/out[5]" 0.413719
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 28.582
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.221903
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 1.49365
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/out[5]" 5.4719
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/out[5]" 2.57531
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/out[5]" 15.4701
cap "SRegister_10$1_4/Register_unitcell$1_1/phi2" "SRegister_10$1_4/out[5]" -2.01152
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/out[5]" 15.0712
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/out[5]" 28.8685
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_1/en" -0.803745
cap "SRegister_10$1_4/Register_unitcell$1_9/q" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.90359
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_1/en" -0.299894
cap "SRegister_10$1_4/Register_unitcell$1_1/phi2" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.179149
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.53652
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_4/out[5]" 0.858313
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.61056
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.557981
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_1/en" -3.25128
cap "SRegister_10$1_4/Register_unitcell$1_9/q" "SRegister_10$1_4/out[5]" 72.2184
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_1/en" -57.6904
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_1/en" 6.76368
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/out[5]" 8.9005
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -2.19768
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/out[5]" 104.743
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_1/en" -1.31261
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.458036
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.57465
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_1/en" 11.7387
cap "SRegister_10$1_4/Register_unitcell$1_1/phi2" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -2.21671
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -32.2217
cap "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/out[5]" 6.71546
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.351121
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 14.9208
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "SRegister_10$1_4/default5" -21.2268
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.442861
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 6.71758
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/default5" 0.0224759
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -2.51689
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "SRegister_10$1_4/Register_unitcell$1_1/phi1" -57.9265
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.13687e-13
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.137561
cap "SRegister_10$1_4/out[5]" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0203671
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.860053
cap "SRegister_10$1_4/Register_unitcell$1_1/phi2" "SRegister_10$1_4/Register_unitcell$1_9/q" 3.45076
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.269797
cap "SRegister_10$1_4/out[5]" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 20.2769
cap "SRegister_10$1_4/Register_unitcell$1_9/q" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 7.51169
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -0.471066
cap "SRegister_10$1_4/out[5]" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 16.2359
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.958437
cap "SRegister_10$1_4/Register_unitcell$1_1/phi2" "SRegister_10$1_4/default5" -2.21671
cap "SRegister_10$1_4/out[5]" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -2.55323
cap "SRegister_10$1_4/default5" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -50.0024
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 6.43789
cap "SRegister_10$1_4/out[5]" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.728426
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.0681427
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/default5" 0.125204
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_1/phi1" 0.44281
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -1.15578
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.42109e-14
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/default5" -0.0662268
cap "SRegister_10$1_4/out[5]" "SRegister_10$1_4/Register_unitcell$1_9/q" 5.52131
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.439619
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -0.623265
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.00626672
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.205832
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.118073
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -0.524442
cap "SRegister_10$1_4/out[5]" "SRegister_10$1_4/default5" -23.1315
cap "SRegister_10$1_4/Register_unitcell$1_9/q" "SRegister_10$1_4/default5" 12.8493
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.90259
cap "SRegister_10$1_4/out[5]" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 16.2667
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 24.8411
cap "SRegister_10$1_4/Register_unitcell$1_1/phi2" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.165046
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.03085
cap "SRegister_10$1_4/Register_unitcell$1_9/q" "SRegister_10$1_4/Register_unitcell$1_1/phi1" 9.09258
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.0754535
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/default5" 2.01109
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -1.46664
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.191503
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.0859757
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/default5" -4.65554
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "SRegister_10$1_4/out[5]" 1.06823
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "SRegister_10$1_4/Register_unitcell$1_9/q" 5.64046
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.111344
cap "SRegister_10$1_4/out[5]" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.403495
cap "SRegister_10$1_4/out[5]" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 37.0155
cap "SRegister_10$1_4/Register_unitcell$1_1/phi2" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.154028
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0238122
cap "SRegister_10$1_4/default5" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 6.87651
cap "SRegister_10$1_4/default5" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.61992
cap "SRegister_10$1_4/Register_unitcell$1_9/VDDd" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.0194878
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.00718148
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_9/en" 4.44839
cap "SRegister_10$1_4/Register_unitcell$1_9/VDDd" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.197115
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_9/q" -0.473479
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_9/en" -0.826406
cap "SRegister_10$1_4/Register_unitcell$1_9/VDDd" "SRegister_10$1_4/Register_unitcell$1_9/en" 4.7747
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -2.22683
cap "SRegister_10$1_4/Register_unitcell$1_1/phi2" "SRegister_10$1_4/Register_unitcell$1_9/en" 0.100083
cap "SRegister_10$1_4/default5" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.38556
cap "SRegister_10$1_4/default5" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 43.0511
cap "SRegister_10$1_4/Register_unitcell$1_9/VDDd" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.45674
cap "SRegister_10$1_4/Register_unitcell$1_1/phi2" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.00896462
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.014555
cap "SRegister_10$1_4/Register_unitcell$1_9/VDDd" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.216658
cap "SRegister_10$1_4/default5" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 64.7563
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_4/Register_unitcell$1_9/en" -0.63297
cap "SRegister_10$1_4/default5" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 5.68434e-14
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.263535
cap "SRegister_10$1_4/default5" "SRegister_10$1_4/Register_unitcell$1_1/phi1" -4.87064
cap "SRegister_10$1_4/Register_unitcell$1_9/VDDd" "out[4]" 0.134403
cap "SRegister_10$1_4/Register_unitcell$1_9/VDDd" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.138922
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_9/en" 1.05447
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_9/en" 0.872513
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_9/en" 1.00402
cap "SRegister_10$1_4/default5" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 1.03607
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_9/q" 0.4347
cap "SRegister_10$1_4/default5" "SRegister_10$1_4/Register_unitcell$1_9/q" 55.922
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0291412
cap "SRegister_10$1_4/Register_unitcell$1_9/VDDd" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.0681427
cap "SRegister_10$1_4/default5" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 8.28116
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.0127599
cap "SRegister_10$1_4/Register_unitcell$1_9/VDDd" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 10.7364
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_9/en" -0.286293
cap "SRegister_10$1_4/default5" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.236003
cap "SRegister_10$1_4/Register_unitcell$1_9/VDDd" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0978022
cap "SRegister_10$1_4/default5" "SRegister_10$1_4/Register_unitcell$1_9/VDDd" -40.1414
cap "SRegister_10$1_4/default5" "SRegister_10$1_4/Register_unitcell$1_1/phi2" -2.55501
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_9/en" 6.68733
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_9/en" 16.6052
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.0119931
cap "SRegister_10$1_4/default5" "SRegister_10$1_4/out[5]" -0.832883
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.0906256
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_9/en" -0.563559
cap "SRegister_10$1_4/Register_unitcell$1_9/VDDd" "SRegister_10$1_4/Register_unitcell$1_9/q" 0.468687
cap "SRegister_10$1_4/Register_unitcell$1_1/phi2" "SRegister_10$1_4/Register_unitcell$1_9/q" 0.207005
cap "SRegister_10$1_4/Register_unitcell$1_9/VDDd" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.0964078
cap "SRegister_10$1_4/default5" "SRegister_10$1_4/Register_unitcell$1_9/en" -29.523
cap "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_9/en" -57.6485
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.315019
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.19081
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_9/en" -0.654979
cap "SRegister_10$1_4/default5" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 3.49159
cap "SRegister_10$1_4/Register_unitcell$1_9/phi2" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.176055
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_9/en" 13.7922
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/out[4]" 10.2068
cap "SRegister_10$1_4/default5" "SRegister_10$1_4/Register_unitcell$1_9/VDDd" -28.4152
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.289553
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_4/Register_unitcell$1_9/en" -0.595913
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.0681427
cap "SRegister_10$1_4/Register_unitcell$1_9/en" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 7.36331
cap "SRegister_10$1_4/Register_unitcell$1_9/VDDd" "SRegister_10$1_4/out[4]" 1.28838
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_9/VDDd" 0.078514
cap "SRegister_10$1_4/Register_unitcell$1_9/phi2" "SRegister_10$1_4/default5" -2.21671
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.114634
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/default5" 2.57465
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.820152
cap "SRegister_10$1_4/default5" "SRegister_10$1_4/out[4]" 13.7641
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_9/en" -0.204442
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/Register_unitcell$1_9/en" 2.82099
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/default5" 28.582
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/default5" -5.21645
cap "SRegister_10$1_4/Register_unitcell$1_9/phi2" "SRegister_10$1_4/out[4]" -1.00681
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_9/phi2" 0.220183
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/out[4]" 0.238883
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/default5" -1.42109e-14
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/out[4]" -1.47253
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/out[4]" 104.743
cap "SRegister_10$1_4/Register_unitcell$1_9/VDDd" "SRegister_10$1_4/Register_unitcell$1_9/en" -2.17743
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_9/phi1" 5.59907
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -0.247002
cap "SRegister_10$1_4/default5" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" -21.8339
cap "SRegister_10$1_4/default5" "SRegister_10$1_4/Register_unitcell$1_9/en" -14.0853
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_4/out[4]" 0.858313
cap "SRegister_10$1_4/Register_unitcell$1_9/phi2" "SRegister_10$1_4/Register_unitcell$1_9/en" 0.100083
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.287965
cap "SRegister_10$1_4/Register_unitcell$1_8/q" "SRegister_10$1_4/default5" 13.5359
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/out[4]" 17.4011
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_9/en" -1.09068
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 5.68434e-14
cap "SRegister_10$1_4/out[4]" "SRegister_10$1_4/Register_unitcell$1_9/en" 41.8295
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 3.4811
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_9/en" 5.26884
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_9/en" -56.8608
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.941508
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.575025
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.164494
cap "SRegister_10$1_4/Register_unitcell$1_8/q" "SRegister_10$1_4/out[4]" 27.9051
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_9/en" 0.213877
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_8/q" 1.60915
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.08927
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_9/en" 33.7359
cap "SRegister_10$1_4/default5" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.514264
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.0839913
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_9/en" -0.364939
cap "SRegister_10$1_4/Register_unitcell$1_8/q" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 1.29882
cap "SRegister_10$1_4/Register_unitcell$1_9/VDDd" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.16575
cap "SRegister_10$1_4/Register_unitcell$1_8/q" "SRegister_10$1_4/Register_unitcell$1_9/en" 0.0842601
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" -1.32469
cap "SRegister_10$1_4/out[4]" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 19.2134
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_9/en" -0.299894
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.0171047
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.0275122
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/default5" -7.10543e-15
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/out[4]" 2.33643
cap "SRegister_10$1_4/Register_unitcell$1_9/en" "SRegister_10$1_4/Register_unitcell$1_9/phi1" -58.1995
cap "SRegister_10$1_4/default4" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0662268
cap "SRegister_10$1_4/default4" "SRegister_10$1_4/Register_unitcell$1_9/phi1" -1.4509
cap "SRegister_10$1_4/Register_unitcell$1_9/en" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" -0.221929
cap "SRegister_10$1_4/default4" "SRegister_10$1_4/Register_unitcell$1_9/phi2" -2.21671
cap "SRegister_10$1_4/out[4]" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 25.8743
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_8/q" 10.7325
cap "SRegister_10$1_4/Register_unitcell$1_9/en" "SRegister_10$1_4/out[4]" 0.999674
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/out[4]" 0.0203671
cap "SRegister_10$1_4/Register_unitcell$1_9/phi2" "SRegister_10$1_4/Register_unitcell$1_8/q" 1.32823
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.343401
cap "SRegister_10$1_4/default4" "SRegister_10$1_4/out[4]" -11.0087
cap "SRegister_10$1_4/Register_unitcell$1_9/en" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 3.83015
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.261703
cap "SRegister_10$1_4/Register_unitcell$1_8/q" "SRegister_10$1_4/out[4]" 49.8346
cap "SRegister_10$1_4/Register_unitcell$1_9/en" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -0.376112
cap "SRegister_10$1_4/Register_unitcell$1_9/phi2" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.160095
cap "SRegister_10$1_4/default4" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.01109
cap "SRegister_10$1_4/default4" "SRegister_10$1_4/Register_unitcell$1_9/en" -10.8761
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_9/phi1" 0.351121
cap "SRegister_10$1_4/Register_unitcell$1_9/en" "SRegister_10$1_4/Register_unitcell$1_8/q" 8.86474
cap "SRegister_10$1_4/out[4]" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 52.4856
cap "SRegister_10$1_4/default4" "SRegister_10$1_4/Register_unitcell$1_8/q" 36.6275
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.557981
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.13687e-13
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/out[4]" 29.1309
cap "SRegister_10$1_4/Register_unitcell$1_9/en" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 4.49975
cap "SRegister_10$1_4/default4" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.42109e-14
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.0681427
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_9/en" -9.5733
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0689293
cap "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/out[4]" 6.71546
cap "SRegister_10$1_4/Register_unitcell$1_9/en" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -0.266282
cap "SRegister_10$1_4/out[4]" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 8.9005
cap "SRegister_10$1_4/default4" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -47.2412
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_4/out[4]" 0.413719
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_8/q" 10.918
cap "SRegister_10$1_4/out[4]" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -2.55323
cap "SRegister_10$1_4/Register_unitcell$1_9/en" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.599303
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/out[4]" -0.728426
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/out[4]" -0.130973
cap "SRegister_10$1_4/Register_unitcell$1_9/en" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.31425
cap "SRegister_10$1_4/default4" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.53652
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.00626672
cap "SRegister_10$1_4/Register_unitcell$1_9/phi2" "SRegister_10$1_4/out[4]" -1.00471
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.37917
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_4/default4" 1.03607
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -0.573386
cap "SRegister_10$1_4/Register_unitcell$1_8/q" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.473479
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.00809391
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -0.14833
cap "SRegister_10$1_4/default4" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 64.7788
cap "SRegister_10$1_4/Register_unitcell$1_8/VDDd" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.84217e-14
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -2.43266
cap "SRegister_10$1_4/Register_unitcell$1_8/VDDd" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 4.32648
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 2.10324
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/default4" -5.79076
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.014555
cap "SRegister_10$1_4/Register_unitcell$1_9/phi2" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.00495138
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -0.296065
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.987578
cap "SRegister_10$1_4/Register_unitcell$1_8/VDDd" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 15.3775
cap "SRegister_10$1_4/default4" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 43.0511
cap "SRegister_10$1_4/out[4]" "SRegister_10$1_4/Register_unitcell$1_8/VDDd" 0.921553
cap "SRegister_10$1_4/Register_unitcell$1_9/phi2" "SRegister_10$1_4/default4" -2.55501
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.753375
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_4/Register_unitcell$1_8/VDDd" -0.442861
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/default4" 0.38556
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_4/default4" 0.236003
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.14828
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/default4" 3.5083e-14
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_8/VDDd" 0.0859757
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.44281
cap "SRegister_10$1_4/Register_unitcell$1_8/VDDd" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 6.14562
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 2.88743
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.0127599
cap "SRegister_10$1_4/default4" "SRegister_10$1_4/Register_unitcell$1_8/VDDd" -24.8753
cap "SRegister_10$1_4/Register_unitcell$1_8/VDDd" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -1.3985
cap "SRegister_10$1_4/default4" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 7.66152
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 2.84217e-14
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 25.8956
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.19081
cap "SRegister_10$1_4/Register_unitcell$1_8/q" "SRegister_10$1_4/Register_unitcell$1_9/phi1" 4.89191
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_9/phi1" 0.00718148
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/default4" 3.61992
cap "SRegister_10$1_4/Register_unitcell$1_8/q" "SRegister_10$1_4/default4" 55.922
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_8/VDDd" 0.137561
cap "SRegister_10$1_4/out[4]" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 16.2359
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.0906256
cap "SRegister_10$1_4/Register_unitcell$1_8/q" "SRegister_10$1_4/Register_unitcell$1_9/phi2" 2.32954
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_8/VDDd" 0.235363
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -0.356982
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 13.5285
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_8/VDDd" 0.0424147
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -57.9265
cap "SRegister_10$1_4/default4" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -2.77556e-16
cap "SRegister_10$1_4/Register_unitcell$1_8/VDDd" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" -2.42048
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.390472
cap "SRegister_10$1_4/default4" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -29.4433
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 6.68733
cap "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.463431
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.545803
cap "SRegister_10$1_4/default4" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 7.00172
cap "SRegister_10$1_4/Register_unitcell$1_8/q" "SRegister_10$1_4/Register_unitcell$1_8/VDDd" 2.6671
cap "SRegister_10$1_4/out[4]" "SRegister_10$1_4/default4" -0.832883
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_8/VDDd" 0.175014
cap "SRegister_10$1_4/Register_unitcell$1_9/phi2" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.162993
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -1.29747
cap "SRegister_10$1_4/Register_unitcell$1_8/phi2" "SRegister_10$1_4/Register_unitcell$1_8/VDDd" 0.197115
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_8/en" 7.30858
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.215796
cap "SRegister_10$1_4/Register_unitcell$1_8/en" "SRegister_10$1_4/Register_unitcell$1_8/VDDd" 28.2716
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.941508
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_8/VDDd" 0.0681427
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_8/en" 0.333015
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_8/en" -0.469555
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 3.643
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_8/VDDd" 0.206138
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_8/VDDd" 0.222913
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_8/en" 0.239837
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0171047
cap "out[3]" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 4.73494
cap "out[3]" "SRegister_10$1_4/default4" 0.619071
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.115255
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_8/VDDd" 0.0956226
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/default4" 0.619643
cap "SRegister_10$1_4/default4" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 3.49159
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_8/en" -0.181677
cap "SRegister_10$1_4/Register_unitcell$1_8/phi2" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.176055
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.289553
cap "out[3]" "SRegister_10$1_4/Register_unitcell$1_8/en" 9.16847
cap "out[3]" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 4.14221
cap "SRegister_10$1_4/Register_unitcell$1_8/phi2" "SRegister_10$1_4/default4" -2.21671
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/default4" -4.39439
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_8/en" 2.34515
cap "SRegister_10$1_4/Register_unitcell$1_8/en" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 7.83587
cap "out[3]" "SRegister_10$1_4/Register_unitcell$1_8/VDDd" 0.134403
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 5.68434e-14
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_8/phi2" 0.0119931
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.247002
cap "SRegister_10$1_4/Register_unitcell$1_8/en" "SRegister_10$1_4/default4" -22.9176
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/default4" 0.514264
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_8/en" -0.654979
cap "SRegister_10$1_4/Register_unitcell$1_8/VDDd" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 4.22836
cap "SRegister_10$1_4/Register_unitcell$1_8/phi2" "SRegister_10$1_4/Register_unitcell$1_8/en" -0.136739
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_8/VDDd" 0.0275122
cap "SRegister_10$1_4/default4" "SRegister_10$1_4/Register_unitcell$1_8/VDDd" -63.0832
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_8/en" -57.1773
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/default4" -5.68434e-14
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_8/en" 6.49288
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 1.95606
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/out[3]" 5.4719
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_8/en" -1.31261
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 0.359228
cap "SRegister_10$1_4/out[3]" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.858313
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/out[3]" 2.57531
cap "SRegister_10$1_4/out[3]" "SRegister_10$1_4/Register_unitcell$1_8/en" 32.5925
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/out[3]" 8.9005
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.458036
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.57465
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_8/en" -4.11981
cap "SRegister_10$1_4/Register_unitcell$1_8/en" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 5.029
cap "SRegister_10$1_4/out[3]" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 25.2679
cap "SRegister_10$1_4/out[3]" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 104.743
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_8/en" -0.181677
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_7/q" 7.16262
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 28.582
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.351121
cap "SRegister_10$1_4/Register_unitcell$1_7/q" "SRegister_10$1_4/Register_unitcell$1_8/en" 2.88686
cap "SRegister_10$1_4/Register_unitcell$1_7/q" "SRegister_10$1_4/out[3]" 70.33
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.287965
cap "SRegister_10$1_4/Register_unitcell$1_7/q" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 35.485
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_8/en" 13.6695
cap "SRegister_10$1_4/Register_unitcell$1_8/en" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.299894
cap "SRegister_10$1_4/out[3]" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 28.8685
cap "SRegister_10$1_4/out[3]" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 9.6076
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -33.6085
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 2.1393
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.08927
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.557981
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_8/en" 8.30338
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_8/en" -0.803745
cap "SRegister_10$1_4/Register_unitcell$1_7/q" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.3
cap "SRegister_10$1_4/out[3]" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.413719
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/out[3]" 6.71546
cap "SRegister_10$1_4/out[3]" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 15.4701
cap "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.53652
cap "SRegister_10$1_4/Register_unitcell$1_8/en" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.0547301
cap "SRegister_10$1_4/out[3]" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 15.0712
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_8/en" -57.6049
cap "SRegister_10$1_4/Register_unitcell$1_8/phi2" "SRegister_10$1_4/out[3]" -2.01152
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/out[3]" -1.6035
cap "SRegister_10$1_4/Register_unitcell$1_8/phi2" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -2.21671
cap "SRegister_10$1_4/Register_unitcell$1_8/phi2" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.220183
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -2.22277
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/default3" -0.0662268
cap "SRegister_10$1_4/out[3]" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 20.2769
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.42109e-14
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_8/en" -57.9265
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.111344
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -2.51689
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.00626672
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/default3" -4.63631
cap "SRegister_10$1_4/default3" "SRegister_10$1_4/Register_unitcell$1_8/en" -20.3583
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/out[3]" 16.2359
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/out[3]" -0.728426
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/out[3]" -2.55323
cap "SRegister_10$1_4/Register_unitcell$1_7/q" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 9.29342
cap "SRegister_10$1_4/Register_unitcell$1_7/q" "SRegister_10$1_4/Register_unitcell$1_8/en" 6.06214
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.03085
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_8/en" 6.71758
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_4/Register_unitcell$1_8/en" 0.860053
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_8/en" -0.109016
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.0538781
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_8/phi2" 0.165046
cap "SRegister_10$1_4/Register_unitcell$1_7/q" "SRegister_10$1_4/default3" 14.6784
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/default3" 2.01109
cap "SRegister_10$1_4/out[3]" "SRegister_10$1_4/Register_unitcell$1_8/en" 1.06823
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.44281
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.0754535
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_8/en" -0.524442
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -1.15578
cap "SRegister_10$1_4/out[3]" "SRegister_10$1_4/default3" -23.1315
cap "SRegister_10$1_4/Register_unitcell$1_7/q" "SRegister_10$1_4/out[3]" 7.40964
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/out[3]" 16.2667
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 0.269797
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 12.5956
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_8/en" 6.43789
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_8/phi2" 0.10839
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_8/en" -0.381317
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.205832
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/default3" 0.0224759
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/out[3]" 0.0203671
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.0859757
cap "SRegister_10$1_4/out[3]" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.403495
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.13687e-13
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_8/en" 5.45759
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -1.46664
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/out[3]" 37.0155
cap "SRegister_10$1_4/default3" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -48.6157
cap "SRegister_10$1_4/Register_unitcell$1_8/phi2" "SRegister_10$1_4/default3" -2.21671
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_8/phi1" 0.318393
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_8/en" 21.2666
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[1]" 0.810082
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.442861
cap "SRegister_10$1_4/Register_unitcell$1_7/q" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 7.74561
cap "SRegister_10$1_4/Register_unitcell$1_7/q" "SRegister_10$1_4/Register_unitcell$1_8/phi2" 3.28749
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.0681427
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/default3" 0.125204
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_8/en" -0.623265
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.137561
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 16.6052
cap "SRegister_10$1_4/default3" "SRegister_10$1_4/Register_unitcell$1_7/q" 55.922
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.145038
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_7/en" -0.916156
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.00718148
cap "SRegister_10$1_4/Register_unitcell$1_7/VDDd" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.071273
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/default3" -4.9469
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_7/q" 0.777562
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_7/en" 0.894594
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.0906256
cap "SRegister_10$1_4/default3" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 43.0511
cap "SRegister_10$1_4/Register_unitcell$1_7/VDDd" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 2.78196
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" -0.124096
cap "SRegister_10$1_4/Register_unitcell$1_7/VDDd" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.175014
cap "SRegister_10$1_4/default3" "SRegister_10$1_4/Register_unitcell$1_7/VDDd" -40.1414
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 4.62898
cap "SRegister_10$1_4/default3" "SRegister_10$1_4/out[3]" -0.832883
cap "SRegister_10$1_4/Register_unitcell$1_7/VDDd" "SRegister_10$1_4/Register_unitcell$1_7/q" 0.838356
cap "SRegister_10$1_4/default3" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 5.68434e-14
cap "SRegister_10$1_4/Register_unitcell$1_8/phi2" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0546027
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.014555
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_7/en" 0.753375
cap "SRegister_10$1_4/default3" "SRegister_10$1_4/Register_unitcell$1_7/en" -29.6982
cap "SRegister_10$1_4/Register_unitcell$1_8/phi2" "SRegister_10$1_4/default3" -2.55501
cap "SRegister_10$1_4/Register_unitcell$1_8/phi2" "SRegister_10$1_4/Register_unitcell$1_7/q" 0.370277
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.263535
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.315019
cap "SRegister_10$1_4/Register_unitcell$1_7/VDDd" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.0681427
cap "SRegister_10$1_4/default3" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 8.28116
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_7/en" -57.6485
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.19081
cap "SRegister_10$1_4/default3" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 64.7563
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 6.68733
cap "SRegister_10$1_4/default3" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.236003
cap "SRegister_10$1_4/Register_unitcell$1_7/VDDd" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0978022
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.0119931
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.177496
cap "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.0127599
cap "SRegister_10$1_4/Register_unitcell$1_7/VDDd" "SRegister_10$1_4/Register_unitcell$1_7/en" 2.55573
cap "SRegister_10$1_4/default3" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.38556
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_7/en" -0.646047
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -2.22683
cap "SRegister_10$1_4/Register_unitcell$1_7/VDDd" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.197115
cap "SRegister_10$1_4/Register_unitcell$1_7/VDDd" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.0964078
cap "SRegister_10$1_4/Register_unitcell$1_8/phi2" "SRegister_10$1_4/Register_unitcell$1_7/en" 0.100083
cap "SRegister_10$1_4/default3" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 1.03607
cap "SRegister_10$1_4/default3" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 6.87651
cap "SRegister_10$1_4/Register_unitcell$1_7/VDDd" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 10.7364
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -0.63297
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 4.44839
cap "SRegister_10$1_4/default3" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.61992
cap "SRegister_10$1_4/Register_unitcell$1_7/VDDd" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.083683
cap "SRegister_10$1_4/Register_unitcell$1_7/VDDd" "out[2]" 0.134403
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_7/q" -0.473479
cap "SRegister_10$1_4/out[2]" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.858313
cap "SRegister_10$1_4/Register_unitcell$1_0/q" "SRegister_10$1_4/default3" 11.7068
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.299894
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0171047
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.287965
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_7/phi2" 0.100083
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 35.1857
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/default3" 0.514264
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.289553
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_7/VDDd" 0.078514
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.15164
cap "SRegister_10$1_4/default3" "SRegister_10$1_4/Register_unitcell$1_7/VDDd" -28.4152
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/default3" 28.582
cap "SRegister_10$1_4/out[2]" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.157807
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 5.68434e-14
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/out[2]" 41.8295
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/Register_unitcell$1_7/VDDd" 0.16575
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -0.941508
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" -0.988216
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/default3" -2.84217e-14
cap "SRegister_10$1_4/Register_unitcell$1_0/q" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 1.29882
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/default3" 3.49159
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" -0.527136
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" -0.595913
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.0681427
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/out[2]" -1.08485
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.0275122
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/default3" -7.10543e-15
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.08927
cap "SRegister_10$1_4/Register_unitcell$1_7/phi2" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.220183
cap "SRegister_10$1_4/Register_unitcell$1_0/q" "SRegister_10$1_4/out[2]" 20.6954
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 3.4811
cap "SRegister_10$1_4/Register_unitcell$1_7/phi2" "SRegister_10$1_4/default3" -2.21671
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_7/phi1" -56.8608
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/out[2]" 19.2134
cap "SRegister_10$1_4/default3" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" -23.2206
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.247002
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.575025
cap "SRegister_10$1_4/out[2]" "SRegister_10$1_4/Register_unitcell$1_7/VDDd" 0.665458
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_0/q" 0.270383
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.206138
cap "SRegister_10$1_4/out[2]" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 104.743
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 7.36331
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/Register_unitcell$1_7/phi2" 0.176055
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.820152
cap "SRegister_10$1_4/out[2]" "SRegister_10$1_4/default3" 10.7935
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" -0.654979
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_7/VDDd" -2.072
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "out[1]" 13.9017
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 5.26884
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.114634
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/default3" 2.57465
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/default3" -14.7786
cap "SRegister_10$1_4/Register_unitcell$1_0/q" "SRegister_10$1_4/Register_unitcell$1_7/phi1" 1.06545
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/out[2]" 10.2068
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" -1.32469
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.333015
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 2.82099
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 5.59907
cap "SRegister_10$1_4/out[2]" "SRegister_10$1_4/Register_unitcell$1_7/phi2" -0.736307
cap "SRegister_10$1_4/out[2]" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 17.4011
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/default3" -5.15778
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.204442
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.110617
cap "SRegister_10$1_4/Register_unitcell$1_0/q" "SRegister_10$1_4/out[2]" 57.0443
cap "SRegister_10$1_4/out[2]" "SRegister_10$1_4/Register_unitcell$1_7/en" 0.999674
cap "SRegister_10$1_4/Register_unitcell$1_0/q" "SRegister_10$1_4/Register_unitcell$1_7/en" 8.67861
cap "SRegister_10$1_4/Register_unitcell$1_0/q" "SRegister_10$1_4/default2" 38.4566
cap "SRegister_10$1_4/out[2]" "SRegister_10$1_4/default2" -8.03811
cap "SRegister_10$1_4/out[2]" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 25.8743
cap "SRegister_10$1_4/default2" "SRegister_10$1_4/Register_unitcell$1_7/en" -10.0076
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 3.35432
cap "SRegister_10$1_4/default2" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.01109
cap "SRegister_10$1_4/out[2]" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.413719
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.0253683
cap "SRegister_10$1_4/out[2]" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 29.7538
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/out[2]" 6.71546
cap "SRegister_10$1_4/Register_unitcell$1_0/q" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 10.5484
cap "SRegister_10$1_4/Register_unitcell$1_7/phi2" "SRegister_10$1_4/out[2]" -1.27521
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_7/en" -0.599303
cap "SRegister_10$1_4/out[2]" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 52.4856
cap "SRegister_10$1_4/Register_unitcell$1_7/phi2" "SRegister_10$1_4/Register_unitcell$1_0/q" 1.16496
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_7/en" -8.78276
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.1936
cap "SRegister_10$1_4/default2" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -45.8545
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/default2" 2.53652
cap "SRegister_10$1_4/default2" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 3.55271e-15
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.0681427
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_7/en" -0.149279
cap "SRegister_10$1_4/Register_unitcell$1_7/phi2" "SRegister_10$1_4/default2" -2.21671
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -1.7053e-13
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/out[2]" -0.518646
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_0/q" 10.9334
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_7/en" -58.1995
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/default2" -1.42745
cap "SRegister_10$1_4/out[2]" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.728426
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/out[2]" 2.4175
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_7/en" -0.32439
cap "SRegister_10$1_4/out[2]" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 8.9005
cap "SRegister_10$1_4/out[2]" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -2.55323
cap "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.343401
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.887946
cap "SRegister_10$1_4/Register_unitcell$1_7/phi2" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0676688
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/out[2]" 0.0203671
cap "SRegister_10$1_4/default2" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0662268
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_7/en" -0.388239
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.00626672
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/default2" -1.42109e-14
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.351121
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.557981
cap "SRegister_10$1_4/Register_unitcell$1_0/q" "SRegister_10$1_4/default2" 55.922
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -57.9265
cap "SRegister_10$1_4/Register_unitcell$1_7/phi2" "SRegister_10$1_4/default2" -2.55501
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.463431
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 25.8956
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -2.43266
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_4/Register_unitcell$1_0/VDDd" 3.21943
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_4/Register_unitcell$1_0/VDDd" -0.442861
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -1.29747
cap "SRegister_10$1_4/Register_unitcell$1_0/q" "SRegister_10$1_4/Register_unitcell$1_7/phi1" 5.23477
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.19081
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_0/VDDd" 15.3775
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/default2" 43.0511
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -0.125141
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/default2" 3.61992
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_0/VDDd" 0.137561
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.44281
cap "SRegister_10$1_4/Register_unitcell$1_0/q" "SRegister_10$1_4/Register_unitcell$1_0/VDDd" 3.03677
cap "SRegister_10$1_4/out[2]" "SRegister_10$1_4/default2" -0.832883
cap "SRegister_10$1_4/Register_unitcell$1_7/phi2" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.162993
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -0.136203
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.014555
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_0/VDDd" 0.0859757
cap "SRegister_10$1_4/Register_unitcell$1_7/phi2" "SRegister_10$1_4/Register_unitcell$1_0/q" 2.49281
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 6.68733
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 3.36325
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_7/phi1" 0.00718148
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.753375
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_0/VDDd" -1.3985
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/default2" 7.66152
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.84217e-14
cap "SRegister_10$1_4/default2" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 64.7788
cap "SRegister_10$1_4/Register_unitcell$1_0/VDDd" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.84217e-14
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -0.473986
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_0/VDDd" 0.175014
cap "SRegister_10$1_4/out[2]" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 16.2359
cap "SRegister_10$1_4/out[2]" "SRegister_10$1_4/Register_unitcell$1_0/VDDd" 0.921553
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.987578
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/default2" -2.84217e-14
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_0/VDDd" 0.0859757
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_0/q" -0.473479
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/default2" 0.38556
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.0127599
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.15918
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 1.92981
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 14.8527
cap "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/default2" -5.79076
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_0/VDDd" -2.42048
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.390472
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_4/default2" -29.4433
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_7/phi1" 0.14828
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.860053
cap "SRegister_10$1_4/Register_unitcell$1_0/VDDd" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 7.00196
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_4/default2" 1.03607
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.0906256
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -0.573386
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/default2" 7.00172
cap "SRegister_10$1_4/default2" "SRegister_10$1_4/Register_unitcell$1_0/VDDd" -24.8753
cap "SRegister_10$1_4/Register_unitcell$1_7/phi2" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0973771
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_4/default2" 0.236003
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_0/VDDd" 0.235363
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0784714
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 5.68434e-14
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_0/en" 14.1216
cap "SRegister_10$1_4/default2" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 3.49159
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/default2" 0.514264
cap "SRegister_10$1_4/Register_unitcell$1_0/VDDd" "SRegister_10$1_4/Register_unitcell$1_0/en" 26.6562
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.941508
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_0/en" 2.51858
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.289553
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_0/en" -0.635285
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_4/default2" -4.39439
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_0/VDDd" 0.206138
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_0/VDDd" 0.222913
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_4/Register_unitcell$1_0/en" -0.307663
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 4.73494
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[1]" 3.34096
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0171047
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.115255
cap "out[1]" "SRegister_10$1_4/default2" 0.619071
cap "SRegister_10$1_4/Register_unitcell$1_0/VDDd" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 4.86325
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_0/VDDd" 0.0681427
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 3.28168
cap "SRegister_10$1_4/default2" "SRegister_10$1_4/Register_unitcell$1_0/VDDd" -63.0832
cap "SRegister_10$1_4/default2" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.619643
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_0/en" 0.333015
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.176055
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_0/en" -0.469555
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_4/default2" -2.21671
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.0119931
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_0/VDDd" 0.134403
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_0/en" 8.81781
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_0/en" 5.445
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.247002
cap "SRegister_10$1_4/default2" "SRegister_10$1_4/Register_unitcell$1_0/en" -22.9176
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_4/Register_unitcell$1_0/en" -57.2628
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_0/VDDd" 0.0275122
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_0/en" -0.181677
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_4/Register_unitcell$1_0/VDDd" 0.197115
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/out[1]" 5.4719
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_0/phi2" -2.21671
cap "SRegister_10$1_4/out[1]" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.413719
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.08927
cap "SRegister_10$1_4/Register_unitcell$1_0/en" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" -1.31261
cap "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/out[1]" 2.57531
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.57465
cap "SRegister_10$1_4/out[1]" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 15.4701
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.458036
cap "SRegister_10$1_4/Register_unitcell$1_0/phi2" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.220183
cap "SRegister_10$1_4/Register_unitcell$1_0/en" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.9183
cap "SRegister_10$1_4/out[1]" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 15.8724
cap "SRegister_10$1_4/Register_unitcell$1_0/phi1" "SRegister_10$1_4/out[1]" -1.6035
cap "SRegister_10$1_4/Register_unitcell$1_0/en" "SRegister_10$1_4/Register_unitcell$1_0/phi1" -57.5195
cap "SRegister_10$1_4/Register_unitcell$1_0/en" "SRegister_10$1_4/out[1]" 42.4356
cap "SRegister_10$1_4/out[1]" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.858313
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_0/en" -4.98834
cap "SRegister_10$1_4/Register_unitcell$1_6/q" "SRegister_10$1_4/out[1]" 68.4417
cap "SRegister_10$1_4/Register_unitcell$1_0/en" "SRegister_10$1_4/Register_unitcell$1_6/q" 2.46518
cap "SRegister_10$1_4/Register_unitcell$1_6/q" "SRegister_10$1_4/Register_unitcell$1_0/phi1" 6.61893
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_0/phi1" -2.35052
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/out[1]" 25.2679
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.287965
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_6/q" 33.656
cap "SRegister_10$1_4/out[1]" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 8.9005
cap "SRegister_10$1_4/Register_unitcell$1_0/en" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" -0.0196936
cap "SRegister_10$1_4/Register_unitcell$1_0/en" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 5.26884
cap "SRegister_10$1_4/out[1]" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 104.743
cap "SRegister_10$1_4/Register_unitcell$1_0/phi1" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 2.31739
cap "SRegister_10$1_4/Register_unitcell$1_0/en" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" -0.181677
cap "SRegister_10$1_4/Register_unitcell$1_0/phi1" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.496553
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 28.582
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_0/phi1" 0.351121
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_0/en" 15.692
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/out[1]" 28.8685
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_6/q" 5.69641
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -34.9952
cap "SRegister_10$1_4/Register_unitcell$1_0/en" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.803745
cap "SRegister_10$1_4/out[1]" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 6.71546
cap "SRegister_10$1_4/Register_unitcell$1_0/phi1" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.557981
cap "SRegister_10$1_4/Register_unitcell$1_0/en" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.299894
cap "SRegister_10$1_4/out[1]" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 9.6076
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.53652
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 2.23492
cap "SRegister_10$1_4/out[1]" "SRegister_10$1_4/Register_unitcell$1_0/phi2" -2.01152
cap "SRegister_10$1_4/out[1]" "SRegister_10$1_4/Register_unitcell$1_0/en" 1.06823
cap "SRegister_10$1_4/default1" "SRegister_10$1_4/Register_unitcell$1_0/en" -19.5617
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -1.15578
cap "SRegister_10$1_4/out[1]" "SRegister_10$1_4/default1" -23.1315
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.42109e-14
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.137561
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -2.51689
cap "SRegister_10$1_4/Register_unitcell$1_0/phi1" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.269797
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.03085
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_0/en" 6.71758
cap "SRegister_10$1_4/Register_unitcell$1_6/q" "SRegister_10$1_4/Register_unitcell$1_0/en" 6.48382
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_0/phi2" 0.165046
cap "SRegister_10$1_4/Register_unitcell$1_6/q" "SRegister_10$1_4/out[1]" 9.29797
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/out[1]" 16.2667
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/default1" 2.01109
cap "SRegister_10$1_4/Register_unitcell$1_6/q" "SRegister_10$1_4/default1" 16.5075
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_4/Register_unitcell$1_0/en" 0.860053
cap "SRegister_10$1_4/out[1]" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -2.55323
cap "SRegister_10$1_4/default1" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0662268
cap "SRegister_10$1_4/out[1]" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.403495
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.0754535
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_0/en" -0.040047
cap "SRegister_10$1_4/Register_unitcell$1_0/phi1" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.246956
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 10.6822
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.00626672
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_0/en" 6.43789
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_0/phi2" 0.0814965
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/out[1]" 37.0155
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.0859757
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/default1" 0.0224759
cap "SRegister_10$1_4/Register_unitcell$1_0/phi1" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.44281
cap "SRegister_10$1_4/Register_unitcell$1_0/phi1" "SRegister_10$1_4/Register_unitcell$1_0/en" -57.9265
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.111344
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_0/en" 5.42602
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.205832
cap "SRegister_10$1_4/out[1]" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 20.2769
cap "SRegister_10$1_4/Register_unitcell$1_0/phi1" "SRegister_10$1_4/default1" -4.53202
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_0/en" -0.315425
cap "SRegister_10$1_4/default1" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -47.229
cap "SRegister_10$1_4/default1" "SRegister_10$1_4/Register_unitcell$1_0/phi2" -2.21671
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.13687e-13
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_0/en" 18.8136
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -1.46664
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/out[1]" 16.9342
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.442861
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_4/Register_unitcell$1_0/en" -0.623265
cap "SRegister_10$1_4/Register_unitcell$1_0/phi1" "SRegister_10$1_4/Register_unitcell$1_6/q" 9.49425
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/out[1]" -0.728426
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.0681427
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/default1" 0.125204
cap "SRegister_10$1_4/Register_unitcell$1_6/q" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 7.97953
cap "SRegister_10$1_4/Register_unitcell$1_6/q" "SRegister_10$1_4/Register_unitcell$1_0/phi2" 3.12422
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/Register_unitcell$1_0/en" -0.524442
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_4/out[1]" 0.0203671
cap "SRegister_10$1_4/Register_unitcell$1_6/en" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 16.6052
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_6/en" 0.785169
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_4/VDDd" 0.197115
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_6/en" 7.08199
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.0906256
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/VDDd" 0.0964078
cap "SRegister_10$1_4/Register_unitcell$1_6/en" "SRegister_10$1_4/VSSd" -29.7045
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.315019
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.28929
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/VDDd" 0.175014
cap "SRegister_10$1_4/VSSd" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 64.7563
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/VSSd" 6.87651
cap "SRegister_10$1_4/Register_unitcell$1_0/phi1" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.0119931
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/VDDd" 0.0978022
cap "SRegister_10$1_4/Register_unitcell$1_0/phi1" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.0127599
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_4/VSSd" 1.03607
cap "SRegister_10$1_4/Register_unitcell$1_0/phi1" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.00718148
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/VDDd" 0.00362405
cap "SRegister_10$1_4/Register_unitcell$1_6/q" "SRegister_10$1_4/VSSd" 55.922
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_6/en" 6.68733
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_4/Register_unitcell$1_6/en" -0.982047
cap "SRegister_10$1_4/Register_unitcell$1_0/phi1" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.263535
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/VSSd" 0.38556
cap "SRegister_10$1_4/Register_unitcell$1_6/en" "SRegister_10$1_4/VDDd" -1.13653
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -2.22683
cap "SRegister_10$1_4/VDDd" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 10.7364
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/VSSd" 43.0511
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/VDDd" 4.69529
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_4/VSSd" 0.236003
cap "SRegister_10$1_4/VSSd" "SRegister_10$1_4/VDDd" -40.1414
cap "SRegister_10$1_4/Register_unitcell$1_0/phi1" "SRegister_10$1_4/Register_unitcell$1_6/en" -57.6485
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_4/Register_unitcell$1_6/en" -0.63297
cap "SRegister_10$1_4/Register_unitcell$1_6/q" "SRegister_10$1_4/VDDd" 1.20802
cap "SRegister_10$1_4/Register_unitcell$1_0/phi1" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.216475
cap "SRegister_10$1_4/out[1]" "SRegister_10$1_4/VSSd" -0.832883
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_6/en" 4.44839
cap "SRegister_10$1_4/Register_unitcell$1_0/phi1" "SRegister_10$1_4/VSSd" -5.0512
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_6/en" 0.753375
cap "SRegister_10$1_4/Register_unitcell$1_0/phi2" "SRegister_10$1_4/Register_unitcell$1_6/en" 0.100083
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.19081
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/VDDd" 0.0681427
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/VSSd" 8.28116
cap "SRegister_10$1_4/Register_unitcell$1_0/phi2" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0814965
cap "SRegister_10$1_4/Register_unitcell$1_6/q" "SRegister_10$1_4/Register_unitcell$1_0/phi1" 1.12042
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/VSSd" 3.61992
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_4/VDDd" 0.137561
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_6/en" -0.715016
cap "SRegister_10$1_4/Register_unitcell$1_0/phi2" "SRegister_10$1_4/VSSd" -2.55501
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_4/VSSd" 5.68434e-14
cap "SRegister_10$1_4/Register_unitcell$1_0/phi1" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.014555
cap "SRegister_10$1_4/Register_unitcell$1_6/q" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.473479
cap "SRegister_10$1_4/Register_unitcell$1_6/q" "SRegister_10$1_4/Register_unitcell$1_0/phi2" 0.533549
cap "SRegister_10$1_4/phi2" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.220183
cap "SRegister_10$1_4/VSSd" "SRegister_10$1_4/phi1" -5.05418
cap "SRegister_10$1_4/VDDd" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 3.55961
cap "SRegister_10$1_4/phi1" "SRegister_10$1_4/en" -56.8608
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0171047
cap "SRegister_10$1_4/VSSd" "SRegister_10$1_4/en" -15.5688
cap "SRegister_10$1_4/VDDd" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.114634
cap "SRegister_10$1_4/VSSd" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.57465
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/phi1" 0.575025
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/phi1" 0.289553
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.247002
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/en" -0.885755
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/VSSd" 3.49159
cap "out[1]" "SRegister_10$1_4/en" 14.0111
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/d" 1.77636e-15
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/en" 2.82099
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_4/en" -0.651232
cap "SRegister_10$1_4/VSSd" "SRegister_10$1_4/phi2" -2.21671
cap "SRegister_10$1_4/VSSd" "SRegister_10$1_4/VDDd" -53.0225
cap "SRegister_10$1_4/phi2" "SRegister_10$1_4/en" 0.100083
cap "SRegister_10$1_4/VSSd" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -5.68434e-14
cap "SRegister_10$1_4/VDDd" "SRegister_10$1_4/en" 37.1825
cap "SRegister_10$1_4/VSSd" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.514264
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_4/en" 0.333015
cap "SRegister_10$1_4/d" "SRegister_10$1_4/phi1" 0.521752
cap "SRegister_10$1_4/en" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 8.49191
cap "SRegister_10$1_4/VDDd" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.287965
cap "SRegister_10$1_4/VSSd" "SRegister_10$1_4/d" 9.69604
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/phi2" 0.176055
cap "SRegister_10$1_4/d" "SRegister_10$1_4/en" 1.58017
cap "SRegister_10$1_4/VDDd" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.219289
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/VDDd" 0.985902
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_4/en" -0.654979
cap "SRegister_10$1_4/VDDd" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.206138
cap "SRegister_10$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 5.59907
cap "SRegister_10$1_4/VDDd" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.0681427
cap "SRegister_10$1_4/VSSd" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 29.88
cap "SRegister_10$1_4/en" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 5.56359
cap "SRegister_10$1_4/VDDd" "SRegister_10$1_4/d" 2.24396
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.941508
cap "SRegister_10$1_4/VDDd" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0275122
cap "SRegister_10$1_4/VSSd" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -7.10543e-15
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/en" -0.204442
cap "SRegister_10$1_4/VSSd" "SRegister_10$1_4/en" -6.47419
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" 0.286699
cap "SRegister_10$1_4/phi1" "SRegister_10$1_4/d" 10.6454
cap "SRegister_10$1_4/d" "SRegister_10$1_4/en" 4.53202
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/d" 0.600543
cap "SRegister_10$1_4/phi1" "SRegister_10$1_4/VDDd" 0.0567019
cap "SRegister_10$1_4/VDDd" "SRegister_10$1_4/en" -2.36588
cap "SRegister_10$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" 0.294419
cap "SRegister_10$1_4/d" "SRegister_10$1_4/VSSd" 35.9663
cap "SRegister_10$1_4/VSSd" "SRegister_10$1_4/VDDd" -17.0272
cap "SRegister_10$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.557981
cap "SRegister_10$1_4/d" "SRegister_10$1_4/VDDd" -4.66529
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/en" -0.457667
cap "SRegister_10$1_4/d" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" 9.02151
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/VSSd" 2.53652
cap "SRegister_10$1_4/phi1" "SRegister_10$1_4/en" -44.7523
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_4/en" -0.426851
cap "SRegister_10$1_4/phi2" "SRegister_10$1_4/VSSd" -1.44567
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/d" 4.60544
cap "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_4/VDDd" 0.0567019
cap "SRegister_10$1_4/phi2" "SRegister_10$1_4/d" -2.21428
cap "SRegister_10$1_4/phi1" "SRegister_10$1_4/VSSd" 0.749084
cap "SRegister_10$1_4/phi1" "SRegister_10$1_4/VSSd" 8.88178e-16
cap "m1_950816_515042#" "qw_NOLclk$1_0/VDDd" -1.77636e-15
cap "qw_NOLclk$1_0/VDDd" "qw_NOLclk$1_0/nfet$101_0/a_838_0#" -0.151047
cap "qw_NOLclk$1_0/VDDd" "m1_950816_515042#" 43.8617
cap "qw_NOLclk$1_0/VSSd" "qw_NOLclk$1_0/VDDd" 0.183096
cap "qw_NOLclk$1_0/nfet$101_0/a_838_0#" "m1_950816_515042#" 225.19
cap "qw_NOLclk$1_0/VSSd" "qw_NOLclk$1_0/VDDd" 0.0682653
cap "m1_950816_515042#" "qw_NOLclk$1_0/nfet$101_0/a_838_0#" 6.66151
cap "m1_950816_515042#" "qw_NOLclk$1_0/VDDd" 51.7516
cap "m1_950816_515042#" "qw_NOLclk$1_0/nfet$101_2/a_38_n60#" 95.5389
cap "qw_NOLclk$1_0/nfet$101_0/a_838_0#" "qw_NOLclk$1_0/nfet$101_2/a_38_n60#" -1.68165
cap "qw_NOLclk$1_0/nfet$101_2/a_38_n60#" "qw_NOLclk$1_0/VDDd" 5.3487
cap "qw_NOLclk$1_0/pfet$96_2/a_838_0#" "qw_NOLclk$1_0/VSSd" 11.9557
cap "m1_950816_515042#" "qw_NOLclk$1_0/pfet$96_2/a_838_0#" 227.398
cap "qw_NOLclk$1_0/nfet$101_0/a_838_0#" "qw_NOLclk$1_0/pfet$96_2/a_838_0#" -1.8046
cap "qw_NOLclk$1_0/pfet$96_2/a_838_0#" "qw_NOLclk$1_0/VDDd" 1.93104
cap "qw_NOLclk$1_0/PHI_2" "qw_NOLclk$1_0/nfet$101_2/a_38_n60#" 38.1177
cap "qw_NOLclk$1_0/nfet$101_0/a_838_0#" "qw_NOLclk$1_0/nfet$101_3/a_38_n60#" -1.68798
cap "qw_NOLclk$1_0/VDDd" "qw_NOLclk$1_0/nfet$101_3/a_38_n60#" 5.36883
cap "qw_NOLclk$1_0/PHI_2" "qw_NOLclk$1_0/nfet$101_3/a_38_n60#" 113.279
cap "qw_NOLclk$1_0/nfet$101_0/a_838_0#" "qw_NOLclk$1_0/PHI_2" 6.66151
cap "qw_NOLclk$1_0/VDDd" "qw_NOLclk$1_0/PHI_2" 76.92
cap "qw_NOLclk$1_0/nfet$101_0/a_838_0#" "qw_NOLclk$1_0/nfet$101_2/a_38_n60#" -0.00632991
cap "qw_NOLclk$1_0/VDDd" "qw_NOLclk$1_0/nfet$101_2/a_38_n60#" 0.0201331
cap "qw_NOLclk$1_0/VSSd" "qw_NOLclk$1_0/PHI_2" -11.7012
cap "qw_NOLclk$1_0/PHI_2" "qw_NOLclk$1_0/nfet$102_2/a_38_n60#" 28.2291
cap "qw_NOLclk$1_0/PHI_2" "qw_NOLclk$1_0/nfet$101_2/a_38_n60#" 2.97708
cap "qw_NOLclk$1_0/nfet$103_3/a_242_n60#" "qw_NOLclk$1_0/PHI_2" 0.224775
cap "qw_NOLclk$1_0/PHI_2" "qw_NOLclk$1_0/nfet$103_2/a_242_n60#" 11.6729
cap "qw_NOLclk$1_0/PHI_2" "qw_NOLclk$1_0/nfet$101_3/a_38_n60#" 93.0128
cap "qw_NOLclk$1_0/nfet$103_3/a_242_n60#" "qw_NOLclk$1_0/nfet$102_2/a_38_n60#" -1.77636e-15
cap "qw_NOLclk$1_0/PHI_2" "qw_NOLclk$1_0/VDDd" 40.6008
cap "qw_NOLclk$1_0/nfet$102_2/a_38_n60#" "qw_NOLclk$1_0/nfet$103_2/a_242_n60#" -0.409528
cap "qw_NOLclk$1_0/nfet$101_3/a_38_n60#" "qw_NOLclk$1_0/nfet$102_2/a_38_n60#" -1.52302
cap "qw_NOLclk$1_0/VDDd" "qw_NOLclk$1_0/nfet$102_2/a_38_n60#" 2.35685
cap "qw_NOLclk$1_0/PHI_2" "qw_NOLclk$1_0/nfet$103_2/a_138_0#" 0.548135
cap "qw_NOLclk$1_0/CLK" "qw_NOLclk$1_0/nfet$102_2/a_38_n60#" 2.00946
cap "qw_NOLclk$1_0/nfet$102_2/a_38_n60#" "SCHMITT$5_0/OUT" 2.20422
cap "SCHMITT$5_0/OUT" "SCHMITT$5_0/VDD" 1.59005
cap "qw_NOLclk$1_0/nfet$102_2/a_38_n60#" "SCHMITT$5_0/VDD" 15.1546
cap "qw_NOLclk$1_0/PHI_2" "qw_NOLclk$1_0/nfet$103_2/a_242_n60#" 1.53132
cap "qw_NOLclk$1_0/nfet$103_2/a_242_n60#" "SCHMITT$5_0/OUT" 1.60761
cap "qw_NOLclk$1_0/nfet$103_2/a_242_n60#" "SCHMITT$5_0/VDD" 1.55353
cap "qw_NOLclk$1_0/PHI_2" "qw_NOLclk$1_0/nfet$103_3/a_242_n60#" 1.11022e-16
cap "qw_NOLclk$1_0/pfet$95_1/a_438_0#" "qw_NOLclk$1_0/nfet$103_2/a_242_n60#" -0.44155
cap "qw_NOLclk$1_0/nfet$103_3/a_242_n60#" "SCHMITT$5_0/OUT" 87.1129
cap "SCHMITT$5_0/OUT" "SCHMITT$5_0/VSS" 3.04653
cap "qw_NOLclk$1_0/nfet$103_3/a_242_n60#" "SCHMITT$5_0/VDD" 8.92026
cap "SCHMITT$5_0/VSS" "SCHMITT$5_0/VDD" -0.0568191
cap "SCHMITT$5_0/OUT" "qw_NOLclk$1_0/VDDd" 0.0167298
cap "SCHMITT$5_0/OUT" "qw_NOLclk$1_0/nfet$103_2/a_138_0#" 0.188948
cap "SCHMITT$5_0/OUT" "SCHMITT$5_0/VDD" 129.725
cap "SCHMITT$5_0/VSS" "SCHMITT$5_0/VDD" -10.4166
cap "qw_NOLclk$1_0/nfet$103_3/a_242_n60#" "SCHMITT$5_0/OUT" 2.57072
cap "SCHMITT$5_0/OUT" "SCHMITT$5_0/IN" 0.782113
cap "SCHMITT$5_0/OUT" "SCHMITT$5_0/pfet$94_0/a_n92_0#" 1.49248
cap "SCHMITT$5_0/OUT" "SCHMITT$5_0/VSS" 56.9314
cap "qw_NOLclk$1_0/nfet$103_3/a_242_n60#" "SCHMITT$5_0/VDD" 3.01509
cap "SCHMITT$5_0/IN" "SCHMITT$5_0/OUT" 0.230624
cap "SCHMITT$5_0/VDD" "SCHMITT$5_0/IN" 4.72273
cap "SCHMITT$5_0/VDD" "SCHMITT$5_0/IN" 59.9225
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "m1_957072_503439#" 0.25348
cap "SRegister_10$1_4/q" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -4.06683
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.45874
cap "m1_957072_503439#" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.0048816
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/q" 0.222056
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.432089
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_4/q" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.91893
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.79315
cap "SRegister_10$1_4/q" "SRegister_10$1_4/out[10]" 0.389101
cap "SRegister_10$1_4/out[10]" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.137107
cap "m1_957072_503439#" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.25348
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/q" 0.120187
cap "m1_957072_503439#" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.253843
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.29501
cap "SRegister_10$1_4/q" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.180476
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[1]" 1.33246
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_4/q" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.163202
cap "SRegister_10$1_4/q" "SRegister_10$1_4/default10" 0.0530864
cap "SRegister_10$1_4/default10" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -18.3988
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/q" 0.0335476
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.857584
cap "m1_957072_503439#" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -1.08926
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_5/en" 0.280329
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[1]" 1.73633
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_5/en" 14.2343
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[1]" 9.36708
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "out[1]" 3.55271e-15
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.21479
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.5678
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 2.91778
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/q" 2.23476
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_5/en" 0.507323
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[1]" 2.5103
cap "SRegister_10$1_4/default10" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -36.2532
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.209909
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.489724
cap "SRegister_10$1_4/default10" "SRegister_10$1_4/Register_unitcell$1_5/en" 0.25348
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 2.91778
cap "SRegister_10$1_4/default10" "out[1]" 1.18772
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 5.84152
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.25348
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[1]" 0.893282
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 3.22127
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "out[1]" 0.777538
cap "SRegister_10$1_4/default10" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -34.668
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[1]" 2.19959
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "out[1]" 11.3719
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 5.10789
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_5/en" 0.187942
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.21479
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[1]" 0.993796
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.507323
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -2.03055
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/out[9]" 0.211963
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.39327
cap "SRegister_10$1_4/out[9]" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0566651
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/out[9]" 0.14247
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.07026
cap "SRegister_10$1_4/out[9]" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.14348
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.74674
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "out[1]" 3.24624
cap "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/out[9]" 0.0664788
cap "SRegister_10$1_4/out[9]" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.07773
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_4/out[9]" 0.066195
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/out[9]" 0.117319
cap "SRegister_10$1_4/out[9]" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0711067
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/out[9]" -4.5426
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/out[9]" 0.21479
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.91778
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[1]" 1.19925
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_5/en" 0.25348
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[1]" 2.96348
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_5/en" 14.2851
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.253843
cap "out[1]" "SRegister_10$1_4/out[9]" 0.983034
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 2.91778
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_5/en" 0.46827
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[1]" 1.45874
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -33.0336
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[1]" 7.32709
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.432089
cap "SRegister_10$1_4/Register_unitcell$1_5/en" "out[1]" 3.55271e-15
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.77502
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[1]" 2.90025
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 2.18833
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_5/en" 0.19011
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_5/en" 0.46827
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_4/en" 0.46827
cap "out[1]" "SRegister_10$1_4/default9" 1.18666
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 2.62961
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0057363
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.644212
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 9.21312
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_4/en" 2.03735
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.729444
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_4/en" 0.317213
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 1.31106
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -36.2532
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "SRegister_10$1_4/default9" 0.25348
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[1]" 0.993796
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" -0.358685
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "SRegister_10$1_4/out[8]" 0.117319
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "out[1]" 0.771802
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 2.32982
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 2.91778
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/out[8]" 0.211963
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "out[1]" 12.5808
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.507323
cap "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" -19.6865
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 6.50116
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/out[8]" 0.14247
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.25348
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[1]" 2.19959
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.21479
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/out[8]" 0.0664788
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/out[8]" 0.746921
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 1.59753
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "out[1]" 3.55271e-15
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "SRegister_10$1_4/out[8]" 0.21479
cap "SRegister_10$1_4/out[8]" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0566651
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.660102
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[1]" 3.94151
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/out[8]" -4.25595
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.253843
cap "SRegister_10$1_4/out[8]" "out[1]" 0.983034
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.25348
cap "SRegister_10$1_4/default8" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -15.3777
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.25348
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.77502
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.91778
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "out[1]" 0.432089
cap "SRegister_10$1_4/out[8]" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.066195
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/out[8]" 0.14348
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[1]" 2.37925
cap "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.358685
cap "SRegister_10$1_4/out[8]" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0711067
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.116601
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.45874
cap "SRegister_10$1_4/Register_unitcell$1_4/en" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -1.4129
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.34218
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_3/en" 0.35167
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 8.83175
cap "SRegister_10$1_4/default8" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -36.2532
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 14.2542
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[1]" 2.5103
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.5756
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_3/en" 0.507323
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[1]" 0.584226
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_3/en" 0.21479
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[1]" 1.61156
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_3/en" 0.25348
cap "SRegister_10$1_4/out[8]" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.0441572
cap "out[1]" "SRegister_10$1_4/default8" 1.18772
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "out[1]" 3.55271e-15
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/default8" 0.25348
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[1]" 2.24015
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.993796
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_3/en" 0.21479
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 3.16933
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.21479
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[1]" 1.01805
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[1]" 6.05138
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[1]" 0.777538
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 5.10789
cap "SRegister_10$1_4/default8" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -34.668
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "out[1]" 10.0152
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.507323
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.25348
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[1]" 2.19959
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/out[7]" 0.211963
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/out[7]" 1.07773
cap "SRegister_10$1_4/out[7]" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0566651
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_3/en" 0.81789
cap "SRegister_10$1_4/out[7]" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.066195
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/out[7]" 0.0664788
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/out[7]" 0.14247
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_3/en" 4.60288
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -3.04583
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/out[7]" 0.14348
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/out[7]" 0.117319
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[1]" 1.5145
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 1.39327
cap "SRegister_10$1_4/out[7]" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0711067
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/out[7]" 0.21479
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 2.91778
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.0481612
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 2.90025
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.46827
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/out[7]" -4.5426
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.253843
cap "out[1]" "SRegister_10$1_4/out[7]" 0.983034
cap "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.358685
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.554378
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.77502
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_3/en" 14.5786
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.307073
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.25348
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.96348
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "out[1]" 3.55271e-15
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.432089
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.91778
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[1]" 7.89059
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/default7" -32.0183
cap "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.46827
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.45874
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_2/en" 0.459162
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_2/en" 1.96897
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.3634
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 8.7293
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_2/en" 0.46827
cap "SRegister_10$1_4/Register_unitcell$1_2/en" "SRegister_10$1_4/default7" 0.25348
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 2.20323
cap "SRegister_10$1_4/default7" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -36.2532
cap "SRegister_10$1_4/Register_unitcell$1_2/en" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.451873
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 2.62961
cap "out[1]" "SRegister_10$1_4/default7" 1.18772
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" -0.358685
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[1]" 2.19959
cap "SRegister_10$1_4/Register_unitcell$1_2/en" "SRegister_10$1_4/out[6]" 0.117319
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 2.91778
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[1]" 0.993796
cap "SRegister_10$1_4/Register_unitcell$1_2/en" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.507323
cap "SRegister_10$1_4/default7" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" -21.0732
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/out[6]" 0.211963
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 6.50116
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "out[1]" 0.777538
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 2.81364
cap "SRegister_10$1_4/Register_unitcell$1_2/en" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.25348
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/out[6]" 0.14247
cap "SRegister_10$1_4/Register_unitcell$1_2/en" "out[1]" 12.6491
cap "SRegister_10$1_4/Register_unitcell$1_2/en" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.21479
cap "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/out[6]" 0.0664788
cap "SRegister_10$1_4/Register_unitcell$1_2/en" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 1.58924
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/out[6]" 0.746921
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.390542
cap "SRegister_10$1_4/out[6]" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.066195
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/default6" 2.91778
cap "SRegister_10$1_4/out[6]" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0711067
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.45874
cap "SRegister_10$1_4/Register_unitcell$1_2/en" "SRegister_10$1_4/default6" -1.18318
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_2/en" 0.25348
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_2/en" 3.55271e-15
cap "SRegister_10$1_4/out[6]" "SRegister_10$1_4/Register_unitcell$1_2/en" 0.21479
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/default6" -13.991
cap "SRegister_10$1_4/out[6]" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0566651
cap "SRegister_10$1_4/Register_unitcell$1_2/en" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.229435
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_2/en" 0.25348
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/default6" 4.77502
cap "out[1]" "SRegister_10$1_4/default6" 3.87869
cap "SRegister_10$1_4/out[6]" "SRegister_10$1_4/default6" -4.25595
cap "SRegister_10$1_4/out[6]" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.14348
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.29306
cap "out[1]" "SRegister_10$1_4/out[6]" 0.983034
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_4/default6" 6.16244
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[1]" 2.35505
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.024408
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "out[1]" 3.55271e-15
cap "SRegister_10$1_4/default6" "out[1]" 9.12757
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "out[1]" 0.041547
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/default6" 0.0483364
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/default6" 0.050514
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.46827
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.25348
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.21479
cap "SRegister_10$1_4/Register_unitcell$1_1/VSSd" "SRegister_10$1_4/default6" -34.668
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/default6" 3.14559
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/default6" 3.21375
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[1]" 2.90025
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[1]" 1.61156
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[1]" 0.67042
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.507323
cap "SRegister_10$1_4/out[6]" "SRegister_10$1_4/default6" 0.0441572
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/default6" 3.41999
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[1]" 0.705595
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/default6" 2.07162
cap "SRegister_10$1_4/Register_unitcell$1_1/VSSd" "SRegister_10$1_4/default6" -34.668
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_1/en" 0.179971
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[1]" 1.01805
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_1/en" 0.21479
cap "SRegister_10$1_4/default6" "out[1]" 6.55493
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.777538
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "out[1]" 8.6586
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "SRegister_10$1_4/default6" 3.2333
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.21479
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[1]" 2.19959
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/default6" 2.91778
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_1/en" 0.507323
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_4/out[5]" 0.066195
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.288201
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/out[5]" 0.0664788
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/out[5]" 0.0711067
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.22089
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "SRegister_10$1_4/out[5]" 0.117319
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/out[5]" 0.0566651
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.0735092
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/out[5]" 0.14247
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/out[5]" 0.211963
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.641258
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "out[1]" 5.95952
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/out[5]" 1.07773
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -4.43255
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/out[5]" 0.14348
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.42954
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.432089
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.91778
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[1]" 8.32318
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/default5" -30.6316
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.25348
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.96348
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "out[1]" 3.55271e-15
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/out[5]" -4.5426
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "SRegister_10$1_4/out[5]" 0.21479
cap "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.358685
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 2.91778
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.377961
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.45874
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.253843
cap "out[1]" "SRegister_10$1_4/out[5]" 0.983034
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.77502
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_1/en" 14.8212
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 2.49692
cap "SRegister_10$1_4/Register_unitcell$1_1/en" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.46827
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 2.91778
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 2.62961
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.403334
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_9/en" 0.46827
cap "SRegister_10$1_4/Register_unitcell$1_9/en" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0903096
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/default5" -36.2532
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 8.25969
cap "out[1]" "SRegister_10$1_4/default5" 1.18772
cap "SRegister_10$1_4/Register_unitcell$1_9/en" "SRegister_10$1_4/default5" 0.25348
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_9/en" 0.321998
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_9/en" 1.9006
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 2.91778
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 2.5103
cap "SRegister_10$1_4/Register_unitcell$1_9/en" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.507323
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.777538
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 6.50116
cap "SRegister_10$1_4/Register_unitcell$1_9/en" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.507323
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/out[4]" 0.0664788
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "out[1]" 3.30346
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.993796
cap "SRegister_10$1_4/out[4]" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.14247
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/out[4]" 0.746921
cap "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/Register_unitcell$1_9/en" 0.21479
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" -0.358685
cap "SRegister_10$1_4/Register_unitcell$1_9/en" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.25348
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_9/en" 1.58094
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_9/en" 12.7175
cap "SRegister_10$1_4/out[4]" "SRegister_10$1_4/Register_unitcell$1_9/en" 0.117319
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.91778
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/default5" -22.4599
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.19959
cap "SRegister_10$1_4/out[4]" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.211963
cap "SRegister_10$1_4/Register_unitcell$1_9/en" "SRegister_10$1_4/out[4]" 0.21479
cap "SRegister_10$1_4/Register_unitcell$1_9/en" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.953463
cap "SRegister_10$1_4/out[4]" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0566651
cap "SRegister_10$1_4/Register_unitcell$1_9/en" "out[1]" 3.55271e-15
cap "SRegister_10$1_4/Register_unitcell$1_9/en" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.0927504
cap "SRegister_10$1_4/Register_unitcell$1_9/en" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.25348
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/out[4]" -4.25595
cap "SRegister_10$1_4/Register_unitcell$1_9/en" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.25348
cap "out[1]" "SRegister_10$1_4/out[4]" 0.983034
cap "SRegister_10$1_4/default4" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -12.6043
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 3.5269
cap "SRegister_10$1_4/out[4]" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.066195
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/out[4]" 0.14348
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.77502
cap "SRegister_10$1_4/out[4]" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0711067
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.91778
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.157879
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[1]" 2.20687
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.45874
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 7.92012
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.25348
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[1]" 1.61156
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/default4" -36.2532
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 3.55271e-15
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.161093
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.46827
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.21479
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.27421
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[1]" 2.90025
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.756613
cap "SRegister_10$1_4/default4" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.25348
cap "out[1]" "SRegister_10$1_4/default4" 1.18772
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.507323
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/out[4]" 0.0441572
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 13.8107
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[1]" 2.5103
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_8/en" 3.36378
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.19959
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_8/en" 0.507323
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.91778
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/default4" -34.668
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.149069
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 1.01805
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_8/en" 0.038022
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.437667
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_8/en" 0.21479
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[1]" 0.777538
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[1]" 7.21843
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_8/en" 7.30196
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_8/en" 0.21479
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/out[3]" 0.14348
cap "SRegister_10$1_4/out[3]" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.066195
cap "SRegister_10$1_4/Register_unitcell$1_8/en" "SRegister_10$1_4/out[3]" 0.117319
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/out[3]" 0.0664788
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_8/en" 0.503088
cap "SRegister_10$1_4/Register_unitcell$1_8/en" "out[1]" 7.31615
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -5.81927
cap "SRegister_10$1_4/Register_unitcell$1_8/en" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.215458
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/out[3]" 0.211963
cap "SRegister_10$1_4/out[3]" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0711067
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/out[3]" 1.07773
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/out[3]" 0.14247
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[1]" 1.22089
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 6.06349
cap "SRegister_10$1_4/out[3]" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0566651
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[1]" 0.844727
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_4/Register_unitcell$1_8/en" 0.253843
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_8/en" 3.55271e-15
cap "SRegister_10$1_4/out[3]" "out[1]" 0.983034
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[1]" 8.29238
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_8/en" 0.25348
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "out[1]" 0.432089
cap "SRegister_10$1_4/Register_unitcell$1_8/en" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.46827
cap "SRegister_10$1_4/default3" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -29.2449
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 2.91778
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.77502
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.97664
cap "SRegister_10$1_4/Register_unitcell$1_8/en" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.25348
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.96348
cap "SRegister_10$1_4/out[3]" "SRegister_10$1_4/Register_unitcell$1_8/en" 0.21479
cap "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.358685
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.91778
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_8/en" 14.9478
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/out[3]" -4.5426
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.45874
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.507323
cap "SRegister_10$1_4/default3" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -36.2532
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 2.5103
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 2.91778
cap "SRegister_10$1_4/default3" "SRegister_10$1_4/Register_unitcell$1_7/en" 0.25348
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.46827
cap "SRegister_10$1_4/default3" "out[1]" 1.18772
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 2.62961
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_7/en" 0.203719
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[1]" 7.80067
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.21479
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_7/en" 1.83223
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.923617
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 2.91778
cap "SRegister_10$1_4/out[2]" "SRegister_10$1_4/Register_unitcell$1_7/en" 0.117319
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.91778
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.19959
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.777538
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "out[1]" 3.79328
cap "SRegister_10$1_4/out[2]" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.211963
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 6.50116
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" -0.358685
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/out[2]" 0.746921
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.993796
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/out[2]" 0.0664788
cap "SRegister_10$1_4/out[2]" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.14247
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.507323
cap "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/Register_unitcell$1_7/en" 0.21479
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_7/en" 1.57265
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_7/en" 12.7859
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/default3" -23.8466
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.25348
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_7/en" -0.723745
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.39258
cap "SRegister_10$1_4/out[2]" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0566651
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.12067
cap "SRegister_10$1_4/out[2]" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.14348
cap "out[1]" "SRegister_10$1_4/out[2]" 0.983034
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.25348
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.77502
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "out[1]" 3.55271e-15
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.19616
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[1]" 3.28818
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/out[2]" 0.21479
cap "SRegister_10$1_4/out[2]" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0711067
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/default2" -11.2176
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/out[2]" -4.25595
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_4/out[2]" 0.066195
cap "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.207854
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 7.48659
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.262573
cap "SRegister_10$1_4/default2" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -36.2532
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.507323
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 3.55271e-15
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_4/default2" 0.25348
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.21479
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.432089
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/out[2]" 0.0441572
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.25348
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 2.90025
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.5252
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 13.7405
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0456264
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 2.5103
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.253843
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.842807
cap "out[1]" "SRegister_10$1_4/default2" 1.18772
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.46827
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 1.61156
cap "SRegister_10$1_4/Register_unitcell$1_0/en" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 3.39111
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 7.8575
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_0/en" 5.94533
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_4/Register_unitcell$1_0/en" 0.21479
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.777538
cap "SRegister_10$1_4/Register_unitcell$1_0/en" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.40725
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.9916
cap "SRegister_10$1_4/default2" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -34.668
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_0/en" 0.21479
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 1.01805
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_4/out[1]" 0.0664788
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_4/out[1]" 0.419955
cap "SRegister_10$1_4/out[1]" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0566651
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -7.20599
cap "SRegister_10$1_4/Register_unitcell$1_0/en" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.316255
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/out[1]" 1.13627
cap "SRegister_10$1_4/Register_unitcell$1_0/en" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.100073
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_4/out[1]" 0.066195
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_4/out[1]" 0.14348
cap "SRegister_10$1_4/Register_unitcell$1_0/en" "SRegister_10$1_4/out[1]" 8.79011
cap "SRegister_10$1_4/Register_unitcell$1_0/en" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.25348
cap "SRegister_10$1_4/out[1]" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0711067
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/out[1]" 2.3318
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.50116
cap "SRegister_10$1_4/out[1]" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.90107
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.77502
cap "SRegister_10$1_4/default1" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -27.8582
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/out[1]" 3.28142
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_4/out[1]" 0.432089
cap "SRegister_10$1_4/Register_unitcell$1_0/en" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.25348
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.91778
cap "SRegister_10$1_4/out[1]" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.96348
cap "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.358685
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_0/en" 14.956
cap "SRegister_10$1_4/Register_unitcell$1_0/en" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.253843
cap "SRegister_10$1_4/Register_unitcell$1_0/en" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.46827
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 2.91778
cap "SRegister_10$1_4/out[1]" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.45874
cap "SRegister_10$1_4/Register_unitcell$1_0/en" "SRegister_10$1_4/out[1]" 0.21479
cap "SRegister_10$1_4/Register_unitcell$1_0/en" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.25348
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_6/en" 0.507323
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 7.77871
cap "SRegister_10$1_4/Register_unitcell$1_6/en" "out[1]" 1.76385
cap "SRegister_10$1_4/Register_unitcell$1_6/en" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.21479
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_6/en" 0.46827
cap "SRegister_10$1_4/Register_unitcell$1_6/en" "SRegister_10$1_4/VSSd" 0.25348
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_4/VSSd" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -36.2532
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[1]" 2.5103
cap "SRegister_10$1_4/Register_unitcell$1_6/en" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.127489
cap "out[1]" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.999184
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[1]" 2.62961
cap "out[1]" "SRegister_10$1_4/VSSd" 1.18772
cap "SRegister_10$1_4/en" "out[1]" 12.8543
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 6.52819
cap "SRegister_10$1_4/en" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.507323
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[1]" 2.19959
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[1]" 4.2836
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/en" 1.64058
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[1]" 0.993796
cap "SRegister_10$1_4/en" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.25348
cap "SRegister_10$1_4/en" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.21479
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "out[1]" 0.777538
cap "SRegister_10$1_4/VSSd" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -25.2333
cap "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.91778
cap "qw_NOLclk$1_0/m1_12351_2064#" "m1_950816_515042#" 0.320731
cap "qw_NOLclk$1_0/VDDd" "qw_NOLclk$1_0/m1_12351_2064#" 368.858
cap "qw_NOLclk$1_0/VDDd" "m1_950816_515042#" -2.95623
cap "qw_NOLclk$1_0/m1_12351_2064#" "m1_950816_515042#" 3.59875
cap "qw_NOLclk$1_0/m1_12351_2064#" "qw_NOLclk$1_0/VDDd" 845.973
cap "qw_NOLclk$1_0/VDDd" "m1_950816_515042#" -7.47062
cap "qw_NOLclk$1_0/VDDd" "qw_NOLclk$1_0/PHI_2" -7.47062
cap "qw_NOLclk$1_0/nfet$103_2/a_242_n60#" "qw_NOLclk$1_0/PHI_2" 4.08203
cap "qw_NOLclk$1_0/nfet$103_2/a_242_n60#" "qw_NOLclk$1_0/VDDd" 845.973
cap "qw_NOLclk$1_0/PHI_2" "qw_NOLclk$1_0/VDDd" -4.9409
cap "qw_NOLclk$1_0/nfet$103_2/a_242_n60#" "qw_NOLclk$1_0/VDDd" 845.973
cap "qw_NOLclk$1_0/PHI_2" "qw_NOLclk$1_0/nfet$103_2/a_242_n60#" 3.67881
cap "qw_NOLclk$1_0/nfet$103_2/a_242_n60#" "SCHMITT$5_0/VDD" 335.053
cap "SCHMITT$5_0/VDD" "SCHMITT$5_0/OUT" -1.47719
cap "SCHMITT$5_0/OUT" "SCHMITT$5_0/VDD" -2.69159
cap "SCHMITT$5_0/VDD" "asc_hysteresis_buffer$12_0/out" 22.7865
cap "asc_hysteresis_buffer$12_0/pfet$91_0/a_1466_n136#" "SCHMITT$5_0/VDD" 0.332663
cap "SRegister_10$1_1/d" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" 0.0473195
cap "SRegister_10$1_1/d" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.481429
cap "SRegister_10$1_1/d" "SRegister_10$1_1/phi1" 6.48545
cap "SRegister_10$1_1/VDDd" "SRegister_10$1_1/phi1" 0.425463
cap "SRegister_10$1_1/phi2" "SRegister_10$1_1/phi1" -95.4774
cap "SRegister_10$1_1/d" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.62034
cap "SRegister_10$1_1/VDDd" "SRegister_10$1_1/d" 6.48864
cap "SRegister_10$1_1/phi2" "SRegister_10$1_1/d" 12.7161
cap "SRegister_10$1_1/phi2" "SRegister_10$1_1/VDDd" 6.98171
cap "SRegister_10$1_1/VSSd" "SRegister_10$1_1/phi2" 1.91461
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/d" 0.179774
cap "SRegister_10$1_1/VDDd" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.630649
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/phi2" -995.913
cap "SRegister_10$1_1/VDDd" "SRegister_10$1_1/phi2" 40.7465
cap "SRegister_10$1_1/VSSd" "SRegister_10$1_1/VDDd" -28.0296
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/phi2" 0.0418686
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/VSSd" 0.457497
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/VDDd" -2.241
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0661225
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/d" 0.179953
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.210285
cap "SRegister_10$1_1/VDDd" "SRegister_10$1_1/d" 3.98213
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/VDDd" 18.7382
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/VDDd" 1.28041
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/VDDd" -4.19918
cap "SRegister_10$1_1/phi2" "SRegister_10$1_1/phi1" -991.275
cap "SRegister_10$1_1/phi2" "SRegister_10$1_1/VDDd" 28.8659
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/VDDd" 1.91106
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.100703
cap "SRegister_10$1_1/VSSd" "SRegister_10$1_1/VDDd" -28.4152
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/VDDd" 4.82883
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.0629792
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_6/VDDd" 18.0622
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_0/phi2" 1.89013
cap "SRegister_10$1_1/Register_unitcell$1_0/phi1" "SRegister_10$1_1/Register_unitcell$1_6/VDDd" -5.21538
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_6/VDDd" 1.91106
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/default1" 0.16347
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_0/phi1" 0.481244
cap "SRegister_10$1_1/Register_unitcell$1_0/phi1" "SRegister_10$1_1/Register_unitcell$1_0/phi2" -1005.02
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_6/VDDd" 1.91106
cap "SRegister_10$1_1/default1" "SRegister_10$1_1/Register_unitcell$1_6/VDDd" -28.6238
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_6/VDDd" 7.71154
cap "SRegister_10$1_1/Register_unitcell$1_0/phi2" "SRegister_10$1_1/Register_unitcell$1_6/VDDd" -14.2338
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_0/phi1" 0.139132
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_0/phi1" 0.150715
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_0/phi2" 14.6998
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.733043
cap "SRegister_10$1_1/default1" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" -28.4152
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 4.82883
cap "SRegister_10$1_1/Register_unitcell$1_0/phi1" "SRegister_10$1_1/Register_unitcell$1_0/phi2" -1003.19
cap "SRegister_10$1_1/Register_unitcell$1_0/phi1" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0501895
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_0/phi1" -2.35823
cap "SRegister_10$1_1/Register_unitcell$1_0/phi2" "SRegister_10$1_1/Register_unitcell$1_0/VDDd" 28.8659
cap "SRegister_10$1_1/Register_unitcell$1_0/phi2" "SRegister_10$1_1/default2" 1.91461
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_0/VDDd" 1.91106
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_0/phi1" 0.166825
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_0/phi1" 0.100526
cap "SRegister_10$1_1/Register_unitcell$1_0/phi1" "SRegister_10$1_1/Register_unitcell$1_0/VDDd" -4.81787
cap "SRegister_10$1_1/out[1]" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.340249
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_0/VDDd" 1.91106
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_0/VDDd" 17.3291
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/default2" 0.457497
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/default2" -28.4152
cap "SRegister_10$1_1/Register_unitcell$1_0/phi2" "SRegister_10$1_1/Register_unitcell$1_0/phi1" -991.275
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_0/VDDd" 1.91106
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_7/phi1" 7.63116
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/Register_unitcell$1_7/phi1" -4.64458
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.16347
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 2.91778
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_7/phi2" 11.0028
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_7/phi1" 0.131946
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/Register_unitcell$1_7/phi2" -25.1612
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 35.8056
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 10.5851
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -2.22045e-16
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0629792
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_7/phi2" -1005.02
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/VDDd" -28.6238
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 1.91106
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/Register_unitcell$1_7/phi2" -13.2901
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 4.82883
cap "SRegister_10$1_1/Register_unitcell$1_7/phi2" "SRegister_10$1_1/Register_unitcell$1_7/phi1" -1005.02
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/default2" -28.4152
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 7.47704
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/Register_unitcell$1_7/phi1" -4.68414
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_7/phi1" 0.139132
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_7/phi1" 0.018769
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 1.91106
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" -28.4152
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/out[2]" 0.340249
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" -2.91248
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/default2" 0.457497
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 18.0622
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.047373
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.150715
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_7/phi2" 1.91461
cap "SRegister_10$1_1/Register_unitcell$1_7/phi2" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 39.6892
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_7/phi2" -996.588
cap "SRegister_10$1_1/default3" "SRegister_10$1_1/Register_unitcell$1_7/VDDd" -28.4152
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_7/VDDd" 4.82883
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.119452
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_7/VDDd" 1.91106
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_7/VDDd" 1.91106
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_7/phi2" -991.275
cap "SRegister_10$1_1/Register_unitcell$1_7/phi2" "SRegister_10$1_1/Register_unitcell$1_7/VDDd" 28.8659
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_7/VDDd" -4.22666
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0629792
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_7/VDDd" 1.91106
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_8/phi1" 1.03124
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/Register_unitcell$1_7/VDDd" -5.2948
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_7/VDDd" 1.39507
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_7/VDDd" 9.87263
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_8/phi1" 0.139132
cap "SRegister_10$1_1/default3" "SRegister_10$1_1/Register_unitcell$1_7/VDDd" -28.6238
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_8/phi1" 0.150715
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/Register_unitcell$1_8/phi2" -1005.02
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_7/VDDd" 18.0622
cap "SRegister_10$1_1/Register_unitcell$1_8/phi2" "SRegister_10$1_1/Register_unitcell$1_7/VDDd" -14.2338
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_8/phi2" 2.59111
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/default3" 0.16347
cap "SRegister_10$1_1/default3" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" -28.4152
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0501895
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 4.82883
cap "SRegister_10$1_1/Register_unitcell$1_8/phi2" "SRegister_10$1_1/Register_unitcell$1_8/phi1" -1003.74
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" -2.37958
cap "SRegister_10$1_1/Register_unitcell$1_8/phi2" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 12.5388
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 0.515985
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_8/VDDd" -28.4152
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/Register_unitcell$1_8/VDDd" -4.80106
cap "SRegister_10$1_1/Register_unitcell$1_8/phi2" "SRegister_10$1_1/Register_unitcell$1_8/VDDd" 28.8659
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/out[3]" 0.340249
cap "SRegister_10$1_1/Register_unitcell$1_8/phi2" "SRegister_10$1_1/default4" 1.91461
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_8/VDDd" 18.0622
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/default4" 0.457497
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/Register_unitcell$1_8/phi2" -991.275
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_8/VDDd" 1.91106
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.100526
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_8/VDDd" 1.91106
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_8/VDDd" 1.91106
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.166825
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_8/VDDd" 37.9667
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 8.18115
cap "SRegister_10$1_1/Register_unitcell$1_9/phi1" "SRegister_10$1_1/Register_unitcell$1_8/VDDd" -4.58246
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_8/VDDd" 8.94313
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/default4" 2.22045e-16
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_8/VDDd" -28.6238
cap "SRegister_10$1_1/Register_unitcell$1_9/phi2" "SRegister_10$1_1/Register_unitcell$1_8/VDDd" -25.1612
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_9/phi2" 11.7038
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 0.112836
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0239321
cap "SRegister_10$1_1/Register_unitcell$1_9/phi1" "SRegister_10$1_1/Register_unitcell$1_9/phi2" -1005.02
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/default4" 0.107839
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_8/VDDd" 2.91778
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_9/phi2" -8.88178e-16
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 0.139132
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 0.0378793
cap "SRegister_10$1_1/Register_unitcell$1_8/VDDd" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 1.91106
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_8/VDDd" -28.4152
cap "SRegister_10$1_1/Register_unitcell$1_8/VDDd" "SRegister_10$1_1/Register_unitcell$1_9/phi2" -14.2338
cap "SRegister_10$1_1/Register_unitcell$1_8/VDDd" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 4.82883
cap "SRegister_10$1_1/Register_unitcell$1_8/VDDd" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 9.11906
cap "SRegister_10$1_1/Register_unitcell$1_8/VDDd" "SRegister_10$1_1/Register_unitcell$1_9/phi1" -4.77184
cap "SRegister_10$1_1/Register_unitcell$1_9/phi1" "SRegister_10$1_1/Register_unitcell$1_9/phi2" -1005.02
cap "SRegister_10$1_1/Register_unitcell$1_8/VDDd" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 1.91106
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" -28.4152
cap "SRegister_10$1_1/Register_unitcell$1_9/phi1" "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.150715
cap "SRegister_10$1_1/Register_unitcell$1_9/phi2" "SRegister_10$1_1/Register_unitcell$1_9/phi1" -997.138
cap "SRegister_10$1_1/Register_unitcell$1_9/phi1" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" -2.77881
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/out[4]" 0.340249
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 18.0622
cap "SRegister_10$1_1/Register_unitcell$1_9/phi2" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 38.4718
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/default4" 0.457497
cap "SRegister_10$1_1/Register_unitcell$1_9/phi2" "SRegister_10$1_1/default4" 1.50314
cap "SRegister_10$1_1/default5" "SRegister_10$1_1/Register_unitcell$1_9/VDDd" -28.4152
cap "SRegister_10$1_1/Register_unitcell$1_9/phi2" "SRegister_10$1_1/default5" 0.411473
cap "SRegister_10$1_1/Register_unitcell$1_9/phi1" "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.166825
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_9/VDDd" 4.82883
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_9/VDDd" 1.91106
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_9/VDDd" 1.91106
cap "SRegister_10$1_1/Register_unitcell$1_9/phi1" "SRegister_10$1_1/Register_unitcell$1_9/VDDd" -4.35157
cap "SRegister_10$1_1/Register_unitcell$1_9/phi2" "SRegister_10$1_1/Register_unitcell$1_9/phi1" -991.275
cap "SRegister_10$1_1/Register_unitcell$1_9/phi2" "SRegister_10$1_1/Register_unitcell$1_9/VDDd" 28.8659
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0629792
cap "SRegister_10$1_1/Register_unitcell$1_9/VDDd" "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.32488
cap "SRegister_10$1_1/Register_unitcell$1_9/VDDd" "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 18.0622
cap "SRegister_10$1_1/Register_unitcell$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 1.58123
cap "SRegister_10$1_1/Register_unitcell$1_9/VDDd" "SRegister_10$1_1/Register_unitcell$1_1/phi2" -14.2338
cap "SRegister_10$1_1/default5" "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.16347
cap "SRegister_10$1_1/Register_unitcell$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.150715
cap "SRegister_10$1_1/Register_unitcell$1_1/phi2" "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 3.29208
cap "SRegister_10$1_1/Register_unitcell$1_9/VDDd" "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 1.91106
cap "SRegister_10$1_1/default5" "SRegister_10$1_1/Register_unitcell$1_9/VDDd" -28.6238
cap "SRegister_10$1_1/Register_unitcell$1_1/phi2" "SRegister_10$1_1/Register_unitcell$1_1/phi1" -1005.02
cap "SRegister_10$1_1/Register_unitcell$1_9/VDDd" "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 12.0337
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_1/phi1" 0.139132
cap "SRegister_10$1_1/Register_unitcell$1_9/VDDd" "SRegister_10$1_1/Register_unitcell$1_1/phi1" -5.28717
cap "SRegister_10$1_1/Register_unitcell$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0501895
cap "SRegister_10$1_1/default5" "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" -28.4152
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 4.82883
cap "SRegister_10$1_1/Register_unitcell$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_1/phi2" -1004.29
cap "SRegister_10$1_1/Register_unitcell$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" -2.38764
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 1.58618
cap "SRegister_10$1_1/Register_unitcell$1_1/phi2" "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 10.3777
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_1/VDDd" 18.0622
cap "SRegister_10$1_1/Register_unitcell$1_1/phi2" "SRegister_10$1_1/Register_unitcell$1_1/phi1" -991.275
cap "SRegister_10$1_1/Register_unitcell$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.166825
cap "SRegister_10$1_1/default6" "SRegister_10$1_1/Register_unitcell$1_1/phi2" 1.91461
cap "SRegister_10$1_1/Register_unitcell$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.100526
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_1/VDDd" 1.91106
cap "SRegister_10$1_1/Register_unitcell$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_1/VDDd" -4.72317
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/out[5]" 0.340249
cap "SRegister_10$1_1/default6" "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.457497
cap "SRegister_10$1_1/default6" "SRegister_10$1_1/Register_unitcell$1_1/VDDd" -28.4152
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_1/VDDd" 1.91106
cap "SRegister_10$1_1/Register_unitcell$1_1/phi2" "SRegister_10$1_1/Register_unitcell$1_1/VDDd" 28.8659
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_1/VDDd" 1.91106
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_1/VDDd" 7.30111
cap "SRegister_10$1_1/Register_unitcell$1_2/phi1" "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0937258
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_1/VDDd" 2.91778
cap "SRegister_10$1_1/Register_unitcell$1_1/VDDd" "SRegister_10$1_1/Register_unitcell$1_2/phi2" -25.1612
cap "SRegister_10$1_1/Register_unitcell$1_2/phi1" "SRegister_10$1_1/Register_unitcell$1_1/VDDd" -4.5794
cap "SRegister_10$1_1/Register_unitcell$1_2/phi1" "SRegister_10$1_1/Register_unitcell$1_2/phi2" -1005.02
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/default6" 0.034723
cap "SRegister_10$1_1/default6" "SRegister_10$1_1/Register_unitcell$1_1/VDDd" -28.5466
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.000629792
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_2/phi2" 12.4048
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_1/VDDd" 40.1278
cap "SRegister_10$1_1/Register_unitcell$1_2/phi1" "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 8.73115
cap "SRegister_10$1_1/Register_unitcell$1_2/phi2" "SRegister_10$1_1/Register_unitcell$1_2/phi1" -1005.02
cap "SRegister_10$1_1/Register_unitcell$1_1/VDDd" "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.57419
cap "SRegister_10$1_1/Register_unitcell$1_1/VDDd" "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 10.7611
cap "SRegister_10$1_1/Register_unitcell$1_1/VDDd" "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 1.91106
cap "SRegister_10$1_1/Register_unitcell$1_2/phi1" "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.139132
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.0233023
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/default6" 0.0731164
cap "SRegister_10$1_1/Register_unitcell$1_2/phi1" "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0569895
cap "SRegister_10$1_1/Register_unitcell$1_1/VDDd" "SRegister_10$1_1/Register_unitcell$1_2/phi2" -14.2338
cap "SRegister_10$1_1/Register_unitcell$1_1/VDDd" "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 1.91106
cap "SRegister_10$1_1/Register_unitcell$1_1/VDDd" "SRegister_10$1_1/default6" -28.4924
cap "SRegister_10$1_1/Register_unitcell$1_1/VDDd" "SRegister_10$1_1/Register_unitcell$1_2/phi1" -4.85235
cap "SRegister_10$1_1/default6" "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" -28.4152
cap "SRegister_10$1_1/Register_unitcell$1_2/phi2" "SRegister_10$1_1/default6" 1.03288
cap "SRegister_10$1_1/Register_unitcell$1_2/phi1" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.150715
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.340249
cap "SRegister_10$1_1/Register_unitcell$1_2/phi1" "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" -2.69744
cap "SRegister_10$1_1/Register_unitcell$1_2/phi2" "SRegister_10$1_1/Register_unitcell$1_2/phi1" -997.688
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 1.25464
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 17.1532
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/default6" 0.457497
cap "SRegister_10$1_1/Register_unitcell$1_2/phi2" "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 36.3107
cap "SRegister_10$1_1/Register_unitcell$1_2/phi1" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.166825
cap "SRegister_10$1_1/Register_unitcell$1_2/phi1" "SRegister_10$1_1/Register_unitcell$1_2/VDDd" -4.43293
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_2/VDDd" 1.91106
cap "SRegister_10$1_1/Register_unitcell$1_2/phi2" "SRegister_10$1_1/default7" 0.881728
cap "SRegister_10$1_1/Register_unitcell$1_2/phi2" "SRegister_10$1_1/Register_unitcell$1_2/VDDd" 28.8659
cap "SRegister_10$1_1/default7" "SRegister_10$1_1/Register_unitcell$1_2/VDDd" -28.4152
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_2/VDDd" 4.82883
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_2/VDDd" 0.908973
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_2/VDDd" 1.91106
cap "SRegister_10$1_1/Register_unitcell$1_2/phi2" "SRegister_10$1_1/Register_unitcell$1_2/phi1" -991.275
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_2/VDDd" 1.91106
cap "SRegister_10$1_1/Register_unitcell$1_3/phi2" "SRegister_10$1_1/Register_unitcell$1_3/phi1" -1005.02
cap "SRegister_10$1_1/Register_unitcell$1_3/phi1" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.139132
cap "SRegister_10$1_1/Register_unitcell$1_3/phi1" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.150715
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/default7" 0.16347
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_2/VDDd" 14.1948
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0629792
cap "SRegister_10$1_1/Register_unitcell$1_3/phi1" "SRegister_10$1_1/Register_unitcell$1_2/VDDd" -5.28717
cap "SRegister_10$1_1/Register_unitcell$1_3/phi2" "SRegister_10$1_1/Register_unitcell$1_2/VDDd" -14.2338
cap "SRegister_10$1_1/Register_unitcell$1_2/VDDd" "SRegister_10$1_1/default7" -28.6238
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_2/VDDd" 18.0622
cap "SRegister_10$1_1/Register_unitcell$1_3/phi1" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.13122
cap "SRegister_10$1_1/Register_unitcell$1_3/phi2" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 3.99306
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_3/phi1" -2.39729
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_3/phi1" 0.0501895
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/default7" -28.4152
cap "SRegister_10$1_1/Register_unitcell$1_3/phi2" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 8.2166
cap "SRegister_10$1_1/Register_unitcell$1_3/phi2" "SRegister_10$1_1/Register_unitcell$1_3/phi1" -1004.84
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 1.91106
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 4.82883
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_3/phi1" 0.166825
cap "SRegister_10$1_1/Register_unitcell$1_3/phi1" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.100526
cap "SRegister_10$1_1/Register_unitcell$1_3/VDDd" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.91106
cap "SRegister_10$1_1/Register_unitcell$1_3/VDDd" "SRegister_10$1_1/Register_unitcell$1_3/phi1" -4.65399
cap "SRegister_10$1_1/Register_unitcell$1_3/phi2" "SRegister_10$1_1/Register_unitcell$1_3/VDDd" 28.8659
cap "SRegister_10$1_1/default8" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.457497
cap "SRegister_10$1_1/out[7]" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.340249
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_3/VDDd" 1.91106
cap "SRegister_10$1_1/Register_unitcell$1_3/phi2" "SRegister_10$1_1/Register_unitcell$1_3/phi1" -991.275
cap "SRegister_10$1_1/default8" "SRegister_10$1_1/Register_unitcell$1_3/VDDd" -28.4152
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_3/VDDd" 1.77728
cap "SRegister_10$1_1/Register_unitcell$1_3/VDDd" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 18.0622
cap "SRegister_10$1_1/default8" "SRegister_10$1_1/Register_unitcell$1_3/phi2" 1.91461
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0746156
cap "SRegister_10$1_1/Register_unitcell$1_3/VDDd" "SRegister_10$1_1/default8" -28.4298
cap "SRegister_10$1_1/Register_unitcell$1_3/VDDd" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 3.05155
cap "SRegister_10$1_1/Register_unitcell$1_3/VDDd" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 17.1277
cap "SRegister_10$1_1/default8" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.00369723
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -995.744
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_1/Register_unitcell$1_3/VDDd" -4.55757
cap "SRegister_10$1_1/Register_unitcell$1_3/VDDd" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 5.65909
cap "SRegister_10$1_1/Register_unitcell$1_3/VDDd" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 12.4031
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.0585707
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_4/phi1" 0.139132
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_4/phi1" 0.0760998
cap "SRegister_10$1_1/Register_unitcell$1_3/VDDd" "SRegister_10$1_1/Register_unitcell$1_4/phi1" -4.93372
cap "SRegister_10$1_1/Register_unitcell$1_3/VDDd" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 1.91106
cap "SRegister_10$1_1/Register_unitcell$1_4/phi2" "SRegister_10$1_1/Register_unitcell$1_3/VDDd" -14.2338
cap "SRegister_10$1_1/default8" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.153492
cap "SRegister_10$1_1/default8" "SRegister_10$1_1/Register_unitcell$1_3/VDDd" -28.6092
cap "SRegister_10$1_1/Register_unitcell$1_3/VDDd" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 1.91106
cap "SRegister_10$1_1/Register_unitcell$1_4/phi2" "SRegister_10$1_1/Register_unitcell$1_4/phi1" -1005.02
cap "SRegister_10$1_1/Register_unitcell$1_3/VDDd" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.94024
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_4/phi1" -2.61608
cap "SRegister_10$1_1/Register_unitcell$1_4/phi2" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 34.1496
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 15.5112
cap "SRegister_10$1_1/Register_unitcell$1_4/phi2" "SRegister_10$1_1/default8" 0.562626
cap "SRegister_10$1_1/default8" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.457497
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.8886
cap "SRegister_10$1_1/Register_unitcell$1_4/phi2" "SRegister_10$1_1/Register_unitcell$1_4/phi1" -998.238
cap "SRegister_10$1_1/Register_unitcell$1_4/phi1" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.150715
cap "SRegister_10$1_1/out[8]" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.340249
cap "SRegister_10$1_1/default8" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" -28.4152
cap "SRegister_10$1_1/Register_unitcell$1_4/phi2" "SRegister_10$1_1/Register_unitcell$1_4/VDDd" 28.8659
cap "SRegister_10$1_1/Register_unitcell$1_4/phi2" "SRegister_10$1_1/default9" 1.35198
cap "SRegister_10$1_1/Register_unitcell$1_4/VDDd" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 1.91106
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_4/phi1" 0.166825
cap "SRegister_10$1_1/Register_unitcell$1_4/VDDd" "SRegister_10$1_1/Register_unitcell$1_4/phi1" -4.40208
cap "SRegister_10$1_1/Register_unitcell$1_4/phi2" "SRegister_10$1_1/Register_unitcell$1_4/phi1" -991.275
cap "SRegister_10$1_1/Register_unitcell$1_4/VDDd" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.55099
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_4/VDDd" 4.82883
cap "SRegister_10$1_1/Register_unitcell$1_4/VDDd" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.91106
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_4/VDDd" -28.4152
cap "SRegister_10$1_1/Register_unitcell$1_4/VDDd" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 16.3559
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0629792
cap "SRegister_10$1_1/Register_unitcell$1_4/VDDd" "SRegister_10$1_1/Register_unitcell$1_5/phi2" -19.5909
cap "SRegister_10$1_1/Register_unitcell$1_5/phi2" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 4.69404
cap "SRegister_10$1_1/Register_unitcell$1_4/VDDd" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 18.0622
cap "SRegister_10$1_1/Register_unitcell$1_4/VDDd" "SRegister_10$1_1/default9" -28.6238
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_5/phi1" 2.68122
cap "SRegister_10$1_1/Register_unitcell$1_4/VDDd" "SRegister_10$1_1/Register_unitcell$1_5/phi1" -5.36046
cap "SRegister_10$1_1/Register_unitcell$1_4/VDDd" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 1.91106
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/default9" 0.162919
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_5/phi1" 0.139132
cap "SRegister_10$1_1/Register_unitcell$1_5/phi2" "SRegister_10$1_1/Register_unitcell$1_5/phi1" -1005.02
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_5/phi1" 0.150715
cap "SRegister_10$1_1/Register_unitcell$1_5/phi2" "SRegister_10$1_1/Register_unitcell$1_5/phi1" -962.67
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 1.91106
cap "SRegister_10$1_1/Register_unitcell$1_5/phi1" "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0501895
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_5/phi2" 12.0476
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/default9" -28.4152
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 4.82883
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_5/phi1" -2.81008
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.707091
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 18.0622
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/out[9]" 0.340249
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.91106
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/default10" -28.4152
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_5/phi2" 54.0271
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/default10" 0.457497
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_5/phi1" 0.734892
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 1.91106
cap "SRegister_10$1_1/default10" "SRegister_10$1_1/Register_unitcell$1_5/phi2" 1.91461
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_5/VDDd" 4.01708
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/default10" 8.88178e-16
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_5/VDDd" 4.12174
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/default10" -2.77556e-17
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_5/VDDd" 44.45
cap "SRegister_10$1_1/default10" "SRegister_10$1_1/Register_unitcell$1_5/VDDd" -28.4152
cap "SRegister_10$1_1/default10" "SRegister_10$1_1/Register_unitcell$1_5/VDDd" -28.6238
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_5/VDDd" 1.91106
cap "SRegister_10$1_1/q" "SRegister_10$1_1/Register_unitcell$1_5/VDDd" -0.0949676
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_5/VDDd" 1.91106
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0629792
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_5/VDDd" 1.91106
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_5/VDDd" 14.0917
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/default10" 0.16347
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" 15.7566
cap "SRegister_10$1_1/q" "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" -0.25281
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 4.9596
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/default10" -6.88154
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VSS" 1.77636e-15
cap "SRegister_10$1_1/phi2" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VSS" 1.11022e-16
cap "SRegister_10$1_1/d" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.985697
cap "SRegister_10$1_1/phi2" "SRegister_10$1_1/d" -0.821783
cap "SRegister_10$1_1/phi2" "SRegister_10$1_1/VSSd" 0.109814
cap "SRegister_10$1_1/d" "SRegister_10$1_1/phi1" 16.5582
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/VDDd" 0.595932
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/VSSd" 2.21386
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/d" 0.052567
cap "SRegister_10$1_1/d" "SRegister_10$1_1/VDDd" 1.38231
cap "SRegister_10$1_1/d" "SRegister_10$1_1/VSSd" 0.717837
cap "SRegister_10$1_1/VSSd" "SRegister_10$1_1/VDDd" 3.05753
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/en" -4.83182
cap "SRegister_10$1_1/d" "SRegister_10$1_1/en" -0.235978
cap "SRegister_10$1_1/d" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.619403
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.955448
cap "SRegister_10$1_1/VDDd" "SRegister_10$1_1/VSSd" -27.1625
cap "SRegister_10$1_1/d" "SRegister_10$1_1/phi2" -1.99746
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/VDDd" 0.36616
cap "SRegister_10$1_1/d" "SRegister_10$1_1/VDDd" -1.82502
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/en" -56.8373
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/VSSd" 3.55138
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/VSSd" 29.88
cap "SRegister_10$1_1/en" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 1.14968
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" 0.533887
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 1.55663
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 4.02576
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/d" 31.3261
cap "SRegister_10$1_1/en" "SRegister_10$1_1/VSSd" -2.62576
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_1/VSSd" -0.934028
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.00920708
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/VDDd" 0.192264
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/en" 0.167808
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/VSSd" 2.93116
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0826466
cap "SRegister_10$1_1/d" "SRegister_10$1_1/VSSd" 47.7244
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" 0.326621
cap "SRegister_10$1_1/en" "SRegister_10$1_1/d" 6.75227
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_1/d" 10.3385
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 6.62987
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/d" 6.40245
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/phi2" 0.454221
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/phi2" 0.0630524
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/VDDd" 10.5741
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/VDDd" -5.55112e-17
cap "SRegister_10$1_1/en" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0933678
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/VSSd" 2.57465
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.287965
cap "SRegister_10$1_1/VSSd" "SRegister_10$1_1/phi2" -2.15724
cap "SRegister_10$1_1/VDDd" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.0681427
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.0994048
cap "SRegister_10$1_1/en" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.0732778
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/VSSd" -1.13687e-13
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 4.39716
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 11.8333
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/phi1" 0.969918
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/en" 0.0234973
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/en" 0.589732
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.146891
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/en" 0.0576177
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 4.67065
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/en" 0.237194
cap "SRegister_10$1_1/VSSd" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 5.68434e-14
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 7.88462
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/en" 2.83808
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/VSSd" 3.49159
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 1.23973
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/VDDd" 0.235779
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/en" 3.37793
cap "SRegister_10$1_1/phi2" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.380745
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/VDDd" 0.965488
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/VDDd" 0.271653
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.0171047
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/VDDd" 1.67564
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/VSSd" -19.6738
cap "SRegister_10$1_1/phi2" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.157131
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -0.941508
cap "SRegister_10$1_1/VDDd" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 2.00298
cap "SRegister_10$1_1/VSSd" "SRegister_10$1_1/en" -5.92319
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/en" -56.9447
cap "SRegister_10$1_1/phi2" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.176055
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/VDDd" 2.27835
cap "SRegister_10$1_1/VSSd" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.514264
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.284925
cap "SRegister_10$1_1/en" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.299822
cap "SRegister_10$1_1/phi2" "SRegister_10$1_1/VSSd" -2.21671
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.191741
cap "SRegister_10$1_1/VSSd" "SRegister_10$1_1/VDDd" -63.0832
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.0229482
cap "SRegister_10$1_1/phi1" "SRegister_10$1_1/VDDd" 9.48368
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -0.247002
cap "SRegister_10$1_1/phi2" "SRegister_10$1_1/en" 0.200166
cap "SRegister_10$1_1/VDDd" "SRegister_10$1_1/en" 0.300091
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_1/phi1" 0.0131759
cap "SRegister_10$1_1/Register_unitcell$1_0/phi1" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.228483
cap "SRegister_10$1_1/default1" "SRegister_10$1_1/Register_unitcell$1_6/q" 55.922
cap "SRegister_10$1_1/Register_unitcell$1_0/phi2" "SRegister_10$1_1/Register_unitcell$1_6/q" 1.82806
cap "SRegister_10$1_1/Register_unitcell$1_0/phi2" "SRegister_10$1_1/default1" -2.55501
cap "SRegister_10$1_1/Register_unitcell$1_6/en" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0101039
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_1/Register_unitcell$1_6/VDDd" -0.442861
cap "SRegister_10$1_1/Register_unitcell$1_6/VDDd" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.716742
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_6/en" 0.848153
cap "SRegister_10$1_1/Register_unitcell$1_6/VDDd" "SRegister_10$1_1/Register_unitcell$1_6/q" 1.53169
cap "SRegister_10$1_1/Register_unitcell$1_6/VDDd" "SRegister_10$1_1/default1" -21.1213
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_6/en" 0.115484
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.364248
cap "SRegister_10$1_1/Register_unitcell$1_0/phi1" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.01356
cap "SRegister_10$1_1/out[1]" "SRegister_10$1_1/default1" -0.828718
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/default1" 0.236003
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/default1" 0.38556
cap "SRegister_10$1_1/Register_unitcell$1_0/phi1" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 30.8548
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "SRegister_10$1_1/Register_unitcell$1_0/phi1" 0.019342
cap "SRegister_10$1_1/Register_unitcell$1_0/phi1" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.55775
cap "SRegister_10$1_1/default1" "SRegister_10$1_1/Register_unitcell$1_6/en" -2.59501
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_1/Register_unitcell$1_0/phi1" 0.00275555
cap "SRegister_10$1_1/Register_unitcell$1_0/phi1" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.58885
cap "SRegister_10$1_1/out[1]" "SRegister_10$1_1/Register_unitcell$1_6/VDDd" 0.867709
cap "SRegister_10$1_1/Register_unitcell$1_6/VDDd" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.329825
cap "SRegister_10$1_1/Register_unitcell$1_0/phi1" "SRegister_10$1_1/Register_unitcell$1_6/q" 6.27438
cap "SRegister_10$1_1/Register_unitcell$1_6/VDDd" "SRegister_10$1_1/Register_unitcell$1_6/en" -1.15578
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/default1" 64.7563
cap "SRegister_10$1_1/Register_unitcell$1_0/phi1" "SRegister_10$1_1/default1" -24.1629
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_6/q" -0.473479
cap "SRegister_10$1_1/default1" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 43.0511
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_6/en" 0.0933678
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/default1" 3.61992
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_0/phi2" 3.8498
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/default1" 8.28116
cap "SRegister_10$1_1/Register_unitcell$1_6/VDDd" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 6.83667
cap "SRegister_10$1_1/Register_unitcell$1_6/VDDd" "SRegister_10$1_1/Register_unitcell$1_0/phi1" 15.0442
cap "SRegister_10$1_1/Register_unitcell$1_6/VDDd" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -1.3985
cap "SRegister_10$1_1/Register_unitcell$1_6/VDDd" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 8.48163
cap "SRegister_10$1_1/Register_unitcell$1_0/phi1" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 6.50306
cap "SRegister_10$1_1/Register_unitcell$1_6/VDDd" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.186638
cap "SRegister_10$1_1/Register_unitcell$1_6/VDDd" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" -2.42048
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_6/en" 14.6063
cap "SRegister_10$1_1/Register_unitcell$1_0/phi1" "SRegister_10$1_1/Register_unitcell$1_6/en" -57.9265
cap "SRegister_10$1_1/Register_unitcell$1_6/en" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.299822
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/default1" 1.77636e-15
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_6/en" 0.951799
cap "SRegister_10$1_1/Register_unitcell$1_0/phi2" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.11002
cap "SRegister_10$1_1/default1" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 6.94165
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_6/en" 0.0632522
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/Register_unitcell$1_6/en" 1.27708
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/default1" -7.10543e-15
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_0/phi2" 1.96748
cap "SRegister_10$1_1/Register_unitcell$1_0/phi1" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.45288
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -2.22683
cap "SRegister_10$1_1/Register_unitcell$1_0/phi1" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.0186533
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_1/default1" 1.03607
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/default1" -2.84217e-14
cap "SRegister_10$1_1/Register_unitcell$1_6/VDDd" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0358665
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.19081
cap "SRegister_10$1_1/Register_unitcell$1_0/phi1" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 10.1379
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.0906256
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "SRegister_10$1_1/Register_unitcell$1_0/phi1" 0.00920708
cap "SRegister_10$1_1/Register_unitcell$1_6/VDDd" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 5.08272
cap "SRegister_10$1_1/Register_unitcell$1_0/phi1" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 1.20312
cap "SRegister_10$1_1/out[1]" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 21.1448
cap "SRegister_10$1_1/Register_unitcell$1_0/phi1" "SRegister_10$1_1/out[1]" 8.52166
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/out[1]" 12.7177
cap "SRegister_10$1_1/out[1]" "SRegister_10$1_1/Register_unitcell$1_0/en" 0.210772
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.026224
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 3.63813
cap "SRegister_10$1_1/default1" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.01109
cap "SRegister_10$1_1/Register_unitcell$1_0/phi1" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.793156
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_0/en" 5.65494
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.164214
cap "SRegister_10$1_1/Register_unitcell$1_0/phi1" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.20719
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_0/en" -0.010985
cap "SRegister_10$1_1/default1" "SRegister_10$1_1/Register_unitcell$1_6/q" 31.0096
cap "SRegister_10$1_1/default1" "SRegister_10$1_1/Register_unitcell$1_0/phi2" -2.21671
cap "SRegister_10$1_1/Register_unitcell$1_6/q" "SRegister_10$1_1/Register_unitcell$1_0/phi2" 2.88773
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.107604
cap "SRegister_10$1_1/Register_unitcell$1_0/phi1" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 3.06433
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.00626672
cap "SRegister_10$1_1/out[1]" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 50.9116
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" "SRegister_10$1_1/out[1]" -0.395165
cap "SRegister_10$1_1/out[1]" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.728426
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.06581e-14
cap "SRegister_10$1_1/default1" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0662268
cap "SRegister_10$1_1/Register_unitcell$1_0/phi1" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.302593
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.0681427
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_0/en" 0.446597
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/out[1]" 1.99927
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.205832
cap "SRegister_10$1_1/default1" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0600734
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_0/phi2" 0.0529727
cap "SRegister_10$1_1/default1" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -51.5004
cap "SRegister_10$1_1/default1" "SRegister_10$1_1/Register_unitcell$1_0/phi1" -2.94533
cap "SRegister_10$1_1/Register_unitcell$1_6/q" "SRegister_10$1_1/Register_unitcell$1_0/phi1" 18.2251
cap "SRegister_10$1_1/Register_unitcell$1_0/phi1" "SRegister_10$1_1/Register_unitcell$1_0/phi2" 0.454221
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_6/q" 14.3665
cap "SRegister_10$1_1/default1" "SRegister_10$1_1/Register_unitcell$1_0/en" -4.45402
cap "SRegister_10$1_1/Register_unitcell$1_6/q" "SRegister_10$1_1/Register_unitcell$1_0/en" 9.69312
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.56407
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_0/phi1" 2.34321
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_0/en" 0.121873
cap "SRegister_10$1_1/out[1]" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 22.7432
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.7053e-13
cap "SRegister_10$1_1/default1" "SRegister_10$1_1/out[1]" -20.1311
cap "SRegister_10$1_1/Register_unitcell$1_6/q" "SRegister_10$1_1/out[1]" 27.6906
cap "SRegister_10$1_1/out[1]" "SRegister_10$1_1/Register_unitcell$1_0/phi2" -0.173892
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -3.11937
cap "SRegister_10$1_1/default1" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0224759
cap "SRegister_10$1_1/Register_unitcell$1_0/phi1" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.332156
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_0/phi2" 0.165046
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_0/phi1" 9.4626
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_0/en" 0.00433026
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/out[1]" 0.0203671
cap "SRegister_10$1_1/Register_unitcell$1_0/phi1" "SRegister_10$1_1/Register_unitcell$1_0/en" -56.7454
cap "SRegister_10$1_1/default1" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.951197
cap "SRegister_10$1_1/out[1]" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -2.5518
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.0681427
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/Register_unitcell$1_0/VDDd" 0.0188433
cap "SRegister_10$1_1/out[1]" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.858313
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/phi2" -2.21671
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_1/Register_unitcell$1_0/phi1" 0.0131759
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/VDDd" -28.4152
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/out[1]" 14.7507
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_0/phi1" 0.284925
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_0/en" 0.0234973
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 2.22045e-16
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 5.68434e-14
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_0/VDDd" 0.208266
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.0779513
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.299822
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.514264
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_6/q" 1.29882
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.31884
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_0/phi1" 3.23507
cap "SRegister_10$1_1/out[1]" "SRegister_10$1_1/Register_unitcell$1_6/q" 50.0491
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/out[1]" 4.71619
cap "SRegister_10$1_1/Register_unitcell$1_6/q" "SRegister_10$1_1/Register_unitcell$1_0/phi1" 7.11397
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_0/phi1" 1.80916
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 3.4811
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_0/en" 0.0626429
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/out[1]" 101.986
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_0/phi1" 7.01031
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/Register_unitcell$1_6/q" -0.288981
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_0/en" 0.0947744
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_0/VDDd" 0.679628
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_6/q" 19.1539
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.97996
cap "SRegister_10$1_1/Register_unitcell$1_0/phi2" "SRegister_10$1_1/Register_unitcell$1_6/q" 0.375293
cap "SRegister_10$1_1/out[1]" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 9.34323
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_0/phi1" 0.136743
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/Register_unitcell$1_6/q" 0.735561
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_1/Register_unitcell$1_0/phi1" 0.00920708
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_0/VDDd" 0.481379
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.287965
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_0/en" 3.98776
cap "SRegister_10$1_1/out[1]" "SRegister_10$1_1/Register_unitcell$1_0/phi1" -2.66324
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 28.582
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/out[1]" 2.57531
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_0/phi1" 6.82161
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.0574107
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_0/phi2" 0.220183
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.0681427
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_0/VDDd" 0.078514
cap "SRegister_10$1_1/out[1]" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 9.5753
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/Register_unitcell$1_0/phi1" 0.0504513
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" -17.5747
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/out[1]" 15.5384
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/Register_unitcell$1_0/phi1" -57.4541
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_0/en" 0.0933678
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/out[1]" 22.8881
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/phi1" -12.8593
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.57465
cap "SRegister_10$1_1/out[1]" "SRegister_10$1_1/Register_unitcell$1_0/phi2" -1.83763
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -1.08927
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.0883303
cap "SRegister_10$1_1/out[1]" "SRegister_10$1_1/Register_unitcell$1_0/VDDd" 0.821694
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/Register_unitcell$1_0/phi1" 5.11204
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_0/VDDd" 0.192264
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.0275122
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -7.10543e-15
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.0171047
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_1/Register_unitcell$1_0/phi1" 0.0229482
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/Register_unitcell$1_0/phi2" 0.0124483
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -1.32469
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/en" -4.71539
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/Register_unitcell$1_0/VDDd" 0.0117197
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_0/phi1" 4.39568
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/Register_unitcell$1_0/phi2" 0.100083
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.848153
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_7/phi1" 19.3115
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_0/VDDd" 9.82787
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/default2" -2.61649
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_7/phi1" 1.51822
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/default2" 41.6399
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/Register_unitcell$1_7/phi1" 0.327888
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_7/phi1" 1.88667
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 5.08272
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -2.17604e-14
cap "SRegister_10$1_1/Register_unitcell$1_0/q" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.473479
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/VDDd" -36.3875
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.247002
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.250745
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_1/default2" 1.03607
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0183154
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_7/phi1" 30.8548
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_7/phi2" 3.24237
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/Register_unitcell$1_0/VDDd" 0.213105
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_7/phi1" -22.781
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/default2" 0.38556
cap "SRegister_10$1_1/out[2]" "SRegister_10$1_1/default2" -0.828718
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.19081
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/default2" 6.14637
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_7/phi2" 0.163607
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0978022
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.236003
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/Register_unitcell$1_7/phi1" -57.417
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/q" 55.922
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_7/phi1" -0.149541
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.61992
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_7/phi2" 1.96748
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_7/phi1" 2.75789
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/default2" 8.28116
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_7/phi2" -2.55501
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/Register_unitcell$1_7/phi1" 8.21384
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.991148
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/default2" 68.2479
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_1/Register_unitcell$1_7/phi1" 0.00275555
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_7/phi1" 0.00147899
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.174551
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.0906256
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 1.35036
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/Register_unitcell$1_7/phi2" 0.100083
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 15.0728
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -7.10543e-15
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 7.24135
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_0/VDDd" 0.918061
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -3.16834
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_7/phi1" 2.94254
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/Register_unitcell$1_0/VDDd" 0.0964078
cap "SRegister_10$1_1/Register_unitcell$1_0/q" "SRegister_10$1_1/Register_unitcell$1_7/phi1" 2.99882
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -7.10543e-15
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.800877
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.06581e-14
cap "SRegister_10$1_1/out[2]" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 36.5606
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.54866
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -3.0835
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0224759
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_7/en" 0.0144342
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/out[2]" -1.06647
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/out[2]" -20.6669
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" -2.51689
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_7/phi1" -20.4954
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/Register_unitcell$1_0/q" 10.817
cap "SRegister_10$1_1/Register_unitcell$1_0/q" "SRegister_10$1_1/Register_unitcell$1_7/en" 4.60202
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.56407
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_7/en" 0.121873
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "SRegister_10$1_1/Register_unitcell$1_7/phi1" 0.00920708
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.61894
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_7/en" 0.097169
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 3.56052
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.7053e-13
cap "SRegister_10$1_1/out[2]" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 16.2667
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 1.89779e-15
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 2.65968
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.205832
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.302593
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.85615
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_7/en" 8.478
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_7/phi2" 0.162993
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.01109
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/out[2]" 0.867709
cap "SRegister_10$1_1/out[2]" "SRegister_10$1_1/Register_unitcell$1_7/en" 0.210772
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 1.41123
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.168195
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/VDDd" -46.3065
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_7/en" -57.9071
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/Register_unitcell$1_7/phi1" 16.0633
cap "SRegister_10$1_1/Register_unitcell$1_0/q" "SRegister_10$1_1/Register_unitcell$1_7/phi2" 4.71579
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_7/en" -5.77077
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "SRegister_10$1_1/Register_unitcell$1_7/phi1" 0.019342
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.329825
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_7/en" 0.0933678
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 4.26745
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 2.20577
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_7/en" 0.550383
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.390472
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.0681427
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_7/phi2" 0.165046
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_7/en" 0.446597
cap "SRegister_10$1_1/out[2]" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 14.4902
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.00626672
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" -0.442861
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -1.3985
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.855347
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_7/en" 0.0490769
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.34571
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_7/phi2" -2.21671
cap "SRegister_10$1_1/Register_unitcell$1_0/q" "SRegister_10$1_1/out[2]" 0.0222747
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -1.15578
cap "SRegister_10$1_1/out[2]" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0203671
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/q" 9.68103
cap "SRegister_10$1_1/Register_unitcell$1_0/q" "SRegister_10$1_1/Register_unitcell$1_7/phi1" 15.4007
cap "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.294242
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.90096
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_7/en" 0.0632522
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_7/phi2" 0.988181
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_7/phi1" 0.106095
cap "SRegister_10$1_1/out[2]" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 4.84035
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -1.08927
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/out[2]" 92.952
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_7/phi1" 7.92192
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.342039
cap "SRegister_10$1_1/out[2]" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 22.4874
cap "SRegister_10$1_1/Register_unitcell$1_7/phi2" "SRegister_10$1_1/Register_unitcell$1_7/phi1" 0.454221
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_0/q" 4.80212
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_7/en" -0.0106074
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/default2" 26.313
cap "SRegister_10$1_1/out[2]" "SRegister_10$1_1/Register_unitcell$1_7/phi2" -2.01152
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -35.9177
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_7/phi1" 0.0297564
cap "SRegister_10$1_1/Register_unitcell$1_7/phi2" "SRegister_10$1_1/default2" -2.21671
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_7/phi1" 3.7871
cap "SRegister_10$1_1/Register_unitcell$1_0/q" "SRegister_10$1_1/Register_unitcell$1_7/phi1" 15.0437
cap "SRegister_10$1_1/out[2]" "SRegister_10$1_1/Register_unitcell$1_0/q" 77.7174
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/out[2]" 6.71546
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/out[2]" 14.351
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_7/en" 0.0933678
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_7/phi1" -56.7648
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.950403
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/q" 40.4824
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/default2" 2.83743
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_7/phi2" 0.00700583
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/out[2]" 9.34622
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_1/Register_unitcell$1_7/phi1" 0.00920708
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/default2" -2.4791
cap "SRegister_10$1_1/out[2]" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 6.65458
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_7/phi1" 5.89452
cap "SRegister_10$1_1/out[2]" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.858313
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/out[2]" 2.57531
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.0183769
cap "SRegister_10$1_1/out[2]" "SRegister_10$1_1/Register_unitcell$1_7/phi1" 6.92489
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/out[2]" 6.47643
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/default2" 2.57465
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_7/phi1" 4.60491
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_0/q" 7.11561
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.671936
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_7/en" 0.127714
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/out[2]" 9.49197
cap "SRegister_10$1_1/out[2]" "SRegister_10$1_1/default2" 22.8048
cap "SRegister_10$1_1/Register_unitcell$1_7/phi2" "SRegister_10$1_1/Register_unitcell$1_0/q" 0.375293
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.0171047
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_7/phi2" 0.200166
cap "SRegister_10$1_1/out[2]" "SRegister_10$1_1/Register_unitcell$1_7/en" 6.19217
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.941508
cap "SRegister_10$1_1/Register_unitcell$1_7/VDDd" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.0681427
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_7/en" 0.0234973
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/Register_unitcell$1_7/VDDd" 1.64346
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.0131759
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0729752
cap "SRegister_10$1_1/default3" "SRegister_10$1_1/Register_unitcell$1_7/en" -5.92319
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_7/VDDd" 1.67564
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0498803
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_7/en" -56.9447
cap "SRegister_10$1_1/default3" "SRegister_10$1_1/Register_unitcell$1_7/phi2" -2.21671
cap "SRegister_10$1_1/out[2]" "SRegister_10$1_1/default3" 0.619071
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_7/VDDd" 0.292497
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 4.39716
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/default3" -19.7215
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.299822
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/Register_unitcell$1_7/en" 2.396
cap "SRegister_10$1_1/out[2]" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 4.53034
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/Register_unitcell$1_7/phi2" 0.176055
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.247002
cap "SRegister_10$1_1/out[2]" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 4.73494
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_7/en" 0.237194
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.0269971
cap "SRegister_10$1_1/Register_unitcell$1_7/VDDd" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 3.2583
cap "SRegister_10$1_1/default3" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.514264
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.284925
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_7/en" 0.0943968
cap "SRegister_10$1_1/Register_unitcell$1_7/VDDd" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.965488
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/default3" 3.49159
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.000219581
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 1.18162
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_7/VDDd" 0.13819
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.0229482
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 4.72354
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.0126215
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/default3" 0.0937248
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.229262
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 5.68434e-14
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_7/en" 3.86004
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_7/phi2" 0.213177
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.589732
cap "SRegister_10$1_1/out[2]" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 6.48231
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_7/phi2" 0.380745
cap "SRegister_10$1_1/Register_unitcell$1_7/VDDd" "SRegister_10$1_1/Register_unitcell$1_7/en" 0.300091
cap "SRegister_10$1_1/default3" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 2.20278
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_7/VDDd" 0.235779
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 8.63655
cap "SRegister_10$1_1/default3" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -5.68434e-14
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 11.0523
cap "SRegister_10$1_1/default3" "SRegister_10$1_1/Register_unitcell$1_7/VDDd" -63.0832
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_7/VDDd" 9.43055
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.92709
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_7/en" 0.951799
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 6.50306
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 10.9189
cap "SRegister_10$1_1/Register_unitcell$1_7/VDDd" "SRegister_10$1_1/Register_unitcell$1_7/q" 1.16202
cap "SRegister_10$1_1/default3" "SRegister_10$1_1/Register_unitcell$1_7/en" -2.6032
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_7/VDDd" 7.47156
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.0906256
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/default3" -24.1455
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/Register_unitcell$1_7/en" -57.9265
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/Register_unitcell$1_7/VDDd" -2.42048
cap "SRegister_10$1_1/Register_unitcell$1_8/phi2" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0814965
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/default3" 43.0511
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_7/en" 0.299822
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.315019
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.0186533
cap "SRegister_10$1_1/Register_unitcell$1_7/VDDd" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.329825
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "SRegister_10$1_1/Register_unitcell$1_8/phi1" 0.019342
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_7/en" 0.0397426
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_7/VDDd" 8.48163
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/default3" -7.10543e-15
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_7/en" 0.848153
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.64007
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_1/default3" 1.03607
cap "SRegister_10$1_1/default3" "SRegister_10$1_1/Register_unitcell$1_7/VDDd" -21.1213
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 30.8548
cap "SRegister_10$1_1/Register_unitcell$1_7/VDDd" "SRegister_10$1_1/Register_unitcell$1_7/en" -1.15578
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 0.00275555
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/default3" 8.32667e-17
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/Register_unitcell$1_7/VDDd" 14.9399
cap "SRegister_10$1_1/Register_unitcell$1_8/phi2" "SRegister_10$1_1/Register_unitcell$1_7/q" 1.66479
cap "SRegister_10$1_1/out[3]" "SRegister_10$1_1/default3" -0.828718
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_7/VDDd" -1.3985
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/default3" 6.87651
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/default3" 0.38556
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.871087
cap "SRegister_10$1_1/Register_unitcell$1_7/VDDd" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0378293
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_7/VDDd" 5.08272
cap "SRegister_10$1_1/default3" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 5.68434e-14
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.55071
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_1/Register_unitcell$1_7/VDDd" -0.442861
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_7/en" 0.115484
cap "SRegister_10$1_1/Register_unitcell$1_8/phi2" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.8498
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_7/q" -0.473479
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 3.55855
cap "SRegister_10$1_1/Register_unitcell$1_8/phi2" "SRegister_10$1_1/default3" -2.55501
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.19081
cap "SRegister_10$1_1/out[3]" "SRegister_10$1_1/Register_unitcell$1_7/VDDd" 0.867709
cap "SRegister_10$1_1/default3" "SRegister_10$1_1/Register_unitcell$1_7/q" 55.922
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/default3" 64.7563
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_7/en" 15.5882
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/Register_unitcell$1_7/q" 5.93151
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/default3" 8.28116
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/Register_unitcell$1_7/en" 1.32336
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.45288
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.315266
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -2.22683
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.00920708
cap "SRegister_10$1_1/Register_unitcell$1_7/VDDd" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.716742
cap "SRegister_10$1_1/default3" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.236003
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_7/en" 0.0933678
cap "SRegister_10$1_1/Register_unitcell$1_8/phi2" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 1.96748
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/default3" 3.61992
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.06581e-14
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_8/en" 0.446597
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.474627
cap "SRegister_10$1_1/out[3]" "SRegister_10$1_1/default3" -23.1299
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/Register_unitcell$1_8/en" -56.7454
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.7053e-13
cap "SRegister_10$1_1/Register_unitcell$1_7/q" "SRegister_10$1_1/Register_unitcell$1_8/phi1" 17.9807
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/Register_unitcell$1_8/phi2" 0.454221
cap "SRegister_10$1_1/default3" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0662268
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.0681427
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.851272
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 9.40089
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_8/phi1" 2.35025
cap "SRegister_10$1_1/out[3]" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 14.4902
cap "SRegister_10$1_1/out[3]" "SRegister_10$1_1/Register_unitcell$1_8/en" 0.210772
cap "SRegister_10$1_1/Register_unitcell$1_7/q" "SRegister_10$1_1/out[3]" 22.3814
cap "SRegister_10$1_1/out[3]" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 36.5606
cap "SRegister_10$1_1/out[3]" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 9.25194
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.205832
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/out[3]" 0.0203671
cap "SRegister_10$1_1/default3" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.125204
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.302593
cap "SRegister_10$1_1/default3" "SRegister_10$1_1/Register_unitcell$1_8/en" -4.63459
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_8/en" 0.0235096
cap "SRegister_10$1_1/Register_unitcell$1_7/q" "SRegister_10$1_1/default3" 29.1805
cap "SRegister_10$1_1/default3" "SRegister_10$1_1/Register_unitcell$1_8/phi2" -2.21671
cap "SRegister_10$1_1/default3" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0224759
cap "SRegister_10$1_1/default3" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -52.8872
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.256413
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_8/en" 0.0144342
cap "SRegister_10$1_1/out[3]" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 16.2667
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_8/phi2" 0.0814965
cap "SRegister_10$1_1/out[3]" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.395165
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0754535
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/out[3]" 8.77088
cap "SRegister_10$1_1/Register_unitcell$1_7/q" "SRegister_10$1_1/Register_unitcell$1_8/en" 9.66217
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.00626672
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_8/en" 5.65494
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -3.0835
cap "SRegister_10$1_1/Register_unitcell$1_7/q" "SRegister_10$1_1/Register_unitcell$1_8/phi2" 3.051
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_8/en" 0.121873
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_8/phi2" 0.165046
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.69528
cap "SRegister_10$1_1/Register_unitcell$1_7/q" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 14.5206
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 3.63813
cap "SRegister_10$1_1/default3" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.01109
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/default3" -3.60064
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.56407
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_8/phi1" 3.62739
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/out[3]" -0.728426
cap "SRegister_10$1_1/out[3]" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -2.5518
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_8/phi1" 4.12878
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/out[3]" 14.7507
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_1/out[3]" 0.858313
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_8/en" 3.98776
cap "SRegister_10$1_1/Register_unitcell$1_8/phi2" "SRegister_10$1_1/Register_unitcell$1_8/en" 0.100083
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_8/en" 0.0869861
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.514264
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/out[3]" 25.8869
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -1.08927
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_8/en" 0.0234973
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.521187
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A1" "SRegister_10$1_1/out[3]" 6.65458
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/out[3]" 2.57531
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.0682572
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_8/phi1" -57.4541
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.964434
cap "SRegister_10$1_1/out[3]" "SRegister_10$1_1/Register_unitcell$1_7/q" 55.3583
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.57465
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_7/q" 20.983
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_8/phi1" 3.19832
cap "SRegister_10$1_1/out[3]" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 4.84035
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.32108
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.0171047
cap "SRegister_10$1_1/Register_unitcell$1_8/phi2" "SRegister_10$1_1/out[3]" -2.01152
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/out[3]" 101.986
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_1/out[3]" 13.6306
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 28.582
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_8/en" 0.0543811
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_8/phi2" -2.21671
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" -44.6032
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/out[3]" 14.351
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_8/phi1" 0.237554
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0837894
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_1/Register_unitcell$1_8/phi1" 0.0131759
cap "SRegister_10$1_1/out[3]" "SRegister_10$1_1/Register_unitcell$1_8/phi1" -2.91245
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.480229
cap "SRegister_10$1_1/Register_unitcell$1_8/phi2" "SRegister_10$1_1/Register_unitcell$1_7/q" 0.375293
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_7/q" 2.24995
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_8/phi1" -12.2077
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_1/Register_unitcell$1_8/phi1" 0.00920708
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_8/phi1" 6.82161
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.278794
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/out[3]" 15.5384
cap "SRegister_10$1_1/Register_unitcell$1_7/q" "SRegister_10$1_1/Register_unitcell$1_8/phi1" 7.79864
cap "SRegister_10$1_1/Register_unitcell$1_8/phi2" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.220183
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 2.23492
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_8/en" -4.67998
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/out[3]" 6.47643
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_8/en" 0.0933678
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.235779
cap "SRegister_10$1_1/out[3]" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 6.71546
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_8/phi1" 6.57003
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_7/q" -0.258031
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_1/Register_unitcell$1_8/phi1" 0.0229482
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_8/phi1" 5.09059
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.93116
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -3.16834
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.84217e-14
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 6.14637
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 1.879
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/out[4]" -0.828718
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 0.00275555
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.19081
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.250745
cap "SRegister_10$1_1/Register_unitcell$1_8/VDDd" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.0681427
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 0.327888
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_9/phi2" -2.55501
cap "SRegister_10$1_1/Register_unitcell$1_8/VDDd" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 8.36593
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.0210284
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 55.922
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_9/phi1" -57.417
cap "SRegister_10$1_1/Register_unitcell$1_8/VDDd" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 6.0257
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -7.10543e-15
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_9/phi2" 1.96748
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 2.75789
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.689577
cap "SRegister_10$1_1/Register_unitcell$1_8/VDDd" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.15445
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.247002
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.182812
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 0.268382
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_9/phi2" 0.176055
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 68.3723
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 1.03607
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 8.28116
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_9/phi1" -0.160263
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_8/VDDd" -36.3875
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.0906256
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_8/en" -2.50043
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 0.0473712
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_9/phi2" 0.100083
cap "SRegister_10$1_1/Register_unitcell$1_8/VDDd" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 5.08272
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 2.56309
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_8/en" 0.848153
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 18.195
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 1.55498
cap "SRegister_10$1_1/Register_unitcell$1_8/VDDd" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 9.26211
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 14.1792
cap "SRegister_10$1_1/Register_unitcell$1_8/VDDd" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.0964078
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 41.6399
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[13]" 4.73494
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 1.35036
cap "SRegister_10$1_1/Register_unitcell$1_8/VDDd" "SRegister_10$1_1/Register_unitcell$1_8/en" 0.213105
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.38556
cap "SRegister_10$1_1/Register_unitcell$1_8/VDDd" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0978022
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.236003
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_9/phi1" -22.8212
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 3.34168
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.61992
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_8/en" 0.0183154
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_9/phi2" 2.69447
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 30.8548
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.473479
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/out[4]" 0.00848628
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_9/phi2" -2.21671
cap "SRegister_10$1_1/Register_unitcell$1_9/phi1" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.302593
cap "SRegister_10$1_1/Register_unitcell$1_9/phi1" "SRegister_10$1_1/Register_unitcell$1_9/en" -57.9265
cap "SRegister_10$1_1/Register_unitcell$1_8/q" "SRegister_10$1_1/Register_unitcell$1_9/phi2" 4.53086
cap "SRegister_10$1_1/Register_unitcell$1_8/VDDd" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -3.0835
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_8/VDDd" 0.0681427
cap "SRegister_10$1_1/Register_unitcell$1_9/phi1" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.34571
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.00626672
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.205832
cap "SRegister_10$1_1/Register_unitcell$1_8/q" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 14.8134
cap "SRegister_10$1_1/Register_unitcell$1_9/phi1" "SRegister_10$1_1/default4" -20.6094
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_8/VDDd" -47.6932
cap "SRegister_10$1_1/Register_unitcell$1_8/q" "SRegister_10$1_1/Register_unitcell$1_8/VDDd" 10.1152
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_8/VDDd" 1.53176
cap "SRegister_10$1_1/Register_unitcell$1_8/VDDd" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -1.15578
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 3.89482
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_9/en" 0.0933678
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_8/VDDd" 0.61894
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_9/en" 0.851954
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 0.800877
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 1.92069e-14
cap "SRegister_10$1_1/Register_unitcell$1_9/phi1" "SRegister_10$1_1/out[4]" -0.062092
cap "SRegister_10$1_1/Register_unitcell$1_8/VDDd" "SRegister_10$1_1/out[4]" 0.867709
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_9/en" 0.0490769
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_9/en" 9.45994
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.390472
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.7053e-13
cap "SRegister_10$1_1/Register_unitcell$1_9/phi1" "SRegister_10$1_1/Register_unitcell$1_8/VDDd" 15.847
cap "SRegister_10$1_1/Register_unitcell$1_8/VDDd" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" -2.51689
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 1.41123
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/default4" -0.10197
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_9/en" 0.0632522
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 0.00920708
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_8/VDDd" 0.329825
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 3.93997
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_9/phi2" 1.53608
cap "SRegister_10$1_1/Register_unitcell$1_8/VDDd" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.42142
cap "SRegister_10$1_1/Register_unitcell$1_9/phi1" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.77624
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/out[4]" 36.5606
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_9/phi2" 0.165046
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_9/en" 0.446597
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_9/en" 0.0144342
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -1.06581e-14
cap "SRegister_10$1_1/Register_unitcell$1_8/q" "SRegister_10$1_1/Register_unitcell$1_9/en" 4.18034
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_9/en" -6.02311
cap "SRegister_10$1_1/Register_unitcell$1_9/phi1" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.60677
cap "SRegister_10$1_1/Register_unitcell$1_8/VDDd" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -1.3985
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_8/VDDd" 3.49104
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.855347
cap "SRegister_10$1_1/Register_unitcell$1_9/phi1" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.178916
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/default4" 2.01109
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_9/en" 0.120402
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 0.019342
cap "SRegister_10$1_1/Register_unitcell$1_8/q" "SRegister_10$1_1/default4" 9.68103
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_8/VDDd" 0.294242
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 4.26745
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_9/en" 0.097169
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/default4" -7.10543e-15
cap "SRegister_10$1_1/out[4]" "SRegister_10$1_1/Register_unitcell$1_9/en" 0.210772
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/out[4]" 14.4902
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/out[4]" 18.9156
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_1/Register_unitcell$1_8/VDDd" -0.442861
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_9/phi2" 0.162993
cap "SRegister_10$1_1/Register_unitcell$1_8/q" "SRegister_10$1_1/out[4]" 0.00556868
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/out[4]" -0.792684
cap "SRegister_10$1_1/Register_unitcell$1_9/phi2" "SRegister_10$1_1/out[4]" -2.01152
cap "SRegister_10$1_1/out[4]" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 6.65458
cap "SRegister_10$1_1/out[4]" "SRegister_10$1_1/Register_unitcell$1_9/en" 9.34622
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 4.1835
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_8/q" 7.81743
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/out[4]" 22.4874
cap "SRegister_10$1_1/out[4]" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0118808
cap "SRegister_10$1_1/out[4]" "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 6.71546
cap "SRegister_10$1_1/Register_unitcell$1_9/phi2" "SRegister_10$1_1/default4" -2.21671
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_9/en" -2.40879
cap "SRegister_10$1_1/Register_unitcell$1_9/phi2" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 0.454221
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_9/phi1" -56.7454
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 0.00095907
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -36.2556
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 0.00614382
cap "SRegister_10$1_1/out[4]" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 14.351
cap "SRegister_10$1_1/out[4]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 9.49197
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.56119
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 8.22842
cap "SRegister_10$1_1/Register_unitcell$1_9/phi1" "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 3.69902
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/out[4]" 2.57531
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_9/en" 0.00147088
cap "SRegister_10$1_1/out[4]" "SRegister_10$1_1/Register_unitcell$1_8/q" 77.7341
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.0453329
cap "SRegister_10$1_1/out[4]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.858313
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0323061
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 0.00920708
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.452416
cap "SRegister_10$1_1/out[4]" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 3.82756
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/default4" 2.57465
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 5.46647
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_8/q" 40.4824
cap "SRegister_10$1_1/out[4]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 53.227
cap "SRegister_10$1_1/Register_unitcell$1_8/q" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 15.7284
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/out[4]" 2.93062
cap "SRegister_10$1_1/out[4]" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 5.92052
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_9/en" 0.0933678
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0662268
cap "SRegister_10$1_1/Register_unitcell$1_9/phi2" "SRegister_10$1_1/Register_unitcell$1_8/q" 0.56022
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_8/q" 5.2238
cap "SRegister_10$1_1/out[4]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 4.84035
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.287965
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 0.31734
cap "SRegister_10$1_1/Register_unitcell$1_9/VDDd" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.0681427
cap "SRegister_10$1_1/out[4]" "SRegister_10$1_1/default5" 0.619071
cap "SRegister_10$1_1/out[4]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 46.2073
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_9/VDDd" 0.965488
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_9/VDDd" 1.67564
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -1.32469
cap "SRegister_10$1_1/default5" "SRegister_10$1_1/Register_unitcell$1_9/en" -5.82906
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 0.0131759
cap "SRegister_10$1_1/Register_unitcell$1_9/phi2" "SRegister_10$1_1/Register_unitcell$1_9/en" 0.200166
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_9/en" 3.98776
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_9/VDDd" 0.512018
cap "SRegister_10$1_1/default5" "SRegister_10$1_1/Register_unitcell$1_9/phi1" -19.26
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 8.64523
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -0.247002
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 1.35514
cap "SRegister_10$1_1/Register_unitcell$1_9/phi2" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.176055
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/default5" 3.49159
cap "SRegister_10$1_1/out[4]" "SRegister_10$1_1/Register_unitcell$1_9/en" 6.19217
cap "SRegister_10$1_1/default5" "SRegister_10$1_1/Register_unitcell$1_9/VDDd" -61.3586
cap "SRegister_10$1_1/Register_unitcell$1_9/VDDd" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 3.55961
cap "SRegister_10$1_1/default5" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.514264
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.0171047
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/default5" -1.13687e-13
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_9/phi2" 0.380745
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_9/VDDd" 0.192264
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_9/en" 0.0234973
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/default5" 0.369966
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_9/phi1" -57.0121
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_1/out[4]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 4.73494
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 0.0229482
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 4.39716
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/Register_unitcell$1_9/en" 1.41406
cap "SRegister_10$1_1/out[4]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 4.53034
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -1.08927
cap "SRegister_10$1_1/Register_unitcell$1_9/VDDd" "SRegister_10$1_1/Register_unitcell$1_9/en" 0.252978
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.299822
cap "SRegister_10$1_1/Register_unitcell$1_9/phi2" "SRegister_10$1_1/default5" -2.21671
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_9/VDDd" 0.235779
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 1.1235
cap "SRegister_10$1_1/default5" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 28.582
cap "SRegister_10$1_1/Register_unitcell$1_9/phi2" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.220183
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_9/en" 0.589732
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_9/en" 0.237194
cap "SRegister_10$1_1/Register_unitcell$1_9/VDDd" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 9.11986
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 0.284925
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_9/en" 0.129122
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 10.2714
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_9/phi1" 4.75234
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/Register_unitcell$1_9/VDDd" 1.00858
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 5.68434e-14
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -0.941508
cap "SRegister_10$1_1/Register_unitcell$1_9/VDDd" "SRegister_10$1_1/Register_unitcell$1_9/en" -1.10867
cap "SRegister_10$1_1/default5" "SRegister_10$1_1/Register_unitcell$1_1/phi2" -2.55501
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 1.35036
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_1/phi2" 1.96748
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -2.22683
cap "SRegister_10$1_1/default5" "SRegister_10$1_1/Register_unitcell$1_9/VDDd" -21.1213
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_9/en" 0.115484
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_9/VDDd" 5.08272
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_9/q" -0.473479
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "SRegister_10$1_1/Register_unitcell$1_1/phi1" 0.00920708
cap "SRegister_10$1_1/Register_unitcell$1_9/q" "SRegister_10$1_1/Register_unitcell$1_1/phi1" 5.58865
cap "SRegister_10$1_1/default5" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 8.28116
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.0906256
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.19081
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_1/phi1" 1.45288
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_1/phi1" 0.0186533
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/default5" 3.5083e-14
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_1/phi1" 6.50306
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_1/phi1" 11.6998
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "SRegister_10$1_1/Register_unitcell$1_1/phi1" 0.015572
cap "SRegister_10$1_1/Register_unitcell$1_9/VDDd" "SRegister_10$1_1/out[5]" 0.867709
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.299822
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_9/en" 16.5701
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_1/Register_unitcell$1_1/phi1" 0.00275555
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.315019
cap "SRegister_10$1_1/default5" "SRegister_10$1_1/Register_unitcell$1_9/q" 55.922
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_9/en" 0.0933678
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_9/en" 0.951799
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_1/phi1" -57.8591
cap "SRegister_10$1_1/Register_unitcell$1_9/VDDd" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" -2.42048
cap "SRegister_10$1_1/default5" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 43.0511
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/default5" 64.7563
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_1/phi1" 0.807241
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_9/VDDd" 0.716742
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/default5" 0.236003
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/default5" 3.61992
cap "SRegister_10$1_1/default5" "SRegister_10$1_1/Register_unitcell$1_1/phi1" -24.0319
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_1/phi1" 0.0642663
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_1/phi1" 30.8548
cap "SRegister_10$1_1/Register_unitcell$1_9/q" "SRegister_10$1_1/Register_unitcell$1_1/phi2" 1.50152
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_1/default5" 1.03607
cap "SRegister_10$1_1/Register_unitcell$1_9/VDDd" "SRegister_10$1_1/Register_unitcell$1_9/q" 0.792354
cap "SRegister_10$1_1/default5" "SRegister_10$1_1/Register_unitcell$1_9/en" -2.58998
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_9/en" 0.00820502
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_9/en" 0.848153
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_9/VDDd" 8.10644
cap "SRegister_10$1_1/Register_unitcell$1_9/VDDd" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -1.3985
cap "SRegister_10$1_1/default5" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 6.87651
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/default5" 8.32667e-17
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_1/phi2" 3.8498
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_9/VDDd" 0.329825
cap "SRegister_10$1_1/Register_unitcell$1_9/VDDd" "SRegister_10$1_1/Register_unitcell$1_1/phi1" 15.2907
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_1/phi1" 1.45539
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_9/VDDd" 8.48163
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/default5" -7.10543e-15
cap "SRegister_10$1_1/default5" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.38556
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/Register_unitcell$1_1/phi1" 0.327888
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_1/phi1" 3.55877
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_1/Register_unitcell$1_9/VDDd" -0.442861
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_1/phi2" 0.0814965
cap "SRegister_10$1_1/default5" "SRegister_10$1_1/out[5]" -0.828718
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_1/en" 0.121873
cap "SRegister_10$1_1/default5" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0662268
cap "SRegister_10$1_1/Register_unitcell$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.538473
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/default5" 0.125204
cap "SRegister_10$1_1/Register_unitcell$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.55087
cap "SRegister_10$1_1/Register_unitcell$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 9.05422
cap "SRegister_10$1_1/default5" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -54.2739
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "SRegister_10$1_1/Register_unitcell$1_1/phi1" 0.00377006
cap "SRegister_10$1_1/out[5]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -2.5518
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_1/phi1" 4.20319
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_1/en" 0.446597
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/out[5]" 14.4902
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.7053e-13
cap "SRegister_10$1_1/out[5]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 9.25194
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_1/phi2" 0.165046
cap "SRegister_10$1_1/Register_unitcell$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_1/en" -56.7454
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.205832
cap "SRegister_10$1_1/default5" "SRegister_10$1_1/Register_unitcell$1_1/en" -4.71138
cap "SRegister_10$1_1/Register_unitcell$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.909387
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -3.0835
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/default5" 0.0224759
cap "SRegister_10$1_1/Register_unitcell$1_9/q" "SRegister_10$1_1/Register_unitcell$1_1/phi2" 3.21427
cap "SRegister_10$1_1/Register_unitcell$1_9/q" "SRegister_10$1_1/Register_unitcell$1_1/phi1" 17.7364
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_1/phi1" 2.44558
cap "SRegister_10$1_1/out[5]" "SRegister_10$1_1/Register_unitcell$1_1/en" 0.210772
cap "SRegister_10$1_1/Register_unitcell$1_9/q" "SRegister_10$1_1/default5" 27.3514
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.294242
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/out[5]" 36.5606
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_1/en" 0.0144342
cap "SRegister_10$1_1/out[5]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.395165
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0754535
cap "SRegister_10$1_1/Register_unitcell$1_9/q" "SRegister_10$1_1/out[5]" 20.4931
cap "SRegister_10$1_1/Register_unitcell$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.302593
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/out[5]" 0.0203671
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 3.63813
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/default5" 2.01109
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_1/en" 0.0550472
cap "SRegister_10$1_1/Register_unitcell$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_1/phi2" 0.454221
cap "SRegister_10$1_1/default5" "SRegister_10$1_1/Register_unitcell$1_1/phi2" -2.21671
cap "SRegister_10$1_1/out[5]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.728426
cap "SRegister_10$1_1/Register_unitcell$1_1/phi1" "SRegister_10$1_1/default5" -4.25384
cap "SRegister_10$1_1/Register_unitcell$1_9/q" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 14.2867
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.56407
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/out[5]" 16.2667
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.00626672
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_1/en" 5.65494
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.06581e-14
cap "SRegister_10$1_1/Register_unitcell$1_1/phi1" "SRegister_10$1_1/out[5]" 8.77088
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_1/phi2" 0.0814965
cap "SRegister_10$1_1/out[5]" "SRegister_10$1_1/default5" -23.1299
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.0681427
cap "SRegister_10$1_1/Register_unitcell$1_9/q" "SRegister_10$1_1/Register_unitcell$1_1/en" 9.24049
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/out[5]" 2.57531
cap "SRegister_10$1_1/out[5]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 101.986
cap "SRegister_10$1_1/out[5]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 14.351
cap "SRegister_10$1_1/Register_unitcell$1_1/phi1" "SRegister_10$1_1/out[5]" -2.91245
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_1/en" 0.0933678
cap "SRegister_10$1_1/out[5]" "SRegister_10$1_1/Register_unitcell$1_1/phi2" -2.01152
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.284795
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_1/en" 3.98776
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.964434
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/default6" 2.57465
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/default6" 28.582
cap "SRegister_10$1_1/Register_unitcell$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.0229482
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -1.08927
cap "SRegister_10$1_1/Register_unitcell$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_1/en" -57.4541
cap "SRegister_10$1_1/Register_unitcell$1_1/en" "SRegister_10$1_1/Register_unitcell$1_1/phi2" 0.100083
cap "SRegister_10$1_1/Register_unitcell$1_9/q" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.85354
cap "SRegister_10$1_1/Register_unitcell$1_1/phi1" "SRegister_10$1_1/default6" -11.5403
cap "SRegister_10$1_1/default6" "SRegister_10$1_1/Register_unitcell$1_1/phi2" -2.21671
cap "SRegister_10$1_1/Register_unitcell$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 3.27641
cap "SRegister_10$1_1/out[5]" "SRegister_10$1_1/Register_unitcell$1_1/en" 15.5384
cap "SRegister_10$1_1/out[5]" "SRegister_10$1_1/default6" 25.8869
cap "SRegister_10$1_1/out[5]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 6.47643
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.0171047
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.480229
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.23492
cap "SRegister_10$1_1/Register_unitcell$1_1/en" "SRegister_10$1_1/default6" -4.54756
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_1/en" 0.0234973
cap "SRegister_10$1_1/Register_unitcell$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.140972
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_1/Register_unitcell$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 5.39218
cap "SRegister_10$1_1/Register_unitcell$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 3.17431
cap "SRegister_10$1_1/Register_unitcell$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.46548
cap "SRegister_10$1_1/out[5]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 4.84035
cap "SRegister_10$1_1/Register_unitcell$1_9/q" "SRegister_10$1_1/Register_unitcell$1_1/phi1" 8.4833
cap "SRegister_10$1_1/Register_unitcell$1_9/q" "SRegister_10$1_1/Register_unitcell$1_1/phi2" 0.375293
cap "SRegister_10$1_1/out[5]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 14.7507
cap "SRegister_10$1_1/out[5]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 13.6306
cap "SRegister_10$1_1/Register_unitcell$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.0131759
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/out[5]" 6.71546
cap "SRegister_10$1_1/Register_unitcell$1_1/en" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.278794
cap "SRegister_10$1_1/Register_unitcell$1_1/en" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.0869861
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/default6" 0.514264
cap "SRegister_10$1_1/default6" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -43.2164
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_1/en" 0.0543811
cap "SRegister_10$1_1/out[5]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A1" 6.65458
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.235779
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_1/en" 0.0837894
cap "SRegister_10$1_1/Register_unitcell$1_9/q" "SRegister_10$1_1/out[5]" 57.2466
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/default6" 2.93116
cap "SRegister_10$1_1/Register_unitcell$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.00920708
cap "SRegister_10$1_1/Register_unitcell$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 6.82161
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_1/phi2" 0.220183
cap "SRegister_10$1_1/Register_unitcell$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 6.12975
cap "SRegister_10$1_1/Register_unitcell$1_9/q" "SRegister_10$1_1/Register_unitcell$1_1/en" 0.163648
cap "SRegister_10$1_1/Register_unitcell$1_9/q" "SRegister_10$1_1/default6" 22.812
cap "SRegister_10$1_1/out[5]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.858313
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0303561
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/Register_unitcell$1_1/VDDd" 0.0964078
cap "SRegister_10$1_1/Register_unitcell$1_1/VDDd" "SRegister_10$1_1/Register_unitcell$1_1/en" 0.213105
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/default6" 20.4901
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_1/VDDd" 0.0978022
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/default6" 0.236003
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_1/en" 0.589732
cap "SRegister_10$1_1/default6" "SRegister_10$1_1/Register_unitcell$1_1/VDDd" -62.2379
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[15]" 4.73494
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/default6" 1.43359
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_1/VDDd" 1.39085
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_2/phi1" 0.143954
cap "SRegister_10$1_1/Register_unitcell$1_2/phi1" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 3.68454
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.247002
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_2/phi1" 30.8548
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_2/phi2" 2.14656
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 5.68434e-14
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_2/phi1" 1.12075
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_1/en" 0.0210284
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.0144177
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_1/en" 0.848153
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/default6" 0.38556
cap "SRegister_10$1_1/default6" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 32.3998
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_2/phi1" 1.82089
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/default6" -7.10543e-15
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_1/VDDd" 4.85017
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/Register_unitcell$1_2/phi1" 0.327888
cap "SRegister_10$1_1/Register_unitcell$1_2/phi1" "SRegister_10$1_1/Register_unitcell$1_1/en" -57.417
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_2/phi2" 1.96748
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_2/phi1" 2.75789
cap "SRegister_10$1_1/Register_unitcell$1_2/phi1" "SRegister_10$1_1/default6" -21.5804
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_1/en" 13.1973
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_2/phi1" 1.57898
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/Register_unitcell$1_1/en" 1.35036
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/default6" 42.5455
cap "SRegister_10$1_1/Register_unitcell$1_2/phi1" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 0.00275555
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_1/en" 0.0183154
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_1/VDDd" 0.0681427
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/default6" 8.28116
cap "SRegister_10$1_1/default6" "SRegister_10$1_1/Register_unitcell$1_1/en" -2.48908
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_2/phi2" 0.176055
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0753262
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_1/VDDd" 5.08272
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/default6" -2.17604e-14
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_1/en" 0.182812
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_2/phi1" -0.0783096
cap "SRegister_10$1_1/Register_unitcell$1_2/phi2" "SRegister_10$1_1/Register_unitcell$1_1/en" 0.100083
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_2/phi1" 2.18365
cap "SRegister_10$1_1/Register_unitcell$1_2/phi2" "SRegister_10$1_1/default6" -2.34731
cap "SRegister_10$1_1/Register_unitcell$1_2/phi1" "SRegister_10$1_1/Register_unitcell$1_1/VDDd" 8.28935
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -2.34441
cap "SRegister_10$1_1/default6" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 1.03607
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_2/phi1" 17.0864
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_1/en" 0.250745
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_1/VDDd" 8.62722
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_1/q" 3.75866
cap "SRegister_10$1_1/Register_unitcell$1_1/VDDd" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -1.15578
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/Register_unitcell$1_1/VDDd" -2.51689
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_2/phi1" 1.66489
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/default6" 22.561
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/out[6]" 0.025438
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_1/VDDd" 0.294242
cap "SRegister_10$1_1/default6" "SRegister_10$1_1/Register_unitcell$1_1/VDDd" -21.9666
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/out[6]" 0.0404584
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_2/phi2" 0.165046
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.425569
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_2/phi1" 4.26745
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/default6" -7.10543e-15
cap "SRegister_10$1_1/default6" "SRegister_10$1_1/Register_unitcell$1_2/phi1" -22.0032
cap "SRegister_10$1_1/Register_unitcell$1_1/VDDd" "SRegister_10$1_1/Register_unitcell$1_1/q" 9.26391
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_2/en" 0.0490769
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.390472
cap "SRegister_10$1_1/Register_unitcell$1_1/VDDd" "SRegister_10$1_1/out[6]" 0.867709
cap "SRegister_10$1_1/Register_unitcell$1_1/q" "SRegister_10$1_1/Register_unitcell$1_2/phi1" 14.2262
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_2/en" 0.112192
cap "SRegister_10$1_1/Register_unitcell$1_2/phi2" "SRegister_10$1_1/default6" -2.42441
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/Register_unitcell$1_2/phi1" 0.00224136
cap "SRegister_10$1_1/Register_unitcell$1_1/VDDd" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.84217e-14
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_2/en" 0.097169
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_2/phi1" -57.9265
cap "SRegister_10$1_1/Register_unitcell$1_2/phi2" "SRegister_10$1_1/Register_unitcell$1_1/q" 4.27828
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.160454
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_1/VDDd" -1.3985
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/default6" 7.00172
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_2/phi1" 0.264938
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_1/VDDd" 1.47056
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_2/phi1" 0.0969629
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_1/VDDd" 0.61894
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_2/phi1" 3.20377
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/out[6]" 14.4902
cap "SRegister_10$1_1/Register_unitcell$1_1/VDDd" "SRegister_10$1_1/Register_unitcell$1_2/phi1" 15.9973
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/default6" 2.18633
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_2/en" 0.0144342
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_2/phi1" 0.800877
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.06581e-14
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_1/q" -0.398153
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_2/en" 0.0933678
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_2/en" 0.951799
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_1/VDDd" -3.0835
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/default6" 25.7249
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.0762079
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_2/phi1" 1.34571
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "SRegister_10$1_1/Register_unitcell$1_2/phi1" 0.00920708
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_1/VDDd" 0.329825
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/out[6]" 36.5606
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_1/VDDd" 4.59695
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_2/en" 10.4419
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_2/phi2" 0.162993
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_2/phi1" 4.31942
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.7053e-13
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_2/phi1" 4.88478
cap "SRegister_10$1_1/default6" "SRegister_10$1_1/Register_unitcell$1_1/q" 33.2032
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -1.02976
cap "SRegister_10$1_1/Register_unitcell$1_1/VDDd" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" -0.442861
cap "SRegister_10$1_1/default6" "SRegister_10$1_1/out[6]" -0.828718
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "SRegister_10$1_1/Register_unitcell$1_2/phi1" 0.019342
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_2/en" 0.0632522
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_2/phi2" 2.08399
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/default6" -6.00399
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_1/VDDd" 4.12593
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_2/phi1" 0.0376543
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/Register_unitcell$1_2/en" 9.53155
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 14.351
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.343401
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 22.4874
cap "SRegister_10$1_1/default6" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.48042
cap "SRegister_10$1_1/Register_unitcell$1_2/phi1" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 3.41283
cap "SRegister_10$1_1/default6" "SRegister_10$1_1/Register_unitcell$1_1/q" 40.4824
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/Register_unitcell$1_2/phi2" -2.01152
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/Register_unitcell$1_2/phi1" 5.85618
cap "SRegister_10$1_1/default6" "SRegister_10$1_1/Register_unitcell$1_2/en" -2.59158
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 9.49197
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0536865
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_1/q" 5.64548
cap "SRegister_10$1_1/default6" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -37.6333
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.00968156
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 22.7027
cap "SRegister_10$1_1/Register_unitcell$1_2/phi1" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.00920708
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.16558
cap "SRegister_10$1_1/default6" "SRegister_10$1_1/Register_unitcell$1_2/phi1" 3.64829
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_1/q" 8.66868
cap "SRegister_10$1_1/default6" "SRegister_10$1_1/Register_unitcell$1_2/phi2" -2.21671
cap "SRegister_10$1_1/Register_unitcell$1_2/phi1" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 5.06925
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 6.71546
cap "SRegister_10$1_1/Register_unitcell$1_2/phi2" "SRegister_10$1_1/Register_unitcell$1_1/q" 0.812803
cap "SRegister_10$1_1/Register_unitcell$1_1/q" "SRegister_10$1_1/Register_unitcell$1_2/phi1" 16.4131
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.00626672
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0935111
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.858313
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_2/phi1" 0.697195
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_2/phi1" -56.7454
cap "SRegister_10$1_1/default6" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.01109
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 53.227
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 6.65458
cap "SRegister_10$1_1/default6" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.53652
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_2/phi1" 8.2579
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/default6" 2.13794
cap "SRegister_10$1_1/Register_unitcell$1_2/phi2" "SRegister_10$1_1/Register_unitcell$1_2/phi1" 0.454221
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_2/en" 0.0210284
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.57531
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 4.84035
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/Register_unitcell$1_1/q" 77.7397
cap "SRegister_10$1_1/default6" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0662268
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.0484334
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0203671
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.0681427
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 5.68434e-14
cap "SRegister_10$1_1/default7" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.09422
cap "SRegister_10$1_1/default7" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 3.49159
cap "SRegister_10$1_1/Register_unitcell$1_2/phi1" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.284925
cap "SRegister_10$1_1/Register_unitcell$1_2/VDDd" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 3.55961
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 3.98776
cap "SRegister_10$1_1/default7" "SRegister_10$1_1/Register_unitcell$1_2/phi1" -18.6995
cap "SRegister_10$1_1/Register_unitcell$1_2/phi2" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.220183
cap "SRegister_10$1_1/default7" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.514264
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_1/Register_unitcell$1_2/phi1" 0.0229482
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_2/VDDd" 0.965488
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_2/en" 0.589732
cap "SRegister_10$1_1/Register_unitcell$1_2/phi1" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 4.39716
cap "SRegister_10$1_1/Register_unitcell$1_2/VDDd" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.67564
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_2/phi2" 0.380745
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.237194
cap "SRegister_10$1_1/Register_unitcell$1_2/phi1" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.0131759
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -0.247002
cap "SRegister_10$1_1/Register_unitcell$1_2/VDDd" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.621032
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.132223
cap "SRegister_10$1_1/Register_unitcell$1_2/phi1" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 8.54781
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -1.08927
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0171047
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/out[6]" 6.19217
cap "SRegister_10$1_1/default7" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 28.582
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_2/VDDd" 0.185329
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_2/phi1" 9.49047
cap "SRegister_10$1_1/Register_unitcell$1_2/phi2" "SRegister_10$1_1/Register_unitcell$1_2/en" 0.146122
cap "SRegister_10$1_1/Register_unitcell$1_2/phi1" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 4.7533
cap "SRegister_10$1_1/default7" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -5.68434e-14
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 4.73494
cap "SRegister_10$1_1/Register_unitcell$1_2/phi1" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.603523
cap "SRegister_10$1_1/Register_unitcell$1_2/VDDd" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.314649
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0396813
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/Register_unitcell$1_2/VDDd" 0.985902
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 1.37899
cap "SRegister_10$1_1/default7" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.394631
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/out[6]" 4.53034
cap "SRegister_10$1_1/Register_unitcell$1_2/phi1" "SRegister_10$1_1/Register_unitcell$1_2/VDDd" 8.71506
cap "SRegister_10$1_1/Register_unitcell$1_2/phi2" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.176055
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -1.32469
cap "SRegister_10$1_1/default7" "SRegister_10$1_1/out[6]" 0.619071
cap "SRegister_10$1_1/Register_unitcell$1_2/phi1" "SRegister_10$1_1/Register_unitcell$1_2/en" -57.277
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_2/VDDd" 0.0681427
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.299822
cap "SRegister_10$1_1/default7" "SRegister_10$1_1/Register_unitcell$1_2/VDDd" -59.8571
cap "SRegister_10$1_1/default7" "SRegister_10$1_1/Register_unitcell$1_2/en" -5.62041
cap "SRegister_10$1_1/default7" "SRegister_10$1_1/Register_unitcell$1_2/phi2" -2.21671
cap "SRegister_10$1_1/Register_unitcell$1_2/phi1" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.75236
cap "SRegister_10$1_1/Register_unitcell$1_2/VDDd" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.235779
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.0682572
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0234973
cap "SRegister_10$1_1/Register_unitcell$1_2/phi1" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 1.06539
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -0.941508
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 46.2073
cap "SRegister_10$1_1/default7" "SRegister_10$1_1/Register_unitcell$1_2/VDDd" -21.1213
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_3/phi2" 1.96748
cap "SRegister_10$1_1/Register_unitcell$1_2/VDDd" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" -0.442861
cap "SRegister_10$1_1/default7" "SRegister_10$1_1/out[7]" -0.828718
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_3/phi1" 1.31102
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.0906256
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_3/phi1" 0.0186533
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_2/VDDd" 8.12912
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_2/en" 0.299822
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_2/en" 0.115484
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_3/phi1" 3.55877
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/Register_unitcell$1_2/VDDd" -2.42048
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/default7" 43.0511
cap "SRegister_10$1_1/Register_unitcell$1_2/q" "SRegister_10$1_1/Register_unitcell$1_3/phi1" 5.24579
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_2/VDDd" 5.08272
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/default7" 3.5083e-14
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_2/q" -0.473479
cap "SRegister_10$1_1/default7" "SRegister_10$1_1/Register_unitcell$1_2/q" 55.922
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -2.22683
cap "SRegister_10$1_1/Register_unitcell$1_2/VDDd" "SRegister_10$1_1/out[7]" 0.867709
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "SRegister_10$1_1/Register_unitcell$1_3/phi1" 0.00920708
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_3/phi1" 0.743395
cap "SRegister_10$1_1/Register_unitcell$1_2/q" "SRegister_10$1_1/Register_unitcell$1_3/phi2" 1.33824
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_3/phi1" 6.50306
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_2/VDDd" -1.3985
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/default7" 6.87651
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_2/en" 0.0933678
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_3/phi1" 12.4807
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_2/VDDd" 0.716742
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_2/en" 0.951799
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_3/phi1" -57.5942
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/default7" 0.38556
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/default7" 0.236003
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/default7" 3.61992
cap "SRegister_10$1_1/Register_unitcell$1_2/VDDd" "SRegister_10$1_1/Register_unitcell$1_2/q" 0.422686
cap "SRegister_10$1_1/default7" "SRegister_10$1_1/Register_unitcell$1_2/en" -2.76523
cap "SRegister_10$1_1/default7" "SRegister_10$1_1/Register_unitcell$1_3/phi1" -23.9042
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.315019
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_3/phi2" 0.0814965
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_1/Register_unitcell$1_3/phi1" 0.00275555
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "SRegister_10$1_1/Register_unitcell$1_3/phi1" 0.00639271
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.19081
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_3/phi1" 1.45288
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_2/en" 16.6052
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_3/phi2" 3.8498
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_3/phi2" 0.0540449
cap "SRegister_10$1_1/default7" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 1.03607
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/Register_unitcell$1_2/en" 1.35036
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/Register_unitcell$1_3/phi1" 0.327888
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/default7" 64.7563
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_3/phi1" 30.8548
cap "SRegister_10$1_1/default7" "SRegister_10$1_1/Register_unitcell$1_3/phi2" -2.55501
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_2/en" 0.848153
cap "SRegister_10$1_1/default7" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 8.32667e-17
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_2/VDDd" 0.329825
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/default7" 8.28116
cap "SRegister_10$1_1/Register_unitcell$1_2/VDDd" "SRegister_10$1_1/Register_unitcell$1_3/phi1" 15.33
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_2/VDDd" 8.48163
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/default7" -7.10543e-15
cap "SRegister_10$1_1/Register_unitcell$1_2/VDDd" "SRegister_10$1_1/Register_unitcell$1_2/en" -1.04102
cap "SRegister_10$1_1/Register_unitcell$1_3/phi1" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.602319
cap "SRegister_10$1_1/default7" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -55.6606
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.00626672
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 5.65494
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" "SRegister_10$1_1/out[7]" -0.395165
cap "SRegister_10$1_1/Register_unitcell$1_3/phi1" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.40647
cap "SRegister_10$1_1/Register_unitcell$1_3/phi1" "SRegister_10$1_1/Register_unitcell$1_3/phi2" 0.454221
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 3.63813
cap "SRegister_10$1_1/default7" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.01109
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "SRegister_10$1_1/Register_unitcell$1_3/phi1" 0.0129493
cap "SRegister_10$1_1/Register_unitcell$1_2/q" "SRegister_10$1_1/Register_unitcell$1_3/en" 8.81881
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_3/en" 0.121873
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_3/phi1" 4.26745
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.7053e-13
cap "SRegister_10$1_1/Register_unitcell$1_3/phi1" "SRegister_10$1_1/default7" -4.92117
cap "SRegister_10$1_1/Register_unitcell$1_2/q" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 14.0528
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/out[7]" 14.4902
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.56407
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.205832
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.446597
cap "SRegister_10$1_1/Register_unitcell$1_3/phi1" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.967503
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_3/phi2" 0.0814965
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/out[7]" -2.5518
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.0681427
cap "SRegister_10$1_1/default7" "SRegister_10$1_1/out[7]" -23.1299
cap "SRegister_10$1_1/Register_unitcell$1_3/phi1" "SRegister_10$1_1/Register_unitcell$1_3/en" -56.7454
cap "SRegister_10$1_1/Register_unitcell$1_2/q" "SRegister_10$1_1/Register_unitcell$1_3/phi1" 17.492
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_3/phi1" 2.58994
cap "SRegister_10$1_1/default7" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.125204
cap "SRegister_10$1_1/Register_unitcell$1_3/phi1" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 9.01494
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/out[7]" 36.5606
cap "SRegister_10$1_1/default7" "SRegister_10$1_1/Register_unitcell$1_3/phi2" -2.21671
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0754535
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/default7" -0.0662268
cap "SRegister_10$1_1/Register_unitcell$1_3/phi1" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.302593
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_3/phi2" 0.165046
cap "SRegister_10$1_1/Register_unitcell$1_2/q" "SRegister_10$1_1/out[7]" 18.6047
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "SRegister_10$1_1/out[7]" 0.210772
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/out[7]" 0.0203671
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0144342
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/out[7]" 9.25194
cap "SRegister_10$1_1/Register_unitcell$1_2/q" "SRegister_10$1_1/Register_unitcell$1_3/phi2" 3.37755
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -3.0835
cap "SRegister_10$1_1/default7" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0224759
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_3/en" 0.0632522
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/out[7]" 16.2667
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.06581e-14
cap "SRegister_10$1_1/Register_unitcell$1_2/q" "SRegister_10$1_1/default7" 25.5223
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "SRegister_10$1_1/default7" -4.72488
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.294242
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/out[7]" -0.728426
cap "SRegister_10$1_1/Register_unitcell$1_3/phi1" "SRegister_10$1_1/out[7]" 8.77088
cap "SRegister_10$1_1/default8" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -41.8297
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/out[7]" 12.4032
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.250745
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_3/en" 0.0347543
cap "SRegister_10$1_1/Register_unitcell$1_3/phi1" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.00920708
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/out[7]" 6.71546
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/out[7]" 6.47643
cap "SRegister_10$1_1/Register_unitcell$1_2/q" "SRegister_10$1_1/out[7]" 59.135
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/out[7]" 14.351
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_3/en" 0.0837894
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_3/phi2" 0.220183
cap "SRegister_10$1_1/Register_unitcell$1_3/phi1" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 5.68946
cap "SRegister_10$1_1/Register_unitcell$1_2/q" "SRegister_10$1_1/Register_unitcell$1_3/en" 0.585327
cap "SRegister_10$1_1/Register_unitcell$1_3/phi1" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 6.82161
cap "SRegister_10$1_1/default8" "SRegister_10$1_1/out[7]" 25.8869
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.23492
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.480229
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "SRegister_10$1_1/default8" -4.3588
cap "SRegister_10$1_1/Register_unitcell$1_3/phi1" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.0229482
cap "SRegister_10$1_1/Register_unitcell$1_3/phi1" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 5.66205
cap "SRegister_10$1_1/Register_unitcell$1_3/phi1" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.0131759
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/out[7]" 101.986
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/out[7]" 2.57531
cap "SRegister_10$1_1/Register_unitcell$1_3/phi1" "SRegister_10$1_1/out[7]" -2.91245
cap "SRegister_10$1_1/out[7]" "SRegister_10$1_1/Register_unitcell$1_3/phi2" -2.01152
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_3/en" 3.98776
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_3/en" 0.0933678
cap "SRegister_10$1_1/Register_unitcell$1_3/phi1" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 1.9734
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "SRegister_10$1_1/Register_unitcell$1_3/phi2" 0.100083
cap "SRegister_10$1_1/Register_unitcell$1_3/phi1" "SRegister_10$1_1/Register_unitcell$1_3/en" -57.455
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/out[7]" 13.6306
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.0869861
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.235779
cap "SRegister_10$1_1/out[7]" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.858313
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/default8" 2.93116
cap "SRegister_10$1_1/Register_unitcell$1_2/q" "SRegister_10$1_1/default8" 24.6411
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "SRegister_10$1_1/out[7]" 15.5384
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_3/en" 0.0234973
cap "SRegister_10$1_1/Register_unitcell$1_3/phi1" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.0999931
cap "SRegister_10$1_1/Register_unitcell$1_3/phi1" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 2.94863
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A1" "SRegister_10$1_1/out[7]" 6.65458
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -1.08927
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_1/Register_unitcell$1_3/phi1" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.60989
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.0378293
cap "SRegister_10$1_1/Register_unitcell$1_2/q" "SRegister_10$1_1/Register_unitcell$1_3/phi1" 9.16797
cap "SRegister_10$1_1/Register_unitcell$1_2/q" "SRegister_10$1_1/Register_unitcell$1_3/phi2" 0.375293
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.964434
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/default8" 28.582
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/default8" 2.57465
cap "SRegister_10$1_1/Register_unitcell$1_2/q" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 3.45713
cap "SRegister_10$1_1/default8" "SRegister_10$1_1/Register_unitcell$1_3/phi2" -2.21671
cap "SRegister_10$1_1/Register_unitcell$1_3/phi1" "SRegister_10$1_1/default8" -10.8912
cap "SRegister_10$1_1/out[7]" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 4.84035
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_3/en" 0.589732
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.0490769
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_3/VDDd" 0.0978022
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/default8" 0.0711576
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.202439
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/default8" 0.13521
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "SRegister_10$1_1/Register_unitcell$1_3/VDDd" 0.213105
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/default8" 0.899824
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[17]" 4.73494
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -1.09739
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 0.00275555
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 2.75789
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.0512328
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 12.2153
cap "SRegister_10$1_1/default8" "SRegister_10$1_1/Register_unitcell$1_3/VDDd" -62.9228
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_1/Register_unitcell$1_3/en" -57.4162
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/default8" 26.7075
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.42376
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_3/en" 0.948236
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 1.35036
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_1/default8" -19.7227
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.247002
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/default8" -2.22812
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_3/VDDd" 4.05968
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_3/VDDd" 0.0681427
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/default8" 8.28116
cap "SRegister_10$1_1/Register_unitcell$1_3/VDDd" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.63781
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 1.8042
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 5.68434e-14
cap "SRegister_10$1_1/default8" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 18.7844
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 16.2645
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.184932
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_3/VDDd" 7.99234
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.80466
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 1.78523
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_3/en" 0.0183154
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.250745
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_1/Register_unitcell$1_3/VDDd" 8.24859
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_1/default8" 1.03607
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.76277
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_3/VDDd" 5.08272
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/default8" -3.06977e-14
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/Register_unitcell$1_3/VDDd" 0.0964078
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/default8" 10.1889
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0171047
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "SRegister_10$1_1/default8" -2.53801
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.176055
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 30.8548
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.327888
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[17]" 2.34755
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 4.0274
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_4/phi2" 2.44532
cap "SRegister_10$1_1/Register_unitcell$1_3/VDDd" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.329825
cap "SRegister_10$1_1/default8" "SRegister_10$1_1/Register_unitcell$1_3/VDDd" -21.2817
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.7053e-13
cap "SRegister_10$1_1/Register_unitcell$1_3/VDDd" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 5.38744
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_4/phi2" 0.165046
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_4/en" 0.0490769
cap "SRegister_10$1_1/Register_unitcell$1_3/q" "SRegister_10$1_1/Register_unitcell$1_4/en" 3.10882
cap "SRegister_10$1_1/Register_unitcell$1_3/VDDd" "SRegister_10$1_1/out[8]" 0.867709
cap "SRegister_10$1_1/Register_unitcell$1_4/phi1" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.0325795
cap "SRegister_10$1_1/Register_unitcell$1_3/q" "SRegister_10$1_1/Register_unitcell$1_4/phi1" 13.1382
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_3/VDDd" 4.76081
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_4/en" 0.112192
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_4/en" 0.097169
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_4/phi1" 2.66331
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/Register_unitcell$1_3/VDDd" -2.51689
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/default8" 32.8622
cap "SRegister_10$1_1/Register_unitcell$1_3/q" "SRegister_10$1_1/default8" 37.0006
cap "SRegister_10$1_1/Register_unitcell$1_4/phi1" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.800877
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.0906256
cap "SRegister_10$1_1/Register_unitcell$1_3/q" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.473479
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_3/VDDd" 0.294242
cap "SRegister_10$1_1/default8" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -5.21805e-15
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -2.27679
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_4/en" 0.0144342
cap "SRegister_10$1_1/Register_unitcell$1_4/phi1" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.34571
cap "SRegister_10$1_1/Register_unitcell$1_4/phi1" "SRegister_10$1_1/Register_unitcell$1_4/en" -57.9265
cap "SRegister_10$1_1/Register_unitcell$1_3/q" "SRegister_10$1_1/Register_unitcell$1_4/phi2" 3.88002
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "SRegister_10$1_1/Register_unitcell$1_4/phi1" 0.00920708
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_4/en" 0.0933678
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_3/VDDd" -1.3985
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/default8" 7.00172
cap "SRegister_10$1_1/Register_unitcell$1_3/q" "SRegister_10$1_1/Register_unitcell$1_3/VDDd" 8.00608
cap "SRegister_10$1_1/default8" "SRegister_10$1_1/Register_unitcell$1_4/en" -5.95818
cap "SRegister_10$1_1/Register_unitcell$1_4/phi1" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 4.69886
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_4/en" 0.951799
cap "SRegister_10$1_1/Register_unitcell$1_4/phi1" "SRegister_10$1_1/default8" -23.9121
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_3/VDDd" 1.47056
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/out[8]" 14.4902
cap "SRegister_10$1_1/Register_unitcell$1_4/phi1" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 5.70666
cap "SRegister_10$1_1/Register_unitcell$1_3/VDDd" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.61894
cap "SRegister_10$1_1/default8" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.164845
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.390472
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.06581e-14
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_4/en" 11.4238
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_4/en" 0.381801
cap "SRegister_10$1_1/default8" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.48471
cap "SRegister_10$1_1/Register_unitcell$1_4/phi1" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.723
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_4/phi2" 0.162993
cap "SRegister_10$1_1/Register_unitcell$1_4/phi1" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.184564
cap "SRegister_10$1_1/Register_unitcell$1_3/VDDd" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" -0.442861
cap "SRegister_10$1_1/default8" "SRegister_10$1_1/out[8]" -0.828718
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "SRegister_10$1_1/Register_unitcell$1_4/phi1" 0.019342
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_3/VDDd" -3.0835
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/default8" 41.5628
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_4/en" 0.0632522
cap "SRegister_10$1_1/default8" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.62845e-14
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.19081
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_4/phi1" 4.26745
cap "SRegister_10$1_1/Register_unitcell$1_4/phi1" "SRegister_10$1_1/Register_unitcell$1_3/VDDd" 16.2663
cap "SRegister_10$1_1/default8" "SRegister_10$1_1/Register_unitcell$1_4/phi2" -2.5436
cap "SRegister_10$1_1/Register_unitcell$1_3/VDDd" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -1.15578
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/out[8]" 36.5606
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/out[8]" 0.0404584
cap "SRegister_10$1_1/out[8]" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.57531
cap "SRegister_10$1_1/Register_unitcell$1_4/phi2" "SRegister_10$1_1/Register_unitcell$1_4/phi1" 0.454221
cap "SRegister_10$1_1/Register_unitcell$1_3/q" "SRegister_10$1_1/default8" 50.3004
cap "SRegister_10$1_1/Register_unitcell$1_4/phi2" "SRegister_10$1_1/out[8]" -2.01152
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/default8" 2.01109
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.0935111
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0311962
cap "SRegister_10$1_1/Register_unitcell$1_4/en" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.0484334
cap "SRegister_10$1_1/Register_unitcell$1_3/q" "SRegister_10$1_1/Register_unitcell$1_4/phi1" 17.5985
cap "SRegister_10$1_1/default8" "SRegister_10$1_1/Register_unitcell$1_4/phi1" 3.04858
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_4/phi1" 0.118029
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/out[8]" 9.49197
cap "SRegister_10$1_1/Register_unitcell$1_3/q" "SRegister_10$1_1/out[8]" 77.7397
cap "SRegister_10$1_1/default8" "SRegister_10$1_1/out[8]" 2.13794
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/out[8]" 22.7027
cap "SRegister_10$1_1/default8" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -39.02
cap "SRegister_10$1_1/Register_unitcell$1_3/q" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 9.9265
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_1/out[8]" 0.858313
cap "SRegister_10$1_1/out[8]" "SRegister_10$1_1/Register_unitcell$1_4/phi1" 5.85842
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/default8" -0.0662268
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.0681427
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/out[8]" 6.65458
cap "SRegister_10$1_1/Register_unitcell$1_4/en" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0101148
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_4/en" 0.00968156
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.00626672
cap "SRegister_10$1_1/default8" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.53652
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_4/phi1" 8.2579
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/out[8]" 22.4874
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/out[8]" 53.227
cap "SRegister_10$1_1/Register_unitcell$1_4/phi1" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 3.20414
cap "SRegister_10$1_1/Register_unitcell$1_3/q" "SRegister_10$1_1/Register_unitcell$1_4/en" 6.29532
cap "SRegister_10$1_1/out[8]" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 6.71546
cap "SRegister_10$1_1/Register_unitcell$1_4/en" "SRegister_10$1_1/default8" -2.77721
cap "SRegister_10$1_1/out[8]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 4.84035
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/default8" 7.10543e-15
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_4/en" 0.0647968
cap "SRegister_10$1_1/default8" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.27892
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.343401
cap "SRegister_10$1_1/Register_unitcell$1_4/en" "SRegister_10$1_1/Register_unitcell$1_4/phi1" -56.7454
cap "SRegister_10$1_1/Register_unitcell$1_4/phi1" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.00920708
cap "SRegister_10$1_1/Register_unitcell$1_3/q" "SRegister_10$1_1/Register_unitcell$1_4/phi2" 1.21106
cap "SRegister_10$1_1/default8" "SRegister_10$1_1/Register_unitcell$1_4/phi2" -2.21671
cap "SRegister_10$1_1/Register_unitcell$1_4/en" "SRegister_10$1_1/out[8]" 9.55699
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_4/phi1" 1.23765
cap "SRegister_10$1_1/Register_unitcell$1_4/phi1" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 4.32913
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/out[8]" 14.351
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/out[8]" 0.0203671
cap "SRegister_10$1_1/Register_unitcell$1_4/en" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.589732
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_4/phi2" 0.220183
cap "SRegister_10$1_1/Register_unitcell$1_4/en" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.237194
cap "SRegister_10$1_1/Register_unitcell$1_4/phi1" "SRegister_10$1_1/default9" -18.099
cap "SRegister_10$1_1/out[8]" "SRegister_10$1_1/Register_unitcell$1_4/en" 6.19217
cap "SRegister_10$1_1/Register_unitcell$1_4/en" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.132223
cap "SRegister_10$1_1/Register_unitcell$1_4/phi1" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 4.7533
cap "SRegister_10$1_1/Register_unitcell$1_4/phi1" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 8.70953
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/Register_unitcell$1_4/VDDd" 0.985902
cap "SRegister_10$1_1/Register_unitcell$1_4/VDDd" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.449033
cap "SRegister_10$1_1/Register_unitcell$1_4/en" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.299822
cap "SRegister_10$1_1/Register_unitcell$1_4/phi1" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.812221
cap "SRegister_10$1_1/out[8]" "SRegister_10$1_1/default9" 0.619071
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.394631
cap "SRegister_10$1_1/Register_unitcell$1_4/phi1" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.284925
cap "SRegister_10$1_1/Register_unitcell$1_4/VDDd" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 3.55961
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.514264
cap "SRegister_10$1_1/Register_unitcell$1_4/en" "SRegister_10$1_1/Register_unitcell$1_4/phi2" 0.100083
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.942643
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/Register_unitcell$1_4/en" 1.37899
cap "SRegister_10$1_1/Register_unitcell$1_4/en" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0832529
cap "SRegister_10$1_1/out[8]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 4.53034
cap "SRegister_10$1_1/Register_unitcell$1_4/VDDd" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.235779
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_4/phi2" -2.21671
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/Register_unitcell$1_4/phi1" 1.00727
cap "SRegister_10$1_1/Register_unitcell$1_4/phi1" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.33452
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_4/phi2" 0.380745
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.29573
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/default9" 3.48645
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_4/en" 3.98776
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.247002
cap "SRegister_10$1_1/Register_unitcell$1_4/VDDd" "SRegister_10$1_1/Register_unitcell$1_4/en" 0.0869861
cap "SRegister_10$1_1/Register_unitcell$1_4/phi1" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 8.45038
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 28.582
cap "SRegister_10$1_1/out[8]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 4.73494
cap "SRegister_10$1_1/Register_unitcell$1_4/phi1" "SRegister_10$1_1/Register_unitcell$1_4/VDDd" 7.77538
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_4/VDDd" -58.4704
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 5.68434e-14
cap "SRegister_10$1_1/Register_unitcell$1_4/en" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0234973
cap "SRegister_10$1_1/Register_unitcell$1_4/phi1" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.0229482
cap "SRegister_10$1_1/Register_unitcell$1_4/VDDd" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.965488
cap "SRegister_10$1_1/Register_unitcell$1_4/VDDd" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.67564
cap "SRegister_10$1_1/out[8]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 46.2073
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.0682572
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_1/Register_unitcell$1_4/phi1" 0.0131759
cap "SRegister_10$1_1/Register_unitcell$1_4/phi1" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 4.39716
cap "SRegister_10$1_1/Register_unitcell$1_4/VDDd" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.621032
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.0171047
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -1.08927
cap "SRegister_10$1_1/Register_unitcell$1_4/VDDd" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.0681427
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/Register_unitcell$1_4/phi2" 0.176055
cap "SRegister_10$1_1/Register_unitcell$1_4/phi1" "SRegister_10$1_1/Register_unitcell$1_4/en" -57.4541
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -1.32469
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_4/en" -5.43165
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_5/phi1" 0.679549
cap "SRegister_10$1_1/Register_unitcell$1_4/VDDd" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.329825
cap "SRegister_10$1_1/Register_unitcell$1_4/en" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.848153
cap "SRegister_10$1_1/Register_unitcell$1_5/phi2" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0814965
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_1/Register_unitcell$1_4/VDDd" -0.442861
cap "SRegister_10$1_1/out[9]" "SRegister_10$1_1/default9" -0.823688
cap "SRegister_10$1_1/Register_unitcell$1_4/VDDd" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 8.48163
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -7.10543e-15
cap "SRegister_10$1_1/Register_unitcell$1_4/VDDd" "SRegister_10$1_1/Register_unitcell$1_5/phi1" 10.6531
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_5/phi1" 1.21047
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_5/phi1" 3.55877
cap "SRegister_10$1_1/Register_unitcell$1_4/VDDd" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -1.39421
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 6.85979
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.386078
cap "SRegister_10$1_1/Register_unitcell$1_4/VDDd" "SRegister_10$1_1/Register_unitcell$1_4/en" -0.942679
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.186473
cap "SRegister_10$1_1/Register_unitcell$1_4/en" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.115484
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_5/phi1" 1.45288
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_4/VDDd" -23.0669
cap "SRegister_10$1_1/Register_unitcell$1_4/VDDd" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 5.08272
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 5.68434e-14
cap "SRegister_10$1_1/Register_unitcell$1_4/q" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.462718
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/Register_unitcell$1_5/phi1" 0.327888
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -2.22683
cap "SRegister_10$1_1/Register_unitcell$1_4/q" "SRegister_10$1_1/Register_unitcell$1_5/phi1" 4.90293
cap "SRegister_10$1_1/Register_unitcell$1_4/en" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 16.6052
cap "SRegister_10$1_1/Register_unitcell$1_4/q" "SRegister_10$1_1/Register_unitcell$1_5/phi2" 1.17497
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "SRegister_10$1_1/Register_unitcell$1_5/phi1" 0.00920708
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_5/phi1" 6.50306
cap "SRegister_10$1_1/Register_unitcell$1_4/en" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 1.35036
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 64.8094
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_1/Register_unitcell$1_5/phi1" 0.00275555
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_5/phi1" 13.2617
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 8.39456
cap "SRegister_10$1_1/Register_unitcell$1_5/phi2" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.8498
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_4/q" 55.9357
cap "SRegister_10$1_1/Register_unitcell$1_4/en" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.0933678
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.088566
cap "SRegister_10$1_1/Register_unitcell$1_4/VDDd" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.716742
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.27956
cap "SRegister_10$1_1/Register_unitcell$1_4/en" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.951799
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_5/phi1" 0.0186533
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.31447
cap "SRegister_10$1_1/Register_unitcell$1_4/en" "SRegister_10$1_1/Register_unitcell$1_5/phi1" -57.417
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.58243
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_1/default9" 1.03661
cap "SRegister_10$1_1/Register_unitcell$1_4/en" "SRegister_10$1_1/Register_unitcell$1_5/phi2" 0.100083
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_5/phi1" -23.812
cap "SRegister_10$1_1/Register_unitcell$1_4/VDDd" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 8.1363
cap "SRegister_10$1_1/Register_unitcell$1_4/en" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.298831
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_5/phi2" -2.54952
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_5/phi1" 30.8548
cap "SRegister_10$1_1/Register_unitcell$1_4/VDDd" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" -2.42048
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 43.1173
cap "SRegister_10$1_1/Register_unitcell$1_5/phi2" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 1.96748
cap "SRegister_10$1_1/Register_unitcell$1_4/VDDd" "SRegister_10$1_1/Register_unitcell$1_4/q" 0.0601935
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_4/en" -2.87769
cap "SRegister_10$1_1/Register_unitcell$1_4/q" "SRegister_10$1_1/Register_unitcell$1_5/phi2" 3.54082
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_5/phi1" -6.94128
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_4/q" 13.8188
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/out[9]" -0.728426
cap "SRegister_10$1_1/Register_unitcell$1_5/en" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0144342
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_5/phi1" 1.02562
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_5/en" 0.121873
cap "SRegister_10$1_1/out[9]" "SRegister_10$1_1/Register_unitcell$1_4/q" 16.7164
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_5/phi2" 0.0814965
cap "SRegister_10$1_1/Register_unitcell$1_5/phi1" "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.389219
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.00626672
cap "SRegister_10$1_1/out[9]" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.395165
cap "SRegister_10$1_1/Register_unitcell$1_5/en" "SRegister_10$1_1/Register_unitcell$1_5/phi1" -54.5166
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -3.0835
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/default9" 0.0170378
cap "SRegister_10$1_1/Register_unitcell$1_5/phi1" "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.19936
cap "SRegister_10$1_1/out[9]" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -2.5518
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.56407
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.06581e-14
cap "SRegister_10$1_1/Register_unitcell$1_5/phi1" "SRegister_10$1_1/Register_unitcell$1_5/phi2" 0.0181688
cap "SRegister_10$1_1/out[9]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 14.4902
cap "SRegister_10$1_1/Register_unitcell$1_5/en" "SRegister_10$1_1/default9" -4.79158
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_5/phi1" 16.7918
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/out[9]" 0.0203671
cap "SRegister_10$1_1/Register_unitcell$1_5/en" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 5.65494
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_5/phi1" 0.302593
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_5/phi2" -2.12329
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "SRegister_10$1_1/Register_unitcell$1_5/phi1" 0.019342
cap "SRegister_10$1_1/out[9]" "SRegister_10$1_1/Register_unitcell$1_5/phi1" 7.88177
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_5/phi2" 0.165046
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -55.1326
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_5/phi1" 4.26745
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 3.63813
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/default9" 2.01109
cap "SRegister_10$1_1/Register_unitcell$1_5/phi1" "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.28592
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.13687e-13
cap "SRegister_10$1_1/out[9]" "SRegister_10$1_1/default9" -23.1295
cap "SRegister_10$1_1/Register_unitcell$1_4/q" "SRegister_10$1_1/Register_unitcell$1_5/phi1" 17.7478
cap "SRegister_10$1_1/out[9]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 36.5606
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.205506
cap "SRegister_10$1_1/Register_unitcell$1_5/en" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.446597
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_4/q" 23.6934
cap "SRegister_10$1_1/Register_unitcell$1_5/en" "SRegister_10$1_1/out[9]" 0.210772
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_5/phi1" 0.666165
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_5/en" 0.0632522
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_5/phi1" 2.69049
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/default9" -0.0662268
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.0681427
cap "SRegister_10$1_1/Register_unitcell$1_5/phi1" "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.576567
cap "SRegister_10$1_1/out[9]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 10.1196
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/default9" 0.12499
cap "SRegister_10$1_1/Register_unitcell$1_5/en" "SRegister_10$1_1/Register_unitcell$1_4/q" 8.39713
cap "SRegister_10$1_1/out[9]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 16.2667
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0753642
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.294242
cap "SRegister_10$1_1/default10" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -40.443
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_5/en" 0.0837894
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/out[9]" 13.6306
cap "SRegister_10$1_1/Register_unitcell$1_4/q" "SRegister_10$1_1/Register_unitcell$1_5/en" 1.00701
cap "SRegister_10$1_1/out[9]" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 4.84035
cap "SRegister_10$1_1/default10" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 28.582
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.235779
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/out[9]" 101.986
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/default10" 2.93116
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/out[9]" 6.71546
cap "SRegister_10$1_1/Register_unitcell$1_4/q" "SRegister_10$1_1/default10" 26.4702
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -1.08927
cap "SRegister_10$1_1/out[9]" "SRegister_10$1_1/Register_unitcell$1_5/phi2" 0.459341
cap "SRegister_10$1_1/Register_unitcell$1_4/q" "SRegister_10$1_1/out[9]" 61.0233
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A1" "SRegister_10$1_1/out[9]" 6.65458
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_5/en" 0.0933678
cap "SRegister_10$1_1/Register_unitcell$1_5/phi1" "SRegister_10$1_1/Register_unitcell$1_5/en" 0.2124
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 2.23492
cap "SRegister_10$1_1/default10" "SRegister_10$1_1/Register_unitcell$1_5/en" -3.55976
cap "SRegister_10$1_1/Register_unitcell$1_5/phi1" "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0171888
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -2.498e-15
cap "SRegister_10$1_1/Register_unitcell$1_5/en" "SRegister_10$1_1/out[9]" 15.5384
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.964434
cap "SRegister_10$1_1/Register_unitcell$1_5/en" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.250745
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/default10" 2.57465
cap "SRegister_10$1_1/Register_unitcell$1_4/q" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.06072
cap "SRegister_10$1_1/Register_unitcell$1_5/phi1" "SRegister_10$1_1/default10" 1.52579
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/out[9]" 2.57531
cap "SRegister_10$1_1/Register_unitcell$1_5/phi1" "SRegister_10$1_1/out[9]" 0.889107
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/out[9]" 14.351
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_5/en" 0.0234973
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_1/out[9]" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.858313
cap "SRegister_10$1_1/default10" "SRegister_10$1_1/out[9]" 25.2679
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_5/en" 0.0869861
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/out[9]" 12.4032
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.480229
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/out[9]" 6.47643
cap "SRegister_10$1_1/Register_unitcell$1_5/phi1" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.622677
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_5/en" 3.98776
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[19]" 4.73494
cap "SRegister_10$1_1/Register_unitcell$1_5/VDDd" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 7.35745
cap "SRegister_10$1_1/default10" "out[19]" 0.619071
cap "SRegister_10$1_1/default10" "SRegister_10$1_1/Register_unitcell$1_5/VDDd" -63.0525
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.941508
cap "SRegister_10$1_1/Register_unitcell$1_5/VDDd" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.0964078
cap "SRegister_10$1_1/default10" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.0702056
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.0171047
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/default10" -7.10543e-15
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_5/VDDd" 3.32234
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_5/VDDd" 1.67564
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.247002
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 5.68434e-14
cap "SRegister_10$1_1/default10" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.514264
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_5/VDDd" 5.08272
cap "SRegister_10$1_1/default10" "SRegister_10$1_1/Register_unitcell$1_5/en" 2.84217e-14
cap "SRegister_10$1_1/default10" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 3.49159
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[19]" 2.34755
cap "SRegister_10$1_1/Register_unitcell$1_5/VDDd" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.0681427
cap "SRegister_10$1_1/default10" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.619643
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_5/VDDd" 0.0978022
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/default10" -1.06859e-15
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/default10" -1.13687e-13
cap "SRegister_10$1_1/Register_unitcell$1_5/VDDd" "SRegister_10$1_1/Register_unitcell$1_5/en" 0.213105
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.71861
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_5/VDDd" -3.81967
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_1/Register_unitcell$1_5/VDDd" -1.15578
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/default10" 0.38556
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/q" 15.4648
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/default10" 7.66152
cap "SRegister_10$1_1/q" "SRegister_10$1_1/Register_unitcell$1_5/VDDd" 13.3124
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_1/default10" 1.03607
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/q" -0.473479
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_5/VDDd" 1.23839
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -3.38784
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_5/VDDd" 5.36798
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_5/VDDd" 0.61894
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/default10" 0.236003
cap "SRegister_10$1_1/default10" "SRegister_10$1_1/Register_unitcell$1_5/VDDd" -19.2372
cap "SRegister_10$1_1/out[10]" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 4.54994
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.19081
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/default10" 3.61992
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/q" 0.442776
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -2.43266
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/Register_unitcell$1_5/VDDd" -2.51689
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/default10" 42.9809
cap "SRegister_10$1_1/out[10]" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 11.852
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_1/Register_unitcell$1_5/VDDd" -0.442861
cap "SRegister_10$1_1/out[10]" "SRegister_10$1_1/default10" -0.51112
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_5/VDDd" 0.329825
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_5/VDDd" 6.12478
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/q" 27.6047
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.390472
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_5/VDDd" -1.3985
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/default10" 7.00172
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_1/default10" 3.364
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/q" 0.0913416
cap "SRegister_10$1_1/out[10]" "SRegister_10$1_1/Register_unitcell$1_5/VDDd" 0.406279
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/q" 98.2573
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.0906256
cap "SRegister_10$1_1/q" "SRegister_10$1_1/default10" 37.9623
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_5/VDDd" 0.294242
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/default10" 0.306386
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/default10" 63.763
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/default10" -7.10543e-15
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/q" 0.0411799
cap "SRegister_10$1_1/out[10]" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 2.65974
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/default10" 2.21714
cap "SRegister_10$1_1/q" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -6.4396
cap "SRegister_10$1_1/q" "SRegister_10$1_1/out[10]" 14.6494
cap "SRegister_10$1_1/out[10]" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 16.0373
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.0681427
cap "SRegister_10$1_1/q" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 15.8248
cap "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.325682
cap "SRegister_10$1_1/q" "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" -0.870662
cap "SRegister_10$1_1/default10" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -17.4801
cap "SRegister_10$1_1/out[10]" "SRegister_10$1_1/default10" -0.38323
cap "SRegister_10$1_1/q" "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.358174
cap "SRegister_10$1_1/out[10]" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 5.35689
cap "SRegister_10$1_1/q" "SRegister_10$1_1/default10" -40.6465
cap "SRegister_10$1_1/default10" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.0335
cap "SRegister_10$1_1/default10" "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" 3.92459
cap "SRegister_10$1_1/out[10]" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 10.6388
cap "SRegister_10$1_1/en" "SRegister_10$1_1/d" -0.425659
cap "SRegister_10$1_1/en" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/VNW" -0.234578
cap "SRegister_10$1_1/en" "SRegister_10$1_1/phi1" -4.92375
cap "SRegister_10$1_1/en" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.550869
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/en" -0.239793
cap "out[11]" "SRegister_10$1_1/en" 3.5743
cap "SRegister_10$1_1/d" "SRegister_10$1_1/en" -1.42744
cap "SRegister_10$1_1/en" "SRegister_10$1_1/VSSd" 0.844722
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" 1.39327
cap "SRegister_10$1_1/en" "SRegister_10$1_1/phi1" -57.9616
cap "SRegister_10$1_1/VSSd" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" -1.56006
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/en" -1.35094
cap "SRegister_10$1_1/en" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" 10.0564
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" "SRegister_10$1_1/en" -2.4507
cap "SRegister_10$1_1/en" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" -0.0550322
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/en" 8.69941
cap "SRegister_10$1_1/en" "SRegister_10$1_1/phi1" -57.4228
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[11]" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/en" 1.82931
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/en" 1.65679
cap "SRegister_10$1_1/VSSd" "SRegister_10$1_1/en" -16.9944
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 5.13492
cap "SRegister_10$1_1/en" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.173778
cap "SRegister_10$1_1/en" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.0323815
cap "SRegister_10$1_1/VSSd" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -34.668
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/en" 1.36294
cap "SRegister_10$1_1/en" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" -0.757782
cap "SRegister_10$1_1/en" "out[11]" 12.0168
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/en" 42.2695
cap "SRegister_10$1_1/en" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" -0.667211
cap "SRegister_10$1_1/en" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.256717
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" "SRegister_10$1_1/en" -3.15642
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[11]" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_6/en" "SRegister_10$1_1/default1" -26.6168
cap "SRegister_10$1_1/Register_unitcell$1_6/en" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 6.89483
cap "SRegister_10$1_1/Register_unitcell$1_6/en" "SRegister_10$1_1/Register_unitcell$1_0/phi1" -57.9265
cap "SRegister_10$1_1/Register_unitcell$1_6/en" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 22.155
cap "SRegister_10$1_1/Register_unitcell$1_6/en" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.377092
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/out[1]" 0.895905
cap "SRegister_10$1_1/default1" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -40.0072
cap "SRegister_10$1_1/Register_unitcell$1_6/en" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.255187
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 15.8064
cap "SRegister_10$1_1/Register_unitcell$1_6/en" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 23.6013
cap "SRegister_10$1_1/Register_unitcell$1_6/en" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -1.39084
cap "SRegister_10$1_1/Register_unitcell$1_6/en" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -0.281521
cap "SRegister_10$1_1/Register_unitcell$1_6/en" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.198424
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/out[1]" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_6/en" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" -1.55977
cap "SRegister_10$1_1/Register_unitcell$1_6/en" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.5721
cap "SRegister_10$1_1/Register_unitcell$1_6/en" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 2.20336
cap "SRegister_10$1_1/Register_unitcell$1_6/en" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -0.727165
cap "SRegister_10$1_1/default1" "SRegister_10$1_1/out[1]" 0.393274
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/out[1]" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/out[1]" 0.81538
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/default1" -4.95437e-15
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/out[1]" 13.0274
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_0/en" -10.7323
cap "SRegister_10$1_1/Register_unitcell$1_0/phi1" "SRegister_10$1_1/Register_unitcell$1_0/en" -58.2937
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.358685
cap "SRegister_10$1_1/out[1]" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 3.67209
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_1/out[1]" 0.479914
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 5.16715
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 1.1139
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/out[1]" 1.00369
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" "SRegister_10$1_1/out[1]" -0.00832917
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_0/en" -0.38569
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 5.57242
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_0/en" -0.273975
cap "SRegister_10$1_1/out[1]" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.00143425
cap "SRegister_10$1_1/default1" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -16.8635
cap "SRegister_10$1_1/out[1]" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 4.61787
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 4.19445
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_0/en" -0.576105
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.91778
cap "SRegister_10$1_1/default1" "SRegister_10$1_1/out[1]" -0.00159312
cap "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" "SRegister_10$1_1/Register_unitcell$1_0/en" -3.21213
cap "SRegister_10$1_1/default1" "SRegister_10$1_1/Register_unitcell$1_0/en" -9.06772
cap "SRegister_10$1_1/Register_unitcell$1_6/q" "SRegister_10$1_1/Register_unitcell$1_0/en" -0.256717
cap "SRegister_10$1_1/out[1]" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.04261
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.03643
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.77502
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.276894
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_0/en" -0.272174
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_1/Register_unitcell$1_0/en" -0.595913
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_0/en" 1.53456
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_0/en" -0.667211
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" -1.40597
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/Register_unitcell$1_6/q" -0.198424
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" -18.2007
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/out[1]" 40.262
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 7.57081
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/out[1]" 3.29671
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_0/en" 31.644
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_0/en" -0.361457
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/Register_unitcell$1_0/phi1" -57.0908
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" -0.358685
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 6.50116
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.541176
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/out[1]" 5.07206
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_1/out[1]" 8.8048
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" "SRegister_10$1_1/Register_unitcell$1_0/en" -2.00776
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.91778
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_0/en" -0.299894
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/en" -6.94949
cap "SRegister_10$1_1/out[1]" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.698028
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/Register_unitcell$1_7/phi1" -57.9265
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" "SRegister_10$1_1/Register_unitcell$1_0/en" -2.64971
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_0/en" 1.11561
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -0.727165
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/Register_unitcell$1_0/en" 3.5663
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[11]" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_0/en" -0.521993
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/en" -26.6168
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.550869
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_0/en" 3.7175
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -40.0072
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" -0.396325
cap "SRegister_10$1_1/default2" "out[11]" 0.397438
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/out[2]" -0.00416441
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_0/en" 13.6695
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "out[11]" 1.73755
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.256717
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[11]" 0.134403
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/out[2]" -0.715678
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.797903
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 6.73925
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.397438
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/out[2]" -0.00159312
cap "SRegister_10$1_1/out[2]" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.74565
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 3.17733
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.91778
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 2.15106e-15
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.255187
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_0/q" -0.256717
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -0.868847
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.198424
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" -1.97049
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.77502
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/default2" -16.9944
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/out[2]" -8.0685
cap "SRegister_10$1_1/out[2]" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.454978
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 26.3494
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 1.1139
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 2.91778
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -0.667211
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_7/phi1" -57.9265
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 20.5851
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.03643
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.38502
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -33.1574
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 21.3788
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -0.576105
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_1/out[2]" 0.479914
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/out[2]" 3.27465
cap "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -1.90674
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_7/en" -0.299894
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_7/phi1" -58.0471
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_7/en" -1.18228
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" -2.62948
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/out[2]" 1.92945
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.550869
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_7/en" -0.210066
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/out[2]" 2.30259
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/out[2]" 25.1515
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/default2" 0.977173
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "out[11]" 2.0346
cap "SRegister_10$1_1/out[2]" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.698028
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/out[2]" 2.87996
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/out[2]" 1.19019
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_0/q" -0.198424
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.375111
cap "SRegister_10$1_1/out[2]" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 29.7661
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.70133
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/out[2]" 0.968387
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/out[2]" 0.358747
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 7.57081
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.256717
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_7/en" -0.0621088
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[11]" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 6.12605
cap "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_7/en" -57.3374
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/out[2]" 2.9763
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.263481
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_7/en" -0.667211
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_7/en" 1.53456
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "out[11]" 13.5565
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_7/en" 46.5598
cap "SRegister_10$1_1/default3" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -34.668
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/out[2]" 1.79466
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 1.65679
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_7/en" -0.757782
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" "SRegister_10$1_1/Register_unitcell$1_7/en" -3.13169
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.91778
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[11]" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_7/en" -0.223693
cap "SRegister_10$1_1/default3" "SRegister_10$1_1/Register_unitcell$1_7/en" -16.9944
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.358685
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -0.727165
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" "SRegister_10$1_1/Register_unitcell$1_7/en" -1.51792
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_7/en" 0.598794
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[11]" 0.397438
cap "SRegister_10$1_1/out[3]" "SRegister_10$1_1/default3" -0.00416441
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 2.91778
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_7/en" 19.7925
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.550869
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[11]" 0.700407
cap "SRegister_10$1_1/default3" "SRegister_10$1_1/Register_unitcell$1_7/en" -26.6168
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 13.8572
cap "SRegister_10$1_1/out[3]" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.0980021
cap "SRegister_10$1_1/default3" "out[11]" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.255187
cap "SRegister_10$1_1/default3" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -40.0072
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -1.39084
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/Register_unitcell$1_7/en" 3.30282
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_8/phi1" -57.9265
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.198424
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_7/en" 23.5275
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[11]" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[11]" 0.797903
cap "SRegister_10$1_1/default3" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -4.95437e-15
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 2.91778
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -0.16035
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_7/en" 6.89483
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[11]" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_1/Register_unitcell$1_7/q" "SRegister_10$1_1/Register_unitcell$1_8/en" -0.256717
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_8/en" 1.03643
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/out[3]" 5.51667
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_8/en" -0.506861
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/out[3]" 1.74565
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/out[3]" 1.07224
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" "SRegister_10$1_1/Register_unitcell$1_8/en" -3.18746
cap "SRegister_10$1_1/default3" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -18.2502
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[11]" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.77502
cap "SRegister_10$1_1/default3" "SRegister_10$1_1/Register_unitcell$1_8/en" -9.74749
cap "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/Register_unitcell$1_8/en" -58.2937
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 1.1139
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_8/en" 6.14046
cap "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_8/en" -0.576105
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" "SRegister_10$1_1/out[3]" -0.00832917
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/out[3]" 0.454978
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_8/en" -0.181677
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_8/en" -11.7645
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[11]" 0.684609
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 7.52157
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_8/en" 6.55687
cap "SRegister_10$1_1/default3" "SRegister_10$1_1/out[3]" -0.00159312
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/out[3]" -0.00143425
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.358685
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_1/out[3]" 0.479914
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_1/out[3]" 16.3156
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_8/en" 1.53456
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[11]" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/out[3]" 4.67462
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_8/en" -6.26972
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/out[3]" 3.27465
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 6.50116
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" -1.40597
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_7/q" -0.198424
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" -16.814
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" -0.636558
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "out[11]" 13.7442
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/out[3]" 2.89927
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_8/en" 30.4443
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.272174
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A1" "SRegister_10$1_1/out[3]" 2.30259
cap "SRegister_10$1_1/out[3]" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.698028
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_8/phi1" -57.0908
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" -0.359861
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 7.20292
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[11]" 0.306027
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_8/en" -0.299894
cap "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" "SRegister_10$1_1/Register_unitcell$1_8/en" -1.94863
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.24669
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/out[3]" 26.3399
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/out[3]" 1.19019
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.369193
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" -2.71196
cap "out[13]" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.134403
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.671089
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -40.0072
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -0.419532
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.256717
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[11]" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.367892
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" -0.0306527
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/out[4]" -0.00416441
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/default4" -26.6168
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -0.727165
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "out[11]" 1.84698
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.65679
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 3.5663
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" -0.397921
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 14.5934
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.550869
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[11]" 0.0914108
cap "out[11]" "SRegister_10$1_1/default4" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_9/phi1" "SRegister_10$1_1/Register_unitcell$1_8/en" -57.9265
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 3.26388
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_8/q" -0.256717
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[11]" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.03643
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[11]" 0.797903
cap "SRegister_10$1_1/out[4]" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.454978
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/default4" -1.40166e-15
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -0.576105
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[11]" 1.38502
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_9/phi1" -57.9265
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -0.971308
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 1.1139
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" -1.87985
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -34.5442
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/default4" -16.9944
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_1/out[4]" "SRegister_10$1_1/default4" -0.00159312
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[11]" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 3.63096
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.255187
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.77502
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 6.73925
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 21.3998
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 21.3788
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.198424
cap "SRegister_10$1_1/out[4]" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.50626
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 26.3494
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/out[4]" 0.397398
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -0.667211
cap "SRegister_10$1_1/out[4]" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.74565
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[11]" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.550869
cap "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -1.7334
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" -2.75938
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/out[4]" 0.698028
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/out[4]" 3.27465
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" -1.0681
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_8/q" -0.198424
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/out[4]" 22.2038
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/out[4]" 2.30259
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/default4" -1.06025
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/out[4]" 2.87996
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/out[4]" 1.92945
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.180338
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_9/en" -0.299894
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_9/phi1" -58.2303
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/out[4]" 1.19019
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "out[11]" 0.494903
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_1/out[4]" 0.479914
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -1.35621
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/out[4]" 24.0384
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_9/en" -0.757782
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_9/en" 14.9412
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.50116
cap "SRegister_10$1_1/out[4]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.358747
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_9/en" -0.0918361
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 7.57081
cap "SRegister_10$1_1/Register_unitcell$1_9/phi1" "SRegister_10$1_1/Register_unitcell$1_9/en" -57.1542
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_9/en" -0.256717
cap "SRegister_10$1_1/out[4]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.968387
cap "SRegister_10$1_1/default5" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -33.4546
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 51.3151
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/Register_unitcell$1_9/en" 1.65679
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_9/en" 1.53456
cap "SRegister_10$1_1/out[4]" "SRegister_10$1_1/Register_unitcell$1_9/en" 2.9763
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.358685
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_9/en" -0.667211
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" -3.0018
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/default5" -14.957
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_9/en" -0.337877
cap "SRegister_10$1_1/out[4]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.79466
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_9/en" -1.39084
cap "out[11]" "SRegister_10$1_1/default5" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_9/en" -0.198424
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_9/en" 17.989
cap "SRegister_10$1_1/default5" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -40.0072
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/default5" -4.95437e-15
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/default5" -26.6168
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 3.5663
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_9/en" -0.255187
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_9/en" -0.0159425
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.797903
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_9/en" -0.727165
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_1/out[5]" "SRegister_10$1_1/default5" -0.00416441
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_9/en" 0.155001
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 24.242
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 6.89483
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_1/phi1" -57.9265
cap "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_9/en" -0.550869
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" -1.65396
cap "SRegister_10$1_1/out[5]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.0980021
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[11]" 0.641071
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 12.5349
cap "SRegister_10$1_1/default5" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -19.6369
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[11]" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[11]" 0.743946
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_1/en" 1.03643
cap "SRegister_10$1_1/out[5]" "SRegister_10$1_1/Register_unitcell$1_1/en" 1.07224
cap "SRegister_10$1_1/Register_unitcell$1_1/en" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -12.3116
cap "SRegister_10$1_1/Register_unitcell$1_1/en" "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.181677
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_1/en" 8.36038
cap "SRegister_10$1_1/out[5]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.454978
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_1/out[5]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 5.51667
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[11]" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/out[5]" 1.74565
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 8.84391
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_1/en" 6.73925
cap "SRegister_10$1_1/Register_unitcell$1_1/en" "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -0.651268
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_1/Register_unitcell$1_1/en" 1.1139
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.77502
cap "SRegister_10$1_1/out[5]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.00832917
cap "SRegister_10$1_1/Register_unitcell$1_1/en" "SRegister_10$1_1/Register_unitcell$1_9/q" -0.256717
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.358685
cap "SRegister_10$1_1/Register_unitcell$1_1/en" "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" -3.05142
cap "SRegister_10$1_1/out[5]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.00143425
cap "SRegister_10$1_1/Register_unitcell$1_1/en" "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -0.576105
cap "SRegister_10$1_1/Register_unitcell$1_1/en" "SRegister_10$1_1/default5" -10.4273
cap "SRegister_10$1_1/Register_unitcell$1_1/en" "SRegister_10$1_1/Register_unitcell$1_1/phi1" -58.2937
cap "SRegister_10$1_1/out[5]" "SRegister_10$1_1/default5" -0.00159312
cap "SRegister_10$1_1/out[5]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 3.27465
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_1/en" 1.53456
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_1/en" -0.502134
cap "SRegister_10$1_1/out[5]" "SRegister_10$1_1/Register_unitcell$1_1/en" 26.3399
cap "SRegister_10$1_1/out[5]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.698028
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.083462
cap "SRegister_10$1_1/default6" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -15.4272
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" "SRegister_10$1_1/Register_unitcell$1_1/en" -2.06764
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.612733
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_1/en" -0.299894
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_1/en" -0.359861
cap "SRegister_10$1_1/out[5]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 4.67462
cap "SRegister_10$1_1/out[5]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A1" 2.30259
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_1/en" -1.40597
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_1/out[5]" 0.479914
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_1/en" -0.369193
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_9/q" "SRegister_10$1_1/Register_unitcell$1_1/en" -0.198424
cap "SRegister_10$1_1/default6" "SRegister_10$1_1/Register_unitcell$1_1/en" -5.58994
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 6.50116
cap "SRegister_10$1_1/out[5]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 16.3156
cap "SRegister_10$1_1/Register_unitcell$1_1/en" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 5.55957
cap "SRegister_10$1_1/out[5]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.19019
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_1/en" -0.272174
cap "SRegister_10$1_1/out[5]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 2.89927
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_1/en" 13.6347
cap "SRegister_10$1_1/Register_unitcell$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_1/en" -57.0908
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_1/en" 29.9104
cap "SRegister_10$1_1/default6" "SRegister_10$1_1/Register_unitcell$1_1/en" -22.1407
cap "out[15]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.134403
cap "SRegister_10$1_1/Register_unitcell$1_1/en" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.01124
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_1/en" 1.9564
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_1/en" -0.397921
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_1/en" -0.727165
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_1/en" 15.4372
cap "SRegister_10$1_1/Register_unitcell$1_1/en" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 3.5663
cap "out[11]" "SRegister_10$1_1/default6" 0.397438
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.313976
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_1/en" 1.65679
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_1/en" -0.550869
cap "SRegister_10$1_1/default6" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -36.9521
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" "SRegister_10$1_1/Register_unitcell$1_1/en" -2.68358
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.30504
cap "SRegister_10$1_1/Register_unitcell$1_1/en" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 2.95871
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_2/phi1" "SRegister_10$1_1/Register_unitcell$1_1/en" -57.9265
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_1/en" -0.317071
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_1/en" -0.165077
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_1/en" -0.256717
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 2.91778
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 22.0759
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.91778
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_2/en" -0.417352
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/default6" -0.00416441
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_2/en" -1.07377
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_2/en" -0.198424
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.03643
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.38502
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 2.91778
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.74565
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.797903
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 3.93612
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.27587
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_2/en" -0.255187
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.16894
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 6.38735
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_1/q" "SRegister_10$1_1/Register_unitcell$1_2/en" -0.256717
cap "SRegister_10$1_1/default6" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -37.7231
cap "SRegister_10$1_1/Register_unitcell$1_2/phi1" "SRegister_10$1_1/Register_unitcell$1_2/en" -57.9265
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" -1.93976
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.454978
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/default6" -21.4704
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 21.3788
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_2/en" -0.667211
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 1.1139
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.310002
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 26.3494
cap "SRegister_10$1_1/default6" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -7.10543e-15
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_2/en" -0.105556
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.479914
cap "SRegister_10$1_1/Register_unitcell$1_2/phi1" "SRegister_10$1_1/Register_unitcell$1_2/en" -58.2937
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_2/en" -3.26009
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.19019
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.49915
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_2/en" -0.550869
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/Register_unitcell$1_2/en" 8.56317
cap "SRegister_10$1_1/default6" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -2.9963
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.698028
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" "SRegister_10$1_1/Register_unitcell$1_2/en" -2.77038
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 3.27465
cap "SRegister_10$1_1/Register_unitcell$1_1/q" "SRegister_10$1_1/Register_unitcell$1_2/en" -0.198424
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/default6" -0.00159312
cap "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_2/en" -0.158753
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_2/en" -0.965636
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.87996
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.351897
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 1.92945
cap "SRegister_10$1_1/default6" "SRegister_10$1_1/Register_unitcell$1_2/en" -2.26996
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 21.5286
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[11]" 0.0874364
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 2.30259
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" -2.84024
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/default7" -13.7472
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_2/en" 1.53456
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" -0.667211
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/out[6]" 0.968387
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[11]" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" -0.595913
cap "SRegister_10$1_1/default7" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -32.0679
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.50116
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" -0.757782
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_2/en" -0.440338
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/out[6]" 18.849
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_2/en" -0.256717
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "out[11]" 15.0323
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 7.57081
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.358685
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 49.7224
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_2/en" -0.299894
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/out[6]" 1.79466
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.166619
cap "SRegister_10$1_1/out[6]" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.358747
cap "SRegister_10$1_1/Register_unitcell$1_2/phi1" "SRegister_10$1_1/Register_unitcell$1_2/en" -57.0908
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/Register_unitcell$1_2/en" 1.65679
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[11]" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 27.4814
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 6.89483
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.550869
cap "SRegister_10$1_1/default7" "out[11]" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[11]" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" -1.66911
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -1.39084
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.198424
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[11]" 0.581734
cap "SRegister_10$1_1/out[7]" "SRegister_10$1_1/default7" -0.00416441
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_2/en" -0.255187
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_3/phi1" -57.9265
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[11]" 0.797903
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[11]" 0.397438
cap "SRegister_10$1_1/default7" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -40.0072
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/default7" -4.95437e-15
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "out[11]" 0.558867
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/default7" -26.6168
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 3.5663
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -0.727165
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 11.2126
cap "SRegister_10$1_1/out[7]" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.0980021
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 16.1855
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_1/out[7]" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.454978
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_3/en" -0.181677
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.77502
cap "SRegister_10$1_1/out[7]" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 5.51667
cap "SRegister_10$1_1/out[7]" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.74565
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_3/en" -0.576105
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.358685
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_1/Register_unitcell$1_3/en" 1.1139
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" "SRegister_10$1_1/Register_unitcell$1_3/en" -3.03627
cap "SRegister_10$1_1/default7" "SRegister_10$1_1/Register_unitcell$1_3/en" -11.107
cap "SRegister_10$1_1/out[7]" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.00832917
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[11]" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_2/q" "SRegister_10$1_1/Register_unitcell$1_3/en" -0.256717
cap "SRegister_10$1_1/default7" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -21.0236
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_3/en" 1.03643
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[11]" 0.803282
cap "SRegister_10$1_1/out[7]" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.00143425
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_3/en" -12.4444
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_3/en" 10.1639
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[11]" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_3/phi1" "SRegister_10$1_1/Register_unitcell$1_3/en" -58.2937
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.91778
cap "SRegister_10$1_1/out[7]" "SRegister_10$1_1/default7" -0.00159312
cap "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_3/en" -0.667211
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_3/en" 6.73925
cap "SRegister_10$1_1/out[7]" "SRegister_10$1_1/Register_unitcell$1_3/en" 1.07224
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 10.1663
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/out[7]" 0.698028
cap "SRegister_10$1_1/default8" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -14.0405
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_3/en" -0.398152
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/out[7]" 3.27465
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "out[11]" 13.5253
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 29.0153
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_1/out[7]" 0.479914
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.369193
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_3/en" -0.299894
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "SRegister_10$1_1/Register_unitcell$1_2/q" -0.198424
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_3/en" -0.338526
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/out[7]" 2.89927
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_3/en" -1.40597
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" -2.17984
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A1" "SRegister_10$1_1/out[7]" 2.30259
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/out[7]" 3.68121
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_3/en" 1.53456
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "SRegister_10$1_1/Register_unitcell$1_3/phi1" -57.0908
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "SRegister_10$1_1/out[7]" 26.3399
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_3/en" -0.272174
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/out[7]" 1.19019
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 4.77788
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "SRegister_10$1_1/default8" -4.91017
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[11]" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.50116
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/out[7]" 16.3156
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 3.5663
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 17.337
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_3/en" -0.256717
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[17]" 0.993412
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "out[11]" 2.06583
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_3/en" 2.68857
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" -2.66203
cap "SRegister_10$1_1/default8" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -33.933
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_3/en" -0.727165
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_1/Register_unitcell$1_3/en" -57.9265
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[17]" 0.134403
cap "SRegister_10$1_1/default8" "out[11]" 0.178847
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[11]" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" -0.269059
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_3/en" -0.550869
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "SRegister_10$1_1/default8" -19.1532
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.79293
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[11]" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_3/en" 1.65679
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_3/en" -0.214611
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" -0.419256
cap "SRegister_10$1_1/Register_unitcell$1_4/phi1" "SRegister_10$1_1/Register_unitcell$1_4/en" -57.9265
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_4/en" 5.49162
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_4/en" -0.255187
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[11]" 0.0874364
cap "SRegister_10$1_1/default8" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -40.7422
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.641911
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_4/en" 22.0418
cap "SRegister_10$1_1/out[8]" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.16894
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[11]" 0.797903
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_1/Register_unitcell$1_4/en" 1.1139
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/default8" 1.42109e-14
cap "SRegister_10$1_1/out[8]" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.74565
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_4/en" 26.3494
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[11]" 1.38502
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 21.3788
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_4/en" 4.20626
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[11]" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_4/en" -0.667211
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_1/Register_unitcell$1_3/q" "SRegister_10$1_1/Register_unitcell$1_4/en" -0.256717
cap "SRegister_10$1_1/out[8]" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.454978
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_4/en" 1.03643
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_4/en" -1.17623
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[11]" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_4/en" -0.198424
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/default8" 9.71445e-17
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" "SRegister_10$1_1/Register_unitcell$1_4/en" -2.04518
cap "SRegister_10$1_1/default8" "SRegister_10$1_1/Register_unitcell$1_4/en" -24.458
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_4/en" -0.210605
cap "SRegister_10$1_1/out[8]" "SRegister_10$1_1/default8" -0.00416441
cap "SRegister_10$1_1/default8" "out[11]" 0.218591
cap "SRegister_10$1_1/out[8]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.87996
cap "SRegister_10$1_1/default8" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -4.38302
cap "SRegister_10$1_1/Register_unitcell$1_4/en" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" -2.77038
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_4/en" 1.24763
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_4/en" -0.829376
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[11]" 0.310002
cap "SRegister_10$1_1/Register_unitcell$1_3/q" "SRegister_10$1_1/Register_unitcell$1_4/en" -0.198424
cap "SRegister_10$1_1/out[8]" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.19019
cap "SRegister_10$1_1/out[8]" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 21.5286
cap "SRegister_10$1_1/out[8]" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.479914
cap "SRegister_10$1_1/out[8]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 1.92945
cap "SRegister_10$1_1/out[8]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.698028
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_4/en" -0.0257951
cap "SRegister_10$1_1/Register_unitcell$1_4/en" "SRegister_10$1_1/default8" -2.94974
cap "SRegister_10$1_1/Register_unitcell$1_4/phi1" "SRegister_10$1_1/Register_unitcell$1_4/en" -58.2937
cap "SRegister_10$1_1/out[8]" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 3.27465
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.13311
cap "SRegister_10$1_1/out[8]" "SRegister_10$1_1/Register_unitcell$1_4/en" 8.56317
cap "SRegister_10$1_1/Register_unitcell$1_4/en" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -4.23061
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_4/en" -0.550869
cap "SRegister_10$1_1/out[8]" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 2.30259
cap "SRegister_10$1_1/out[8]" "SRegister_10$1_1/default8" -0.00159312
cap "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_4/en" -0.365501
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/Register_unitcell$1_4/en" 1.65679
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_4/en" 7.57081
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.358685
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_1/Register_unitcell$1_4/en" -0.595913
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 6.50116
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_1/Register_unitcell$1_4/en" -0.757782
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_4/en" 1.53456
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_4/en" -0.576598
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_4/en" 46.9157
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/out[8]" 1.79466
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_4/en" -0.246379
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.397438
cap "SRegister_10$1_1/out[8]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.968387
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" "SRegister_10$1_1/Register_unitcell$1_4/en" -2.6245
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -30.6812
cap "SRegister_10$1_1/Register_unitcell$1_4/phi1" "SRegister_10$1_1/Register_unitcell$1_4/en" -57.0908
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_4/en" -0.256717
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_4/en" -13.0678
cap "SRegister_10$1_1/out[8]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.358747
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_1/Register_unitcell$1_4/en" -0.667211
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_4/en" 14.8384
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_4/en" -0.299894
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_1/out[8]" "SRegister_10$1_1/Register_unitcell$1_4/en" 18.849
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_4/en" -0.255187
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.522398
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_4/en" 14.382
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 2.91778
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_1/Register_unitcell$1_4/en" -1.39084
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.66226
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.000134366
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_4/en" 13.9685
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_1/Register_unitcell$1_4/en" -0.198424
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/default9" 0.00469132
cap "SRegister_10$1_1/Register_unitcell$1_4/en" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 3.56538
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -39.9443
cap "SRegister_10$1_1/Register_unitcell$1_4/en" "SRegister_10$1_1/Register_unitcell$1_5/phi1" -57.9265
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" "SRegister_10$1_1/Register_unitcell$1_4/en" -1.74831
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.00935883
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_4/en" -0.727165
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/default9" 0.000133078
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 9.89021
cap "SRegister_10$1_1/Register_unitcell$1_4/en" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 6.89274
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_4/en" 0.75272
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/out[9]" -0.00413914
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.114695
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 2.91778
cap "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_1/Register_unitcell$1_4/en" -0.550869
cap "out[11]" "SRegister_10$1_1/default9" 0.399454
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_4/en" -26.5837
cap "SRegister_10$1_1/Register_unitcell$1_5/en" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -0.667211
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/out[9]" -0.00143425
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.358685
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 11.4886
cap "SRegister_10$1_1/Register_unitcell$1_5/en" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" -3.11329
cap "SRegister_10$1_1/out[9]" "SRegister_10$1_1/default9" -0.00159097
cap "SRegister_10$1_1/Register_unitcell$1_5/en" "SRegister_10$1_1/default9" -11.7868
cap "SRegister_10$1_1/Register_unitcell$1_5/en" "SRegister_10$1_1/Register_unitcell$1_5/phi1" -55.4997
cap "SRegister_10$1_1/Register_unitcell$1_5/en" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -0.576105
cap "SRegister_10$1_1/Register_unitcell$1_5/en" "SRegister_10$1_1/out[9]" 1.07224
cap "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -22.4104
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/out[9]" 0.454978
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_5/en" 1.03643
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_5/en" "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.181677
cap "SRegister_10$1_1/Register_unitcell$1_5/en" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 3.87506
cap "SRegister_10$1_1/out[9]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 5.61468
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.135644
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_5/en" 6.73925
cap "SRegister_10$1_1/Register_unitcell$1_5/en" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 1.1139
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.397438
cap "SRegister_10$1_1/out[9]" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.00832917
cap "SRegister_10$1_1/Register_unitcell$1_5/en" "SRegister_10$1_1/Register_unitcell$1_4/q" -0.256717
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.77502
cap "SRegister_10$1_1/out[9]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.74565
cap "SRegister_10$1_1/Register_unitcell$1_5/en" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 11.9674
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.862619
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[11]" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/out[9]" 0.698028
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.52656e-16
cap "SRegister_10$1_1/default10" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -12.6538
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/out[9]" 3.27465
cap "SRegister_10$1_1/Register_unitcell$1_5/en" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 1.28271
cap "SRegister_10$1_1/Register_unitcell$1_5/en" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 36.5789
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_1/out[9]" 0.479914
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_1/Register_unitcell$1_5/en" 0.854689
cap "SRegister_10$1_1/Register_unitcell$1_5/en" "out[11]" 13.4159
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_5/en" -0.299894
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/out[9]" 2.89927
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_5/en" 0.612859
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A1" "SRegister_10$1_1/out[9]" 2.30259
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/out[9]" 3.68121
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_5/en" 1.53456
cap "SRegister_10$1_1/Register_unitcell$1_5/en" "SRegister_10$1_1/out[9]" 28.8865
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/out[9]" 1.19019
cap "SRegister_10$1_1/Register_unitcell$1_5/en" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 5.14769
cap "SRegister_10$1_1/Register_unitcell$1_5/en" "SRegister_10$1_1/default10" -2.56469
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.50116
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/out[9]" 16.3156
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_1/default10" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -34.668
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91778
cap "SRegister_10$1_1/Register_unitcell$1_5/en" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.0887103
cap "out[19]" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.993412
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_5/en" 2.17525
cap "SRegister_10$1_1/Register_unitcell$1_5/en" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 28.594
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.397438
cap "out[19]" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.134403
cap "SRegister_10$1_1/default10" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -40.0072
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[11]" 0.797903
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 20.5348
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/out[10]" 0.426854
cap "SRegister_10$1_1/default10" "SRegister_10$1_1/q" 0.289875
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[11]" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/q" 13.6743
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_1/default10" -0.0189063
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.91778
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/q" 19.9594
cap "SRegister_10$1_1/default10" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 9.25648e-15
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.525458
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/q" 4.06257
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[11]" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_1/q" 0.721741
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_1/q" 1.22221
cap "SRegister_10$1_1/default10" "SRegister_10$1_1/out[10]" -0.00256844
cap "SRegister_10$1_1/default10" "out[11]" 0.397438
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 2.91778
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/out[10]" -0.317068
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/q" 9.0977
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[11]" 1.38502
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_1/q" 1.95048
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/out[10]" 0.0353887
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/q" 10.5706
cap "SRegister_10$1_1/default10" "SRegister_10$1_1/out[10]" -0.00146013
cap "SRegister_10$1_1/q" "SRegister_10$1_1/out[10]" 19.7559
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/out[10]" 0.00730429
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.79315
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/out[10]" 14.4419
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/out[10]" 0.0130602
cap "SRegister_10$1_1/default10" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -7.40409
cap "SRegister_10$1_1/q" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 9.80514
cap "out[11]" "SRegister_10$1_1/en" 1.77636e-15
cap "SRegister_10$1_1/en" "out[11]" 3.14934
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "out[11]" 0.706849
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.596358
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.80216
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.777538
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.847046
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 5.86355
cap "out[11]" "SRegister_10$1_1/en" 10.6739
cap "SRegister_10$1_1/out[1]" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 8.55916
cap "SRegister_10$1_1/out[1]" "SRegister_10$1_1/default1" 0.790283
cap "SRegister_10$1_1/out[1]" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.56272
cap "SRegister_10$1_1/out[1]" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.466948
cap "SRegister_10$1_1/out[1]" "SRegister_10$1_1/Register_unitcell$1_6/en" 1.77636e-15
cap "SRegister_10$1_1/out[1]" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 1.38512
cap "SRegister_10$1_1/out[1]" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 2.11287
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_1/out[1]" 0.940098
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/out[1]" 1.77636e-15
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_1/out[1]" 1.0613
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_1/out[1]" 2.09909
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/out[1]" 3.95887
cap "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_1/out[1]" 0.432089
cap "SRegister_10$1_1/out[1]" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 2.30109
cap "SRegister_10$1_1/out[1]" "SRegister_10$1_1/Register_unitcell$1_0/en" 12.1101
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_1/out[1]" 0.596358
cap "SRegister_10$1_1/out[1]" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.274267
cap "SRegister_10$1_1/out[1]" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.80216
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.857642
cap "SRegister_10$1_1/Register_unitcell$1_0/en" "out[11]" 1.71317
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 2.23217
cap "out[11]" "SRegister_10$1_1/default2" 0.790283
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 8.87277
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "out[11]" 0.503271
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[11]" 2.56604
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "out[11]" 1.77636e-15
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 2.50282
cap "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "out[11]" 0.432089
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 1.25522
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.3366
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.0613
cap "SRegister_10$1_1/out[2]" "out[11]" 0.941085
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_7/en" 1.7927
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.96292
cap "out[11]" "SRegister_10$1_1/out[2]" 0.041949
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.17612
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.596358
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_7/en" 12.0305
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.192823
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.777538
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.80216
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.148092
cap "SRegister_10$1_1/default3" "out[11]" 0.790283
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[11]" 1.49164
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[11]" 2.11287
cap "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[11]" 2.03935
cap "SRegister_10$1_1/Register_unitcell$1_7/en" "out[11]" 1.77636e-15
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 8.40652
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.0613
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.01117
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "out[11]" 1.77636e-15
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.432089
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.41795
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.12084
cap "SRegister_10$1_1/out[3]" "out[11]" 0.983034
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "out[11]" 12.0417
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 2.28088
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[11]" 1.59472
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[11]" 0.596358
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 8.30353
cap "SRegister_10$1_1/Register_unitcell$1_8/en" "out[11]" 1.78154
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.207438
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 2.23217
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.770698
cap "SRegister_10$1_1/default4" "out[11]" 0.790283
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.777538
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[11]" 6.92277
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "out[11]" 0.432089
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[11]" 1.0613
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 1.34217
cap "SRegister_10$1_1/Register_unitcell$1_8/out" "out[11]" 0.379389
cap "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[11]" 2.56604
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 2.50282
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "out[11]" 1.77636e-15
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_8/out" 0.603645
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.64446
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_9/en" 0.436062
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.48466
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.777538
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.80216
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.596358
cap "SRegister_10$1_1/Register_unitcell$1_9/en" "out[11]" 12.9119
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 2.23217
cap "out[11]" "SRegister_10$1_1/default5" 0.790283
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.42057
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_9/en" 0.475307
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[11]" 8.09118
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 2.11287
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[11]" 1.08225
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.0613
cap "SRegister_10$1_1/Register_unitcell$1_9/out" "out[11]" 0.983034
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "out[11]" 0.432089
cap "SRegister_10$1_1/Register_unitcell$1_1/en" "out[11]" 1.77636e-15
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.56604
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.44939
cap "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[11]" 2.28088
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.09899
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.596358
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_1/en" 11.9733
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.703164
cap "SRegister_10$1_1/default6" "out[11]" 0.790283
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.683755
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 7.87787
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.777538
cap "SRegister_10$1_1/Register_unitcell$1_1/en" "out[11]" 1.84991
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[11]" 2.23217
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.29792
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[11]" 2.50282
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "out[11]" 0.432089
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "out[11]" 1.77636e-15
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 1.42911
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[11]" 7.32588
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.0613
cap "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[11]" 1.6038
cap "SRegister_10$1_1/Register_unitcell$1_2/en" "out[11]" 1.77636e-15
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.268122
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_1/out" 0.983034
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_2/en" 12.8751
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[11]" 1.80216
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[11]" 6.54786
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "out[11]" 0.777538
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[11]" 0.596358
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.34949
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 7.61826
cap "out[11]" "SRegister_10$1_1/default7" 0.790283
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[11]" 2.11287
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 2.23217
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_2/en" 0.948109
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "out[11]" 1.77636e-15
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.56604
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[11]" 1.15333
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "out[11]" 0.432089
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[11]" 4.92232
cap "SRegister_10$1_1/Register_unitcell$1_2/out" "out[11]" 0.983034
cap "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[11]" 1.0613
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[11]" 0.857642
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "out[11]" 11.905
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.596358
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.02237
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[11]" 0.596811
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[11]" 2.23217
cap "SRegister_10$1_1/Register_unitcell$1_3/en" "out[11]" 1.91828
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.944515
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "out[11]" 0.777538
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[11]" 8.13024
cap "SRegister_10$1_1/default8" "out[11]" 0.446625
cap "out[11]" "SRegister_10$1_1/default8" 0.343658
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.432089
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[11]" 2.50282
cap "SRegister_10$1_1/Register_unitcell$1_4/en" "out[11]" 1.77636e-15
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.0613
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[11]" 1.61543
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 1.51605
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 7.33202
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_4/en" 1.77636e-15
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[11]" 0.950613
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_3/out" 0.983034
cap "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[11]" 1.6038
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.80216
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.596358
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[11]" 6.21614
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.777538
cap "SRegister_10$1_1/Register_unitcell$1_4/en" "out[11]" 12.7254
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[11]" 7.51564
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 2.23217
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.27841
cap "SRegister_10$1_1/Register_unitcell$1_4/en" "out[11]" 1.09781
cap "out[11]" "SRegister_10$1_1/default9" 0.789219
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[11]" 2.11287
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.56604
cap "SRegister_10$1_1/Register_unitcell$1_5/en" "out[11]" 1.77636e-15
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.2244
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_4/out" 0.983034
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "out[11]" 0.432089
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.0613
cap "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[11]" 5.35664
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[11]" 0.596358
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.60903
cap "SRegister_10$1_1/Register_unitcell$1_5/en" "out[11]" 11.8366
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[11]" 0.770698
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.03146
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "out[11]" 0.777538
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[11]" 2.23217
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[11]" 0.471236
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[11]" 8.46769
cap "SRegister_10$1_1/Register_unitcell$1_5/en" "out[11]" 1.98666
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.432089
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.34731
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.75381
cap "out[11]" "SRegister_10$1_1/default10" 0.790283
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 1.64163
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[11]" 2.50282
cap "out[11]" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.0613
cap "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[11]" -3.55271e-15
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 4.82039
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_5/VDDd" 18.0643
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/default10" 0.107839
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "m1_950816_513481#" 0.274583
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0239321
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "m1_950816_515042#" 0.1977
cap "m1_950816_515042#" "SRegister_10$1_3/Register_unitcell$1_5/VDDd" 8.95384
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_5/VDDd" 2.91778
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 18.0622
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_5/phi1" 0.274583
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/default9" 0.457497
cap "SRegister_10$1_3/out[9]" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.340249
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 5.71774
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_5/phi1" 0.0163802
cap "SRegister_10$1_3/Register_unitcell$1_5/phi2" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 8.95384
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 2.91778
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_5/phi1" 0.0841456
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/default9" 0.106391
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_4/VDDd" 12.3444
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_4/VDDd" 2.91778
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0233023
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_4/phi1" 0.100526
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_4/VDDd" 15.5698
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/out[8]" 0.340249
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/default9" 0.457497
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 2.49235
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 2.91778
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_4/phi1" 0.100526
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0239321
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_3/VDDd" 18.0622
cap "SRegister_10$1_3/Register_unitcell$1_4/phi2" "SRegister_10$1_3/Register_unitcell$1_3/VDDd" 8.95384
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/default8" 0.107839
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_3/VDDd" 2.91778
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_3/phi1" 0.100526
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 0.457497
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 18.0622
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/out[7]" 0.340249
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 4.07572
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 2.91778
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_3/phi1" 0.0133089
cap "SRegister_10$1_3/Register_unitcell$1_3/phi2" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 8.95384
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0872169
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0239321
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_2/VDDd" 2.91778
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_2/VDDd" 13.9865
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/default7" 0.107839
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_2/VDDd" 13.9278
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/out[6]" 0.283998
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0822424
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/default7" 0.394127
cap "SRegister_10$1_3/out[6]" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0562509
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 2.91778
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 4.13436
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_2/phi1" 0.0182834
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/default6" 0.0633695
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0239321
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.100526
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_1/VDDd" 18.0622
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/default6" 0.107839
cap "SRegister_10$1_3/Register_unitcell$1_2/phi2" "SRegister_10$1_3/Register_unitcell$1_1/VDDd" 8.95384
cap "SRegister_10$1_3/Register_unitcell$1_1/VDDd" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 2.91778
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_1/phi1" 0.100526
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 18.0622
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/out[5]" 0.340249
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.457497
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.91778
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_1/phi2" 8.95384
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_1/phi2" 1.86795e-18
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.4337
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.100526
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/default5" 0.107839
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_9/VDDd" 2.77189
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_9/VDDd" 15.6285
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.0239321
cap "SRegister_10$1_3/Register_unitcell$1_9/VDDd" "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.145889
cap "SRegister_10$1_3/out[4]" "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.207168
cap "SRegister_10$1_3/Register_unitcell$1_9/VDDd" "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 12.2858
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0747348
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/default5" 0.307574
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 5.77638
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.91778
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/default4" 0.149923
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/out[4]" 0.133081
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.025791
cap "SRegister_10$1_3/Register_unitcell$1_8/VDDd" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 18.0622
cap "SRegister_10$1_3/Register_unitcell$1_9/phi2" "SRegister_10$1_3/Register_unitcell$1_8/VDDd" 8.95384
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.0239321
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.100526
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/default4" 0.107839
cap "SRegister_10$1_3/Register_unitcell$1_8/VDDd" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 2.91778
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.457497
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 18.0622
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.340249
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.100526
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_8/phi2" 1.86795e-18
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.791687
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.91778
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_8/phi2" 8.95384
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.0239321
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.100526
cap "SRegister_10$1_3/Register_unitcell$1_7/VDDd" "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.13793
cap "SRegister_10$1_3/Register_unitcell$1_7/VDDd" "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 17.2705
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/default3" 0.107839
cap "SRegister_10$1_3/default3" "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.22102
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_7/phi1" 0.0556245
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/out[2]" 0.130337
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_7/VDDd" 1.77984
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_7/VDDd" 10.6438
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0449013
cap "SRegister_10$1_3/out[2]" "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.209912
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 7.4184
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 2.91778
cap "SRegister_10$1_3/default2" "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.236476
cap "SRegister_10$1_3/Register_unitcell$1_0/VDDd" "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 18.0622
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.100526
cap "SRegister_10$1_3/Register_unitcell$1_7/phi2" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" 8.95384
cap "SRegister_10$1_3/default2" "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.107839
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0239321
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" 2.91778
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 18.0622
cap "SRegister_10$1_3/out[1]" "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.340249
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.457497
cap "SRegister_10$1_3/Register_unitcell$1_0/phi1" "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.100526
cap "SRegister_10$1_3/Register_unitcell$1_0/phi2" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 8.95384
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" 2.91778
cap "SRegister_10$1_3/Register_unitcell$1_0/phi1" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.100526
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0239321
cap "SRegister_10$1_3/VSSd" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.107839
cap "SRegister_10$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 18.0622
cap "SRegister_10$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0365143
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/VDDd" 2.91778
cap "SRegister_10$1_3/VSSd" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.134467
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/VDDd" 9.00177
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/phi1" 0.0640116
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/VSSd" 0.32303
cap "SRegister_10$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 9.4906
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_3/out[10]" 0.277088
cap "SRegister_10$1_3/out[10]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.437355
cap "SRegister_10$1_3/out[10]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.03852
cap "SRegister_10$1_3/out[10]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A1" 0.111755
cap "SRegister_10$1_3/default10" "SRegister_10$1_3/q" -39.7964
cap "SRegister_10$1_3/out[10]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.94279
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.61434
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "m1_950816_515042#" 18.2323
cap "SRegister_10$1_3/default10" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.06726
cap "SRegister_10$1_3/default10" "m1_957072_503439#" -2.30897
cap "m1_950816_515042#" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0134611
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/q" 28.1578
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "m1_950816_515042#" 2.17458
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "m1_950816_513481#" 2.10216
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/q" 0.0320185
cap "m1_957072_503439#" "SRegister_10$1_3/q" 3.87431
cap "SRegister_10$1_3/default10" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -47.8294
cap "m1_950816_513481#" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 14.3805
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "m1_957072_503439#" 2.68574
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/q" -2.83557
cap "SRegister_10$1_3/default10" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0472005
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.3137
cap "SRegister_10$1_3/out[10]" "m1_950816_513481#" -1.77636e-15
cap "SRegister_10$1_3/q" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.24731
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.026224
cap "SRegister_10$1_3/default10" "m1_950816_513481#" 3.89603
cap "m1_950816_513481#" "SRegister_10$1_3/q" 37.7411
cap "m1_950816_515042#" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 5.45791
cap "m1_957072_503439#" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.00253121
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "m1_950816_513481#" 5.13791
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0582765
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0937199
cap "SRegister_10$1_3/default10" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.52352
cap "SRegister_10$1_3/q" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.418072
cap "SRegister_10$1_3/default10" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.0335
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "m1_950816_513481#" 19.8476
cap "SRegister_10$1_3/default10" "m1_950816_515042#" -0.678423
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/q" 0.162506
cap "m1_950816_515042#" "SRegister_10$1_3/q" 7.69335
cap "m1_950816_513481#" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 2.15994
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/q" 3.47763
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -1.2372
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "m1_950816_515042#" 0.347926
cap "SRegister_10$1_3/out[10]" "SRegister_10$1_3/default10" -0.638568
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "m1_950816_513481#" 11.9976
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "m1_957072_503439#" 0.146292
cap "m1_957072_503439#" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.206206
cap "SRegister_10$1_3/out[10]" "SRegister_10$1_3/q" 2.49982
cap "SRegister_10$1_3/Register_unitcell$1_5/VDDd" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.11158
cap "SRegister_10$1_3/default10" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -2.17604e-14
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "m1_950816_513481#" 10.0144
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.364248
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/default10" -3.60822e-16
cap "m1_950816_513481#" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 8.14611
cap "SRegister_10$1_3/Register_unitcell$1_5/VDDd" "SRegister_10$1_3/out[10]" 0.406279
cap "m1_950816_513481#" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" 0.507149
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_3/Register_unitcell$1_5/VDDd" -0.396515
cap "SRegister_10$1_3/Register_unitcell$1_5/VDDd" "SRegister_10$1_3/Register_unitcell$1_5/en" -0.725101
cap "SRegister_10$1_3/default10" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.290348
cap "m1_950816_515042#" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 24.6578
cap "m1_950816_513481#" "SRegister_10$1_3/q" 22.5795
cap "m1_950816_513481#" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 3.0534
cap "SRegister_10$1_3/default10" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -7.10543e-15
cap "m1_950816_515042#" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.0222804
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_5/en" 0.108834
cap "m1_950816_515042#" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 3.95212
cap "m1_950816_513481#" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.802261
cap "m1_950816_513481#" "SRegister_10$1_3/Register_unitcell$1_5/VDDd" 54.1277
cap "m1_950816_515042#" "SRegister_10$1_3/default10" -2.2917
cap "m1_950816_515042#" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 10.707
cap "SRegister_10$1_3/Register_unitcell$1_5/VDDd" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.046114
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.0906256
cap "SRegister_10$1_3/default10" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 5.63407
cap "SRegister_10$1_3/Register_unitcell$1_5/VDDd" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.761262
cap "SRegister_10$1_3/default10" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.319424
cap "SRegister_10$1_3/default10" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 4.87021
cap "m1_950816_513481#" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 6.4859
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -1.07922
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/default10" 65.2532
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.19081
cap "m1_950816_515042#" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.48546
cap "m1_950816_515042#" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" 0.712176
cap "m1_950816_515042#" "SRegister_10$1_3/q" 3.97569
cap "m1_950816_515042#" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.0154363
cap "m1_950816_513481#" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 0.0525452
cap "m1_950816_513481#" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" 1.72843
cap "SRegister_10$1_3/Register_unitcell$1_5/VDDd" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 12.6399
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0227809
cap "SRegister_10$1_3/default10" "SRegister_10$1_3/q" 55.0615
cap "SRegister_10$1_3/q" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.473479
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_5/en" 0.187837
cap "SRegister_10$1_3/default10" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 4.41257
cap "m1_950816_513481#" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.394778
cap "m1_950816_515042#" "SRegister_10$1_3/Register_unitcell$1_5/VDDd" 34.8666
cap "SRegister_10$1_3/Register_unitcell$1_5/VDDd" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.387876
cap "SRegister_10$1_3/Register_unitcell$1_5/VDDd" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.24088
cap "SRegister_10$1_3/Register_unitcell$1_5/VDDd" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 8.48163
cap "SRegister_10$1_3/default10" "SRegister_10$1_3/Register_unitcell$1_5/VDDd" -58.7131
cap "m1_950816_513481#" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 6.3959
cap "m1_950816_515042#" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.49648
cap "m1_950816_513481#" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 14.8204
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_5/VDDd" 6.79132
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_5/en" 1.29789
cap "m1_950816_515042#" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" 1.15729
cap "SRegister_10$1_3/Register_unitcell$1_5/VDDd" "SRegister_10$1_3/q" 6.8763
cap "SRegister_10$1_3/default10" "SRegister_10$1_3/out[10]" -0.0898954
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_5/en" 0.120256
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_3/default10" 0.927645
cap "SRegister_10$1_3/Register_unitcell$1_5/VDDd" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" -1.4484
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_5/en" 1.35475
cap "SRegister_10$1_3/default10" "SRegister_10$1_3/Register_unitcell$1_5/en" -3.30663
cap "m1_950816_513481#" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 67.1549
cap "m1_950816_513481#" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 3.52925
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_5/en" 21.2824
cap "m1_950816_513481#" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 36.8833
cap "m1_950816_515042#" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 6.4273
cap "m1_950816_513481#" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 20.9171
cap "SRegister_10$1_3/default10" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 4.10385
cap "m1_950816_513481#" "SRegister_10$1_3/default10" 4.28825
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_5/VDDd" 0.267068
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0171047
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_5/phi1" 1.77882
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_5/VDDd" 3.5867
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_5/phi2" 2.21355
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_5/VDDd" 37.6896
cap "SRegister_10$1_3/default10" "SRegister_10$1_3/Register_unitcell$1_5/VDDd" -91.4984
cap "SRegister_10$1_3/Register_unitcell$1_5/phi2" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.656064
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/Register_unitcell$1_5/VDDd" 1.50355
cap "SRegister_10$1_3/out[9]" "SRegister_10$1_3/default10" 0.619071
cap "SRegister_10$1_3/Register_unitcell$1_5/phi2" "SRegister_10$1_3/Register_unitcell$1_5/phi1" 29.3704
cap "SRegister_10$1_3/Register_unitcell$1_5/phi2" "SRegister_10$1_3/default10" -2.21671
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -0.135338
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/out[9]" 2.33101
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_3/Register_unitcell$1_5/phi1" 0.951835
cap "SRegister_10$1_3/Register_unitcell$1_5/phi2" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.176055
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_5/phi1" 38.9647
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 4.36041
cap "SRegister_10$1_3/Register_unitcell$1_5/VDDd" "SRegister_10$1_3/Register_unitcell$1_5/en" 0.163805
cap "SRegister_10$1_3/default10" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.514264
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "SRegister_10$1_3/Register_unitcell$1_5/phi1" 2.36171
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_5/VDDd" 1.20397
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_5/phi2" 0.542324
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_5/en" 0.589732
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_5/phi1" 18.712
cap "SRegister_10$1_3/Register_unitcell$1_5/phi2" "SRegister_10$1_3/Register_unitcell$1_5/VDDd" 57.4369
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -0.350225
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_5/en" 0.0234973
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_5/VDDd" 0.965488
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 27.7841
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_5/phi2" 1.49227
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "SRegister_10$1_3/Register_unitcell$1_5/phi2" 1.32367
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_5/phi1" 1.53142
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_5/VDDd" 2.14684
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_5/phi2" 2.06278
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_5/phi1" 22.4467
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.257656
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 1.46911
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/default10" 0.0587592
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 5.46248
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 4.44089e-16
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/default10" 11.6429
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_5/en" 0.0545054
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 7.85057
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/default10" 1.46507
cap "SRegister_10$1_3/Register_unitcell$1_5/VDDd" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.078514
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_5/en" 0.237194
cap "SRegister_10$1_3/default10" "SRegister_10$1_3/Register_unitcell$1_5/en" -5.91333
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_5/en" 5.84218
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/Register_unitcell$1_5/en" 3.02933
cap "SRegister_10$1_3/default9" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -61.9468
cap "SRegister_10$1_3/Register_unitcell$1_4/q" "SRegister_10$1_3/default9" 40.4824
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.18732
cap "SRegister_10$1_3/Register_unitcell$1_5/phi2" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 57.4853
cap "SRegister_10$1_3/Register_unitcell$1_4/q" "SRegister_10$1_3/Register_unitcell$1_5/en" 4.35032
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 17.4295
cap "SRegister_10$1_3/Register_unitcell$1_4/q" "SRegister_10$1_3/Register_unitcell$1_5/phi2" 1.38708
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_4/q" 37.3773
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" -0.622128
cap "SRegister_10$1_3/Register_unitcell$1_5/phi2" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.28229
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 2.71627
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/out[9]" 15.3031
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/out[9]" 3.33463
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/out[9]" 6.71546
cap "SRegister_10$1_3/out[9]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.762795
cap "SRegister_10$1_3/out[9]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 2.35837
cap "SRegister_10$1_3/Register_unitcell$1_4/q" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 7.29914
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/default9" 27.3978
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/default9" 2.93116
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 3.88408
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_5/en" 0.029284
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/out[9]" 0.121698
cap "SRegister_10$1_3/out[9]" "SRegister_10$1_3/default9" 24.6482
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_5/phi2" 2.02358
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 14.0899
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" 0.492741
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" "SRegister_10$1_3/Register_unitcell$1_5/phi2" 0.463214
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/out[9]" 2.57531
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_3/Register_unitcell$1_5/phi1" 0.394778
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/out[9]" 1.11103
cap "SRegister_10$1_3/Register_unitcell$1_5/phi2" "SRegister_10$1_3/out[9]" -2.01152
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/out[9]" 6.2173
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/default9" 2.57465
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.697366
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.186079
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/default9" -2.67709
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "SRegister_10$1_3/Register_unitcell$1_5/phi1" -0.27187
cap "SRegister_10$1_3/Register_unitcell$1_5/phi2" "SRegister_10$1_3/default9" -0.302102
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/default9" 18.2129
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_5/en" 0.0933678
cap "SRegister_10$1_3/out[9]" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.28037
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_5/phi2" 1.35336
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 19.0517
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_5/en" -14.8458
cap "SRegister_10$1_3/Register_unitcell$1_4/q" "SRegister_10$1_3/out[9]" 75.995
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/out[9]" 2.65735
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_5/phi2" -255.657
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/out[9]" 1.03886
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 5.68434e-14
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_5/phi1" -57.8294
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/out[9]" -0.358876
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 3.18502
cap "SRegister_10$1_3/Register_unitcell$1_5/phi2" "SRegister_10$1_3/default9" -2.21671
cap "SRegister_10$1_3/default9" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -82.2222
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.48639
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.912765
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" -1.47667
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.61894
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.0933678
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/default9" -3.55271e-15
cap "SRegister_10$1_3/Register_unitcell$1_4/q" "SRegister_10$1_3/default9" 9.68119
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 3.60727
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0144342
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.77636e-15
cap "SRegister_10$1_3/out[9]" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 9.26067
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 4.04229
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.389834
cap "SRegister_10$1_3/Register_unitcell$1_5/phi2" "SRegister_10$1_3/Register_unitcell$1_5/phi1" -1005.02
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.121873
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 11.6107
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/out[9]" 0.0203671
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.00626672
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 1.08871
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/out[9]" 0.867709
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_4/q" 16.0299
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -0.725101
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.126245
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.215456
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.24088
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 4.26745
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_4/q" 5.05382
cap "SRegister_10$1_3/Register_unitcell$1_4/q" "SRegister_10$1_3/out[9]" 1.74466
cap "SRegister_10$1_3/Register_unitcell$1_5/phi2" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.165046
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.141333
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.104391
cap "SRegister_10$1_3/Register_unitcell$1_5/phi2" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.73472e-18
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0632522
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/default9" -7.10543e-15
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "SRegister_10$1_3/Register_unitcell$1_5/phi1" 0.00920708
cap "SRegister_10$1_3/default9" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.01109
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 3.47513
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.019342
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/default9" -20.3258
cap "SRegister_10$1_3/Register_unitcell$1_5/phi2" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -18.4692
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" -0.396515
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.800877
cap "SRegister_10$1_3/Register_unitcell$1_5/phi2" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.401143
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.879122
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/default9" -5.57412
cap "SRegister_10$1_3/Register_unitcell$1_5/phi2" "SRegister_10$1_3/Register_unitcell$1_4/q" 4.71579
cap "SRegister_10$1_3/default9" "SRegister_10$1_3/out[9]" -22.8686
cap "SRegister_10$1_3/Register_unitcell$1_4/q" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 10.6406
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/out[9]" -0.0561886
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.302593
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.387876
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.097169
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.2053
cap "SRegister_10$1_3/default9" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0216007
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.0226677
cap "SRegister_10$1_3/default9" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.822699
cap "SRegister_10$1_3/out[9]" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.98806
cap "SRegister_10$1_3/default9" "SRegister_10$1_3/out[9]" -0.14487
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_5/phi1" -0.107591
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/default9" 3.31244
cap "SRegister_10$1_3/Register_unitcell$1_4/en" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 1.32608
cap "SRegister_10$1_3/Register_unitcell$1_4/en" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.848153
cap "SRegister_10$1_3/Register_unitcell$1_4/VDDd" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 9.64491
cap "SRegister_10$1_3/Register_unitcell$1_5/phi2" "SRegister_10$1_3/Register_unitcell$1_4/en" -1.7512e-18
cap "SRegister_10$1_3/Register_unitcell$1_5/phi2" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.82941
cap "SRegister_10$1_3/Register_unitcell$1_5/phi2" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 12.2193
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.43878
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_4/VDDd" 0.028265
cap "SRegister_10$1_3/Register_unitcell$1_4/en" "SRegister_10$1_3/default9" -4.12436
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/default9" 4.8072
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.80808
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/default9" -7.10543e-15
cap "SRegister_10$1_3/Register_unitcell$1_5/phi2" "SRegister_10$1_3/default9" -2.46487
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_4/VDDd" 3.03369
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.088566
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_4/q" 2.63147
cap "SRegister_10$1_3/default9" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 0.928125
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/default9" 5.63098
cap "SRegister_10$1_3/Register_unitcell$1_4/en" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.136419
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.5841
cap "SRegister_10$1_3/Register_unitcell$1_4/en" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0183154
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_4/VDDd" 8.568
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.327888
cap "SRegister_10$1_3/Register_unitcell$1_4/en" "SRegister_10$1_3/Register_unitcell$1_4/VDDd" 0.144962
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/default9" 0.290735
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_4/VDDd" 38.5729
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 3.34909
cap "SRegister_10$1_3/Register_unitcell$1_5/phi2" "SRegister_10$1_3/Register_unitcell$1_4/VDDd" -25.1612
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_4/q" -0.462718
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.135338
cap "SRegister_10$1_3/default9" "SRegister_10$1_3/Register_unitcell$1_4/VDDd" -70.7915
cap "SRegister_10$1_3/default9" "SRegister_10$1_3/Register_unitcell$1_4/q" 56.7258
cap "SRegister_10$1_3/Register_unitcell$1_4/en" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 14.8342
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.186473
cap "SRegister_10$1_3/Register_unitcell$1_5/phi2" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0569067
cap "SRegister_10$1_3/default9" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 66.7396
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_4/en" -57.6366
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 20.8825
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_4/VDDd" 0.664783
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 37.8967
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_5/phi2" -1005.02
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/default9" 4.47892
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_4/VDDd" 0.0978022
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/default9" 0.362981
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -1.42945
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 0.00275555
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/default9" -22.7929
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0171047
cap "SRegister_10$1_3/Register_unitcell$1_4/phi1" "SRegister_10$1_3/Register_unitcell$1_4/en" -57.6737
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_3/Register_unitcell$1_4/phi1" 0.00920708
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_4/VDDd" 0.481379
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.175491
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/default9" 2.57465
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/out[8]" 0.974495
cap "SRegister_10$1_3/Register_unitcell$1_3/q" "SRegister_10$1_3/Register_unitcell$1_4/phi2" 0.375293
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_4/phi1" 6.82161
cap "SRegister_10$1_3/default9" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" -19.0604
cap "SRegister_10$1_3/Register_unitcell$1_4/VDDd" "SRegister_10$1_3/default9" -56.8305
cap "SRegister_10$1_3/Register_unitcell$1_4/VDDd" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.112174
cap "SRegister_10$1_3/out[8]" "SRegister_10$1_3/default9" 19.5649
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_4/VDDd" 2.84396
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.0779513
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/out[8]" 4.68938
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_4/en" 0.0933678
cap "SRegister_10$1_3/Register_unitcell$1_4/phi1" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.136743
cap "SRegister_10$1_3/Register_unitcell$1_4/phi1" "SRegister_10$1_3/Register_unitcell$1_4/VDDd" 0.790381
cap "SRegister_10$1_3/Register_unitcell$1_4/phi1" "SRegister_10$1_3/out[8]" -2.24787
cap "SRegister_10$1_3/Register_unitcell$1_4/phi1" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.0131759
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_4/phi1" 4.39716
cap "SRegister_10$1_3/Register_unitcell$1_4/VDDd" "SRegister_10$1_3/Register_unitcell$1_4/en" 0.0188433
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/default9" 0.514264
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_4/en" 0.0234973
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 3.55271e-15
cap "SRegister_10$1_3/out[8]" "SRegister_10$1_3/Register_unitcell$1_4/en" 1.11103
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.186079
cap "SRegister_10$1_3/Register_unitcell$1_4/phi1" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.284925
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/out[8]" 2.57531
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_4/VDDd" 2.10332
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.287965
cap "SRegister_10$1_3/Register_unitcell$1_3/q" "SRegister_10$1_3/default9" 17.1941
cap "SRegister_10$1_3/Register_unitcell$1_3/q" "SRegister_10$1_3/Register_unitcell$1_4/phi1" 6.3804
cap "SRegister_10$1_3/Register_unitcell$1_4/VDDd" "SRegister_10$1_3/out[8]" 1.25634
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.0275122
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_4/VDDd" 2.11932
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_3/out[8]" 0.762795
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_3/Register_unitcell$1_3/q" "SRegister_10$1_3/Register_unitcell$1_4/en" -0.0895626
cap "SRegister_10$1_3/Register_unitcell$1_4/phi2" "SRegister_10$1_3/default9" -0.302102
cap "SRegister_10$1_3/Register_unitcell$1_4/phi2" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.119148
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/default9" 27.4641
cap "SRegister_10$1_3/out[8]" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.65735
cap "SRegister_10$1_3/Register_unitcell$1_4/phi2" "SRegister_10$1_3/Register_unitcell$1_4/phi1" -991.275
cap "SRegister_10$1_3/Register_unitcell$1_4/phi1" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 6.99906
cap "SRegister_10$1_3/Register_unitcell$1_3/q" "SRegister_10$1_3/Register_unitcell$1_4/VDDd" 0.735561
cap "SRegister_10$1_3/Register_unitcell$1_3/q" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 1.29882
cap "SRegister_10$1_3/Register_unitcell$1_3/q" "SRegister_10$1_3/out[8]" 42.3245
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_3/Register_unitcell$1_4/phi1" 0.0229482
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/default9" 0.711696
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_4/phi1" 1.13235
cap "SRegister_10$1_3/Register_unitcell$1_4/phi2" "SRegister_10$1_3/Register_unitcell$1_4/VDDd" 28.8659
cap "SRegister_10$1_3/Register_unitcell$1_4/phi2" "SRegister_10$1_3/out[8]" -1.5478
cap "SRegister_10$1_3/Register_unitcell$1_4/VDDd" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.078514
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_4/en" 0.124733
cap "SRegister_10$1_3/out[8]" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 15.3031
cap "SRegister_10$1_3/Register_unitcell$1_4/phi1" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.41528
cap "SRegister_10$1_3/Register_unitcell$1_4/phi1" "SRegister_10$1_3/default9" -13.4941
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_4/phi1" 3.48134
cap "SRegister_10$1_3/Register_unitcell$1_4/en" "SRegister_10$1_3/default9" -4.91763
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_4/en" 0.100774
cap "SRegister_10$1_3/Register_unitcell$1_4/phi1" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.33566
cap "SRegister_10$1_3/Register_unitcell$1_4/phi1" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.9342
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/default8" 2.21946
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/out[8]" 0.0203671
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/out[8]" 5.74096
cap "SRegister_10$1_3/Register_unitcell$1_3/q" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 13.9704
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/out[8]" -0.0561886
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0181202
cap "SRegister_10$1_3/Register_unitcell$1_3/q" "SRegister_10$1_3/Register_unitcell$1_4/en" 9.4937
cap "SRegister_10$1_3/Register_unitcell$1_4/phi1" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.73089
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0216049
cap "SRegister_10$1_3/out[8]" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 12.5953
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 5.68434e-14
cap "SRegister_10$1_3/Register_unitcell$1_4/phi2" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.165046
cap "SRegister_10$1_3/Register_unitcell$1_4/phi1" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.67628
cap "SRegister_10$1_3/Register_unitcell$1_4/phi1" "SRegister_10$1_3/Register_unitcell$1_4/en" -56.7454
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -78.4299
cap "SRegister_10$1_3/Register_unitcell$1_4/en" "SRegister_10$1_3/default8" -4.25178
cap "SRegister_10$1_3/out[8]" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.024022
cap "SRegister_10$1_3/Register_unitcell$1_4/phi1" "SRegister_10$1_3/Register_unitcell$1_3/q" 18.487
cap "SRegister_10$1_3/Register_unitcell$1_4/phi1" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0731396
cap "SRegister_10$1_3/Register_unitcell$1_3/q" "SRegister_10$1_3/default8" 32.9693
cap "SRegister_10$1_3/Register_unitcell$1_4/phi2" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 17.0153
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -3.55271e-15
cap "SRegister_10$1_3/Register_unitcell$1_3/q" "SRegister_10$1_3/out[8]" 35.4152
cap "SRegister_10$1_3/Register_unitcell$1_4/en" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.0226677
cap "SRegister_10$1_3/out[8]" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.121698
cap "SRegister_10$1_3/Register_unitcell$1_4/phi1" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.78918
cap "SRegister_10$1_3/Register_unitcell$1_4/phi2" "SRegister_10$1_3/Register_unitcell$1_3/q" 2.7128
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 3.47513
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.307564
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_4/en" 0.121873
cap "SRegister_10$1_3/Register_unitcell$1_4/en" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.0409437
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/default8" -0.0662268
cap "SRegister_10$1_3/Register_unitcell$1_4/phi1" "SRegister_10$1_3/default8" -2.17844
cap "SRegister_10$1_3/Register_unitcell$1_4/phi1" "SRegister_10$1_3/out[8]" 8.1063
cap "SRegister_10$1_3/out[8]" "SRegister_10$1_3/default8" -17.1663
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.3137
cap "SRegister_10$1_3/Register_unitcell$1_4/phi2" "SRegister_10$1_3/Register_unitcell$1_4/phi1" -1002.14
cap "SRegister_10$1_3/Register_unitcell$1_4/phi1" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.302593
cap "SRegister_10$1_3/Register_unitcell$1_4/en" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.83628
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.00626672
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.01109
cap "SRegister_10$1_3/Register_unitcell$1_4/phi2" "SRegister_10$1_3/default8" -2.21671
cap "SRegister_10$1_3/Register_unitcell$1_4/phi2" "SRegister_10$1_3/out[8]" -0.463713
cap "SRegister_10$1_3/out[8]" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.02691
cap "SRegister_10$1_3/Register_unitcell$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.716742
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.319424
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 13.5542
cap "SRegister_10$1_3/Register_unitcell$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_3/q" 1.92777
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/out[8]" -0.145754
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.19081
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.0906256
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.115484
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "SRegister_10$1_3/Register_unitcell$1_4/phi1" 0.019342
cap "SRegister_10$1_3/Register_unitcell$1_4/phi1" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.45288
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_3/VDDd" -60.6279
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_4/phi1" 0.0186533
cap "SRegister_10$1_3/Register_unitcell$1_4/phi1" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.70443
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_4/phi1" 2.20758
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_3/q" -0.473479
cap "SRegister_10$1_3/Register_unitcell$1_4/phi2" "SRegister_10$1_3/Register_unitcell$1_3/q" 2.00299
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "SRegister_10$1_3/Register_unitcell$1_4/phi1" 0.00920708
cap "SRegister_10$1_3/Register_unitcell$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0862703
cap "SRegister_10$1_3/Register_unitcell$1_4/phi1" "SRegister_10$1_3/Register_unitcell$1_3/q" 6.64173
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_3/en" -4.03651
cap "SRegister_10$1_3/Register_unitcell$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" -1.4484
cap "SRegister_10$1_3/Register_unitcell$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.24088
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 4.87021
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_4/phi2" -2.47036
cap "SRegister_10$1_3/Register_unitcell$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 10.084
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_4/phi1" -24.0477
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0144342
cap "SRegister_10$1_3/Register_unitcell$1_3/VDDd" "SRegister_10$1_3/out[8]" 0.867709
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 0.927645
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.0933678
cap "SRegister_10$1_3/Register_unitcell$1_4/phi2" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 8.67362e-19
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -1.07922
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.290348
cap "SRegister_10$1_3/Register_unitcell$1_4/phi1" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.839625
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_4/phi1" 0.19467
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_3/en" 0.787691
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_4/phi1" 6.50306
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_4/phi2" 3.0566
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_4/phi1" 16.8409
cap "SRegister_10$1_3/Register_unitcell$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_3/en" -0.725101
cap "SRegister_10$1_3/Register_unitcell$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.2053
cap "SRegister_10$1_3/Register_unitcell$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 8.48163
cap "SRegister_10$1_3/Register_unitcell$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_4/phi2" -23.1876
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 65.2532
cap "SRegister_10$1_3/Register_unitcell$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_4/phi1" 9.90389
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 5.63407
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -2.84217e-14
cap "SRegister_10$1_3/Register_unitcell$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" -0.396515
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0632522
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.951799
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.390472
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_3/q" 56.72
cap "SRegister_10$1_3/Register_unitcell$1_4/phi2" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.8498
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_4/phi1" -57.9265
cap "SRegister_10$1_3/Register_unitcell$1_4/phi1" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 1.47827
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_4/phi1" 9.43107
cap "SRegister_10$1_3/Register_unitcell$1_4/phi2" "SRegister_10$1_3/Register_unitcell$1_4/phi1" -1005.02
cap "SRegister_10$1_3/Register_unitcell$1_4/phi1" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 0.00275555
cap "SRegister_10$1_3/Register_unitcell$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 6.15643
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 4.15105
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 4.41257
cap "SRegister_10$1_3/Register_unitcell$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.387876
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.275577
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 4.39716
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 3.05101
cap "SRegister_10$1_3/Register_unitcell$1_3/phi2" "SRegister_10$1_3/default8" -2.21671
cap "SRegister_10$1_3/Register_unitcell$1_3/phi2" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.380745
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_3/en" 0.237194
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/out[7]" 0.619071
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_3/VDDd" 0.202872
cap "SRegister_10$1_3/Register_unitcell$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.078514
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_3/en" -5.99502
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_3/en" 0.589732
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_3/en" 0.0234973
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_3/VDDd" 5.59117
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.46507
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 6.96713
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0650614
cap "SRegister_10$1_3/Register_unitcell$1_3/phi2" "SRegister_10$1_3/Register_unitcell$1_3/VDDd" 29.2607
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.40138
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.133218
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.135338
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_3/VDDd" 0.133774
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/default8" -5.68434e-14
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_3/phi2" -977.369
cap "SRegister_10$1_3/Register_unitcell$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_3/en" 0.163805
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.514264
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_3/en" 0.0210077
cap "SRegister_10$1_3/Register_unitcell$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.13843
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.0131759
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0343368
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_3/VDDd" 3.5867
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.350225
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_3/en" -57.3837
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.302
cap "SRegister_10$1_3/Register_unitcell$1_3/phi2" "SRegister_10$1_3/Register_unitcell$1_3/en" 0.0604616
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_3/VDDd" -91.4984
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_3/VDDd" 0.965488
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 4.12403
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_3/Register_unitcell$1_3/phi1" 0.0229482
cap "SRegister_10$1_3/Register_unitcell$1_3/phi2" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.176055
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 5.68434e-14
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_3/VDDd" 2.14684
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/default8" 1.77636e-15
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0171047
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.0587592
cap "SRegister_10$1_3/out[7]" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.33101
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 4.44089e-16
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/default8" -19.6603
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 12.5401
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/out[7]" 6.71546
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_3/phi1" 4.00149
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.25751
cap "SRegister_10$1_3/Register_unitcell$1_2/q" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 39.1432
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_3/en" 0.0627816
cap "SRegister_10$1_3/out[7]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.03886
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/out[7]" 5.26202
cap "SRegister_10$1_3/Register_unitcell$1_3/phi2" "SRegister_10$1_3/out[7]" -2.01152
cap "SRegister_10$1_3/out[7]" "SRegister_10$1_3/Register_unitcell$1_3/en" 1.11103
cap "SRegister_10$1_3/Register_unitcell$1_3/phi2" "SRegister_10$1_3/Register_unitcell$1_3/phi1" -994.995
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_3/en" -56.915
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 27.4641
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/out[7]" 2.57531
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -60.8343
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_3/phi1" 6.78728
cap "SRegister_10$1_3/Register_unitcell$1_2/q" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 7.54769
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_3/en" 0.0933678
cap "SRegister_10$1_3/out[7]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 3.33463
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.93116
cap "SRegister_10$1_3/out[7]" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.65735
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_3/phi1" 0.796089
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.0093485
cap "SRegister_10$1_3/out[7]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 24.6482
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 3.26122
cap "SRegister_10$1_3/Register_unitcell$1_2/q" "SRegister_10$1_3/out[7]" 74.1067
cap "SRegister_10$1_3/Register_unitcell$1_3/phi2" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -0.302102
cap "SRegister_10$1_3/Register_unitcell$1_2/q" "SRegister_10$1_3/Register_unitcell$1_3/phi1" 13.6255
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -2.86223
cap "SRegister_10$1_3/Register_unitcell$1_2/q" "SRegister_10$1_3/Register_unitcell$1_3/phi2" 0.375293
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_3/Register_unitcell$1_2/q" "SRegister_10$1_3/Register_unitcell$1_3/en" 3.92864
cap "SRegister_10$1_3/out[7]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.121698
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/out[7]" 2.35837
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.761561
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.57465
cap "SRegister_10$1_3/out[7]" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 15.3031
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.186079
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_3/Register_unitcell$1_3/phi1" 0.00920708
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 1.49434
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_3/out[7]" 0.762795
cap "SRegister_10$1_3/out[7]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.28037
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 5.17565
cap "SRegister_10$1_3/Register_unitcell$1_3/phi2" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 36.8678
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/default7" -7.10543e-15
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.42827
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/default7" 2.01109
cap "SRegister_10$1_3/Register_unitcell$1_3/phi2" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.73472e-18
cap "SRegister_10$1_3/Register_unitcell$1_3/phi2" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -14.9461
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_3/en" 0.097169
cap "SRegister_10$1_3/Register_unitcell$1_2/q" "SRegister_10$1_3/default7" 11.0202
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.0226677
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.725101
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.0933678
cap "SRegister_10$1_3/out[7]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.867709
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.104391
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 5.68434e-14
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_3/phi2" -1005.02
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_3/en" 0.121873
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/default7" -5.45783
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.396515
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/out[7]" 0.596406
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.2053
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/default7" -0.0216049
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.912765
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.019342
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 11.2651
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 4.26745
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_2/q" 5.4755
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.62533
cap "SRegister_10$1_3/out[7]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.98806
cap "SRegister_10$1_3/Register_unitcell$1_3/phi2" "SRegister_10$1_3/default7" -2.21671
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.387876
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/out[7]" 0.0203671
cap "SRegister_10$1_3/out[7]" "SRegister_10$1_3/default7" -22.8686
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.61894
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.00748075
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.24088
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/default7" 0.826602
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.77636e-15
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.00626672
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.0433778
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 3.47513
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.800877
cap "SRegister_10$1_3/default7" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -83.3327
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/default7" -0.0662268
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.302593
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.77452
cap "SRegister_10$1_3/Register_unitcell$1_3/phi2" "SRegister_10$1_3/Register_unitcell$1_2/q" 4.67206
cap "SRegister_10$1_3/Register_unitcell$1_2/q" "SRegister_10$1_3/out[7]" 3.63298
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 4.04009
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/default7" -19.2017
cap "SRegister_10$1_3/Register_unitcell$1_2/q" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 10.2859
cap "SRegister_10$1_3/Register_unitcell$1_3/phi2" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.165046
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0144342
cap "SRegister_10$1_3/out[7]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 9.26067
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.390472
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/out[7]" -0.0561886
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_3/en" 0.0632522
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_2/q" 16.5253
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -1.47667
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.783397
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_3/en" -57.7569
cap "SRegister_10$1_3/default7" "SRegister_10$1_3/Register_unitcell$1_2/VDDd" -70.7817
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/default7" 4.87021
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_2/VDDd" 2.7643
cap "SRegister_10$1_3/Register_unitcell$1_3/phi2" "SRegister_10$1_3/default7" -2.47036
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 20.7331
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -1.07922
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_2/VDDd" 36.4118
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_3/default7" 0.927645
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_3/phi2" -1005.02
cap "SRegister_10$1_3/Register_unitcell$1_2/q" "SRegister_10$1_3/default7" 56.72
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 0.00275555
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_3/phi2" 11.5183
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_3/phi1" 1.39641
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_2/q" 2.52738
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/default7" 5.63407
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_2/en" 0.0183154
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.0247244
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_2/VDDd" 9.21698
cap "SRegister_10$1_3/Register_unitcell$1_3/phi2" "SRegister_10$1_3/Register_unitcell$1_2/VDDd" -25.1612
cap "SRegister_10$1_3/Register_unitcell$1_3/phi2" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 4.13917
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_2/en" 15.8162
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_2/VDDd" 0.428391
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/default7" -2.17604e-14
cap "SRegister_10$1_3/Register_unitcell$1_2/q" "SRegister_10$1_3/Register_unitcell$1_2/VDDd" 0.0990184
cap "SRegister_10$1_3/out[7]" "SRegister_10$1_3/default7" -0.145754
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_2/q" -0.473479
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.80808
cap "SRegister_10$1_3/Register_unitcell$1_3/phi2" "SRegister_10$1_3/Register_unitcell$1_2/q" 0.0437335
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/default7" 4.47133
cap "SRegister_10$1_3/Register_unitcell$1_2/en" "SRegister_10$1_3/default7" -4.13163
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.0906256
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "SRegister_10$1_3/Register_unitcell$1_3/phi1" 0.00172633
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.327888
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_2/en" -57.6366
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/default7" 65.2532
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_2/en" 0.848153
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_3/phi1" 1.45288
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_2/VDDd" 0.0978022
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/default7" 0.319424
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/default7" -22.8643
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 3.72854
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/default7" -7.10543e-15
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_2/VDDd" 0.028265
cap "SRegister_10$1_3/Register_unitcell$1_2/en" "SRegister_10$1_3/Register_unitcell$1_2/VDDd" 0.144962
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/default7" 0.290348
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_2/en" 1.40452
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_3/phi1" 37.3467
cap "SRegister_10$1_3/Register_unitcell$1_3/phi2" "SRegister_10$1_3/Register_unitcell$1_2/en" -1.7512e-18
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/default7" 3.32445
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_2/VDDd" 10.2262
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_2/en" 0.10083
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.19081
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_2/VDDd" 0.769603
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.0275122
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/default7" 0.394631
cap "SRegister_10$1_3/Register_unitcell$1_1/q" "SRegister_10$1_3/Register_unitcell$1_2/phi1" 5.69574
cap "SRegister_10$1_3/Register_unitcell$1_2/phi2" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.176055
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.896636
cap "SRegister_10$1_3/Register_unitcell$1_1/q" "SRegister_10$1_3/Register_unitcell$1_2/VDDd" 0.735561
cap "SRegister_10$1_3/Register_unitcell$1_2/phi2" "SRegister_10$1_3/default7" -0.302102
cap "SRegister_10$1_3/out[6]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 4.68938
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_2/VDDd" 0.481379
cap "SRegister_10$1_3/default7" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" -20.4471
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_2/phi2" -991.275
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_2/en" 0.136364
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.0131759
cap "SRegister_10$1_3/out[6]" "SRegister_10$1_3/default7" 16.5943
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.158324
cap "SRegister_10$1_3/default7" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 27.4641
cap "SRegister_10$1_3/Register_unitcell$1_2/phi2" "SRegister_10$1_3/Register_unitcell$1_2/VDDd" 28.8659
cap "SRegister_10$1_3/Register_unitcell$1_1/q" "SRegister_10$1_3/Register_unitcell$1_2/phi2" 0.375293
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.350225
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/out[6]" -1.8602
cap "SRegister_10$1_3/out[6]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.65735
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 7.29241
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0171047
cap "SRegister_10$1_3/Register_unitcell$1_1/q" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 1.29882
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_2/en" 0.137008
cap "SRegister_10$1_3/out[6]" "SRegister_10$1_3/Register_unitcell$1_2/VDDd" 1.2611
cap "SRegister_10$1_3/Register_unitcell$1_1/q" "SRegister_10$1_3/out[6]" 35.1148
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_3/Register_unitcell$1_2/phi1" 0.0229482
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_2/VDDd" 0.078514
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.139653
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_2/en" 0.0933678
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -0.135338
cap "SRegister_10$1_3/Register_unitcell$1_2/phi2" "SRegister_10$1_3/out[6]" -1.27731
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 3.52371
cap "SRegister_10$1_3/out[6]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.762795
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_2/en" 0.0234973
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_2/VDDd" 3.08036
cap "SRegister_10$1_3/out[6]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 15.3031
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/default7" 2.13163e-14
cap "SRegister_10$1_3/default7" "SRegister_10$1_3/Register_unitcell$1_2/en" -5.0344
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 1.23812
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_3/Register_unitcell$1_2/phi1" 0.00920708
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_2/en" -57.6737
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/default7" 2.57465
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_2/VDDd" 0.182244
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_2/phi1" 5.92757
cap "SRegister_10$1_3/Register_unitcell$1_2/en" "SRegister_10$1_3/Register_unitcell$1_2/VDDd" 0.0188433
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.0779513
cap "SRegister_10$1_3/Register_unitcell$1_1/q" "SRegister_10$1_3/Register_unitcell$1_2/en" 0.0965607
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 4.39716
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_2/VDDd" 2.10332
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_2/en" 0.132223
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/default7" 1.46507
cap "SRegister_10$1_3/Register_unitcell$1_2/phi2" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.0913788
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_2/VDDd" 2.11932
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.604615
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 3.55271e-15
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.0478908
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.186079
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/default7" -14.1863
cap "SRegister_10$1_3/default7" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.514264
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/Register_unitcell$1_2/VDDd" 0.16575
cap "SRegister_10$1_3/out[6]" "SRegister_10$1_3/Register_unitcell$1_2/en" 1.11103
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.284925
cap "SRegister_10$1_3/default7" "SRegister_10$1_3/Register_unitcell$1_2/VDDd" -56.8305
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.287965
cap "SRegister_10$1_3/Register_unitcell$1_1/q" "SRegister_10$1_3/default7" 15.365
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/out[6]" 1.58039
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_2/phi2" -1001.59
cap "SRegister_10$1_3/Register_unitcell$1_1/q" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 13.6008
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_2/en" -56.7454
cap "SRegister_10$1_3/Register_unitcell$1_1/q" "SRegister_10$1_3/out[6]" 42.6249
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/default6" 2.53652
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0216049
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/out[6]" 0.0192632
cap "SRegister_10$1_3/out[6]" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.02691
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.55778
cap "SRegister_10$1_3/Register_unitcell$1_2/phi2" "SRegister_10$1_3/default6" -2.21671
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_2/en" -4.08204
cap "SRegister_10$1_3/out[6]" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.121698
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.894047
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/default6" -1.43189
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_2/en" 0.118683
cap "SRegister_10$1_3/Register_unitcell$1_1/q" "SRegister_10$1_3/Register_unitcell$1_2/phi2" 2.54953
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.343401
cap "SRegister_10$1_3/Register_unitcell$1_1/q" "SRegister_10$1_3/Register_unitcell$1_2/en" 9.30758
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 5.68434e-14
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.735502
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/out[6]" 6.71546
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/out[6]" -0.0561886
cap "SRegister_10$1_3/out[6]" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 12.5953
cap "SRegister_10$1_3/Register_unitcell$1_2/phi2" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 19.1764
cap "SRegister_10$1_3/Register_unitcell$1_2/phi2" "SRegister_10$1_3/out[6]" -0.734213
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0662268
cap "SRegister_10$1_3/Register_unitcell$1_2/en" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.0226677
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.19319
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_1/q" 18.7313
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.60556
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/default6" -1.42109e-14
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.30073
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/out[6]" 7.71862
cap "SRegister_10$1_3/Register_unitcell$1_1/q" "SRegister_10$1_3/default6" 34.7984
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/out[6]" 0.994918
cap "SRegister_10$1_3/Register_unitcell$1_2/phi2" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.165046
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_2/en" -0.0484334
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -77.0432
cap "SRegister_10$1_3/Register_unitcell$1_2/en" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.942016
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.01109
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.00626672
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/out[6]" -14.1957
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 3.16991
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.69159
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.672774
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/out[6]" 0.0203671
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_1/VDDd" -60.6279
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/default6" 0.290348
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.115484
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_2/phi1" 2.20242
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 13.4665
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.45288
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_2/phi1" 0.0186533
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "SRegister_10$1_3/Register_unitcell$1_2/phi1" 0.00920708
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.00319036
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_2/phi1" 1.8469
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.0933678
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_2/phi1" 6.50306
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/default6" -4.01749
cap "SRegister_10$1_3/Register_unitcell$1_1/VDDd" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.104391
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_1/VDDd" -1.4484
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/default6" -24.029
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_3/default6" 0.927645
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_1/VDDd" 8.48163
cap "SRegister_10$1_3/Register_unitcell$1_2/phi2" "SRegister_10$1_3/default6" -2.47036
cap "SRegister_10$1_3/Register_unitcell$1_1/q" "SRegister_10$1_3/default6" 56.72
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0144342
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_2/phi1" 0.171657
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.912765
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -1.07922
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.951799
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_2/phi1" 9.31123
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_1/VDDd" 6.11692
cap "SRegister_10$1_3/Register_unitcell$1_2/phi2" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.73472e-18
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_1/VDDd" -0.725101
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_1/VDDd" 10.3212
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_1/VDDd" 2.2053
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/default6" 2.84217e-14
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 65.2532
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_3/Register_unitcell$1_1/VDDd" -0.396515
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/default6" 5.63407
cap "SRegister_10$1_3/Register_unitcell$1_2/phi2" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.8498
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_1/q" -0.473479
cap "SRegister_10$1_3/Register_unitcell$1_2/phi2" "SRegister_10$1_3/Register_unitcell$1_1/VDDd" -23.1876
cap "SRegister_10$1_3/Register_unitcell$1_1/q" "SRegister_10$1_3/Register_unitcell$1_1/VDDd" 2.29743
cap "SRegister_10$1_3/out[6]" "SRegister_10$1_3/default6" -0.145754
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/default6" 0.319424
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.551817
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_2/phi1" -57.9265
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_2/phi1" 15.6623
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0632522
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_2/phi1" 1.70967
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.00186311
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.390472
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_3/Register_unitcell$1_2/phi1" 0.00275555
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "SRegister_10$1_3/Register_unitcell$1_2/phi1" 0.019342
cap "SRegister_10$1_3/Register_unitcell$1_2/phi2" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.10126
cap "SRegister_10$1_3/Register_unitcell$1_2/phi2" "SRegister_10$1_3/Register_unitcell$1_2/phi1" -1005.02
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_1/q" 6.98459
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_1/VDDd" 0.716742
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.0906256
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.19081
cap "SRegister_10$1_3/Register_unitcell$1_1/VDDd" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 6.09975
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 4.15105
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/default6" 4.41257
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_1/VDDd" -0.387876
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_1/VDDd" 0.783534
cap "SRegister_10$1_3/Register_unitcell$1_2/phi2" "SRegister_10$1_3/Register_unitcell$1_1/q" 2.16627
cap "SRegister_10$1_3/out[6]" "SRegister_10$1_3/Register_unitcell$1_1/VDDd" 0.867709
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_1/VDDd" 2.24088
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/default6" 4.87021
cap "SRegister_10$1_3/Register_unitcell$1_1/phi2" "SRegister_10$1_3/Register_unitcell$1_1/en" 0.296336
cap "SRegister_10$1_3/Register_unitcell$1_1/VDDd" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.0714477
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_1/en" 0.589732
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/out[5]" 0.619071
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_1/phi2" -976.741
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_1/en" -5.99502
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 12.66
cap "SRegister_10$1_3/Register_unitcell$1_1/VDDd" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.77332
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_1/phi2" 0.380745
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/default6" -19.6603
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.259215
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_1/VDDd" 3.5867
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.40654
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_1/en" 0.0234973
cap "SRegister_10$1_3/Register_unitcell$1_1/phi2" "SRegister_10$1_3/default6" -2.21671
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.0131759
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 4.39716
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_3/Register_unitcell$1_1/phi1" 0.0214729
cap "SRegister_10$1_3/Register_unitcell$1_1/VDDd" "SRegister_10$1_3/Register_unitcell$1_1/en" 0.163805
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.514264
cap "SRegister_10$1_3/out[5]" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.33101
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 6.55742
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_1/VDDd" 5.2881
cap "SRegister_10$1_3/Register_unitcell$1_1/en" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 4.03294
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.156231
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.135338
cap "SRegister_10$1_3/Register_unitcell$1_1/phi2" "SRegister_10$1_3/Register_unitcell$1_1/VDDd" 31.0667
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_1/en" 0.237194
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.36011
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_1/VDDd" 0.965488
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 2.73352
cap "SRegister_10$1_3/Register_unitcell$1_1/phi2" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.176055
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_1/VDDd" -91.4984
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -5.68434e-14
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0171047
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.0587592
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_1/VDDd" 2.14684
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.46507
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.350225
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_1/en" -57.3837
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/default6" 5.68434e-14
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 4.44089e-16
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_1/en" -56.9875
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.964434
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.57465
cap "SRegister_10$1_3/out[5]" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 3.33463
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/out[5]" 2.35837
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_9/q" 12.9408
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 1.82218
cap "SRegister_10$1_3/out[5]" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.65735
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_3/out[5]" 0.762795
cap "SRegister_10$1_3/Register_unitcell$1_1/phi2" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 35.5058
cap "SRegister_10$1_3/out[5]" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.28037
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.00706626
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/out[5]" 6.71546
cap "SRegister_10$1_3/Register_unitcell$1_9/q" "SRegister_10$1_3/Register_unitcell$1_1/en" 3.50696
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_3/Register_unitcell$1_1/en" -3.05098
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.39129
cap "SRegister_10$1_3/Register_unitcell$1_9/q" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 37.3141
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.0257105
cap "SRegister_10$1_3/Register_unitcell$1_1/phi2" "SRegister_10$1_3/out[5]" -2.01152
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.00147524
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.62736
cap "SRegister_10$1_3/out[5]" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 15.3031
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/out[5]" 0.121698
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 4.06655
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_3/Register_unitcell$1_1/phi1" 0.00920708
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/out[5]" 2.57531
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_1/phi2" -994.445
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/out[5]" 4.30674
cap "SRegister_10$1_3/Register_unitcell$1_9/q" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 7.63915
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_1/en" 0.0837894
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -60.637
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 2.00147
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.93116
cap "SRegister_10$1_3/out[5]" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.03886
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 6.82161
cap "SRegister_10$1_3/out[5]" "SRegister_10$1_3/Register_unitcell$1_1/en" 1.11103
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.186079
cap "SRegister_10$1_3/Register_unitcell$1_9/q" "SRegister_10$1_3/Register_unitcell$1_1/phi2" 0.375293
cap "SRegister_10$1_3/Register_unitcell$1_1/phi2" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -0.302102
cap "SRegister_10$1_3/Register_unitcell$1_9/q" "SRegister_10$1_3/out[5]" 72.2184
cap "SRegister_10$1_3/out[5]" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 24.6482
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 2.1866
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 27.4641
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_1/en" 0.0933678
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_9/q" 16.7696
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_1/phi2" 0.165046
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_1/en" 0.0144342
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.0754535
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_1/en" 0.0801407
cap "SRegister_10$1_3/Register_unitcell$1_1/phi2" "SRegister_10$1_3/default5" -2.21671
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/default5" 0.112332
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.77636e-15
cap "SRegister_10$1_3/Register_unitcell$1_9/q" "SRegister_10$1_3/Register_unitcell$1_1/phi2" 4.50879
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.2053
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/default5" -0.0662268
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -1.47667
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_1/phi2" -1005.02
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_1/en" 0.121873
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/out[5]" 0.0203671
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.884021
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.2235
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.019342
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_1/phi2" 1.73472e-18
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 4.04009
cap "SRegister_10$1_3/out[5]" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.867709
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_1/en" 0.0226677
cap "SRegister_10$1_3/out[5]" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.98806
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -1.29357
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 5.68434e-14
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_1/en" 0.0632522
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.61894
cap "SRegister_10$1_3/default5" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -83.53
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.725101
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/default5" 2.01109
cap "SRegister_10$1_3/Register_unitcell$1_9/q" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 9.82475
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 11.8879
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.302593
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 4.26745
cap "SRegister_10$1_3/out[5]" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.0561886
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.396515
cap "SRegister_10$1_3/Register_unitcell$1_1/phi2" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -11.423
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_1/en" 1.83628
cap "SRegister_10$1_3/out[5]" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 9.26067
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.104391
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_1/en" 0.097169
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.22139
cap "SRegister_10$1_3/Register_unitcell$1_1/en" "SRegister_10$1_3/default5" -5.4099
cap "SRegister_10$1_3/out[5]" "SRegister_10$1_3/default5" -22.8686
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/default5" -0.0216049
cap "SRegister_10$1_3/Register_unitcell$1_9/q" "SRegister_10$1_3/Register_unitcell$1_1/en" 5.89718
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.00626672
cap "SRegister_10$1_3/Register_unitcell$1_9/q" "SRegister_10$1_3/out[5]" 5.52131
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/default5" -7.10543e-15
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_1/en" -57.6844
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.387876
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/out[5]" 1.55169
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 3.47513
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.37016
cap "SRegister_10$1_3/Register_unitcell$1_9/q" "SRegister_10$1_3/default5" 12.8493
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.702784
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/default5" -17.7845
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_1/phi1" 36.7967
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_9/q" -0.473479
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_1/phi1" 18.1098
cap "SRegister_10$1_3/Register_unitcell$1_1/phi2" "SRegister_10$1_3/Register_unitcell$1_9/q" 0.207005
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/default5" 0.319424
cap "SRegister_10$1_3/default5" "SRegister_10$1_3/Register_unitcell$1_9/q" 56.72
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_9/en" 0.0132271
cap "SRegister_10$1_3/default5" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 0.927645
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_1/phi2" -1005.02
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/default5" -22.8425
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_9/en" -57.6366
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_1/phi1" 2.90618
cap "SRegister_10$1_3/default5" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 4.47133
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.19081
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0287434
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_9/VDDd" 0.207065
cap "SRegister_10$1_3/default5" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 65.2532
cap "SRegister_10$1_3/Register_unitcell$1_9/en" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 16.6052
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_1/phi2" 10.8173
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_9/en" 0.848153
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/default5" -7.10543e-15
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.315019
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_1/phi2" 3.92595
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/default5" 4.87021
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_9/en" 1.07094
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_9/VDDd" 0.0194878
cap "SRegister_10$1_3/Register_unitcell$1_9/VDDd" "SRegister_10$1_3/Register_unitcell$1_9/q" 0.468687
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_9/VDDd" 2.86548
cap "SRegister_10$1_3/Register_unitcell$1_1/phi2" "SRegister_10$1_3/default5" -2.47036
cap "SRegister_10$1_3/Register_unitcell$1_1/phi2" "SRegister_10$1_3/Register_unitcell$1_9/en" -1.7512e-18
cap "SRegister_10$1_3/Register_unitcell$1_9/VDDd" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.028265
cap "SRegister_10$1_3/default5" "SRegister_10$1_3/Register_unitcell$1_9/en" -4.16605
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/default5" 5.68434e-14
cap "SRegister_10$1_3/default5" "SRegister_10$1_3/out[5]" -0.145754
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_9/en" 0.0183154
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.0186533
cap "SRegister_10$1_3/Register_unitcell$1_9/VDDd" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 10.7364
cap "SRegister_10$1_3/default5" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 4.03872
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_1/phi1" 1.20841
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_9/VDDd" 34.2507
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "SRegister_10$1_3/Register_unitcell$1_1/phi1" 0.00920708
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -1.07922
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_9/VDDd" 8.67514
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_1/phi1" 4.27956
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_9/q" 2.87024
cap "SRegister_10$1_3/Register_unitcell$1_1/phi2" "SRegister_10$1_3/Register_unitcell$1_9/VDDd" -25.1612
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 0.00275555
cap "SRegister_10$1_3/default5" "SRegister_10$1_3/Register_unitcell$1_9/VDDd" -70.7817
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_9/VDDd" 0.0978022
cap "SRegister_10$1_3/Register_unitcell$1_9/VDDd" "SRegister_10$1_3/Register_unitcell$1_9/en" 0.144962
cap "SRegister_10$1_3/default5" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.290348
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.0906256
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.327888
cap "SRegister_10$1_3/default5" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 5.63407
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.45288
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_9/en" 0.0644405
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -0.135338
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/Register_unitcell$1_9/VDDd" 0.16575
cap "SRegister_10$1_3/out[4]" "SRegister_10$1_3/Register_unitcell$1_8/q" 27.9051
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.66273
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/default5" 1.46507
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.284925
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/default5" 0.514264
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.00920708
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_9/VDDd" 2.10332
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_9/en" 0.0933678
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.180703
cap "SRegister_10$1_3/default5" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" -21.8339
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_9/VDDd" 0.078514
cap "SRegister_10$1_3/Register_unitcell$1_9/phi2" "SRegister_10$1_3/out[4]" -1.00681
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_9/VDDd" 2.11932
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_3/out[4]" 0.762795
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_9/en" 0.0234973
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 4.74697
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.139653
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/default5" 2.57465
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 7.38983
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/default5" 27.4641
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_9/phi1" 4.39716
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.0839913
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.0682572
cap "SRegister_10$1_3/Register_unitcell$1_9/phi2" "SRegister_10$1_3/Register_unitcell$1_8/q" 0.375293
cap "SRegister_10$1_3/out[4]" "SRegister_10$1_3/Register_unitcell$1_9/VDDd" 1.28838
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 3.55271e-15
cap "SRegister_10$1_3/out[4]" "SRegister_10$1_3/Register_unitcell$1_9/en" 1.11103
cap "SRegister_10$1_3/Register_unitcell$1_9/phi2" "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.304596
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/out[4]" -1.47253
cap "SRegister_10$1_3/out[4]" "SRegister_10$1_3/default5" 13.6237
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.350225
cap "SRegister_10$1_3/Register_unitcell$1_8/q" "SRegister_10$1_3/Register_unitcell$1_9/VDDd" 0.735561
cap "SRegister_10$1_3/Register_unitcell$1_8/q" "SRegister_10$1_3/Register_unitcell$1_9/en" 0.282684
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.0171047
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_9/VDDd" 0.607479
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_9/en" 0.470594
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_8/q" 5.01107
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.287965
cap "SRegister_10$1_3/Register_unitcell$1_8/q" "SRegister_10$1_3/default5" 13.5359
cap "SRegister_10$1_3/Register_unitcell$1_9/phi2" "SRegister_10$1_3/Register_unitcell$1_9/VDDd" 28.8659
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.0275122
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_9/phi1" 3.86142
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/default5" -1.42109e-14
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/out[4]" 4.68938
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_3/Register_unitcell$1_9/phi1" 0.0131759
cap "SRegister_10$1_3/Register_unitcell$1_9/phi2" "SRegister_10$1_3/Register_unitcell$1_9/phi1" -991.275
cap "SRegister_10$1_3/out[4]" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.65735
cap "SRegister_10$1_3/Register_unitcell$1_9/phi2" "SRegister_10$1_3/default5" -0.302102
cap "SRegister_10$1_3/Register_unitcell$1_9/en" "SRegister_10$1_3/Register_unitcell$1_9/VDDd" 0.0188433
cap "SRegister_10$1_3/out[4]" "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.238883
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_9/VDDd" 0.762568
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_9/en" -57.6737
cap "SRegister_10$1_3/out[4]" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 15.3031
cap "SRegister_10$1_3/default5" "SRegister_10$1_3/Register_unitcell$1_9/VDDd" -56.8305
cap "SRegister_10$1_3/Register_unitcell$1_9/en" "SRegister_10$1_3/default5" -5.0479
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.0229482
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_9/VDDd" 0.481379
cap "SRegister_10$1_3/Register_unitcell$1_8/q" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 1.29882
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_9/en" 0.132223
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/default5" -14.8603
cap "SRegister_10$1_3/Register_unitcell$1_9/phi2" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.176055
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_9/VDDd" 3.29564
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.164494
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_9/en" 0.172753
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.896636
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/default5" 0.394631
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.186079
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_9/phi1" 3.71171
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_9/en" 0.0919104
cap "SRegister_10$1_3/Register_unitcell$1_8/q" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 13.2311
cap "SRegister_10$1_3/Register_unitcell$1_8/q" "SRegister_10$1_3/out[4]" 49.8346
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/default4" 2.53652
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/out[4]" -0.00801098
cap "SRegister_10$1_3/Register_unitcell$1_9/phi2" "SRegister_10$1_3/default4" -2.21671
cap "SRegister_10$1_3/out[4]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.02691
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_8/q" 18.9757
cap "SRegister_10$1_3/default4" "SRegister_10$1_3/Register_unitcell$1_9/en" -3.89627
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.50411
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/out[4]" 7.33095
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.287599
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.32639
cap "SRegister_10$1_3/Register_unitcell$1_8/q" "SRegister_10$1_3/Register_unitcell$1_9/phi2" 2.38625
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.343401
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/out[4]" 6.71546
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/out[4]" -0.0561886
cap "SRegister_10$1_3/Register_unitcell$1_8/q" "SRegister_10$1_3/Register_unitcell$1_9/en" 9.12145
cap "SRegister_10$1_3/Register_unitcell$1_9/phi2" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 21.3375
cap "SRegister_10$1_3/Register_unitcell$1_9/phi2" "SRegister_10$1_3/out[4]" -1.00471
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.132125
cap "SRegister_10$1_3/out[4]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 12.5953
cap "SRegister_10$1_3/default4" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0662268
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 5.68434e-14
cap "SRegister_10$1_3/Register_unitcell$1_9/en" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.0182933
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 3.16991
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.57899
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/out[4]" 0.0203671
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_9/phi2" -1001.04
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.602062
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_9/en" -56.7454
cap "SRegister_10$1_3/Register_unitcell$1_8/q" "SRegister_10$1_3/default4" 36.6275
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/out[4]" 2.33643
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.76123
cap "SRegister_10$1_3/default4" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -75.6565
cap "SRegister_10$1_3/default4" "SRegister_10$1_3/out[4]" -11.2251
cap "SRegister_10$1_3/out[4]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.121698
cap "SRegister_10$1_3/default4" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.01109
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_9/en" -0.0484334
cap "SRegister_10$1_3/Register_unitcell$1_9/phi2" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.160095
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.00626672
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.07464
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_9/en" 0.0126857
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/default4" -0.760947
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_8/VDDd" 2.99015
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 13.4139
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "SRegister_10$1_3/Register_unitcell$1_9/phi1" 0.019342
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.27886
cap "SRegister_10$1_3/Register_unitcell$1_9/phi2" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.00495138
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_8/VDDd" 8.48163
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_8/VDDd" 10.4969
cap "SRegister_10$1_3/default4" "SRegister_10$1_3/Register_unitcell$1_8/VDDd" -60.6279
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_9/phi1" 6.50306
cap "SRegister_10$1_3/out[4]" "SRegister_10$1_3/Register_unitcell$1_8/VDDd" 0.867709
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.0299629
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_8/VDDd" 0.716742
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/default4" 0.319424
cap "SRegister_10$1_3/Register_unitcell$1_8/VDDd" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -0.725101
cap "SRegister_10$1_3/default4" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.290348
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.912765
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.0933678
cap "SRegister_10$1_3/Register_unitcell$1_9/phi2" "SRegister_10$1_3/Register_unitcell$1_8/VDDd" -23.1876
cap "SRegister_10$1_3/Register_unitcell$1_8/VDDd" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 6.06824
cap "SRegister_10$1_3/default4" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 4.15105
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0144342
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "SRegister_10$1_3/Register_unitcell$1_9/phi1" 0.00920708
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.390472
cap "SRegister_10$1_3/Register_unitcell$1_9/phi2" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.73472e-18
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.014994
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_8/VDDd" 1.89614
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 0.00275555
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_8/q" -0.473479
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_8/q" 7.32745
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_3/default4" 0.927645
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_8/VDDd" 2.24088
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.00437447
cap "SRegister_10$1_3/default4" "SRegister_10$1_3/Register_unitcell$1_8/q" 56.72
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_9/phi1" 1.94107
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.0906256
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.0176162
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.148645
cap "SRegister_10$1_3/Register_unitcell$1_8/VDDd" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.104391
cap "SRegister_10$1_3/default4" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 5.63407
cap "SRegister_10$1_3/default4" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 4.41257
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.0632522
cap "SRegister_10$1_3/Register_unitcell$1_9/phi2" "SRegister_10$1_3/Register_unitcell$1_8/q" 2.32954
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_9/phi1" 13.0172
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -1.07922
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_9/phi1" 9.19138
cap "SRegister_10$1_3/Register_unitcell$1_8/VDDd" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.77636e-15
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.332427
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/default4" 4.87021
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_3/Register_unitcell$1_8/VDDd" -0.396515
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/default4" -24.0299
cap "SRegister_10$1_3/Register_unitcell$1_8/VDDd" "SRegister_10$1_3/Register_unitcell$1_8/q" 2.6671
cap "SRegister_10$1_3/Register_unitcell$1_9/phi2" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 1.23648
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_9/phi1" 2.19746
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.951799
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -57.9265
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_8/VDDd" 2.2053
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/default4" 2.84217e-14
cap "SRegister_10$1_3/out[4]" "SRegister_10$1_3/default4" -0.145754
cap "SRegister_10$1_3/Register_unitcell$1_8/VDDd" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.387876
cap "SRegister_10$1_3/default4" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -4.01451
cap "SRegister_10$1_3/Register_unitcell$1_8/VDDd" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" -1.4484
cap "SRegister_10$1_3/Register_unitcell$1_9/phi2" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.8498
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.19081
cap "SRegister_10$1_3/Register_unitcell$1_9/phi2" "SRegister_10$1_3/Register_unitcell$1_9/phi1" -1005.02
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.46548
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.115484
cap "SRegister_10$1_3/Register_unitcell$1_9/phi2" "SRegister_10$1_3/default4" -2.47036
cap "SRegister_10$1_3/default4" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 65.2316
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_8/VDDd" 3.40821
cap "SRegister_10$1_3/Register_unitcell$1_8/phi2" "SRegister_10$1_3/Register_unitcell$1_8/en" 0.515726
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/default4" -19.6563
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_8/VDDd" 3.5867
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_8/en" 0.589732
cap "SRegister_10$1_3/Register_unitcell$1_8/phi2" "SRegister_10$1_3/default4" -2.21671
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_8/phi2" -974.646
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 12.7798
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/default4" -5.68434e-14
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_8/phi2" 0.380745
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.248494
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.4115
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_8/en" 0.0234973
cap "SRegister_10$1_3/Register_unitcell$1_8/en" "SRegister_10$1_3/Register_unitcell$1_8/VDDd" 0.163805
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/default4" 0.514264
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.00103713
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.0131759
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 4.39716
cap "SRegister_10$1_3/default4" "SRegister_10$1_3/Register_unitcell$1_8/VDDd" -91.4984
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_8/VDDd" 4.71158
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_3/Register_unitcell$1_8/phi1" 0.0122937
cap "SRegister_10$1_3/Register_unitcell$1_8/phi2" "SRegister_10$1_3/Register_unitcell$1_8/VDDd" 32.0324
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_8/VDDd" 0.965488
cap "out[23]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.33101
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 6.10438
cap "SRegister_10$1_3/Register_unitcell$1_8/en" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 5.01488
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.179243
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/default4" 0.0587592
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.135338
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_8/en" 0.237194
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_8/VDDd" 2.14684
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.41823
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/default4" 1.46507
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 2.58916
cap "SRegister_10$1_3/Register_unitcell$1_8/phi2" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.176055
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/default4" 2.84217e-14
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0171047
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_8/VDDd" 0.0274799
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.350225
cap "out[23]" "SRegister_10$1_3/default4" 0.619071
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_8/en" -57.3837
cap "SRegister_10$1_3/Register_unitcell$1_8/en" "SRegister_10$1_3/default4" -5.99502
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 4.44089e-16
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.93116
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/out[3]" 3.35145
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 4.06655
cap "SRegister_10$1_3/Register_unitcell$1_8/phi2" "SRegister_10$1_3/out[3]" -2.01152
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_3/Register_unitcell$1_8/phi1" 0.00920708
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 3.33463
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.0510341
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_8/en" 0.0933678
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_3/Register_unitcell$1_8/en" -3.23974
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.65735
cap "SRegister_10$1_3/Register_unitcell$1_7/q" "SRegister_10$1_3/out[3]" 70.33
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.28037
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_8/en" -57.06
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.964434
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.57465
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 0.404921
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 6.82161
cap "SRegister_10$1_3/Register_unitcell$1_8/phi2" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -0.302102
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_8/phi2" -993.895
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 2.35837
cap "SRegister_10$1_3/Register_unitcell$1_7/q" "SRegister_10$1_3/Register_unitcell$1_8/en" 3.08528
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 15.3031
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.762795
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.121698
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.39129
cap "SRegister_10$1_3/Register_unitcell$1_7/q" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 35.485
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -62.0237
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.0364317
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/out[3]" 6.71546
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_7/q" 12.2562
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.30425
cap "SRegister_10$1_3/Register_unitcell$1_7/q" "SRegister_10$1_3/Register_unitcell$1_8/phi2" 0.375293
cap "SRegister_10$1_3/Register_unitcell$1_8/phi2" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 34.1437
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.186079
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 2.33097
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_3/Register_unitcell$1_8/phi1" 0.0106545
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.03886
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 27.4641
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/Register_unitcell$1_8/en" 1.11103
cap "SRegister_10$1_3/Register_unitcell$1_7/q" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 7.03556
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_8/en" 0.0837894
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 2.55193
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 24.6482
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/out[3]" 2.57531
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_8/en" 0.0144342
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.0754535
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_8/phi2" 0.165046
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/default3" 0.112332
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.77636e-15
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.61894
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_8/en" 0.0632522
cap "SRegister_10$1_3/Register_unitcell$1_8/phi2" "SRegister_10$1_3/default3" -2.21671
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/default3" -0.0662268
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -1.47667
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/out[3]" 0.0203671
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_8/en" 0.121873
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.770544
cap "SRegister_10$1_3/Register_unitcell$1_7/q" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 10.0587
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_8/phi2" -1005.02
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 4.26745
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 4.04009
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.867709
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_8/phi2" 1.73472e-18
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.98806
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -1.29357
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_8/en" 0.0226677
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 5.68434e-14
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.1572
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_8/en" 0.097169
cap "SRegister_10$1_3/default3" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -82.1433
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.725101
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/default3" 2.01109
cap "SRegister_10$1_3/Register_unitcell$1_7/q" "SRegister_10$1_3/out[3]" 7.40964
cap "SRegister_10$1_3/Register_unitcell$1_7/q" "SRegister_10$1_3/Register_unitcell$1_8/en" 6.31885
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/default3" -7.10543e-15
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 12.7905
cap "SRegister_10$1_3/Register_unitcell$1_7/q" "SRegister_10$1_3/default3" 14.6784
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.302593
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.487201
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.0561886
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.396515
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_7/q" 17.014
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 9.26067
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_8/en" 1.83628
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.104391
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_8/en" 0.036569
cap "SRegister_10$1_3/Register_unitcell$1_8/phi2" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -7.89984
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/default3" -22.8686
cap "SRegister_10$1_3/default3" "SRegister_10$1_3/Register_unitcell$1_8/en" -5.22114
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/default3" -0.0216049
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.00626672
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.2053
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.387876
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/out[3]" 2.50697
cap "SRegister_10$1_3/Register_unitcell$1_7/q" "SRegister_10$1_3/Register_unitcell$1_8/phi2" 4.34551
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_8/en" -57.6119
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 3.47513
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.31204
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 1.65347
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.019342
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/default3" -16.3731
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_7/VDDd" 32.0896
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 3.12176
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_7/en" 0.0183154
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_7/VDDd" 8.48163
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.327888
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_7/q" 3.21311
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_7/VDDd" 0.0978022
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/default3" 0.319424
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.45288
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.315019
cap "SRegister_10$1_3/Register_unitcell$1_7/en" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 16.6052
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_8/phi2" 10.1163
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_8/phi1" 0.662271
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_7/VDDd" 0.028265
cap "SRegister_10$1_3/Register_unitcell$1_7/q" "SRegister_10$1_3/Register_unitcell$1_7/VDDd" 0.838356
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/default3" -0.145754
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_7/en" 0.019889
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/default3" -22.9187
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_8/phi2" 3.8498
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_7/VDDd" 10.7364
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/default3" 4.03872
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.0906256
cap "SRegister_10$1_3/Register_unitcell$1_7/en" "SRegister_10$1_3/default3" -4.34131
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_7/VDDd" 0.139416
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 4.8496
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_7/en" 0.0567987
cap "SRegister_10$1_3/default3" "SRegister_10$1_3/Register_unitcell$1_7/VDDd" -70.7817
cap "SRegister_10$1_3/Register_unitcell$1_8/phi2" "SRegister_10$1_3/Register_unitcell$1_7/q" 0.370277
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_7/VDDd" 0.083683
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.14222
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -1.07922
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_7/en" -57.6366
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "SRegister_10$1_3/Register_unitcell$1_8/phi1" 0.00920708
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_7/VDDd" 2.76173
cap "SRegister_10$1_3/Register_unitcell$1_8/phi2" "SRegister_10$1_3/default3" -2.47036
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/default3" 5.63407
cap "SRegister_10$1_3/Register_unitcell$1_7/en" "SRegister_10$1_3/Register_unitcell$1_7/VDDd" 0.144962
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_7/q" -0.473479
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/default3" 0.290348
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.19081
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_3/default3" 0.927645
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/default3" -7.10543e-15
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/default3" 4.87021
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_8/phi2" -1005.02
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.0186533
cap "SRegister_10$1_3/Register_unitcell$1_8/phi2" "SRegister_10$1_3/Register_unitcell$1_7/en" -1.7512e-18
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/default3" 3.5083e-14
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 0.00275555
cap "SRegister_10$1_3/Register_unitcell$1_8/phi2" "SRegister_10$1_3/Register_unitcell$1_7/VDDd" -25.1612
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_8/phi1" 36.2467
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/default3" 4.47133
cap "SRegister_10$1_3/Register_unitcell$1_7/q" "SRegister_10$1_3/default3" 56.72
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_7/en" 0.848153
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_8/phi1" 17.1106
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/default3" 65.2532
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_7/en" 0.951799
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -0.135338
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/Register_unitcell$1_7/VDDd" 0.16575
cap "SRegister_10$1_3/Register_unitcell$1_7/phi2" "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.380745
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/Register_unitcell$1_7/VDDd" 0.574954
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/Register_unitcell$1_7/en" -57.6737
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/default3" 1.46507
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_3/Register_unitcell$1_7/phi1" 0.00920708
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/default3" 0.514264
cap "SRegister_10$1_3/Register_unitcell$1_0/q" "SRegister_10$1_3/Register_unitcell$1_7/VDDd" 0.735561
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/default3" -15.4665
cap "SRegister_10$1_3/Register_unitcell$1_0/q" "SRegister_10$1_3/Register_unitcell$1_7/en" 0.468807
cap "SRegister_10$1_3/default3" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" -23.2206
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_7/VDDd" 0.078514
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_7/phi1" 4.36752
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_7/VDDd" 0.481379
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_3/out[2]" 0.762795
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_7/en" 0.132223
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.287965
cap "SRegister_10$1_3/Register_unitcell$1_0/q" "SRegister_10$1_3/default3" 11.7068
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_7/phi1" 4.39716
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/default3" 27.4641
cap "SRegister_10$1_3/Register_unitcell$1_7/phi2" "SRegister_10$1_3/Register_unitcell$1_7/VDDd" 28.8659
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.0275122
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/default3" 0.394631
cap "SRegister_10$1_3/out[2]" "SRegister_10$1_3/Register_unitcell$1_7/VDDd" 0.665458
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 3.55271e-15
cap "SRegister_10$1_3/out[2]" "SRegister_10$1_3/Register_unitcell$1_7/en" 1.11103
cap "SRegister_10$1_3/Register_unitcell$1_7/phi2" "SRegister_10$1_3/default3" -0.302102
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/Register_unitcell$1_7/phi1" 0.720845
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.284925
cap "SRegister_10$1_3/out[2]" "SRegister_10$1_3/default3" 10.6531
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.350225
cap "SRegister_10$1_3/out[2]" "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.157807
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.203083
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.0171047
cap "SRegister_10$1_3/Register_unitcell$1_0/q" "SRegister_10$1_3/Register_unitcell$1_7/phi1" 4.3264
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_7/VDDd" 0.759349
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_7/en" 0.589732
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_7/phi1" 7.48725
cap "SRegister_10$1_3/Register_unitcell$1_0/q" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 1.29882
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_7/phi1" 0.896636
cap "SRegister_10$1_3/Register_unitcell$1_7/phi2" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.176055
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_7/VDDd" 3.29564
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.139653
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_7/en" 0.217305
cap "SRegister_10$1_3/Register_unitcell$1_7/phi2" "SRegister_10$1_3/Register_unitcell$1_7/phi1" -991.275
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/out[2]" 4.68938
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_3/out[2]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.65735
cap "SRegister_10$1_3/out[2]" "SRegister_10$1_3/Register_unitcell$1_7/phi1" -1.08485
cap "SRegister_10$1_3/Register_unitcell$1_7/phi2" "SRegister_10$1_3/Register_unitcell$1_0/q" 0.375293
cap "SRegister_10$1_3/Register_unitcell$1_7/en" "SRegister_10$1_3/Register_unitcell$1_7/VDDd" 0.0188433
cap "SRegister_10$1_3/out[2]" "SRegister_10$1_3/Register_unitcell$1_0/q" 20.6954
cap "SRegister_10$1_3/out[2]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 15.3031
cap "SRegister_10$1_3/default3" "SRegister_10$1_3/Register_unitcell$1_7/VDDd" -56.8305
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_3/Register_unitcell$1_7/phi1" 0.0229482
cap "SRegister_10$1_3/Register_unitcell$1_7/en" "SRegister_10$1_3/default3" -5.0614
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_7/VDDd" 2.10332
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_7/en" 0.0933678
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_7/phi1" 4.86064
cap "SRegister_10$1_3/Register_unitcell$1_7/phi2" "SRegister_10$1_3/out[2]" -0.736307
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_7/VDDd" 2.11932
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.206138
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_7/en" 0.0234973
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/default3" 2.57465
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_7/phi1" 4.25785
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_3/Register_unitcell$1_7/phi1" 0.0131759
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.186079
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.15164
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/Register_unitcell$1_7/en" -56.7454
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.343401
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/Register_unitcell$1_0/q" 19.2201
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/default2" -0.0726491
cap "SRegister_10$1_3/out[2]" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 12.5953
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.56786
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_7/en" 0.0182933
cap "SRegister_10$1_3/out[2]" "SRegister_10$1_3/Register_unitcell$1_7/phi2" -1.27521
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/default2" 2.01109
cap "SRegister_10$1_3/out[2]" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.614908
cap "SRegister_10$1_3/Register_unitcell$1_0/q" "SRegister_10$1_3/Register_unitcell$1_7/en" 8.93533
cap "SRegister_10$1_3/default2" "SRegister_10$1_3/Register_unitcell$1_7/en" -3.70751
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/out[2]" 6.71546
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.297591
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_7/en" 0.0706398
cap "SRegister_10$1_3/Register_unitcell$1_0/q" "SRegister_10$1_3/default2" 38.4566
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/Register_unitcell$1_7/phi2" -1000.49
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.5304
cap "SRegister_10$1_3/out[2]" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.121698
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -2.84217e-14
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 3.16991
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_7/en" 0.0126857
cap "SRegister_10$1_3/out[2]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.0561886
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/default2" 3.55271e-15
cap "SRegister_10$1_3/Register_unitcell$1_0/q" "SRegister_10$1_3/Register_unitcell$1_7/phi2" 2.22298
cap "SRegister_10$1_3/Register_unitcell$1_7/phi2" "SRegister_10$1_3/default2" -2.21671
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/out[2]" 2.4175
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_7/en" -0.0484334
cap "SRegister_10$1_3/Register_unitcell$1_0/q" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 12.8614
cap "SRegister_10$1_3/default2" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -74.2697
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/out[2]" 6.94328
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.25437
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/default2" 2.53652
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 1.0737
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.45409
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_7/phi2" 0.0676688
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.00626672
cap "SRegister_10$1_3/out[2]" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.02691
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.0854274
cap "SRegister_10$1_3/Register_unitcell$1_7/phi2" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 23.4985
cap "SRegister_10$1_3/out[2]" "SRegister_10$1_3/default2" -8.25447
cap "SRegister_10$1_3/Register_unitcell$1_0/q" "SRegister_10$1_3/out[2]" 57.0443
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/default2" -0.0662268
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.276219
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/out[2]" 0.0203671
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 12.432
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.14051
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" 8.48163
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" 2.2053
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/default2" -2.17604e-14
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_7/phi1" 6.50306
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" -0.396515
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.115484
cap "SRegister_10$1_3/default2" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" -60.6279
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.0263742
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" 2.22076
cap "SRegister_10$1_3/out[2]" "SRegister_10$1_3/default2" -0.145754
cap "SRegister_10$1_3/Register_unitcell$1_7/phi2" "SRegister_10$1_3/Register_unitcell$1_0/q" 2.49281
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" -0.725101
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/default2" 0.290348
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/Register_unitcell$1_0/q" 7.67031
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/Register_unitcell$1_7/phi2" -1005.02
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" 5.48005
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" 1.26388
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/default2" 4.15105
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.00397247
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.125632
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0144342
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "SRegister_10$1_3/Register_unitcell$1_7/phi1" 0.00920708
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.390472
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_0/q" -0.473479
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_7/phi2" 3.8498
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" 0.716742
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/default2" 0.319424
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_7/phi1" 9.07154
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.0906256
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.0933678
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_7/phi1" 3.19375
cap "SRegister_10$1_3/out[2]" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" 0.867709
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 0.00275555
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.00437447
cap "SRegister_10$1_3/Register_unitcell$1_0/q" "SRegister_10$1_3/default2" 56.72
cap "SRegister_10$1_3/Register_unitcell$1_7/phi2" "SRegister_10$1_3/default2" -2.47036
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/default2" -24.0491
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.47223
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" 0.104391
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/default2" 5.63407
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/default2" 4.41257
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -57.9265
cap "SRegister_10$1_3/Register_unitcell$1_7/phi2" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0973771
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_7/phi2" 0.522638
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.71184
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_7/phi1" 11.8531
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -1.07922
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" 2.24088
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/default2" 4.87021
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "SRegister_10$1_3/Register_unitcell$1_7/phi1" 0.019342
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.951799
cap "SRegister_10$1_3/Register_unitcell$1_0/VDDd" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.77636e-15
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_3/default2" 0.927645
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_7/phi1" 2.19263
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.19081
cap "SRegister_10$1_3/Register_unitcell$1_0/q" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" 3.03677
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.0632522
cap "SRegister_10$1_3/Register_unitcell$1_7/phi2" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" -23.1876
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" 10.6724
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" -0.387876
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/default2" -4.01451
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" -1.4484
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.0512335
cap "SRegister_10$1_3/Register_unitcell$1_7/phi2" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.73472e-18
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/default2" 65.2316
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.912765
cap "out[21]" "SRegister_10$1_3/default2" 0.619071
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" 31.5976
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 4.31345
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" 4.23146
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -974.031
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_0/en" 0.237194
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/default2" 0.0587592
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 4.44089e-16
cap "SRegister_10$1_3/default2" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.46507
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.41633
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" 3.5867
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.0146809
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.237772
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 2.44479
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/default2" -5.68434e-14
cap "SRegister_10$1_3/Register_unitcell$1_0/en" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 5.99681
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.135338
cap "SRegister_10$1_3/Register_unitcell$1_0/en" "SRegister_10$1_3/default2" -5.99502
cap "SRegister_10$1_3/Register_unitcell$1_0/VDDd" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 4.0431
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.176055
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.0031144
cap "SRegister_10$1_3/default2" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" -91.4984
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_0/en" 0.589732
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.202256
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 5.71722
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.47635
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/default2" -2.21671
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.00885259
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" 0.965488
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_3/default2" -19.6371
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0171047
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.380745
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_0/en" 0.017583
cap "SRegister_10$1_3/Register_unitcell$1_0/en" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" 0.163805
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.350225
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 12.8997
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_0/en" 0.707642
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/default2" 0.514264
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" 1.74551
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.33101
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_3/Register_unitcell$1_0/en" -57.3837
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_3/Register_unitcell$1_0/phi1" 0.00432336
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_0/phi1" 0.0837094
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_3/out[1]" "SRegister_10$1_3/Register_unitcell$1_0/en" 1.11103
cap "SRegister_10$1_3/Register_unitcell$1_6/q" "SRegister_10$1_3/Register_unitcell$1_0/phi2" 0.375293
cap "SRegister_10$1_3/Register_unitcell$1_0/en" "SRegister_10$1_3/Register_unitcell$1_0/phi1" -57.1325
cap "SRegister_10$1_3/out[1]" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 3.33463
cap "SRegister_10$1_3/out[1]" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 24.6482
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_3/Register_unitcell$1_0/phi1" -1.08299
cap "SRegister_10$1_3/out[1]" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.65735
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.078514
cap "SRegister_10$1_3/Register_unitcell$1_6/q" "SRegister_10$1_3/Register_unitcell$1_0/en" 2.6636
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_0/phi1" 0.0471529
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_3/Register_unitcell$1_0/phi1" 0.0198338
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/out[1]" 6.71546
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_0/phi1" 2.47533
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.39129
cap "SRegister_10$1_3/Register_unitcell$1_6/q" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 33.656
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_0/en" 0.0059143
cap "SRegister_10$1_3/Register_unitcell$1_0/phi2" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -0.302102
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_0/phi1" 4.06655
cap "SRegister_10$1_3/out[1]" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.28037
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_3/Register_unitcell$1_0/en" -3.4285
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_0/phi1" 4.27211
cap "SRegister_10$1_3/out[1]" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 15.3031
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_3/Register_unitcell$1_0/phi1" 0.00920708
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_0/phi1" 3.03651
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.186079
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/out[1]" 2.57531
cap "SRegister_10$1_3/Register_unitcell$1_6/q" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.43197
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_0/en" 0.0837894
cap "SRegister_10$1_3/Register_unitcell$1_0/phi2" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 32.7817
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_0/phi1" 6.82161
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.401322
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.93116
cap "SRegister_10$1_3/out[1]" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 2.35837
cap "SRegister_10$1_3/out[1]" "SRegister_10$1_3/Register_unitcell$1_0/phi1" 2.39617
cap "SRegister_10$1_3/out[1]" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.03886
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -63.4104
cap "SRegister_10$1_3/out[1]" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.121698
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 27.4641
cap "SRegister_10$1_3/Register_unitcell$1_6/q" "SRegister_10$1_3/out[1]" 68.4417
cap "SRegister_10$1_3/Register_unitcell$1_0/phi2" "SRegister_10$1_3/out[1]" -2.01152
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_0/en" 0.0933678
cap "SRegister_10$1_3/Register_unitcell$1_6/q" "SRegister_10$1_3/Register_unitcell$1_0/phi1" 11.5715
cap "SRegister_10$1_3/Register_unitcell$1_0/phi2" "SRegister_10$1_3/Register_unitcell$1_0/phi1" -993.345
cap "SRegister_10$1_3/out[1]" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.762795
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.964434
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.57465
cap "SRegister_10$1_3/out[1]" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.867709
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_0/phi1" 1.25772
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -1.47667
cap "SRegister_10$1_3/Register_unitcell$1_6/q" "SRegister_10$1_3/out[1]" 9.29797
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_0/phi1" 0.700513
cap "SRegister_10$1_3/Register_unitcell$1_0/en" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0144342
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_0/phi2" 1.73472e-18
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_0/phi1" 13.2668
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.2053
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_0/phi2" -4.37672
cap "SRegister_10$1_3/default1" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.112332
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.77636e-15
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.00626672
cap "SRegister_10$1_3/default1" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -80.7565
cap "SRegister_10$1_3/Register_unitcell$1_6/q" "SRegister_10$1_3/Register_unitcell$1_0/phi1" 17.2584
cap "SRegister_10$1_3/Register_unitcell$1_6/q" "SRegister_10$1_3/Register_unitcell$1_0/en" 6.74053
cap "SRegister_10$1_3/Register_unitcell$1_6/q" "SRegister_10$1_3/Register_unitcell$1_0/phi2" 4.18224
cap "SRegister_10$1_3/default1" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0662268
cap "SRegister_10$1_3/out[1]" "SRegister_10$1_3/Register_unitcell$1_0/phi1" 3.46225
cap "SRegister_10$1_3/Register_unitcell$1_6/q" "SRegister_10$1_3/default1" 16.5075
cap "SRegister_10$1_3/out[1]" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.98806
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.725101
cap "SRegister_10$1_3/out[1]" "SRegister_10$1_3/default1" -22.8686
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_0/phi1" 4.26745
cap "SRegister_10$1_3/Register_unitcell$1_0/en" "SRegister_10$1_3/Register_unitcell$1_0/phi1" -57.5393
cap "SRegister_10$1_3/Register_unitcell$1_0/phi1" "SRegister_10$1_3/Register_unitcell$1_0/phi2" -1005.02
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.47513
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.494297
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_0/en" 0.0632522
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.0754535
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_0/phi1" 0.302593
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -1.29357
cap "SRegister_10$1_3/Register_unitcell$1_0/en" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.0226677
cap "SRegister_10$1_3/default1" "SRegister_10$1_3/Register_unitcell$1_0/phi1" -14.9086
cap "SRegister_10$1_3/default1" "SRegister_10$1_3/Register_unitcell$1_0/en" -5.10437
cap "SRegister_10$1_3/default1" "SRegister_10$1_3/Register_unitcell$1_0/phi2" -2.21671
cap "SRegister_10$1_3/default1" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.01109
cap "SRegister_10$1_3/out[1]" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0203671
cap "SRegister_10$1_3/Register_unitcell$1_0/phi1" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.019342
cap "SRegister_10$1_3/out[1]" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 9.26067
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/out[1]" -0.0561886
cap "SRegister_10$1_3/Register_unitcell$1_0/phi1" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 4.03837
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_0/phi1" 0.232354
cap "SRegister_10$1_3/Register_unitcell$1_0/en" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.121873
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.387876
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.10332
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_0/en" 0.0915881
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_0/phi1" 1.25393
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_0/phi2" 0.165046
cap "SRegister_10$1_3/Register_unitcell$1_0/en" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.83628
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.104391
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 5.68434e-14
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.396515
cap "SRegister_10$1_3/default1" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0216049
cap "SRegister_10$1_3/Register_unitcell$1_6/q" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 10.2926
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/VSSd" -7.10543e-15
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/VDDd" 8.48163
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_0/phi1" 3.37661
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/VSSd" 5.68434e-14
cap "SRegister_10$1_3/Register_unitcell$1_0/phi1" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.327888
cap "SRegister_10$1_3/Register_unitcell$1_0/phi1" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.45288
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_0/phi2" 9.41535
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/VSSd" 4.47133
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_6/en" 0.848153
cap "SRegister_10$1_3/Register_unitcell$1_6/q" "SRegister_10$1_3/Register_unitcell$1_0/phi1" 3.55597
cap "SRegister_10$1_3/VSSd" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 65.2532
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_0/phi1" 0.00283961
cap "SRegister_10$1_3/Register_unitcell$1_0/phi1" "SRegister_10$1_3/VSSd" -23.0484
cap "SRegister_10$1_3/Register_unitcell$1_6/q" "SRegister_10$1_3/VSSd" 56.72
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/VDDd" 29.9286
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.0906256
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_6/en" 0.0238963
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_0/phi1" 5.24534
cap "SRegister_10$1_3/Register_unitcell$1_0/phi1" "SRegister_10$1_3/Register_unitcell$1_0/phi2" -1005.02
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/VDDd" 0.222445
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/VSSd" 0.319424
cap "SRegister_10$1_3/Register_unitcell$1_6/en" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 16.6052
cap "SRegister_10$1_3/Register_unitcell$1_0/phi1" "SRegister_10$1_3/Register_unitcell$1_6/en" -57.6366
cap "SRegister_10$1_3/Register_unitcell$1_6/q" "SRegister_10$1_3/Register_unitcell$1_0/phi2" 0.533549
cap "SRegister_10$1_3/Register_unitcell$1_0/phi1" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.00172633
cap "SRegister_10$1_3/Register_unitcell$1_0/phi2" "SRegister_10$1_3/VSSd" -2.47036
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/VDDd" 0.028265
cap "SRegister_10$1_3/Register_unitcell$1_6/en" "SRegister_10$1_3/VSSd" -4.34757
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.315019
cap "SRegister_10$1_3/Register_unitcell$1_0/phi1" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.212251
cap "SRegister_10$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 10.7364
cap "SRegister_10$1_3/Register_unitcell$1_0/phi1" "SRegister_10$1_3/VDDd" 2.60179
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_3/Register_unitcell$1_0/phi1" 0.00275555
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/VSSd" 4.03872
cap "SRegister_10$1_3/Register_unitcell$1_6/q" "SRegister_10$1_3/VDDd" 1.20802
cap "SRegister_10$1_3/out[1]" "SRegister_10$1_3/VSSd" -0.145754
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "SRegister_10$1_3/Register_unitcell$1_0/phi1" 0.00920708
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/VDDd" 0.0138455
cap "SRegister_10$1_3/VSSd" "SRegister_10$1_3/VDDd" -70.7817
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_3/VSSd" 0.927645
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_6/en" 0.0933678
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.19081
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_0/phi1" 16.3296
cap "SRegister_10$1_3/Register_unitcell$1_0/phi2" "SRegister_10$1_3/Register_unitcell$1_6/en" -1.7512e-18
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_6/q" -0.473479
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/VSSd" 4.87021
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/VDDd" 0.137561
cap "SRegister_10$1_3/Register_unitcell$1_0/phi2" "SRegister_10$1_3/VDDd" -25.1612
cap "SRegister_10$1_3/Register_unitcell$1_0/phi1" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.0186533
cap "SRegister_10$1_3/Register_unitcell$1_6/en" "SRegister_10$1_3/VDDd" 0.144962
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -1.07922
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/VSSd" 5.63407
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_0/phi1" 35.6967
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_0/phi2" 3.8498
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_6/en" 0.951799
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/VSSd" 0.290348
cap "SRegister_10$1_3/VSSd" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 28.7368
cap "SRegister_10$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.896636
cap "SRegister_10$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 5.64158
cap "SRegister_10$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.0131759
cap "SRegister_10$1_3/phi1" "SRegister_10$1_3/d" 3.64174
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/en" 0.237194
cap "SRegister_10$1_3/phi1" "SRegister_10$1_3/phi2" -991.275
cap "SRegister_10$1_3/VSSd" "SRegister_10$1_3/en" -5.17192
cap "SRegister_10$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 7.58467
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/VDDd" 0.621032
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/VDDd" 0.965488
cap "SRegister_10$1_3/d" "SRegister_10$1_3/VDDd" 2.97952
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/d" 5.68434e-14
cap "SRegister_10$1_3/phi2" "SRegister_10$1_3/VDDd" 28.8659
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.135338
cap "SRegister_10$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.078514
cap "SRegister_10$1_3/VSSd" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 1.46507
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0171047
cap "SRegister_10$1_3/phi1" "SRegister_10$1_3/en" -57.6737
cap "SRegister_10$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.0229482
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/en" 0.0234973
cap "SRegister_10$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 4.91728
cap "SRegister_10$1_3/VDDd" "SRegister_10$1_3/en" 0.0188433
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/en" 0.0933678
cap "SRegister_10$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.778961
cap "SRegister_10$1_3/phi1" "SRegister_10$1_3/VSSd" -16.0067
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/d" -1.42109e-14
cap "SRegister_10$1_3/phi2" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.380745
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -0.350225
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/VDDd" 3.57285
cap "SRegister_10$1_3/phi2" "SRegister_10$1_3/d" 0.375293
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/VSSd" 2.57465
cap "SRegister_10$1_3/VSSd" "SRegister_10$1_3/VDDd" -81.4378
cap "SRegister_10$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.16575
cap "SRegister_10$1_3/VSSd" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.514264
cap "SRegister_10$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.00920708
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/en" 0.589732
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/en" 0.132223
cap "SRegister_10$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 4.39716
cap "SRegister_10$1_3/d" "SRegister_10$1_3/en" 1.77859
cap "SRegister_10$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 3.98808
cap "SRegister_10$1_3/phi1" "SRegister_10$1_3/VDDd" 0.770974
cap "SRegister_10$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.284925
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/VSSd" -8.52651e-14
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/VDDd" 2.14684
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/VSSd" 0.394631
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/VDDd" 2.39129
cap "SRegister_10$1_3/d" "SRegister_10$1_3/VSSd" 9.79765
cap "SRegister_10$1_3/phi2" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.176055
cap "SRegister_10$1_3/phi2" "SRegister_10$1_3/VSSd" -0.302102
cap "SRegister_10$1_3/VSSd" "SRegister_10$1_3/phi2" -1.44567
cap "SRegister_10$1_3/en" "SRegister_10$1_3/phi1" -43.2981
cap "SRegister_10$1_3/en" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0932028
cap "SRegister_10$1_3/d" "SRegister_10$1_3/en" 5.90989
cap "SRegister_10$1_3/VDDd" "SRegister_10$1_3/phi2" 37.1274
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/phi1" 3.14734
cap "SRegister_10$1_3/d" "SRegister_10$1_3/phi1" 55.3573
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_3/phi1" 0.495083
cap "SRegister_10$1_3/VSSd" "SRegister_10$1_3/en" -1.68773
cap "SRegister_10$1_3/VSSd" "SRegister_10$1_3/phi1" 3.84844
cap "SRegister_10$1_3/d" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 8.5601
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.286699
cap "SRegister_10$1_3/d" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" 9.25864
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/phi1" 2.83354
cap "SRegister_10$1_3/VSSd" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.53652
cap "SRegister_10$1_3/d" "SRegister_10$1_3/VSSd" 40.7739
cap "SRegister_10$1_3/VDDd" "SRegister_10$1_3/phi1" 7.56257
cap "SRegister_10$1_3/phi2" "SRegister_10$1_3/phi1" -776.686
cap "SRegister_10$1_3/d" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.15047
cap "SRegister_10$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.302526
cap "SRegister_10$1_3/d" "SRegister_10$1_3/VDDd" 12.7027
cap "SRegister_10$1_3/d" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" 0.212806
cap "SRegister_10$1_3/d" "SRegister_10$1_3/phi2" 12.0886
cap "SRegister_10$1_3/VSSd" "SRegister_10$1_3/VDDd" -37.979
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A1" "SRegister_10$1_3/out[10]" 2.58338
cap "SRegister_10$1_3/out[10]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" 0.217712
cap "SRegister_10$1_3/out[10]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.2174
cap "SRegister_10$1_3/out[10]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" 1.26753
cap "SRegister_10$1_3/out[10]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.138544
cap "SRegister_10$1_3/out[10]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 4.32568
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "m1_957072_503439#" -3.55271e-15
cap "m1_957072_503439#" "SRegister_10$1_3/default10" 4.0521
cap "m1_957072_503439#" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.04682
cap "m1_957072_503439#" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 1.84036
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.96682
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.205832
cap "SRegister_10$1_3/default10" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -18.3988
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/default10" 0.0210438
cap "SRegister_10$1_3/q" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 40.0018
cap "SRegister_10$1_3/q" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 36.3299
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/out[10]" 4.23287
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/out[10]" 13.3956
cap "m1_950816_513481#" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.250723
cap "SRegister_10$1_3/q" "SRegister_10$1_3/out[10]" 34.6561
cap "m1_957072_503439#" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 8.48188
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.559039
cap "m1_957072_503439#" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 19.3591
cap "m1_957072_503439#" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.23854
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/default10" 0.0128729
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 5.21914
cap "SRegister_10$1_3/q" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 1.83425
cap "SRegister_10$1_3/q" "SRegister_10$1_3/default10" 0.587851
cap "SRegister_10$1_3/q" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 1.18322
cap "SRegister_10$1_3/default10" "SRegister_10$1_3/out[10]" -0.240922
cap "m1_950816_515042#" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.140751
cap "m1_957072_503439#" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 14.1417
cap "m1_957072_503439#" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 11.8691
cap "SRegister_10$1_3/q" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.534665
cap "m1_957072_503439#" "SRegister_10$1_3/q" 8.33798
cap "m1_957072_503439#" "SRegister_10$1_3/out[10]" 3.60752
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -2.06782
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.36305
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.86129
cap "SRegister_10$1_3/q" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 25.8202
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/out[10]" 23.6746
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/out[10]" 10.3361
cap "SRegister_10$1_3/q" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 58.5027
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.63559
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/q" 13.2042
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/default10" 0.0952116
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_5/VDDd" 85.2033
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.825977
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 1.23124
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_5/VDDd" 1.9457
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_5/VDDd" 0.797903
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/default10" 2.83779
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 20.744
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.41015
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 0.0666211
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.67235
cap "SRegister_10$1_3/q" "SRegister_10$1_3/default10" -2.02972
cap "SRegister_10$1_3/default10" "SRegister_10$1_3/Register_unitcell$1_5/VDDd" -29.1245
cap "m1_950816_513481#" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.57132
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -1.14761
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.605144
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_5/VDDd" 15.9725
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 12.2436
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/default10" 37.4171
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/default10" -0.083421
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 4.96326
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 20.5506
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_3/default10" 0.108426
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 1.24513
cap "SRegister_10$1_3/q" "SRegister_10$1_3/Register_unitcell$1_5/VDDd" 4.95979
cap "SRegister_10$1_3/out[10]" "SRegister_10$1_3/default10" -0.423793
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/default10" 9.89166
cap "m1_950816_515042#" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.320727
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.295167
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/default10" 3.24894
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_5/VDDd" 1.90715
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/default10" -1.25029
cap "out[21]" "SRegister_10$1_3/default10" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_3/Register_unitcell$1_5/VDDd" -0.046346
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.29361
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/default10" -0.496918
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 64.2455
cap "SRegister_10$1_3/out[9]" "SRegister_10$1_3/Register_unitcell$1_5/en" 9.16847
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 5.68434e-14
cap "SRegister_10$1_3/out[9]" "SRegister_10$1_3/Register_unitcell$1_5/VDDd" 0.358747
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.0302581
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.591283
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "out[21]" 11.9069
cap "SRegister_10$1_3/Register_unitcell$1_5/phi2" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.153127
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_5/en" 2.97036
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 4.25033
cap "SRegister_10$1_3/Register_unitcell$1_5/VDDd" "SRegister_10$1_3/Register_unitcell$1_5/en" 69.1481
cap "SRegister_10$1_3/out[9]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 6.90612
cap "SRegister_10$1_3/out[9]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 4.14221
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.111664
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[21]" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" -0.325945
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[21]" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/default10" 2.02652
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_5/en" 14.4291
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_5/VDDd" 6.98506
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.679305
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/out[9]" 2.40394
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 14.7533
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" -0.718903
cap "SRegister_10$1_3/Register_unitcell$1_5/VDDd" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.98592
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_5/phi1" 1.76385
cap "SRegister_10$1_3/default10" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.560883
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/Register_unitcell$1_5/en" 18.9587
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/Register_unitcell$1_5/VDDd" 0.820152
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_5/en" 1.18022
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" -0.0320208
cap "SRegister_10$1_3/Register_unitcell$1_5/phi2" "SRegister_10$1_3/Register_unitcell$1_5/en" 0.200166
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_5/phi1" 0.637669
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_5/en" 6.83233
cap "SRegister_10$1_3/default10" "SRegister_10$1_3/Register_unitcell$1_5/en" 5.70656
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -1.77636e-15
cap "SRegister_10$1_3/default10" "SRegister_10$1_3/Register_unitcell$1_5/VDDd" -34.668
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.903195
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_5/en" -0.505446
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_3/out[9]" 0.0955181
cap "SRegister_10$1_3/default9" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -2.03055
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_5/en" -0.299894
cap "SRegister_10$1_3/out[9]" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.479914
cap "SRegister_10$1_3/out[9]" "SRegister_10$1_3/default9" 0.619635
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/out[9]" 3.18001
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/default9" 1.11796
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_5/en" -2.21253
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/out[9]" 12.6258
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_5/en" 3.68428
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -4.44089e-16
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" "SRegister_10$1_3/Register_unitcell$1_5/en" -0.181919
cap "SRegister_10$1_3/default9" "SRegister_10$1_3/Register_unitcell$1_5/en" 0.977173
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_5/phi2" 0.0670558
cap "SRegister_10$1_3/out[9]" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 49.2586
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.70453
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/out[9]" 12.2066
cap "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_5/en" -2.10685
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/out[9]" 82.6761
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.279241
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_5/en" 3.64547
cap "SRegister_10$1_3/out[9]" "SRegister_10$1_3/Register_unitcell$1_5/en" 31.5988
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_5/en" 1.22273
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/out[9]" 8.83547
cap "SRegister_10$1_3/Register_unitcell$1_4/q" "SRegister_10$1_3/Register_unitcell$1_5/en" -0.908295
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/Register_unitcell$1_5/en" -16.3311
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/out[9]" 8.71222
cap "SRegister_10$1_3/Register_unitcell$1_4/q" "SRegister_10$1_3/Register_unitcell$1_5/en" -0.256717
cap "SRegister_10$1_3/out[9]" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -5.95044
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[21]" 1.38502
cap "SRegister_10$1_3/out[9]" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 13.2787
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.430683
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -0.667211
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.205506
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_5/phi2" 0.162993
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_5/en" 1.95212
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 5.2422
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_5/en" -0.255187
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_5/phi1" -57.9265
cap "SRegister_10$1_3/default9" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -27.9322
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_5/en" 18.4863
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -5.68434e-14
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_5/en" 7.16318
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" -0.046346
cap "SRegister_10$1_3/out[9]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -2.55323
cap "SRegister_10$1_3/out[9]" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 27.7549
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[21]" 0.298079
cap "SRegister_10$1_3/out[9]" "SRegister_10$1_3/default9" -0.262511
cap "SRegister_10$1_3/out[9]" "SRegister_10$1_3/Register_unitcell$1_5/en" 1.28302
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[21]" 0.797903
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[21]" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_5/phi1" 0.432949
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -0.576105
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 18.1909
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_5/en" -0.759067
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.42109e-14
cap "SRegister_10$1_3/default9" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0386385
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_5/en" 4.85509
cap "SRegister_10$1_3/default9" "SRegister_10$1_3/Register_unitcell$1_5/en" -16.9944
cap "SRegister_10$1_3/out[9]" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 16.2359
cap "SRegister_10$1_3/out[9]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.403495
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[21]" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -1.04022
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_3/Register_unitcell$1_5/en" 1.1139
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 1.182
cap "SRegister_10$1_3/out[9]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.672237
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_5/en" -0.0932593
cap "SRegister_10$1_3/default9" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.046748
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_5/en" 26.3494
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.84316
cap "SRegister_10$1_3/Register_unitcell$1_4/en" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -0.631773
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_4/en" -0.727165
cap "out[21]" "SRegister_10$1_3/default9" 0.399454
cap "SRegister_10$1_3/default9" "SRegister_10$1_3/Register_unitcell$1_4/VDDd" -34.1819
cap "SRegister_10$1_3/Register_unitcell$1_4/q" "SRegister_10$1_3/default9" -0.790054
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/default9" 3.925
cap "SRegister_10$1_3/Register_unitcell$1_4/en" "SRegister_10$1_3/Register_unitcell$1_5/phi1" -57.707
cap "SRegister_10$1_3/Register_unitcell$1_4/VDDd" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.27065
cap "SRegister_10$1_3/default9" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 2.80758
cap "SRegister_10$1_3/default9" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -0.083421
cap "SRegister_10$1_3/Register_unitcell$1_4/en" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 5.23945
cap "SRegister_10$1_3/Register_unitcell$1_4/en" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.361882
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.111664
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_4/en" -0.380365
cap "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_3/default9" -0.110454
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_3/default9" 0.108482
cap "SRegister_10$1_3/Register_unitcell$1_4/en" "SRegister_10$1_3/Register_unitcell$1_5/phi2" 0.100083
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[21]" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_4/en" "SRegister_10$1_3/default9" -25.0648
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_4/VDDd" 2.98592
cap "out[28]" "SRegister_10$1_3/Register_unitcell$1_4/VDDd" 0.134403
cap "SRegister_10$1_3/default9" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 37.601
cap "SRegister_10$1_3/default9" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -1.22478
cap "SRegister_10$1_3/Register_unitcell$1_4/en" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.542037
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -1.74003
cap "SRegister_10$1_3/Register_unitcell$1_4/en" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.550869
cap "SRegister_10$1_3/Register_unitcell$1_5/phi2" "SRegister_10$1_3/default9" -0.0846511
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/default9" 0.0954771
cap "SRegister_10$1_3/Register_unitcell$1_4/en" "out[21]" 1.62031
cap "SRegister_10$1_3/Register_unitcell$1_4/en" "SRegister_10$1_3/Register_unitcell$1_4/VDDd" 9.79218
cap "SRegister_10$1_3/out[9]" "SRegister_10$1_3/default9" -0.682958
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.0993595
cap "SRegister_10$1_3/Register_unitcell$1_4/VDDd" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.729444
cap "SRegister_10$1_3/default9" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.55633
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_4/en" 4.91574
cap "SRegister_10$1_3/Register_unitcell$1_4/phi1" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.482982
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_4/en" 13.9708
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/out[8]" 89.5823
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_4/en" 32.4338
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_4/en" -1.40597
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.903195
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_4/en" -0.377417
cap "SRegister_10$1_3/default9" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 1.11796
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/Register_unitcell$1_4/en" 2.49375
cap "SRegister_10$1_3/Register_unitcell$1_4/en" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 7.87063
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.397438
cap "SRegister_10$1_3/default9" "SRegister_10$1_3/out[8]" 0.140414
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.549502
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_3/Register_unitcell$1_4/en" -0.595913
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.98592
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_4/phi2" 0.220183
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_4/en" 5.52232
cap "SRegister_10$1_3/Register_unitcell$1_4/phi1" "SRegister_10$1_3/Register_unitcell$1_4/en" -56.8712
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" -0.358685
cap "SRegister_10$1_3/Register_unitcell$1_3/q" "SRegister_10$1_3/Register_unitcell$1_4/en" -0.198424
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_4/en" -0.667211
cap "SRegister_10$1_3/out[8]" "SRegister_10$1_3/Register_unitcell$1_4/en" 40.8358
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 5.68434e-14
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 9.98226
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_3/out[8]" 18.148
cap "SRegister_10$1_3/Register_unitcell$1_4/VDDd" "SRegister_10$1_3/Register_unitcell$1_4/en" -2.20274
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -1.77636e-15
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_4/en" -0.299894
cap "SRegister_10$1_3/default9" "SRegister_10$1_3/Register_unitcell$1_4/en" -7.67813
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/out[8]" 5.58395
cap "SRegister_10$1_3/out[8]" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 16.768
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_4/en" -0.327553
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -1.32469
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_3/out[8]" 0.0955181
cap "SRegister_10$1_3/default9" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" -19.6865
cap "SRegister_10$1_3/Register_unitcell$1_4/phi2" "SRegister_10$1_3/Register_unitcell$1_4/en" 0.100083
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/out[8]" -0.672237
cap "SRegister_10$1_3/Register_unitcell$1_4/en" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 1.1139
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/out[8]" -2.55323
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/out[8]" 0.216356
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.196068
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -7.10543e-15
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0440808
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -15.3777
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_4/en" -8.33939
cap "SRegister_10$1_3/out[8]" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 25.0714
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_4/en" -0.344036
cap "SRegister_10$1_3/Register_unitcell$1_4/en" "SRegister_10$1_3/Register_unitcell$1_4/phi1" -58.2937
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/out[8]" 21.9909
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" "SRegister_10$1_3/out[8]" -0.403495
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_4/en" "SRegister_10$1_3/Register_unitcell$1_3/q" -0.256717
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -1.13687e-13
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -1.68238
cap "SRegister_10$1_3/Register_unitcell$1_4/en" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.650164
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.84316
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.358685
cap "SRegister_10$1_3/Register_unitcell$1_4/en" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 5.017
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/out[8]" 39.9614
cap "SRegister_10$1_3/Register_unitcell$1_4/en" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -0.576105
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/out[8]" 25.2864
cap "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_4/en" -0.495491
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.205832
cap "SRegister_10$1_3/Register_unitcell$1_4/en" "SRegister_10$1_3/out[8]" 1.21446
cap "SRegister_10$1_3/Register_unitcell$1_4/phi2" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.00407483
cap "SRegister_10$1_3/out[8]" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.479914
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 5.2422
cap "SRegister_10$1_3/Register_unitcell$1_4/en" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 4.85509
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_4/en" -12.6362
cap "SRegister_10$1_3/Register_unitcell$1_4/phi1" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0108237
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_3/en" -0.687586
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_3/en" -0.198424
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_3/en" 2.80967
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/default8" -25.1753
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_3/VDDd" 1.9457
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_3/VDDd" -29.1245
cap "SRegister_10$1_3/Register_unitcell$1_3/q" "SRegister_10$1_3/default8" -0.798035
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/default8" 2.85067
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[21]" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_4/phi2" "SRegister_10$1_3/default8" -0.0846511
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -0.323175
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_4/phi1" -0.110454
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 0.108426
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -1.14761
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_3/VDDd" 20.84
cap "SRegister_10$1_3/out[8]" "SRegister_10$1_3/default8" -0.687128
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[21]" 0.397438
cap "out[21]" "SRegister_10$1_3/default8" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/default8" 37.4171
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_3/en" 25.6992
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_3/VDDd" 19.8733
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -0.083421
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.62438
cap "SRegister_10$1_3/Register_unitcell$1_4/phi2" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.158918
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_4/phi1" -57.9265
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/default8" -1.25029
cap "SRegister_10$1_3/Register_unitcell$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" -0.046346
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.496918
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_4/phi1" 0.422126
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.14618
cap "SRegister_10$1_3/out[8]" "SRegister_10$1_3/Register_unitcell$1_3/VDDd" 0.0980021
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_3/VDDd" 0.797903
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/default8" 3.24894
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_3/en" 7.19466
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_3/VDDd" 1.90715
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/default8" 0.0952116
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -1.39084
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[21]" 1.18895
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_3/en" -0.256717
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/out[7]" 2.40394
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.212951
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -8.88178e-16
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_3/phi1" -57.0753
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_3/en" 3.03578
cap "SRegister_10$1_3/Register_unitcell$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.98592
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.111664
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_3/en" -16.9226
cap "SRegister_10$1_3/Register_unitcell$1_3/phi2" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.0970807
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_3/en" -0.667211
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_3/phi2" 0.160588
cap "SRegister_10$1_3/out[7]" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 4.14221
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_3/en" -0.181677
cap "SRegister_10$1_3/Register_unitcell$1_3/VDDd" "SRegister_10$1_3/out[7]" 0.134403
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 7.87063
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_3/en" 10.3672
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_3/en" 2.107
cap "SRegister_10$1_3/Register_unitcell$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 6.32293
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.591283
cap "SRegister_10$1_3/Register_unitcell$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_3/en" 35.4211
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.02652
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_3/en" -0.0111477
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" -0.678792
cap "SRegister_10$1_3/out[7]" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 6.90612
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/out[7]" 9.16847
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 3.32992
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 5.68434e-14
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0320208
cap "SRegister_10$1_3/Register_unitcell$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.820152
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.560883
cap "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_3/VDDd" -34.668
cap "SRegister_10$1_3/Register_unitcell$1_2/q" "SRegister_10$1_3/Register_unitcell$1_3/en" -0.198424
cap "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_3/en" -0.0789899
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.903195
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.299894
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/out[7]" 3.18001
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/out[7]" 8.83547
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_3/out[7]" 0.0955181
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 2.36666
cap "SRegister_10$1_3/out[7]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 12.2066
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_3/en" 9.92514
cap "SRegister_10$1_3/out[7]" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 12.6258
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -3.04583
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.811896
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -7.10543e-15
cap "SRegister_10$1_3/out[7]" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 82.6761
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/out[7]" 31.5988
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" -1.40597
cap "SRegister_10$1_3/Register_unitcell$1_3/phi2" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.123102
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_3/out[7]" 0.619635
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 2.1924
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 1.11796
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_3/out[7]" 0.479914
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_3/Register_unitcell$1_3/en" 0.47948
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.270031
cap "SRegister_10$1_3/out[7]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 8.71222
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_3/en" -57.8701
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "out[21]" 5.22398
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/out[7]" 37.9408
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.430683
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.358685
cap "SRegister_10$1_3/out[7]" "SRegister_10$1_3/Register_unitcell$1_3/en" 1.28302
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 4.85509
cap "SRegister_10$1_3/Register_unitcell$1_3/phi2" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.162993
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.255187
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.205832
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -5.68434e-14
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_3/en" -0.656607
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -0.576105
cap "SRegister_10$1_3/out[7]" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -2.55323
cap "SRegister_10$1_3/out[7]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 13.2787
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 18.1909
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.046346
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/default7" 0.0440808
cap "SRegister_10$1_3/out[7]" "SRegister_10$1_3/default7" -0.262865
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_3/Register_unitcell$1_3/en" 1.1139
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 26.3494
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.38502
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 19.0382
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.797903
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.42109e-14
cap "SRegister_10$1_3/out[7]" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.672237
cap "SRegister_10$1_3/out[7]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 27.7549
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.456245
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/default7" 0.0287455
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.84316
cap "SRegister_10$1_3/out[7]" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.403495
cap "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.432949
cap "SRegister_10$1_3/Register_unitcell$1_2/q" "SRegister_10$1_3/Register_unitcell$1_3/en" -0.256717
cap "SRegister_10$1_3/default7" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -26.906
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.324939
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.0755132
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 7.16318
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -0.667211
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/default7" -16.4967
cap "SRegister_10$1_3/out[7]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 16.2359
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -1.04022
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_3/phi1" -57.9265
cap "SRegister_10$1_3/out[7]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 5.59169
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 5.2422
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/default7" -0.496918
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -1.14761
cap "SRegister_10$1_3/Register_unitcell$1_2/en" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.550869
cap "SRegister_10$1_3/default7" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 0.108426
cap "SRegister_10$1_3/default7" "SRegister_10$1_3/Register_unitcell$1_3/phi1" -0.110454
cap "SRegister_10$1_3/Register_unitcell$1_2/VDDd" "out[26]" 0.134403
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[21]" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_2/q" "SRegister_10$1_3/default7" -0.798035
cap "SRegister_10$1_3/Register_unitcell$1_2/en" "SRegister_10$1_3/Register_unitcell$1_3/phi1" -57.707
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_2/VDDd" 2.98592
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/default7" 2.82192
cap "SRegister_10$1_3/default7" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -0.083421
cap "SRegister_10$1_3/Register_unitcell$1_2/en" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -0.734233
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_2/en" -0.727165
cap "SRegister_10$1_3/default7" "SRegister_10$1_3/Register_unitcell$1_3/phi2" -0.0846511
cap "SRegister_10$1_3/Register_unitcell$1_2/en" "SRegister_10$1_3/Register_unitcell$1_3/phi2" 0.100083
cap "SRegister_10$1_3/out[7]" "SRegister_10$1_3/default7" -0.687128
cap "SRegister_10$1_3/Register_unitcell$1_2/en" "SRegister_10$1_3/default7" -25.1034
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/default7" 37.4171
cap "SRegister_10$1_3/default7" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -1.25029
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_2/en" 6.86972
cap "SRegister_10$1_3/Register_unitcell$1_2/en" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.360353
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_2/en" -0.371853
cap "SRegister_10$1_3/default7" "out[21]" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_2/en" "out[21]" 1.51088
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[21]" 0.321925
cap "SRegister_10$1_3/default7" "SRegister_10$1_3/Register_unitcell$1_2/VDDd" -34.2368
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/default7" 0.0952116
cap "SRegister_10$1_3/Register_unitcell$1_2/en" "SRegister_10$1_3/Register_unitcell$1_2/VDDd" 7.40471
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/default7" 3.80983
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_2/VDDd" 2.3634
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_2/en" 4.91666
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 9.98226
cap "SRegister_10$1_3/Register_unitcell$1_2/en" "SRegister_10$1_3/Register_unitcell$1_1/q" -0.198424
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/out[6]" 5.58395
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_2/en" -56.8712
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_2/en" -0.667211
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.482982
cap "SRegister_10$1_3/Register_unitcell$1_2/en" "SRegister_10$1_3/out[6]" 40.8358
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 5.68434e-14
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/out[6]" 89.5823
cap "SRegister_10$1_3/Register_unitcell$1_2/en" "out[21]" 14.0803
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -0.591283
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_3/out[6]" 18.148
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[21]" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_2/en" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 7.87063
cap "SRegister_10$1_3/Register_unitcell$1_2/en" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.299894
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.903195
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_3/Register_unitcell$1_2/en" -0.595913
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.98592
cap "SRegister_10$1_3/Register_unitcell$1_2/en" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.0947879
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -1.32469
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" -0.358685
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -0.111664
cap "SRegister_10$1_3/Register_unitcell$1_2/en" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.272174
cap "SRegister_10$1_3/Register_unitcell$1_2/phi2" "SRegister_10$1_3/Register_unitcell$1_2/en" 0.100083
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/out[6]" 16.768
cap "SRegister_10$1_3/Register_unitcell$1_2/phi2" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.220183
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[21]" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_2/VDDd" "SRegister_10$1_3/Register_unitcell$1_2/en" -2.20519
cap "SRegister_10$1_3/default7" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 2.02652
cap "SRegister_10$1_3/default7" "SRegister_10$1_3/Register_unitcell$1_2/en" -8.3576
cap "SRegister_10$1_3/default7" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 1.11796
cap "SRegister_10$1_3/Register_unitcell$1_2/en" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" -1.35858
cap "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_2/en" -0.385929
cap "SRegister_10$1_3/default7" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" -21.0732
cap "SRegister_10$1_3/Register_unitcell$1_2/en" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 3.03578
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -1.77636e-15
cap "SRegister_10$1_3/default7" "SRegister_10$1_3/out[6]" 0.140414
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.820152
cap "SRegister_10$1_3/Register_unitcell$1_2/en" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 5.52232
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_3/out[6]" 0.0955181
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_2/en" 33.8753
cap "SRegister_10$1_3/out[6]" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.479914
cap "SRegister_10$1_3/out[6]" "SRegister_10$1_3/Register_unitcell$1_2/en" 1.21446
cap "SRegister_10$1_3/out[6]" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 21.9909
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.205832
cap "SRegister_10$1_3/out[6]" "SRegister_10$1_3/default6" 0.216356
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[21]" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 5.2422
cap "SRegister_10$1_3/Register_unitcell$1_2/en" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.550869
cap "SRegister_10$1_3/Register_unitcell$1_2/en" "SRegister_10$1_3/Register_unitcell$1_2/phi1" -58.2937
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_3/Register_unitcell$1_2/en" 1.00679
cap "SRegister_10$1_3/out[6]" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 39.9614
cap "SRegister_10$1_3/out[6]" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 24.8829
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[21]" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_2/en" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.54117
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_2/en" -7.65961
cap "SRegister_10$1_3/Register_unitcell$1_2/en" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" -0.0473939
cap "SRegister_10$1_3/Register_unitcell$1_2/en" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -0.537656
cap "SRegister_10$1_3/Register_unitcell$1_2/en" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -0.305159
cap "SRegister_10$1_3/out[6]" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 8.83547
cap "SRegister_10$1_3/out[6]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.672237
cap "SRegister_10$1_3/out[6]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -2.55323
cap "SRegister_10$1_3/Register_unitcell$1_2/en" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 4.85509
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_2/en" -11.5556
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -1.13687e-13
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0440808
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.84316
cap "SRegister_10$1_3/Register_unitcell$1_2/en" "SRegister_10$1_3/Register_unitcell$1_1/q" -0.256717
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -13.991
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -0.486094
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -0.0384495
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -1.25029
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/default6" -0.110454
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_3/default6" 0.108426
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/out[6]" 16.2359
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_1/q" -0.798035
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 7.19466
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[21]" 1.38502
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -25.1753
cap "SRegister_10$1_3/Register_unitcell$1_1/VDDd" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 1.9457
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_2/phi2" -0.0846511
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 9.71445e-17
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -1.39084
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 2.85067
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.107105
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_3/Register_unitcell$1_1/VDDd" -0.046346
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/out[6]" -0.687128
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 2.58319
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[21]" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -1.14761
cap "SRegister_10$1_3/Register_unitcell$1_1/VDDd" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 19.7906
cap "SRegister_10$1_3/default6" "out[21]" 0.397438
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.496918
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.198424
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 37.4171
cap "SRegister_10$1_3/Register_unitcell$1_1/VDDd" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 18.1909
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -0.362052
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -57.9265
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -0.083421
cap "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.432949
cap "SRegister_10$1_3/Register_unitcell$1_1/VDDd" "SRegister_10$1_3/out[6]" 0.0980021
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[21]" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 2.62201
cap "SRegister_10$1_3/Register_unitcell$1_1/VDDd" "out[21]" 0.797903
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.0952116
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_2/phi2" 0.162993
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 26.3494
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 4.26326e-14
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 3.24894
cap "SRegister_10$1_3/Register_unitcell$1_1/VDDd" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 1.90715
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_1/VDDd" -29.1245
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.62438
cap "SRegister_10$1_3/Register_unitcell$1_1/en" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" -0.576105
cap "SRegister_10$1_3/out[5]" "SRegister_10$1_3/Register_unitcell$1_1/en" 9.16847
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -8.88178e-16
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_1/en" 3.03578
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -4.44089e-16
cap "SRegister_10$1_3/Register_unitcell$1_1/VDDd" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.98592
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.111664
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_1/en" -16.9226
cap "SRegister_10$1_3/Register_unitcell$1_1/en" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.256717
cap "SRegister_10$1_3/out[5]" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.40394
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_1/en" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 7.87063
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.0900103
cap "SRegister_10$1_3/Register_unitcell$1_1/en" "SRegister_10$1_3/Register_unitcell$1_1/phi1" -57.1608
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_1/en" 2.33347
cap "SRegister_10$1_3/Register_unitcell$1_1/VDDd" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 2.62454
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.591283
cap "SRegister_10$1_3/Register_unitcell$1_1/VDDd" "SRegister_10$1_3/Register_unitcell$1_1/en" 33.192
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.02652
cap "SRegister_10$1_3/Register_unitcell$1_1/en" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" -0.667211
cap "SRegister_10$1_3/Register_unitcell$1_1/en" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.181677
cap "SRegister_10$1_3/Register_unitcell$1_1/phi2" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.0410341
cap "SRegister_10$1_3/Register_unitcell$1_1/en" "SRegister_10$1_3/Register_unitcell$1_1/phi2" -0.0409042
cap "SRegister_10$1_3/out[5]" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 4.14221
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.282181
cap "SRegister_10$1_3/Register_unitcell$1_1/en" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 1.92518
cap "SRegister_10$1_3/Register_unitcell$1_1/en" "out[21]" 8.82746
cap "SRegister_10$1_3/out[5]" "SRegister_10$1_3/Register_unitcell$1_1/VDDd" 0.134403
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 5.68434e-14
cap "SRegister_10$1_3/Register_unitcell$1_1/VDDd" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.820152
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.560883
cap "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_1/VDDd" -34.668
cap "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_1/en" -1.40597
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.903195
cap "SRegister_10$1_3/Register_unitcell$1_1/en" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.299894
cap "SRegister_10$1_3/out[5]" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 28.6658
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 6.03303
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.392972
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_1/en" 12.3799
cap "SRegister_10$1_3/out[5]" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.479914
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_1/en" -57.7846
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/out[5]" 3.18001
cap "SRegister_10$1_3/out[5]" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 12.2066
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -4.43255
cap "SRegister_10$1_3/Register_unitcell$1_9/q" "SRegister_10$1_3/Register_unitcell$1_1/en" -0.198424
cap "SRegister_10$1_3/out[5]" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 12.6258
cap "SRegister_10$1_3/Register_unitcell$1_1/en" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" -0.181677
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 1.42109e-14
cap "SRegister_10$1_3/Register_unitcell$1_1/phi2" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.179149
cap "SRegister_10$1_3/out[5]" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.0955181
cap "SRegister_10$1_3/Register_unitcell$1_1/en" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.823044
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/out[5]" 8.83547
cap "SRegister_10$1_3/out[5]" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 89.5823
cap "SRegister_10$1_3/out[5]" "SRegister_10$1_3/Register_unitcell$1_1/en" 31.5988
cap "SRegister_10$1_3/out[5]" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 0.619635
cap "SRegister_10$1_3/Register_unitcell$1_1/en" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 3.59715
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 1.11796
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.115257
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_3/Register_unitcell$1_1/en" -0.200295
cap "SRegister_10$1_3/Register_unitcell$1_1/en" "out[21]" 6.76368
cap "SRegister_10$1_3/out[5]" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 8.71222
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_1/en" -0.224182
cap "SRegister_10$1_3/Register_unitcell$1_1/en" "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -0.576105
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/default5" 0.0440808
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.358685
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/out[5]" 16.2359
cap "SRegister_10$1_3/Register_unitcell$1_1/en" "SRegister_10$1_3/out[5]" 1.28302
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[21]" 1.35588
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/out[5]" -0.672237
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -1.07877
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/out[5]" -2.55323
cap "SRegister_10$1_3/out[5]" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.403495
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -2.84217e-14
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_1/en" 4.85509
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.046346
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_1/en" -0.551207
cap "SRegister_10$1_3/Register_unitcell$1_1/en" "SRegister_10$1_3/default5" -15.8169
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/default5" 0.0128729
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.84316
cap "SRegister_10$1_3/Register_unitcell$1_1/en" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 1.1139
cap "SRegister_10$1_3/Register_unitcell$1_9/q" "SRegister_10$1_3/Register_unitcell$1_1/en" -0.256717
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.205832
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.797903
cap "SRegister_10$1_3/out[5]" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 14.8666
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_1/en" 25.2046
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/out[5]" 13.2787
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[21]" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -1.04022
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -5.68434e-14
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 5.2422
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_1/en" -0.667211
cap "SRegister_10$1_3/Register_unitcell$1_1/en" "SRegister_10$1_3/Register_unitcell$1_1/phi1" -57.9265
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_1/phi1" 0.409137
cap "SRegister_10$1_3/default5" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -25.5193
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_1/phi2" 0.154028
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/out[5]" 27.7549
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[21]" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.430683
cap "SRegister_10$1_3/out[5]" "SRegister_10$1_3/default5" -0.262865
cap "SRegister_10$1_3/Register_unitcell$1_1/en" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 19.7238
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.42109e-14
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_1/en" 7.16318
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 17.7342
cap "out[21]" "SRegister_10$1_3/default5" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_3/default5" 0.108426
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_9/en" 1.14478
cap "SRegister_10$1_3/Register_unitcell$1_9/q" "SRegister_10$1_3/default5" -0.798035
cap "SRegister_10$1_3/Register_unitcell$1_1/phi2" "SRegister_10$1_3/default5" -0.0846511
cap "SRegister_10$1_3/default5" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 3.80983
cap "SRegister_10$1_3/Register_unitcell$1_9/VDDd" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 2.98592
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_9/en" -0.581875
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_9/en" -0.727165
cap "SRegister_10$1_3/default5" "SRegister_10$1_3/Register_unitcell$1_9/VDDd" -34.2368
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_9/en" -0.198424
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_9/en" -57.707
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_9/en" 7.19466
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/default5" -0.083421
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0238122
cap "SRegister_10$1_3/out[5]" "SRegister_10$1_3/default5" -0.687128
cap "SRegister_10$1_3/default5" "SRegister_10$1_3/Register_unitcell$1_9/en" -25.1034
cap "SRegister_10$1_3/Register_unitcell$1_9/VDDd" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 2.98592
cap "SRegister_10$1_3/default5" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 2.83779
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_9/en" 1.40146
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_9/en" -0.350733
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0291412
cap "SRegister_10$1_3/Register_unitcell$1_1/phi2" "SRegister_10$1_3/Register_unitcell$1_9/en" 0.100083
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_9/en" 4.91666
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/default5" -1.25029
cap "SRegister_10$1_3/Register_unitcell$1_1/phi2" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.00896462
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -1.14761
cap "SRegister_10$1_3/Register_unitcell$1_9/VDDd" "SRegister_10$1_3/Register_unitcell$1_9/en" 4.95174
cap "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/default5" -0.110454
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/default5" 0.0952116
cap "SRegister_10$1_3/default5" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.496918
cap "out[24]" "SRegister_10$1_3/Register_unitcell$1_9/VDDd" 0.134403
cap "SRegister_10$1_3/Register_unitcell$1_9/VDDd" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.45674
cap "SRegister_10$1_3/default5" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 37.4171
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_9/en" -0.839633
cap "SRegister_10$1_3/Register_unitcell$1_9/en" "SRegister_10$1_3/Register_unitcell$1_9/phi1" -56.8712
cap "SRegister_10$1_3/Register_unitcell$1_9/en" "SRegister_10$1_3/default5" -9.03738
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" -0.358685
cap "SRegister_10$1_3/out[4]" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.0955181
cap "SRegister_10$1_3/Register_unitcell$1_9/en" "SRegister_10$1_3/Register_unitcell$1_8/q" -0.198424
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -0.111664
cap "SRegister_10$1_3/Register_unitcell$1_9/en" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 3.03578
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/out[4]" 89.5823
cap "SRegister_10$1_3/Register_unitcell$1_9/phi2" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.220183
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_9/en" -0.667211
cap "SRegister_10$1_3/Register_unitcell$1_9/en" "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.256717
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/default5" 2.02652
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" -1.32469
cap "SRegister_10$1_3/Register_unitcell$1_9/en" "out[21]" 14.1897
cap "SRegister_10$1_3/Register_unitcell$1_9/en" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 7.87063
cap "SRegister_10$1_3/Register_unitcell$1_9/en" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 35.3169
cap "SRegister_10$1_3/default5" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" -22.4599
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 5.68434e-14
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_9/en" -0.272174
cap "SRegister_10$1_3/Register_unitcell$1_9/en" "SRegister_10$1_3/out[4]" 40.8358
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.903195
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -0.591283
cap "SRegister_10$1_3/Register_unitcell$1_9/phi2" "SRegister_10$1_3/Register_unitcell$1_9/en" 0.100083
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.820152
cap "SRegister_10$1_3/Register_unitcell$1_9/en" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 5.52232
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[21]" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_9/phi1" 0.482982
cap "SRegister_10$1_3/out[4]" "SRegister_10$1_3/default5" 0.140414
cap "SRegister_10$1_3/Register_unitcell$1_9/en" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" -0.595913
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/default5" 1.11796
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 2.98592
cap "SRegister_10$1_3/out[4]" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 5.58395
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -1.77636e-15
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_9/en" -1.18404
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/out[4]" 16.768
cap "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_9/en" -0.407049
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[21]" 0.397438
cap "SRegister_10$1_3/out[4]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 18.148
cap "SRegister_10$1_3/Register_unitcell$1_9/en" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.299894
cap "SRegister_10$1_3/Register_unitcell$1_9/en" "SRegister_10$1_3/Register_unitcell$1_9/VDDd" -2.19627
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 9.98226
cap "SRegister_10$1_3/Register_unitcell$1_9/en" "SRegister_10$1_3/Register_unitcell$1_8/q" -0.256717
cap "SRegister_10$1_3/out[4]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.479914
cap "SRegister_10$1_3/out[4]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 39.9614
cap "SRegister_10$1_3/out[4]" "SRegister_10$1_3/default4" 0.216356
cap "SRegister_10$1_3/out[4]" "SRegister_10$1_3/Register_unitcell$1_9/en" 1.21446
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[21]" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -1.13687e-13
cap "SRegister_10$1_3/Register_unitcell$1_9/en" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.06534
cap "SRegister_10$1_3/Register_unitcell$1_9/en" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -0.266282
cap "SRegister_10$1_3/Register_unitcell$1_9/en" "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.550869
cap "SRegister_10$1_3/Register_unitcell$1_9/en" "SRegister_10$1_3/Register_unitcell$1_9/phi1" -58.2937
cap "SRegister_10$1_3/out[4]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 8.83547
cap "SRegister_10$1_3/out[4]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 24.8829
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_3/Register_unitcell$1_9/en" 0.407
cap "SRegister_10$1_3/out[4]" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -2.55323
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.84316
cap "SRegister_10$1_3/Register_unitcell$1_9/en" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 4.74054
cap "SRegister_10$1_3/Register_unitcell$1_9/en" "SRegister_10$1_3/default4" -6.97984
cap "SRegister_10$1_3/Register_unitcell$1_9/en" "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" -0.221929
cap "SRegister_10$1_3/Register_unitcell$1_9/en" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -0.407064
cap "SRegister_10$1_3/out[4]" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.672237
cap "SRegister_10$1_3/out[4]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 21.9909
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[21]" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 5.16482
cap "SRegister_10$1_3/default4" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -12.6043
cap "SRegister_10$1_3/Register_unitcell$1_9/en" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -10.5268
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/default4" -1.25029
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -57.9265
cap "SRegister_10$1_3/Register_unitcell$1_9/phi2" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.162993
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/default4" -0.110454
cap "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.432949
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_3/Register_unitcell$1_8/VDDd" -0.046346
cap "SRegister_10$1_3/Register_unitcell$1_8/VDDd" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0773852
cap "SRegister_10$1_3/default4" "SRegister_10$1_3/out[4]" -0.687128
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/out[4]" 16.2359
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -1.35344
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_8/VDDd" 18.8623
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 7.19466
cap "SRegister_10$1_3/default4" "SRegister_10$1_3/Register_unitcell$1_8/VDDd" -29.1245
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/default4" 37.4171
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_8/VDDd" 18.1909
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.62438
cap "out[21]" "SRegister_10$1_3/default4" 0.397438
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.38502
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -0.169041
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.706895
cap "SRegister_10$1_3/Register_unitcell$1_8/VDDd" "SRegister_10$1_3/out[4]" 0.0980021
cap "SRegister_10$1_3/default4" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.0952116
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 3.09784
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 2.35672
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.26326e-14
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/default4" 3.24894
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_8/VDDd" 1.90715
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_8/VDDd" 0.797903
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -1.39084
cap "SRegister_10$1_3/default4" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -0.083421
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.114548
cap "SRegister_10$1_3/default4" "SRegister_10$1_3/Register_unitcell$1_8/q" -0.798035
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_3/default4" 0.108426
cap "SRegister_10$1_3/default4" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.452838
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/default4" -25.1753
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -2.84217e-14
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_8/VDDd" 1.9457
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 26.3494
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -0.296065
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/default4" 2.85067
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_9/phi2" "SRegister_10$1_3/default4" -0.0846511
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.198424
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -0.400929
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -8.88178e-16
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.0596157
cap "SRegister_10$1_3/Register_unitcell$1_8/VDDd" "out[23]" 0.134403
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_8/VDDd" 2.98592
cap "SRegister_10$1_3/default4" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.560883
cap "SRegister_10$1_3/Register_unitcell$1_8/VDDd" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.820152
cap "SRegister_10$1_3/default4" "SRegister_10$1_3/Register_unitcell$1_8/VDDd" -34.668
cap "out[23]" "SRegister_10$1_3/Register_unitcell$1_8/en" 9.16847
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_8/en" 7.8159
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_8/en" 3.03578
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_8/en" 7.28776
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.111664
cap "SRegister_10$1_3/default4" "SRegister_10$1_3/Register_unitcell$1_8/en" -16.9226
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_8/VDDd" 0.505809
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_8/en" -0.667211
cap "SRegister_10$1_3/Register_unitcell$1_8/phi2" "SRegister_10$1_3/Register_unitcell$1_8/en" -0.230933
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_8/en" -0.256717
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_8/en" 0.277859
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_8/en" 2.55994
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[23]" 4.14221
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.591283
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[23]" 2.40394
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 5.68434e-14
cap "SRegister_10$1_3/Register_unitcell$1_8/VDDd" "SRegister_10$1_3/Register_unitcell$1_8/en" 31.4716
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_8/en" -57.2463
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_8/en" -0.576105
cap "SRegister_10$1_3/default4" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.02652
cap "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_8/en" -0.181677
cap "SRegister_10$1_3/Register_unitcell$1_8/en" "SRegister_10$1_3/Register_unitcell$1_7/q" -0.198424
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_8/en" -57.6991
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/Register_unitcell$1_8/en" 31.5988
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.903195
cap "SRegister_10$1_3/Register_unitcell$1_8/en" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.299894
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 0.619635
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.0955181
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 8.15176
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_8/en" 14.1726
cap "SRegister_10$1_3/Register_unitcell$1_8/phi2" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.220183
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 8.71222
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -5.81927
cap "SRegister_10$1_3/Register_unitcell$1_8/en" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.823044
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 28.6658
cap "SRegister_10$1_3/Register_unitcell$1_8/en" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.0547301
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 12.2066
cap "SRegister_10$1_3/Register_unitcell$1_8/en" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" -0.181677
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 12.6258
cap "SRegister_10$1_3/Register_unitcell$1_8/en" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" -1.40597
cap "SRegister_10$1_3/Register_unitcell$1_8/en" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 5.24446
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 1.11796
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.479914
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_3/Register_unitcell$1_8/en" -0.880071
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/out[3]" 3.18001
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/out[3]" 8.83547
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 89.5823
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.337822
cap "SRegister_10$1_3/Register_unitcell$1_8/en" "out[21]" 8.30338
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.482982
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_8/en" -0.667211
cap "SRegister_10$1_3/Register_unitcell$1_8/en" "SRegister_10$1_3/Register_unitcell$1_7/q" -0.256717
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/Register_unitcell$1_8/en" 1.28302
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.205832
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -5.68434e-14
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.430683
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/default3" -0.262865
cap "SRegister_10$1_3/Register_unitcell$1_8/en" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 4.85509
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 15.409
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.672237
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.287911
cap "SRegister_10$1_3/default3" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0440808
cap "SRegister_10$1_3/Register_unitcell$1_8/phi2" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.10839
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 27.7549
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_8/en" -0.141695
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.42109e-14
cap "SRegister_10$1_3/Register_unitcell$1_8/en" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 1.1139
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.403495
cap "SRegister_10$1_3/Register_unitcell$1_8/en" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 21.5056
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -1.07877
cap "SRegister_10$1_3/default3" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0128729
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.84316
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_8/en" 20.4053
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 16.2359
cap "SRegister_10$1_3/default3" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -24.1326
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.20752
cap "SRegister_10$1_3/Register_unitcell$1_8/en" "SRegister_10$1_3/Register_unitcell$1_8/phi1" -57.9265
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_8/en" -0.417886
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -2.55323
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[21]" 0.797903
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 14.8666
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -1.04022
cap "SRegister_10$1_3/Register_unitcell$1_8/en" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 7.16318
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 5.2422
cap "SRegister_10$1_3/default3" "SRegister_10$1_3/Register_unitcell$1_8/en" -15.1371
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.358685
cap "SRegister_10$1_3/Register_unitcell$1_8/en" "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -0.576105
cap "SRegister_10$1_3/out[3]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 13.2787
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" -0.046346
cap "SRegister_10$1_3/default3" "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -0.083421
cap "SRegister_10$1_3/default3" "SRegister_10$1_3/out[3]" -0.687128
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -1.14761
cap "SRegister_10$1_3/Register_unitcell$1_7/VDDd" "SRegister_10$1_3/Register_unitcell$1_7/en" 2.61449
cap "SRegister_10$1_3/default3" "SRegister_10$1_3/Register_unitcell$1_7/VDDd" -34.2368
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_7/en" 7.19466
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[21]" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_7/VDDd" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 2.78196
cap "SRegister_10$1_3/default3" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 37.4171
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/default3" -0.110454
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_7/en" -57.707
cap "out[22]" "SRegister_10$1_3/Register_unitcell$1_7/VDDd" 0.134403
cap "SRegister_10$1_3/Register_unitcell$1_7/en" "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -0.727165
cap "SRegister_10$1_3/Register_unitcell$1_7/en" "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.198424
cap "SRegister_10$1_3/default3" "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -1.25029
cap "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.145038
cap "SRegister_10$1_3/default3" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.0952116
cap "SRegister_10$1_3/Register_unitcell$1_7/en" "SRegister_10$1_3/Register_unitcell$1_8/phi2" 0.100083
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_7/en" 4.91666
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[21]" 0.397438
cap "SRegister_10$1_3/default3" "SRegister_10$1_3/Register_unitcell$1_8/phi2" -0.0846511
cap "SRegister_10$1_3/default3" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 3.80983
cap "SRegister_10$1_3/Register_unitcell$1_7/VDDd" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 2.98592
cap "SRegister_10$1_3/Register_unitcell$1_7/en" "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" -0.143985
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_8/phi2" 0.0546027
cap "SRegister_10$1_3/Register_unitcell$1_7/en" "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.664362
cap "SRegister_10$1_3/default3" "SRegister_10$1_3/Register_unitcell$1_7/q" -0.798035
cap "SRegister_10$1_3/default3" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 0.108426
cap "SRegister_10$1_3/default3" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.496918
cap "SRegister_10$1_3/Register_unitcell$1_7/en" "out[21]" 1.29203
cap "SRegister_10$1_3/default3" "SRegister_10$1_3/Register_unitcell$1_7/en" -25.1034
cap "SRegister_10$1_3/Register_unitcell$1_7/VDDd" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 2.98592
cap "SRegister_10$1_3/default3" "out[21]" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[21]" 0.177496
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_7/en" 4.84377
cap "SRegister_10$1_3/default3" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 2.83779
cap "SRegister_10$1_3/Register_unitcell$1_7/en" "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -0.972954
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.591283
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.903195
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_7/en" 5.52232
cap "SRegister_10$1_3/Register_unitcell$1_7/VDDd" "SRegister_10$1_3/Register_unitcell$1_7/en" -2.09085
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_3/out[2]" 18.148
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 9.98226
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_7/en" -0.272174
cap "SRegister_10$1_3/default3" "SRegister_10$1_3/Register_unitcell$1_7/en" -9.71715
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/Register_unitcell$1_7/en" -56.8712
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/out[2]" 5.58395
cap "SRegister_10$1_3/Register_unitcell$1_7/phi2" "SRegister_10$1_3/Register_unitcell$1_7/en" 0.100083
cap "SRegister_10$1_3/out[2]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 16.768
cap "SRegister_10$1_3/default3" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" -23.8466
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_7/en" 14.2991
cap "SRegister_10$1_3/Register_unitcell$1_0/q" "SRegister_10$1_3/Register_unitcell$1_7/en" -0.198424
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/Register_unitcell$1_7/en" -0.256717
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -1.77636e-15
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_7/en" -0.299894
cap "SRegister_10$1_3/default3" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 2.02652
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" -1.32469
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_7/en" 36.7584
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_7/en" -1.08158
cap "SRegister_10$1_3/out[2]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.0955181
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_7/en" -0.613797
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -0.111664
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/Register_unitcell$1_7/en" 3.03578
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/out[2]" 89.5823
cap "SRegister_10$1_3/Register_unitcell$1_7/en" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 7.87063
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_3/Register_unitcell$1_7/en" -0.595913
cap "SRegister_10$1_3/default3" "SRegister_10$1_3/out[2]" 0.140414
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.820152
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.98592
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/default3" 1.11796
cap "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_7/en" -0.667211
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.482982
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" -0.358685
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_7/phi2" 0.220183
cap "SRegister_10$1_3/out[2]" "SRegister_10$1_3/Register_unitcell$1_7/en" 40.8358
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 5.68434e-14
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[21]" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -1.13687e-13
cap "SRegister_10$1_3/out[2]" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 24.8829
cap "SRegister_10$1_3/Register_unitcell$1_7/en" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.38876
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.84316
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_7/en" -9.50651
cap "SRegister_10$1_3/out[2]" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 8.83547
cap "SRegister_10$1_3/default2" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -11.2176
cap "SRegister_10$1_3/Register_unitcell$1_7/en" "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" -0.32439
cap "SRegister_10$1_3/Register_unitcell$1_7/en" "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -0.149279
cap "SRegister_10$1_3/out[2]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -2.55323
cap "SRegister_10$1_3/out[2]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.672237
cap "SRegister_10$1_3/Register_unitcell$1_7/en" "SRegister_10$1_3/Register_unitcell$1_7/phi1" -58.2937
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 3.1951
cap "SRegister_10$1_3/Register_unitcell$1_7/en" "SRegister_10$1_3/Register_unitcell$1_0/q" -0.256717
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.397438
cap "SRegister_10$1_3/out[2]" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 21.9909
cap "SRegister_10$1_3/Register_unitcell$1_7/en" "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -0.397921
cap "SRegister_10$1_3/out[2]" "SRegister_10$1_3/Register_unitcell$1_7/en" 1.21446
cap "SRegister_10$1_3/out[2]" "SRegister_10$1_3/default2" 0.216356
cap "SRegister_10$1_3/Register_unitcell$1_7/en" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 3.58951
cap "SRegister_10$1_3/default2" "SRegister_10$1_3/Register_unitcell$1_7/en" -6.30006
cap "SRegister_10$1_3/out[2]" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.479914
cap "SRegister_10$1_3/out[2]" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 39.9614
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.325899
cap "SRegister_10$1_3/Register_unitcell$1_7/en" "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.550869
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/default2" -25.1753
cap "SRegister_10$1_3/Register_unitcell$1_7/phi2" "SRegister_10$1_3/default2" -0.0846511
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -0.62438
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_7/phi1" 0.432949
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -0.178185
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/out[2]" 16.2359
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[21]" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" -0.046346
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" 1.9457
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_7/phi2" 0.162993
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 26.3494
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[21]" 0.0715388
cap "SRegister_10$1_3/out[2]" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" 0.0980021
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/default2" 2.85067
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" 2.04711
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/default2" 0.0952116
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" 17.685
cap "out[21]" "SRegister_10$1_3/default2" 0.397438
cap "SRegister_10$1_3/default2" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" -29.1245
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -1.39084
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -1.35344
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/default2" -0.083421
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 1.1139
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 7.19466
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[21]" 1.38502
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/default2" 37.4171
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" 18.1909
cap "SRegister_10$1_3/Register_unitcell$1_0/q" "SRegister_10$1_3/default2" -0.798035
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 3.57367
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -0.125141
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" 0.797903
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.198424
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -0.517932
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_3/default2" -1.25029
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -57.9265
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 2.18329
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[21]" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/default2" -0.110454
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.26326e-14
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/default2" 3.24894
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" 1.90715
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_3/default2" 0.108426
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 2.46632
cap "SRegister_10$1_3/out[2]" "SRegister_10$1_3/default2" -0.687128
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/default2" -0.452838
cap "SRegister_10$1_3/Register_unitcell$1_0/VDDd" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.820152
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.591283
cap "SRegister_10$1_3/Register_unitcell$1_0/VDDd" "SRegister_10$1_3/Register_unitcell$1_0/en" 29.8835
cap "SRegister_10$1_3/default2" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" -34.668
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_0/VDDd" 0.134403
cap "SRegister_10$1_3/Register_unitcell$1_0/en" "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" -0.576105
cap "SRegister_10$1_3/Register_unitcell$1_0/en" "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.181677
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 5.68434e-14
cap "SRegister_10$1_3/Register_unitcell$1_0/en" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 5.85225
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_0/en" 2.73337
cap "SRegister_10$1_3/default2" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.560883
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 3.7384
cap "SRegister_10$1_3/Register_unitcell$1_0/en" "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" -57.3318
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -8.88178e-16
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_0/en" 3.03578
cap "SRegister_10$1_3/Register_unitcell$1_0/en" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 1.42109e-14
cap "SRegister_10$1_3/default2" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.02652
cap "SRegister_10$1_3/Register_unitcell$1_0/VDDd" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.98592
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.111664
cap "SRegister_10$1_3/default2" "SRegister_10$1_3/Register_unitcell$1_0/en" -16.9226
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.40394
cap "SRegister_10$1_3/Register_unitcell$1_0/en" "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" -0.647517
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_0/en" 14.9165
cap "SRegister_10$1_3/Register_unitcell$1_0/en" "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -0.401857
cap "SRegister_10$1_3/Register_unitcell$1_0/en" "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.256717
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_3/Register_unitcell$1_0/en" -1.55985
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 8.65757
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/out[1]" 12.2066
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_3/out[1]" 0.479914
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/out[1]" 13.427
cap "SRegister_10$1_3/out[1]" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 28.6658
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_0/en" 2.01838
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_0/en" 16.0083
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -7.20599
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_0/en" -0.0196936
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/out[1]" 3.18001
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/out[1]" 8.83547
cap "SRegister_10$1_3/Register_unitcell$1_0/phi1" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.482982
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_3/out[1]" 0.0955181
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_0/en" -0.181677
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_0/en" -1.40597
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/out[1]" 89.9797
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.903195
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_0/en" 5.52232
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 1.11796
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.52656e-16
cap "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_0/en" -0.823044
cap "SRegister_10$1_3/Register_unitcell$1_0/phi1" "SRegister_10$1_3/Register_unitcell$1_0/en" -57.6137
cap "SRegister_10$1_3/Register_unitcell$1_6/q" "SRegister_10$1_3/Register_unitcell$1_0/en" -0.198424
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/Register_unitcell$1_0/phi2" 0.220183
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/out[1]" 8.71222
cap "SRegister_10$1_3/out[1]" "SRegister_10$1_3/Register_unitcell$1_0/en" 41.4418
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_0/en" -0.299894
cap "SRegister_10$1_3/out[1]" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 0.619635
cap "SRegister_10$1_3/default1" "SRegister_10$1_3/Register_unitcell$1_0/en" -14.4574
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/default1" 0.0440808
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.358685
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/out[1]" -0.672237
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_3/Register_unitcell$1_0/en" -0.667211
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.046346
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/out[1]" 17.3316
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_3/Register_unitcell$1_0/en" -0.576105
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_3/Register_unitcell$1_0/en" 1.1139
cap "SRegister_10$1_3/Register_unitcell$1_0/phi1" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.216475
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -1.07877
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/out[1]" -2.55323
cap "SRegister_10$1_3/out[1]" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.403495
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_0/en" 19.0526
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/default1" 0.0128729
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.84316
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_3/Register_unitcell$1_0/en" -0.0727257
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.205832
cap "SRegister_10$1_3/out[1]" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 15.6645
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/out[1]" 13.6761
cap "SRegister_10$1_3/Register_unitcell$1_6/q" "SRegister_10$1_3/Register_unitcell$1_0/en" -0.256717
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -1.04022
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -5.68434e-14
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_0/en" 20.3821
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_0/en" 7.16318
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 5.2422
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_3/Register_unitcell$1_0/en" -0.315425
cap "SRegister_10$1_3/default1" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -22.7459
cap "SRegister_10$1_3/Register_unitcell$1_0/phi1" "SRegister_10$1_3/Register_unitcell$1_0/en" -57.9265
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_0/phi2" 0.0814965
cap "SRegister_10$1_3/out[1]" "SRegister_10$1_3/Register_unitcell$1_0/en" 1.28302
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/out[1]" 28.1523
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.430683
cap "SRegister_10$1_3/out[1]" "SRegister_10$1_3/default1" -0.262865
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.42109e-14
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_0/en" 4.85509
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 13.4956
cap "SRegister_10$1_3/VSSd" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -0.083421
cap "SRegister_10$1_3/Register_unitcell$1_0/phi2" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0814965
cap "SRegister_10$1_3/VSSd" "SRegister_10$1_3/out[1]" -0.687128
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -1.14761
cap "SRegister_10$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_6/en" -1.154
cap "SRegister_10$1_3/VSSd" "SRegister_10$1_3/VDDd" -34.2368
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_6/en" 7.19466
cap "SRegister_10$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 4.69529
cap "SRegister_10$1_3/VSSd" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 37.4171
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_6/en" 1.18261
cap "out[21]" "SRegister_10$1_3/VSSd" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_6/en" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.198424
cap "SRegister_10$1_3/VSSd" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -1.25029
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.28929
cap "SRegister_10$1_3/Register_unitcell$1_0/phi1" "SRegister_10$1_3/Register_unitcell$1_6/en" -57.707
cap "SRegister_10$1_3/VSSd" "SRegister_10$1_3/Register_unitcell$1_0/phi1" -0.110454
cap "SRegister_10$1_3/Register_unitcell$1_0/phi1" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.216475
cap "SRegister_10$1_3/VSSd" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.0952116
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_3/Register_unitcell$1_6/en" 4.91666
cap "SRegister_10$1_3/VSSd" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 3.80983
cap "SRegister_10$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 2.98592
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_6/en" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.733331
cap "SRegister_10$1_3/Register_unitcell$1_6/en" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -0.727165
cap "SRegister_10$1_3/VSSd" "SRegister_10$1_3/Register_unitcell$1_6/q" -0.798035
cap "SRegister_10$1_3/VSSd" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 0.108426
cap "SRegister_10$1_3/VSSd" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.496918
cap "SRegister_10$1_3/VSSd" "SRegister_10$1_3/Register_unitcell$1_6/en" -25.1034
cap "SRegister_10$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 2.98592
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_6/en" 7.29678
cap "SRegister_10$1_3/VSSd" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 2.83779
cap "SRegister_10$1_3/Register_unitcell$1_0/phi2" "SRegister_10$1_3/VSSd" -0.0846511
cap "SRegister_10$1_3/Register_unitcell$1_0/phi2" "SRegister_10$1_3/Register_unitcell$1_6/en" 0.100083
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.397438
cap "SRegister_10$1_3/Register_unitcell$1_6/en" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -1.07542
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[21]" 0.397438
cap "SRegister_10$1_3/d" "SRegister_10$1_3/en" -0.198424
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/phi2" 0.220183
cap "SRegister_10$1_3/en" "SRegister_10$1_3/phi1" -56.8712
cap "SRegister_10$1_3/en" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" -0.667211
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -0.111664
cap "SRegister_10$1_3/en" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.256717
cap "SRegister_10$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.820152
cap "SRegister_10$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 10.0093
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[21]" 0.397438
cap "SRegister_10$1_3/VSSd" "SRegister_10$1_3/en" -10.3969
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/en" -0.272174
cap "SRegister_10$1_3/en" "SRegister_10$1_3/phi2" 0.100083
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -0.591283
cap "SRegister_10$1_3/en" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 8.99924
cap "SRegister_10$1_3/VDDd" "SRegister_10$1_3/en" 38.7969
cap "SRegister_10$1_3/en" "out[21]" 14.4085
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_3/phi1" 0.482982
cap "SRegister_10$1_3/VSSd" "SRegister_10$1_3/VDDd" -25.2333
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/en" -0.979123
cap "SRegister_10$1_3/en" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" -0.757782
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_3/en" 3.03578
cap "SRegister_10$1_3/en" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 5.81707
cap "SRegister_10$1_3/VSSd" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 1.14317
cap "SRegister_10$1_3/VSSd" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 2.02652
cap "SRegister_10$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.98592
cap "SRegister_10$1_3/en" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" -1.42109e-14
cap "SRegister_10$1_3/en" "SRegister_10$1_3/VSSd" -4.69461
cap "SRegister_10$1_3/en" "SRegister_10$1_3/VDDd" -2.36588
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_3/en" -0.550869
cap "SRegister_10$1_3/phi1" "SRegister_10$1_3/en" -44.8465
cap "SRegister_10$1_3/d" "SRegister_10$1_3/en" -1.00719
cap "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_3/en" -0.426851
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.0613
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.29501
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.432089
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.857584
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.935021
cap "SRegister_10$1_3/default10" "out[21]" 0.790283
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 8.56918
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 1.33889
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.5678
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.489724
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_5/en" 1.77636e-15
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[21]" 2.11287
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 5.84152
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_5/en" 10.577
cap "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "out[21]" 0.777538
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.80216
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.893282
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.596358
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.74674
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_5/en" 3.24624
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "out[21]" 0.432089
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[21]" 1.0613
cap "SRegister_10$1_3/Register_unitcell$1_5/en" "out[21]" 1.77636e-15
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[21]" 2.50282
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[21]" 6.52919
cap "SRegister_10$1_3/out[9]" "out[21]" 0.983034
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[21]" 0.901169
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[21]" 2.56604
cap "SRegister_10$1_3/Register_unitcell$1_4/en" "out[21]" 1.63991
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[21]" 0.0057363
cap "out[21]" "SRegister_10$1_3/default9" 0.789219
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[21]" 2.23217
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 1.2117
cap "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[21]" 9.21312
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 2.32982
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_4/en" 12.1833
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.80216
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.596358
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.771802
cap "SRegister_10$1_3/Register_unitcell$1_4/en" "out[21]" 1.77636e-15
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.98182
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[21]" 3.94151
cap "SRegister_10$1_3/out[8]" "out[21]" 0.983034
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.477281
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.0613
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "out[21]" 0.432089
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 2.11287
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[21]" 8.03385
cap "out[21]" "SRegister_10$1_3/default8" 0.790283
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[21]" 0.584226
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 1.21412
cap "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[21]" 2.02554
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_3/en" 1.77636e-15
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.596358
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.777538
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 1.01805
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_3/en" 9.22036
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.80216
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.05138
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[21]" 1.5145
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_3/en" 4.60288
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.23156
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[21]" 7.09268
cap "SRegister_10$1_3/out[7]" "out[21]" 0.983034
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.0613
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.432089
cap "SRegister_10$1_3/Register_unitcell$1_3/en" "out[21]" 1.77636e-15
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 2.50282
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.56604
cap "out[21]" "SRegister_10$1_3/default7" 0.790283
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_2/en" 1.57153
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 8.7293
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 1.88131
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 2.23217
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.80216
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 2.81364
cap "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "out[21]" 0.777538
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.596358
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_2/en" 12.2517
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.0613
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 3.87869
cap "out[21]" "SRegister_10$1_3/out[6]" 0.983034
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.390542
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_2/en" 1.77636e-15
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.89562
cap "out[21]" "SRegister_10$1_3/default6" 0.790283
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.041547
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 1.21412
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[21]" 2.50282
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 1.77636e-15
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[21]" 7.43392
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 2.11287
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[21]" 0.67042
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[21]" 0.423414
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[21]" 0.777538
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 1.01805
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_1/en" 7.86373
cap "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[21]" 6.55493
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.80216
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[21]" 1.22089
cap "SRegister_10$1_3/Register_unitcell$1_1/en" "out[21]" 5.95952
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.172944
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.56604
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[21]" 7.52528
cap "SRegister_10$1_3/Register_unitcell$1_1/en" "out[21]" 1.77636e-15
cap "SRegister_10$1_3/out[5]" "out[21]" 0.983034
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.0613
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 2.09948
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "out[21]" 0.432089
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[21]" 0.403334
cap "SRegister_10$1_3/Register_unitcell$1_9/en" "out[21]" 1.50316
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[21]" 2.23217
cap "SRegister_10$1_3/default5" "out[21]" 0.790283
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[21]" 2.11287
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[21]" 8.25969
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.777538
cap "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[21]" 1.80216
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 3.30346
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.596358
cap "SRegister_10$1_3/Register_unitcell$1_9/en" "out[21]" 12.3201
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "out[21]" 0.157879
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[21]" 1.80943
cap "SRegister_10$1_3/Register_unitcell$1_9/en" "out[21]" 1.77636e-15
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[21]" 3.5269
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[21]" 1.0613
cap "SRegister_10$1_3/out[4]" "out[21]" 0.983034
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.756613
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 1.77636e-15
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 2.50282
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 7.12222
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.27421
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[21]" 2.11287
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 1.21412
cap "SRegister_10$1_3/default4" "out[21]" 0.790283
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[21]" 1.80216
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.777538
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 1.01805
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[21]" 0.0894537
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_8/en" 6.50709
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 7.21843
cap "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[21]" 0.506904
cap "SRegister_10$1_3/Register_unitcell$1_8/en" "out[21]" 7.31615
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.22089
cap "SRegister_10$1_3/Register_unitcell$1_8/en" "out[21]" 1.77636e-15
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.5792
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "out[21]" 0.432089
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.56604
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[21]" 7.49448
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.0613
cap "SRegister_10$1_3/out[3]" "out[21]" 0.983034
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[21]" 2.23217
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 7.80067
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[21]" 2.11287
cap "SRegister_10$1_3/Register_unitcell$1_7/en" "out[21]" 1.43479
cap "SRegister_10$1_3/default3" "out[21]" 0.790283
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[21]" 0.923617
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.777538
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.80216
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 3.79328
cap "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[21]" 0.596358
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_7/en" 12.3885
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[21]" 1.72324
cap "SRegister_10$1_3/Register_unitcell$1_7/en" "out[21]" 1.77636e-15
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[21]" 0.870265
cap "SRegister_10$1_3/out[2]" "out[21]" 0.983034
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[21]" 3.28818
cap "out[21]" "SRegister_10$1_3/default2" 0.790283
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.68868
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 2.11287
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.191034
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 1.77636e-15
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.432089
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.842807
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 2.50282
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 1.21412
cap "SRegister_10$1_3/Register_unitcell$1_0/en" "out[21]" 5.15045
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 7.8575
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[21]" 1.59417
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.777538
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 1.01805
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/out[1]" 1.25407
cap "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_3/out[1]" 0.207991
cap "SRegister_10$1_3/Register_unitcell$1_0/en" "SRegister_10$1_3/out[1]" 8.67279
cap "SRegister_10$1_3/out[1]" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.596358
cap "SRegister_10$1_3/Register_unitcell$1_0/en" "SRegister_10$1_3/out[1]" 1.77636e-15
cap "SRegister_10$1_3/out[1]" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.56604
cap "SRegister_10$1_3/out[1]" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.0613
cap "SRegister_10$1_3/out[1]" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.50363
cap "SRegister_10$1_3/out[1]" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.432089
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/out[1]" 7.02612
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[21]" 7.77871
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[21]" 2.23217
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[21]" 2.11287
cap "SRegister_10$1_3/Register_unitcell$1_6/en" "out[21]" 1.36642
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.999184
cap "out[21]" "SRegister_10$1_3/default1" 0.790283
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[21]" 1.80216
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.2836
cap "SRegister_10$1_3/en" "out[21]" 12.4568
cap "out[21]" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.596358
cap "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "out[21]" 0.777538
cap "SRegister_10$1_3/en" "out[21]" 8.88178e-16
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VSS" "SRegister_10$1_0/phi2" 1.11022e-16
cap "SRegister_10$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VSS" 1.77636e-15
cap "SRegister_10$1_0/VSSd" "SRegister_10$1_0/VDDd" 3.05753
cap "SRegister_10$1_0/phi1" "SRegister_10$1_0/phi2" -95.4774
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" "SRegister_10$1_0/d" 0.0473195
cap "SRegister_10$1_0/phi1" "SRegister_10$1_0/VDDd" 1.0214
cap "SRegister_10$1_0/VSSd" "SRegister_10$1_0/d" 0.717837
cap "SRegister_10$1_0/phi2" "SRegister_10$1_0/VDDd" 6.98171
cap "SRegister_10$1_0/en" "SRegister_10$1_0/d" -0.235978
cap "SRegister_10$1_0/phi1" "SRegister_10$1_0/d" 23.0436
cap "SRegister_10$1_0/phi1" "SRegister_10$1_0/VSSd" 2.21386
cap "SRegister_10$1_0/phi1" "SRegister_10$1_0/en" -4.83182
cap "SRegister_10$1_0/d" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.533996
cap "SRegister_10$1_0/phi2" "SRegister_10$1_0/d" 11.8943
cap "SRegister_10$1_0/phi2" "SRegister_10$1_0/VSSd" 0.109814
cap "SRegister_10$1_0/d" "SRegister_10$1_0/VDDd" 7.87095
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/d" 2.60604
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/phi2" 0.0418686
cap "SRegister_10$1_0/en" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0933678
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.326621
cap "SRegister_10$1_0/phi1" "SRegister_10$1_0/VDDd" 8.33307
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/en" 0.167808
cap "SRegister_10$1_0/phi2" "SRegister_10$1_0/VDDd" 40.7465
cap "SRegister_10$1_0/VDDd" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.822913
cap "SRegister_10$1_0/VSSd" "SRegister_10$1_0/d" 47.7244
cap "SRegister_10$1_0/VSSd" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 9.14474
cap "SRegister_10$1_0/phi1" "SRegister_10$1_0/d" 31.506
cap "SRegister_10$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.81714
cap "SRegister_10$1_0/VSSd" "SRegister_10$1_0/phi1" 3.55138
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/VDDd" 19.1044
cap "SRegister_10$1_0/phi2" "SRegister_10$1_0/d" -1.99746
cap "SRegister_10$1_0/d" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.619403
cap "SRegister_10$1_0/VSSd" "SRegister_10$1_0/phi2" -0.242631
cap "SRegister_10$1_0/VSSd" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.57465
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_0/d" 10.3385
cap "SRegister_10$1_0/VSSd" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" -2.11206
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_0/phi1" 0.148769
cap "SRegister_10$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 6.62987
cap "SRegister_10$1_0/phi1" "SRegister_10$1_0/phi2" -995.458
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/d" 6.58222
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_0/en" "SRegister_10$1_0/d" 6.75227
cap "SRegister_10$1_0/VSSd" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 3.38865
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_0/phi1" 0.533887
cap "SRegister_10$1_0/VSSd" "SRegister_10$1_0/en" -2.4738
cap "SRegister_10$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 4.23605
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.287965
cap "SRegister_10$1_0/phi1" "SRegister_10$1_0/en" -56.8373
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_0/phi1" 0.00920708
cap "SRegister_10$1_0/VDDd" "SRegister_10$1_0/d" 2.15711
cap "SRegister_10$1_0/VSSd" "SRegister_10$1_0/VDDd" -55.1921
cap "SRegister_10$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.191741
cap "SRegister_10$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.0131759
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_0/phi1" 0.0994048
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/VDDd" 1.28041
cap "SRegister_10$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.0229482
cap "SRegister_10$1_0/phi1" "SRegister_10$1_0/VSSd" -19.6738
cap "SRegister_10$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 4.39716
cap "SRegister_10$1_0/phi2" "SRegister_10$1_0/VSSd" -2.21671
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/VSSd" -1.13687e-13
cap "SRegister_10$1_0/en" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0234973
cap "SRegister_10$1_0/phi1" "SRegister_10$1_0/phi2" -991.275
cap "SRegister_10$1_0/VSSd" "SRegister_10$1_0/VDDd" -56.8305
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_0/VDDd" 2.14684
cap "SRegister_10$1_0/en" "SRegister_10$1_0/phi1" -57.4527
cap "SRegister_10$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 11.8333
cap "SRegister_10$1_0/phi1" "SRegister_10$1_0/VDDd" 5.2845
cap "SRegister_10$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 4.77135
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/phi2" 0.380745
cap "SRegister_10$1_0/en" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.589732
cap "SRegister_10$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.146891
cap "SRegister_10$1_0/phi2" "SRegister_10$1_0/VDDd" 28.8659
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/VDDd" 0.965488
cap "SRegister_10$1_0/en" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.237194
cap "SRegister_10$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.969918
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_0/VDDd" 6.50447
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_0/phi1" 0.284925
cap "SRegister_10$1_0/en" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0576177
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/phi1" 0.95018
cap "SRegister_10$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 7.4872
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/VDDd" 0.271653
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_0/Register_unitcell$1_6/VDDd" 12.7943
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/default1" 0.16347
cap "SRegister_10$1_0/Register_unitcell$1_6/q" "SRegister_10$1_0/default1" 35.3678
cap "SRegister_10$1_0/Register_unitcell$1_6/en" "SRegister_10$1_0/Register_unitcell$1_0/phi1" -57.9265
cap "SRegister_10$1_0/Register_unitcell$1_6/en" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.115484
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_0/phi1" 0.721318
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_0/phi1" 10.1379
cap "SRegister_10$1_0/Register_unitcell$1_6/q" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.473479
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.0906256
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_6/VDDd" 2.24088
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_0/phi1" 1.69688
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_6/en" 0.0632522
cap "SRegister_10$1_0/Register_unitcell$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.45288
cap "SRegister_10$1_0/Register_unitcell$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_0/phi2" -1005.02
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_0/Register_unitcell$1_0/phi1" 0.00275555
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0629792
cap "SRegister_10$1_0/Register_unitcell$1_6/q" "SRegister_10$1_0/Register_unitcell$1_0/phi2" 1.82806
cap "SRegister_10$1_0/Register_unitcell$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_6/VDDd" 9.82881
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_6/VDDd" 18.7789
cap "SRegister_10$1_0/Register_unitcell$1_6/q" "SRegister_10$1_0/Register_unitcell$1_6/VDDd" 2.26173
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/default1" 4.87021
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_0/Register_unitcell$1_0/phi1" 31.336
cap "SRegister_10$1_0/Register_unitcell$1_6/en" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.951799
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_0/Register_unitcell$1_0/phi1" 0.215723
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_6/VDDd" 2.0977
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "SRegister_10$1_0/Register_unitcell$1_0/phi1" 0.00920708
cap "SRegister_10$1_0/Register_unitcell$1_0/phi2" "SRegister_10$1_0/default1" -2.47036
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_0/phi1" 6.50306
cap "SRegister_10$1_0/default1" "SRegister_10$1_0/Register_unitcell$1_6/VDDd" -46.5414
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.19081
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_0/phi2" 3.8498
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_6/VDDd" 8.48163
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_0/default1" -7.10543e-15
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_0/phi1" 2.73957
cap "SRegister_10$1_0/Register_unitcell$1_6/q" "SRegister_10$1_0/Register_unitcell$1_0/phi1" 6.27438
cap "SRegister_10$1_0/Register_unitcell$1_6/en" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.848153
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_0/phi1" 0.00409833
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "SRegister_10$1_0/Register_unitcell$1_0/phi1" 0.019342
cap "SRegister_10$1_0/Register_unitcell$1_0/phi2" "SRegister_10$1_0/Register_unitcell$1_6/VDDd" -14.2338
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/default1" 0.319424
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_0/phi1" 1.20312
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_6/en" 0.0933678
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_0/Register_unitcell$1_0/phi2" 3.85761
cap "SRegister_10$1_0/Register_unitcell$1_0/phi1" "SRegister_10$1_0/default1" -24.0737
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/default1" -0.0264907
cap "SRegister_10$1_0/Register_unitcell$1_6/q" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 12.4015
cap "SRegister_10$1_0/Register_unitcell$1_0/phi1" "SRegister_10$1_0/default1" -2.94533
cap "SRegister_10$1_0/default1" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -59.8577
cap "SRegister_10$1_0/Register_unitcell$1_0/phi1" "SRegister_10$1_0/out[1]" 8.77088
cap "SRegister_10$1_0/Register_unitcell$1_6/q" "SRegister_10$1_0/Register_unitcell$1_0/phi2" 2.88773
cap "SRegister_10$1_0/Register_unitcell$1_6/q" "SRegister_10$1_0/Register_unitcell$1_0/en" 6.73817
cap "SRegister_10$1_0/default1" "SRegister_10$1_0/Register_unitcell$1_0/phi2" -2.21671
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_0/phi1" 3.06433
cap "SRegister_10$1_0/Register_unitcell$1_0/en" "SRegister_10$1_0/default1" -1.17619
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/default1" 0.951197
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.107604
cap "SRegister_10$1_0/Register_unitcell$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 7.10437
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/out[1]" 0.573823
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/out[1]" 0.0203671
cap "SRegister_10$1_0/Register_unitcell$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_0/phi2" -1002.73
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_0/phi2" 14.6998
cap "SRegister_10$1_0/Register_unitcell$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.25738
cap "SRegister_10$1_0/Register_unitcell$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_0/en" -56.7454
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_0/phi1" 2.34321
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.897257
cap "SRegister_10$1_0/Register_unitcell$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.160965
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.39291
cap "SRegister_10$1_0/Register_unitcell$1_6/q" "SRegister_10$1_0/default1" 28.2605
cap "SRegister_10$1_0/Register_unitcell$1_6/q" "SRegister_10$1_0/out[1]" 25.2567
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_0/en" -0.010985
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_0/en" 0.121873
cap "SRegister_10$1_0/Register_unitcell$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.302593
cap "SRegister_10$1_0/Register_unitcell$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.523359
cap "SRegister_10$1_0/Register_unitcell$1_6/q" "SRegister_10$1_0/Register_unitcell$1_0/phi1" 18.2251
cap "SRegister_10$1_0/Register_unitcell$1_0/phi2" "SRegister_10$1_0/Register_unitcell$1_0/VDDd" 28.8659
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_0/VDDd" 2.59069
cap "SRegister_10$1_0/out[1]" "SRegister_10$1_0/Register_unitcell$1_6/q" 23.7345
cap "SRegister_10$1_0/Register_unitcell$1_0/phi2" "SRegister_10$1_0/Register_unitcell$1_0/phi1" -991.275
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" -2.11206
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_0/phi1" 3.4019
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_0/en" 0.0234973
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_0/VDDd" 17.8105
cap "SRegister_10$1_0/Register_unitcell$1_0/en" "SRegister_10$1_0/Register_unitcell$1_0/phi1" -57.6841
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_0/phi1" 1.90969
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.0275122
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_0/Register_unitcell$1_0/phi1" 0.136743
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/default2" 2.57465
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_6/q" 19.1539
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_0/Register_unitcell$1_0/phi1" 0.00920708
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_0/en" 0.0626429
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_0/VDDd" 2.10332
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_0/phi1" 0.284925
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_0/en" 0.0947744
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_0/phi1" 6.82161
cap "SRegister_10$1_0/Register_unitcell$1_6/q" "SRegister_10$1_0/Register_unitcell$1_0/VDDd" 0.735561
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.0779513
cap "SRegister_10$1_0/Register_unitcell$1_6/q" "SRegister_10$1_0/Register_unitcell$1_0/phi1" 7.11397
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.31884
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_0/VDDd" -56.8305
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_0/phi1" -12.8593
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 8.64847
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/Register_unitcell$1_0/phi1" 0.0299779
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_0/Register_unitcell$1_0/phi1" 0.0229482
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/out[1]" 1.3421
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_0/VDDd" 2.11932
cap "SRegister_10$1_0/Register_unitcell$1_0/phi2" "SRegister_10$1_0/Register_unitcell$1_6/q" 0.375293
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_0/en" 0.0933678
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_0/phi1" 4.39568
cap "SRegister_10$1_0/Register_unitcell$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_0/VDDd" 0.29417
cap "SRegister_10$1_0/Register_unitcell$1_0/en" "SRegister_10$1_0/Register_unitcell$1_6/q" -0.288981
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_0/phi1" 6.47458
cap "SRegister_10$1_0/Register_unitcell$1_0/phi2" "SRegister_10$1_0/default2" -0.302102
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.287965
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_0/en" -1.29761
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_0/Register_unitcell$1_6/q" 1.29882
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/default2" 2.43746
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_0/Register_unitcell$1_0/phi1" 0.0131759
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.149541
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.319424
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.94254
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.88984
cap "SRegister_10$1_0/Register_unitcell$1_7/phi2" "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 12.9703
cap "SRegister_10$1_0/Register_unitcell$1_0/en" "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.991148
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.16347
cap "SRegister_10$1_0/Register_unitcell$1_0/VDDd" "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 40.8883
cap "SRegister_10$1_0/Register_unitcell$1_0/en" "SRegister_10$1_0/Register_unitcell$1_7/phi1" -57.6951
cap "SRegister_10$1_0/Register_unitcell$1_0/VDDd" "SRegister_10$1_0/Register_unitcell$1_7/phi2" -25.1612
cap "SRegister_10$1_0/Register_unitcell$1_0/en" "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.174551
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.19081
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.61759
cap "SRegister_10$1_0/Register_unitcell$1_0/en" "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.848153
cap "SRegister_10$1_0/Register_unitcell$1_0/VDDd" "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 10.6829
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 4.87021
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.00147899
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 19.3115
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_7/phi1" -22.6918
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 0.00275555
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.51822
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.315128
cap "SRegister_10$1_0/Register_unitcell$1_0/en" "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0183154
cap "SRegister_10$1_0/Register_unitcell$1_7/phi2" "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.24237
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 38.486
cap "SRegister_10$1_0/Register_unitcell$1_0/q" "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.473479
cap "SRegister_10$1_0/Register_unitcell$1_0/VDDd" "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 7.24135
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -7.10543e-15
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_0/q" 35.3678
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_0/VDDd" -48.7821
cap "SRegister_10$1_0/Register_unitcell$1_0/q" "SRegister_10$1_0/Register_unitcell$1_7/phi1" 2.99882
cap "SRegister_10$1_0/Register_unitcell$1_0/VDDd" "SRegister_10$1_0/Register_unitcell$1_7/phi1" 3.56926
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_7/phi2" -2.47036
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.0906256
cap "SRegister_10$1_0/Register_unitcell$1_0/VDDd" "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 3.83584
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_7/phi2" -1005.02
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.0629792
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_0/VDDd" 11.3791
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_0/VDDd" 2.2053
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_7/phi1" 0.819646
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_0/VDDd" -54.5898
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/out[2]" -1.06647
cap "SRegister_10$1_0/Register_unitcell$1_0/VDDd" "SRegister_10$1_0/Register_unitcell$1_7/phi2" -13.2901
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "SRegister_10$1_0/Register_unitcell$1_7/phi1" 0.00920708
cap "SRegister_10$1_0/Register_unitcell$1_0/q" "SRegister_10$1_0/Register_unitcell$1_7/en" 1.64707
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_7/en" 0.0933678
cap "SRegister_10$1_0/Register_unitcell$1_0/q" "SRegister_10$1_0/Register_unitcell$1_7/phi1" 15.4007
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.15364
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_0/VDDd" 6.39291
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_7/phi1" 3.56052
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_7/en" 0.550383
cap "SRegister_10$1_0/Register_unitcell$1_0/q" "SRegister_10$1_0/default2" 6.932
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_0/VDDd" 8.09598
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 2.65968
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/default2" 1.89779e-15
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/out[2]" 0.0203671
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "SRegister_10$1_0/Register_unitcell$1_7/phi1" 0.019342
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_7/en" -57.9071
cap "SRegister_10$1_0/Register_unitcell$1_0/q" "SRegister_10$1_0/Register_unitcell$1_7/phi2" 4.71579
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_7/en" 0.0632522
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.27886
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.882283
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_7/phi1" 4.26745
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_7/phi2" 0.988181
cap "SRegister_10$1_0/Register_unitcell$1_0/q" "SRegister_10$1_0/Register_unitcell$1_0/VDDd" 9.58201
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/default2" -20.4954
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_0/VDDd" 2.24088
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_0/VDDd" 2.20577
cap "SRegister_10$1_0/Register_unitcell$1_0/q" "SRegister_10$1_0/out[2]" 0.0222747
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_7/phi2" -1005.02
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_7/en" 0.121873
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.302593
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_7/phi2" -2.21671
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_7/phi1" 4.04009
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_7/en" 0.097169
cap "SRegister_10$1_0/Register_unitcell$1_7/phi2" "SRegister_10$1_0/Register_unitcell$1_0/q" 0.375293
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_7/phi1" 0.0771294
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/out[2]" 1.91592
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_7/en" -0.0106074
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_7/phi1" 3.93781
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/default2" 3.29493
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_7/phi1" 5.00944
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -61.9698
cap "SRegister_10$1_0/Register_unitcell$1_7/phi2" "SRegister_10$1_0/Register_unitcell$1_7/phi1" -996.134
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_0/Register_unitcell$1_7/phi1" 0.00920708
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_7/phi2" -0.302102
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_7/phi1" 5.89452
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_7/en" 0.0933678
cap "SRegister_10$1_0/out[2]" "SRegister_10$1_0/Register_unitcell$1_0/q" 48.9689
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_7/phi1" 0.0907275
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/default2" 2.57465
cap "SRegister_10$1_0/Register_unitcell$1_7/en" "SRegister_10$1_0/Register_unitcell$1_0/q" 4.80212
cap "SRegister_10$1_0/Register_unitcell$1_0/q" "SRegister_10$1_0/Register_unitcell$1_7/phi1" 15.0437
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 18.7341
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 9.79233
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_0/q" 40.4824
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_7/phi2" 39.6892
cap "SRegister_10$1_0/out[2]" "SRegister_10$1_0/Register_unitcell$1_7/phi1" 9.83735
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0183769
cap "SRegister_10$1_0/Register_unitcell$1_7/en" "SRegister_10$1_0/Register_unitcell$1_7/phi1" -56.7648
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.342039
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_7/en" -2.4738
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_7/phi1" 4.60491
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_0/q" 7.11561
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_7/VDDd" 2.14684
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/default3" -19.7215
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.892065
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.0229482
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.229262
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_7/en" -57.4527
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 8.11619
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_7/VDDd" 0.965488
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 4.39716
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_7/VDDd" 6.50447
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/default3" 0.0937248
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -1.17035
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_7/phi2" 0.380745
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 11.0523
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.284925
cap "SRegister_10$1_0/Register_unitcell$1_7/phi2" "SRegister_10$1_0/Register_unitcell$1_7/VDDd" 28.8659
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 4.84299
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_7/en" 0.0943968
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0498803
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/default3" -5.68434e-14
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_7/en" 0.0234973
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.000219581
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_7/VDDd" 5.20389
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_7/VDDd" 2.04925
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.0131759
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/Register_unitcell$1_7/VDDd" -56.8305
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_7/phi2" -991.275
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_7/en" 0.589732
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.0126215
cap "SRegister_10$1_0/Register_unitcell$1_7/phi2" "SRegister_10$1_0/default3" -2.21671
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.92709
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_7/en" 0.237194
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_7/VDDd" 0.292497
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.45288
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_8/phi1" 6.50306
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_7/VDDd" 2.24088
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 10.9189
cap "SRegister_10$1_0/Register_unitcell$1_7/VDDd" "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 8.48163
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.0629792
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.302507
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_8/phi2" -1005.02
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_0/default3" -7.10543e-15
cap "SRegister_10$1_0/Register_unitcell$1_8/phi2" "SRegister_10$1_0/Register_unitcell$1_7/VDDd" -14.2338
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_7/en" 0.0397426
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "SRegister_10$1_0/Register_unitcell$1_8/phi1" 0.019342
cap "SRegister_10$1_0/Register_unitcell$1_7/en" "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.848153
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_8/phi1" 0.64007
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_7/VDDd" 1.4329
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.00409833
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 31.886
cap "SRegister_10$1_0/Register_unitcell$1_7/VDDd" "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 14.9553
cap "SRegister_10$1_0/Register_unitcell$1_7/q" "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.473479
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/default3" -24.0563
cap "SRegister_10$1_0/Register_unitcell$1_7/VDDd" "SRegister_10$1_0/default3" -46.5414
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.19081
cap "SRegister_10$1_0/Register_unitcell$1_8/phi2" "SRegister_10$1_0/Register_unitcell$1_7/q" 1.66479
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/default3" 0.16347
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_7/en" -57.9265
cap "SRegister_10$1_0/Register_unitcell$1_7/en" "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.115484
cap "SRegister_10$1_0/Register_unitcell$1_8/phi2" "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.8498
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_7/VDDd" 9.64506
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_8/phi1" 1.68984
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.654612
cap "SRegister_10$1_0/Register_unitcell$1_7/VDDd" "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 18.7789
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 3.70927
cap "SRegister_10$1_0/Register_unitcell$1_7/q" "SRegister_10$1_0/default3" 35.3678
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/default3" 0.319424
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.0906256
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/default3" 4.87021
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_7/en" 0.0933678
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 0.00275555
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_7/q" 5.93151
cap "SRegister_10$1_0/Register_unitcell$1_8/phi2" "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 4.55859
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "SRegister_10$1_0/Register_unitcell$1_8/phi1" 0.00920708
cap "SRegister_10$1_0/Register_unitcell$1_7/VDDd" "SRegister_10$1_0/Register_unitcell$1_7/q" 1.89206
cap "SRegister_10$1_0/Register_unitcell$1_8/phi2" "SRegister_10$1_0/default3" -2.47036
cap "SRegister_10$1_0/Register_unitcell$1_7/en" "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.951799
cap "SRegister_10$1_0/Register_unitcell$1_7/q" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 12.5556
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/default3" -3.60064
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/out[3]" 0.0203671
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_8/phi2" -1003.28
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_8/en" 0.121873
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.302593
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.74547
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_8/phi1" 2.35025
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/Register_unitcell$1_8/phi2" -2.21671
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 7.02131
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.772398
cap "SRegister_10$1_0/Register_unitcell$1_7/q" "SRegister_10$1_0/out[3]" 22.3814
cap "SRegister_10$1_0/Register_unitcell$1_7/q" "SRegister_10$1_0/Register_unitcell$1_8/en" 6.70722
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -59.8577
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.227671
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_8/phi2" 12.5388
cap "SRegister_10$1_0/Register_unitcell$1_7/q" "SRegister_10$1_0/Register_unitcell$1_8/phi1" 17.9807
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0264907
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.39291
cap "SRegister_10$1_0/Register_unitcell$1_7/q" "SRegister_10$1_0/default3" 26.4314
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/out[3]" 8.77088
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_8/en" -56.7454
cap "SRegister_10$1_0/Register_unitcell$1_7/q" "SRegister_10$1_0/Register_unitcell$1_8/phi2" 3.051
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_8/en" 0.0235096
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.581475
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_8/phi1" 3.62739
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/Register_unitcell$1_8/en" -1.07532
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_8/en" 0.0933678
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 6.82161
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/default4" 2.39129
cap "SRegister_10$1_0/Register_unitcell$1_8/en" "SRegister_10$1_0/Register_unitcell$1_7/q" -0.258031
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_7/q" 7.79864
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 6.0343
cap "SRegister_10$1_0/default4" "SRegister_10$1_0/Register_unitcell$1_7/q" 2.24995
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_0/Register_unitcell$1_8/en" -1.39848
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" -12.2077
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_0/default4" -58.9425
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.0131759
cap "SRegister_10$1_0/out[3]" "SRegister_10$1_0/Register_unitcell$1_7/q" 26.6098
cap "SRegister_10$1_0/Register_unitcell$1_8/phi2" "SRegister_10$1_0/Register_unitcell$1_7/q" 0.375293
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_8/en" 0.0234973
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 4.12878
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_0/Register_unitcell$1_8/phi2" -0.302102
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_0/default4" 2.14684
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_8/en" -57.6841
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" 3.38865
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/default4" 0.289534
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_8/phi2" -991.275
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_8/en" 0.0543811
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 3.36514
cap "SRegister_10$1_0/default4" "SRegister_10$1_0/Register_unitcell$1_8/phi2" 28.8659
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_0/default4" 2.43224
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" 0.0229482
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_8/en" 0.0837894
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.237554
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.4216
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/default4" 19.0266
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" 2.57465
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_0/Register_unitcell$1_7/q" 20.983
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 8.64847
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/out[3]" 1.91592
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.00920708
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_9/phi1" 2.87073
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_0/Register_unitcell$1_9/phi2" 13.6713
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_9/phi1" 0.0902081
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_8/en" 0.0183154
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_9/phi1" 3.34168
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_9/phi1" 0.268382
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/default4" 9.04093
cap "SRegister_10$1_0/Register_unitcell$1_8/VSSd" "SRegister_10$1_0/Register_unitcell$1_9/phi1" -19.5135
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_9/phi1" 2.56309
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_9/phi1" 18.195
cap "SRegister_10$1_0/Register_unitcell$1_8/en" "SRegister_10$1_0/Register_unitcell$1_9/phi1" -57.6951
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_8/en" 0.689577
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_9/phi1" 1.55498
cap "SRegister_10$1_0/Register_unitcell$1_8/VSSd" "SRegister_10$1_0/default4" -56.8305
cap "SRegister_10$1_0/Register_unitcell$1_8/en" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.182812
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_0/Register_unitcell$1_9/phi1" 0.00275555
cap "SRegister_10$1_0/default4" "SRegister_10$1_0/Register_unitcell$1_9/phi1" 3.95359
cap "SRegister_10$1_0/Register_unitcell$1_8/VSSd" "SRegister_10$1_0/Register_unitcell$1_9/phi2" -2.21671
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/default4" 6.0257
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_0/Register_unitcell$1_8/VSSd" -7.10543e-15
cap "SRegister_10$1_0/default4" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 4.07223
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/Register_unitcell$1_9/phi2" -1005.02
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_9/phi1" 1.58945
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_9/phi2" 2.69447
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_0/Register_unitcell$1_9/phi1" 39.036
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_0/Register_unitcell$1_9/phi1" 0.315128
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_9/phi1" 0.0473712
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_0/Register_unitcell$1_8/en" 0.848153
cap "SRegister_10$1_0/default4" "SRegister_10$1_0/Register_unitcell$1_9/phi2" -25.1612
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_0/default4" 43.0494
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/Register_unitcell$1_9/en" -57.9265
cap "SRegister_10$1_0/Register_unitcell$1_8/q" "SRegister_10$1_0/out[4]" 0.00556868
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/default4" 9.738
cap "SRegister_10$1_0/Register_unitcell$1_8/q" "SRegister_10$1_0/Register_unitcell$1_9/phi2" 4.53086
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.164361
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.302593
cap "SRegister_10$1_0/Register_unitcell$1_8/VSSd" "SRegister_10$1_0/default4" -56.0646
cap "SRegister_10$1_0/out[4]" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.00848628
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.00920708
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_9/en" 0.0933678
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 3.93997
cap "SRegister_10$1_0/Register_unitcell$1_9/phi2" "SRegister_10$1_0/Register_unitcell$1_8/VSSd" -2.21671
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/default4" 11.099
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/out[4]" -0.062092
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/default4" 2.24088
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/Register_unitcell$1_9/phi2" -1005.02
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.882283
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.019342
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_9/en" 0.0632522
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 4.26745
cap "SRegister_10$1_0/Register_unitcell$1_9/phi2" "SRegister_10$1_0/default4" -14.2338
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_9/en" 0.851954
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.77624
cap "SRegister_10$1_0/Register_unitcell$1_8/q" "SRegister_10$1_0/Register_unitcell$1_8/VSSd" 7.06894
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_0/default4" 2.2053
cap "SRegister_10$1_0/Register_unitcell$1_8/q" "SRegister_10$1_0/Register_unitcell$1_9/en" 1.22539
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.33697
cap "SRegister_10$1_0/Register_unitcell$1_8/q" "SRegister_10$1_0/Register_unitcell$1_9/phi1" 14.8134
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/default4" 3.42142
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_9/en" 0.120402
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 4.03395
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_9/en" 0.097169
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.838756
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_9/phi2" 1.53608
cap "SRegister_10$1_0/Register_unitcell$1_8/q" "SRegister_10$1_0/default4" 10.7574
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/Register_unitcell$1_8/VSSd" -20.6332
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/default4" 6.3606
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/default4" -60.245
cap "SRegister_10$1_0/Register_unitcell$1_9/phi2" "SRegister_10$1_0/Register_unitcell$1_8/q" 0.56022
cap "SRegister_10$1_0/Register_unitcell$1_8/q" "SRegister_10$1_0/Register_unitcell$1_9/en" 5.2238
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_0/Register_unitcell$1_9/phi1" 0.00920708
cap "SRegister_10$1_0/Register_unitcell$1_8/q" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 40.4824
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_9/en" -0.0453329
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_9/en" 0.00147088
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 3.01869
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_9/phi1" 5.46647
cap "SRegister_10$1_0/out[4]" "SRegister_10$1_0/Register_unitcell$1_8/q" 48.9856
cap "SRegister_10$1_0/Register_unitcell$1_9/phi2" "SRegister_10$1_0/Register_unitcell$1_9/phi1" -996.684
cap "SRegister_10$1_0/out[4]" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.91592
cap "SRegister_10$1_0/out[4]" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0118808
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0264907
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/Register_unitcell$1_9/en" -56.7454
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 4.1835
cap "SRegister_10$1_0/Register_unitcell$1_8/q" "SRegister_10$1_0/default4" 7.81743
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_9/en" 0.0933678
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.57465
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/default4" 0.0323061
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/default4" 18.5146
cap "SRegister_10$1_0/out[4]" "SRegister_10$1_0/Register_unitcell$1_9/phi1" 8.83297
cap "SRegister_10$1_0/Register_unitcell$1_9/phi2" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -0.713575
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/Register_unitcell$1_9/en" -2.31254
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/default4" 5.44961
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_9/phi1" 0.00095907
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/default4" 0.287965
cap "SRegister_10$1_0/Register_unitcell$1_8/q" "SRegister_10$1_0/Register_unitcell$1_9/phi1" 15.7284
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_9/phi1" 3.84973
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_9/phi1" 0.00614382
cap "SRegister_10$1_0/Register_unitcell$1_9/phi2" "SRegister_10$1_0/default4" 38.4718
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.35514
cap "SRegister_10$1_0/Register_unitcell$1_9/VSSd" "SRegister_10$1_0/Register_unitcell$1_9/en" -0.161256
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_9/en" 0.0234973
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_9/phi2" 0.380745
cap "SRegister_10$1_0/default5" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.965488
cap "SRegister_10$1_0/default5" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 6.50447
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/Register_unitcell$1_9/en" -57.4981
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_0/default5" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.512018
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_0/Register_unitcell$1_9/phi1" 0.0229482
cap "SRegister_10$1_0/Register_unitcell$1_9/VSSd" "SRegister_10$1_0/Register_unitcell$1_9/phi1" -19.26
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 4.39716
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_9/en" 0.589732
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_9/en" 0.237194
cap "SRegister_10$1_0/default5" "SRegister_10$1_0/Register_unitcell$1_9/phi2" 28.8659
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.284925
cap "SRegister_10$1_0/Register_unitcell$1_9/VSSd" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -5.68434e-14
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_9/en" 0.129122
cap "SRegister_10$1_0/default5" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.10332
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_9/phi1" 10.2714
cap "SRegister_10$1_0/Register_unitcell$1_9/VSSd" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.369966
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/Register_unitcell$1_9/phi1" 0.833949
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 4.91916
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.31734
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_0/Register_unitcell$1_9/phi1" 0.0131759
cap "SRegister_10$1_0/Register_unitcell$1_9/VSSd" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 8.64847
cap "SRegister_10$1_0/Register_unitcell$1_9/VSSd" "SRegister_10$1_0/default5" -58.5553
cap "SRegister_10$1_0/Register_unitcell$1_9/VSSd" "SRegister_10$1_0/Register_unitcell$1_9/phi2" -1.80524
cap "SRegister_10$1_0/default5" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.14684
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 8.1095
cap "SRegister_10$1_0/Register_unitcell$1_9/phi2" "SRegister_10$1_0/Register_unitcell$1_9/phi1" -991.275
cap "SRegister_10$1_0/default5" "SRegister_10$1_0/Register_unitcell$1_9/phi1" 4.7683
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 0.00275555
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_0/Register_unitcell$1_1/phi1" 0.315128
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_0/default5" 0.32488
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/default5" 2.24088
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_0/Register_unitcell$1_9/en" 0.848153
cap "SRegister_10$1_0/Register_unitcell$1_9/VSSd" "SRegister_10$1_0/default5" -56.0646
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/default5" 8.48163
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.59452
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/default5" 10.1975
cap "SRegister_10$1_0/Register_unitcell$1_1/phi2" "SRegister_10$1_0/Register_unitcell$1_9/VSSd" -2.21671
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 32.436
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_1/phi2" 3.8498
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/Register_unitcell$1_1/phi2" -1005.02
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_1/phi1" 0.254569
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_9/en" 0.115484
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_0/default5" 17.1164
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.00920708
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/Register_unitcell$1_9/q" 5.58865
cap "SRegister_10$1_0/Register_unitcell$1_1/phi2" "SRegister_10$1_0/default5" -14.2338
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_0/Register_unitcell$1_1/phi2" 5.25957
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 3.70949
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_1/phi1" 0.590766
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_9/en" 0.00820502
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_9/en" 0.0933678
cap "SRegister_10$1_0/default5" "SRegister_10$1_0/Register_unitcell$1_9/q" 3.39963
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/default5" 18.7789
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_9/en" 0.951799
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.015572
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/Register_unitcell$1_9/en" -57.8811
cap "SRegister_10$1_0/Register_unitcell$1_1/phi2" "SRegister_10$1_0/Register_unitcell$1_9/q" 1.50152
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_9/VSSd" -2.84217e-14
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0642663
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 6.50306
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/Register_unitcell$1_9/VSSd" -20.7481
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 11.6998
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_1/phi1" 1.45288
cap "SRegister_10$1_0/out[5]" "SRegister_10$1_0/Register_unitcell$1_1/phi1" 8.77088
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/default5" -59.8577
cap "SRegister_10$1_0/Register_unitcell$1_1/phi2" "SRegister_10$1_0/default5" 10.3777
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/default5" 6.66657
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.60106
cap "SRegister_10$1_0/Register_unitcell$1_1/en" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -0.974451
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "SRegister_10$1_0/Register_unitcell$1_1/phi1" 0.00377006
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_1/phi1" 0.291517
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/Register_unitcell$1_1/en" -56.7454
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 4.20319
cap "SRegister_10$1_0/Register_unitcell$1_9/q" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 24.7393
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_0/default5" 1.88042
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_1/phi1" 0.63959
cap "SRegister_10$1_0/Register_unitcell$1_9/q" "SRegister_10$1_0/Register_unitcell$1_1/phi2" 3.21427
cap "SRegister_10$1_0/Register_unitcell$1_9/q" "SRegister_10$1_0/Register_unitcell$1_1/phi1" 17.7364
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.44558
cap "SRegister_10$1_0/Register_unitcell$1_1/en" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0550472
cap "SRegister_10$1_0/out[5]" "SRegister_10$1_0/Register_unitcell$1_9/q" 20.4931
cap "SRegister_10$1_0/out[5]" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0203671
cap "SRegister_10$1_0/Register_unitcell$1_1/phi2" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -2.21671
cap "SRegister_10$1_0/Register_unitcell$1_9/q" "SRegister_10$1_0/default5" 12.3217
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -4.25384
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/default5" 6.39291
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_1/phi1" 0.302593
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/Register_unitcell$1_1/phi2" -1003.83
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -0.0264907
cap "SRegister_10$1_0/Register_unitcell$1_9/q" "SRegister_10$1_0/Register_unitcell$1_1/en" 6.28554
cap "SRegister_10$1_0/Register_unitcell$1_1/en" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.121873
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.57465
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_1/phi1" -11.5403
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_9/q" 2.85354
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.140972
cap "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_1/en" 0.0234973
cap "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_0/Register_unitcell$1_1/phi2" "SRegister_10$1_0/Register_unitcell$1_9/q" 0.375293
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_1/phi2" 28.8659
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_1/en" -1.49935
cap "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_1/phi1" 3.34114
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.56601
cap "SRegister_10$1_0/Register_unitcell$1_9/q" "SRegister_10$1_0/Register_unitcell$1_1/phi1" 8.4833
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.39129
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_1/phi1" 0.669008
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_0/Register_unitcell$1_1/phi1" 0.0131759
cap "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_1/en" 0.0543811
cap "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_1/en" 0.0837894
cap "SRegister_10$1_0/Register_unitcell$1_1/phi2" "SRegister_10$1_0/Register_unitcell$1_1/phi1" -991.275
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 5.59402
cap "SRegister_10$1_0/Register_unitcell$1_9/q" "SRegister_10$1_0/Register_unitcell$1_1/en" 0.163648
cap "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_0/Register_unitcell$1_1/phi1" 0.00920708
cap "SRegister_10$1_0/out[5]" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.91592
cap "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_1/phi1" 6.82161
cap "SRegister_10$1_0/out[5]" "SRegister_10$1_0/Register_unitcell$1_9/q" 28.4981
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 3.38865
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.14684
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -58.9425
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_9/q" 22.812
cap "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_1/en" 0.0933678
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/Register_unitcell$1_1/en" -57.6841
cap "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_0/Register_unitcell$1_1/phi1" 0.0229482
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_1/phi2" -0.302102
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 8.64847
cap "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_1/phi1" 3.27641
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 2.19585
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 19.0266
cap "SRegister_10$1_0/Register_unitcell$1_1/VDDd" "SRegister_10$1_0/Register_unitcell$1_2/phi1" 3.70995
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_2/phi2" -2.26266
cap "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.85162
cap "SRegister_10$1_0/Register_unitcell$1_1/en" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.589732
cap "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 0.00275555
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 1.73997
cap "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.0783096
cap "SRegister_10$1_0/Register_unitcell$1_2/phi2" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 14.3723
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_2/phi1" 3.68454
cap "SRegister_10$1_0/Register_unitcell$1_1/VDDd" "SRegister_10$1_0/Register_unitcell$1_2/phi2" -25.1612
cap "SRegister_10$1_0/Register_unitcell$1_1/VDDd" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 4.30862
cap "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.18365
cap "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.57898
cap "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/Register_unitcell$1_2/phi2" -1005.02
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.0303561
cap "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 1.12075
cap "SRegister_10$1_0/Register_unitcell$1_1/en" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.848153
cap "SRegister_10$1_0/Register_unitcell$1_1/VDDd" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 4.85017
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -7.10543e-15
cap "SRegister_10$1_0/Register_unitcell$1_1/en" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0183154
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_1/VDDd" -55.3817
cap "SRegister_10$1_0/Register_unitcell$1_1/en" "SRegister_10$1_0/Register_unitcell$1_2/phi1" -57.6951
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.034723
cap "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.143954
cap "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 17.0864
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_2/phi1" -21.4912
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.0144177
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.0753262
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.000629792
cap "SRegister_10$1_0/Register_unitcell$1_1/VDDd" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 45.2105
cap "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.53133
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 20.2665
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.319424
cap "SRegister_10$1_0/Register_unitcell$1_1/en" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.182812
cap "SRegister_10$1_0/Register_unitcell$1_1/VDDd" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 7.39891
cap "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.315128
cap "SRegister_10$1_0/Register_unitcell$1_2/phi2" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 2.14656
cap "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 39.586
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_2/phi1" 0.882283
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_2/phi1" 1.39509
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.160454
cap "SRegister_10$1_0/Register_unitcell$1_2/phi2" "SRegister_10$1_0/default6" -2.42441
cap "SRegister_10$1_0/Register_unitcell$1_1/q" "SRegister_10$1_0/Register_unitcell$1_2/en" 0.80371
cap "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_2/en" 0.0933678
cap "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.3429
cap "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_1/VDDd" 2.24088
cap "SRegister_10$1_0/Register_unitcell$1_1/q" "SRegister_10$1_0/Register_unitcell$1_1/VDDd" 8.02894
cap "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/default6" -22.0032
cap "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "SRegister_10$1_0/Register_unitcell$1_2/phi1" 0.019342
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.13023
cap "SRegister_10$1_0/out[6]" "SRegister_10$1_0/Register_unitcell$1_2/phi1" 0.00224136
cap "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.857866
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_2/phi1" 0.264938
cap "SRegister_10$1_0/Register_unitcell$1_2/phi2" "SRegister_10$1_0/Register_unitcell$1_1/VDDd" -14.2338
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.0233023
cap "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/Register_unitcell$1_2/en" -57.9265
cap "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_2/en" 0.0632522
cap "SRegister_10$1_0/Register_unitcell$1_1/q" "SRegister_10$1_0/Register_unitcell$1_2/phi2" 4.27828
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.951799
cap "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.00920708
cap "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/Register_unitcell$1_1/VDDd" 11.145
cap "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_1/VDDd" 2.2053
cap "SRegister_10$1_0/Register_unitcell$1_1/VDDd" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 4.59695
cap "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 4.31942
cap "SRegister_10$1_0/Register_unitcell$1_1/q" "SRegister_10$1_0/Register_unitcell$1_2/phi1" 14.2262
cap "SRegister_10$1_0/Register_unitcell$1_1/q" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.398153
cap "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/default6" 0.0731164
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_2/phi1" 0.0824079
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.0762079
cap "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/Register_unitcell$1_2/phi2" -1005.02
cap "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_2/en" 0.112192
cap "SRegister_10$1_0/Register_unitcell$1_2/phi2" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 2.08399
cap "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_2/en" 0.097169
cap "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_1/VDDd" 5.04475
cap "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 4.26745
cap "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 4.88478
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_1/VDDd" -47.9902
cap "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_1/VDDd" 11.38
cap "SRegister_10$1_0/Register_unitcell$1_1/q" "SRegister_10$1_0/default6" 22.0333
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.48042
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.00968156
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 17.4966
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_0/Register_unitcell$1_2/phi1" 0.00920708
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_1/q" 40.4824
cap "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 5.06925
cap "SRegister_10$1_0/Register_unitcell$1_1/q" "SRegister_10$1_0/out[6]" 48.9912
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.0484334
cap "SRegister_10$1_0/Register_unitcell$1_2/phi2" "SRegister_10$1_0/Register_unitcell$1_1/q" 0.812803
cap "SRegister_10$1_0/Register_unitcell$1_1/q" "SRegister_10$1_0/Register_unitcell$1_2/phi1" 16.4131
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.16558
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_2/phi2" -1.18383
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_2/phi1" 3.64829
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_1/q" 8.66868
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -59.8577
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0536865
cap "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/out[6]" 8.76864
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_2/phi1" 0.0376543
cap "SRegister_10$1_0/Register_unitcell$1_2/phi2" "SRegister_10$1_0/Register_unitcell$1_2/phi1" -997.234
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "SRegister_10$1_0/Register_unitcell$1_1/q" 5.64548
cap "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/out[6]" 0.0203671
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/default6" -0.0264907
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_2/en" -2.18486
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_2/phi2" 36.3107
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.99402
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_2/phi1" 5.56046
cap "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_2/phi1" 0.697195
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/out[6]" 1.91592
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.34816
cap "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 3.56355
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "SRegister_10$1_0/Register_unitcell$1_2/phi1" -56.7454
cap "SRegister_10$1_0/default7" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 8.64847
cap "SRegister_10$1_0/default7" "SRegister_10$1_0/Register_unitcell$1_2/phi1" -18.6995
cap "SRegister_10$1_0/Register_unitcell$1_2/VDDd" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.965488
cap "SRegister_10$1_0/Register_unitcell$1_2/VDDd" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.22571
cap "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/Register_unitcell$1_2/en" -57.613
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_2/en" 0.237194
cap "SRegister_10$1_0/default7" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.394631
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_2/en" 0.132223
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_0/Register_unitcell$1_2/phi1" 0.0131759
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_2/phi1" 9.49047
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_2/phi1" 1.75236
cap "SRegister_10$1_0/default7" "SRegister_10$1_0/Register_unitcell$1_2/en" -0.288939
cap "SRegister_10$1_0/Register_unitcell$1_2/VDDd" "SRegister_10$1_0/Register_unitcell$1_2/phi2" 28.8659
cap "SRegister_10$1_0/Register_unitcell$1_2/VDDd" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.14684
cap "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.284925
cap "SRegister_10$1_0/default7" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -5.68434e-14
cap "SRegister_10$1_0/default7" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.09422
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_0/Register_unitcell$1_2/phi1" 0.0229482
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_2/en" 0.589732
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_2/en" 0.0396813
cap "SRegister_10$1_0/Register_unitcell$1_2/phi2" "SRegister_10$1_0/Register_unitcell$1_2/phi1" -991.275
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_2/phi1" 4.39716
cap "SRegister_10$1_0/Register_unitcell$1_2/VDDd" "SRegister_10$1_0/Register_unitcell$1_2/phi1" 4.28213
cap "SRegister_10$1_0/Register_unitcell$1_2/VDDd" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 6.50447
cap "SRegister_10$1_0/default7" "SRegister_10$1_0/Register_unitcell$1_2/phi2" -1.33498
cap "SRegister_10$1_0/Register_unitcell$1_2/VDDd" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.53001
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_2/en" 0.0234973
cap "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 8.01208
cap "SRegister_10$1_0/default7" "SRegister_10$1_0/Register_unitcell$1_2/VDDd" -58.9425
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_2/phi1" 4.92012
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_2/phi2" 0.380745
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_2/phi1" 0.603523
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/Register_unitcell$1_2/phi1" 0.775834
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.19081
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_2/en" 0.115484
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_3/phi1" 1.45015
cap "SRegister_10$1_0/Register_unitcell$1_3/phi1" "SRegister_10$1_0/Register_unitcell$1_2/q" 5.24579
cap "SRegister_10$1_0/Register_unitcell$1_3/phi1" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 12.4807
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_2/VDDd" 18.7789
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_3/phi1" 1.45288
cap "SRegister_10$1_0/Register_unitcell$1_3/phi2" "SRegister_10$1_0/Register_unitcell$1_2/VDDd" -14.2338
cap "SRegister_10$1_0/default7" "SRegister_10$1_0/Register_unitcell$1_2/q" 35.3678
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/default7" 4.87021
cap "SRegister_10$1_0/Register_unitcell$1_3/phi1" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.315128
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.0906256
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "SRegister_10$1_0/Register_unitcell$1_3/phi1" 0.00920708
cap "SRegister_10$1_0/Register_unitcell$1_3/phi1" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 32.986
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_2/en" 0.951799
cap "SRegister_10$1_0/Register_unitcell$1_3/phi1" "SRegister_10$1_0/default7" -23.8149
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_3/phi1" 6.50306
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_0/Register_unitcell$1_3/phi1" 0.00275555
cap "SRegister_10$1_0/Register_unitcell$1_2/VDDd" "SRegister_10$1_0/Register_unitcell$1_2/q" 1.15272
cap "SRegister_10$1_0/Register_unitcell$1_3/phi2" "SRegister_10$1_0/Register_unitcell$1_2/q" 1.33824
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_2/VDDd" 8.48163
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_0/default7" -7.10543e-15
cap "SRegister_10$1_0/Register_unitcell$1_3/phi2" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.8498
cap "SRegister_10$1_0/Register_unitcell$1_3/phi1" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.00409833
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/default7" 0.319424
cap "SRegister_10$1_0/Register_unitcell$1_3/phi1" "SRegister_10$1_0/Register_unitcell$1_2/en" -57.7663
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.0629792
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "SRegister_10$1_0/Register_unitcell$1_3/phi1" 0.00639271
cap "SRegister_10$1_0/Register_unitcell$1_3/phi1" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 3.70949
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_0/Register_unitcell$1_2/en" 0.848153
cap "SRegister_10$1_0/Register_unitcell$1_3/phi1" "SRegister_10$1_0/Register_unitcell$1_2/VDDd" 10.0428
cap "SRegister_10$1_0/Register_unitcell$1_3/phi2" "SRegister_10$1_0/Register_unitcell$1_3/phi1" -1005.02
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_2/en" 0.0933678
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_0/Register_unitcell$1_2/VDDd" 19.2775
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/default7" 0.16347
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_2/q" -0.473479
cap "SRegister_10$1_0/Register_unitcell$1_3/phi1" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.52692
cap "SRegister_10$1_0/Register_unitcell$1_3/phi2" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 5.96054
cap "SRegister_10$1_0/default7" "SRegister_10$1_0/Register_unitcell$1_2/VDDd" -46.5414
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_2/VDDd" 2.24088
cap "SRegister_10$1_0/Register_unitcell$1_3/phi2" "SRegister_10$1_0/default7" -2.47036
cap "SRegister_10$1_0/default7" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0264907
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_3/phi2" 8.2166
cap "SRegister_10$1_0/Register_unitcell$1_3/phi1" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.355363
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_3/en" 0.121873
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_2/q" 12.0878
cap "SRegister_10$1_0/default7" "SRegister_10$1_0/Register_unitcell$1_3/phi1" -4.92117
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 6.39291
cap "SRegister_10$1_0/out[7]" "SRegister_10$1_0/Register_unitcell$1_2/q" 18.6047
cap "SRegister_10$1_0/Register_unitcell$1_3/phi1" "SRegister_10$1_0/Register_unitcell$1_3/en" -56.7454
cap "SRegister_10$1_0/default7" "SRegister_10$1_0/Register_unitcell$1_3/en" -0.873584
cap "SRegister_10$1_0/Register_unitcell$1_3/phi2" "SRegister_10$1_0/Register_unitcell$1_2/q" 3.37755
cap "SRegister_10$1_0/out[7]" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0203671
cap "SRegister_10$1_0/Register_unitcell$1_3/phi1" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.697705
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_3/phi1" 6.61765
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "SRegister_10$1_0/Register_unitcell$1_3/phi1" 0.0129493
cap "SRegister_10$1_0/default7" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -59.8577
cap "SRegister_10$1_0/out[7]" "SRegister_10$1_0/Register_unitcell$1_3/phi1" 8.77088
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_3/phi1" 4.26745
cap "SRegister_10$1_0/Register_unitcell$1_3/phi2" "SRegister_10$1_0/Register_unitcell$1_3/phi1" -1004.38
cap "SRegister_10$1_0/Register_unitcell$1_3/phi1" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.302593
cap "SRegister_10$1_0/default7" "SRegister_10$1_0/Register_unitcell$1_3/phi2" -2.21671
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_3/en" 0.0632522
cap "SRegister_10$1_0/Register_unitcell$1_2/q" "SRegister_10$1_0/Register_unitcell$1_3/phi1" 17.492
cap "SRegister_10$1_0/default7" "SRegister_10$1_0/Register_unitcell$1_2/q" 22.7733
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_3/phi1" 1.45666
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_3/phi1" 2.58994
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.2053
cap "SRegister_10$1_0/Register_unitcell$1_2/q" "SRegister_10$1_0/Register_unitcell$1_3/en" 5.86386
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_0/Register_unitcell$1_3/phi1" 0.0131759
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_3/en" 0.0234973
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/Register_unitcell$1_3/en" -1.60022
cap "SRegister_10$1_0/Register_unitcell$1_3/phi1" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.0999931
cap "SRegister_10$1_0/default8" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.39129
cap "SRegister_10$1_0/Register_unitcell$1_3/phi2" "SRegister_10$1_0/Register_unitcell$1_3/phi1" -991.275
cap "SRegister_10$1_0/default8" "SRegister_10$1_0/Register_unitcell$1_3/phi1" 1.00806
cap "SRegister_10$1_0/default8" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.81511
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_0/Register_unitcell$1_3/phi1" 0.0229482
cap "SRegister_10$1_0/Register_unitcell$1_3/phi1" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 5.15373
cap "SRegister_10$1_0/Register_unitcell$1_3/phi1" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.71042
cap "SRegister_10$1_0/Register_unitcell$1_2/q" "SRegister_10$1_0/Register_unitcell$1_3/phi1" 9.16797
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_3/en" 0.0837894
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/Register_unitcell$1_3/phi2" -0.302102
cap "SRegister_10$1_0/Register_unitcell$1_2/q" "SRegister_10$1_0/Register_unitcell$1_3/en" 0.585327
cap "SRegister_10$1_0/default8" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.14684
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/default8" -58.9425
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 8.64847
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 3.38865
cap "SRegister_10$1_0/Register_unitcell$1_3/phi1" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 6.82161
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/Register_unitcell$1_2/q" 24.6411
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_3/phi1" 3.11546
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/out[7]" 1.91592
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_3/en" 0.0933678
cap "SRegister_10$1_0/Register_unitcell$1_2/q" "SRegister_10$1_0/out[7]" 30.3865
cap "SRegister_10$1_0/Register_unitcell$1_3/phi1" "SRegister_10$1_0/Register_unitcell$1_3/en" -57.685
cap "SRegister_10$1_0/default8" "SRegister_10$1_0/Register_unitcell$1_3/phi2" 28.8659
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_3/en" 0.0347543
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.57465
cap "SRegister_10$1_0/default8" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 19.0266
cap "SRegister_10$1_0/Register_unitcell$1_3/phi1" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 1.9734
cap "SRegister_10$1_0/Register_unitcell$1_3/phi2" "SRegister_10$1_0/Register_unitcell$1_2/q" 0.375293
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/Register_unitcell$1_3/phi1" -10.8912
cap "SRegister_10$1_0/default8" "SRegister_10$1_0/Register_unitcell$1_2/q" 3.45713
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_0/Register_unitcell$1_3/phi1" 0.00920708
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.184932
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -964.889
cap "SRegister_10$1_0/default8" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 4.68936
cap "SRegister_10$1_0/Register_unitcell$1_3/VSSd" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" -19.5351
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.83251
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 1.47322
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 0.315128
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_3/en" 0.589732
cap "SRegister_10$1_0/default8" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 22.2104
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_3/en" 0.202439
cap "SRegister_10$1_0/Register_unitcell$1_3/VSSd" "SRegister_10$1_0/default8" -56.8305
cap "SRegister_10$1_0/default8" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 5.75689
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 4.0274
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 1.8042
cap "SRegister_10$1_0/default8" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 3.73717
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.42376
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 0.00275555
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 0.0687657
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_0/Register_unitcell$1_3/en" 0.848153
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 1.78523
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_3/en" 0.0183154
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_0/Register_unitcell$1_3/en" -57.6943
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 16.2645
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.80466
cap "SRegister_10$1_0/default8" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 4.05968
cap "SRegister_10$1_0/Register_unitcell$1_3/VSSd" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -2.21671
cap "SRegister_10$1_0/default8" "SRegister_10$1_0/Register_unitcell$1_4/phi1" 11.4804
cap "SRegister_10$1_0/Register_unitcell$1_4/en" "SRegister_10$1_0/Register_unitcell$1_3/q" 0.42769
cap "SRegister_10$1_0/Register_unitcell$1_4/phi1" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.184564
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_4/en" 0.0933678
cap "SRegister_10$1_0/Register_unitcell$1_4/en" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.112192
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_4/en" 0.951799
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "SRegister_10$1_0/Register_unitcell$1_4/phi1" 0.00920708
cap "SRegister_10$1_0/Register_unitcell$1_4/phi1" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.882283
cap "SRegister_10$1_0/Register_unitcell$1_3/VSSd" "SRegister_10$1_0/Register_unitcell$1_4/phi2" -2.21671
cap "SRegister_10$1_0/Register_unitcell$1_4/en" "SRegister_10$1_0/Register_unitcell$1_4/phi1" -57.9265
cap "SRegister_10$1_0/Register_unitcell$1_4/phi2" "SRegister_10$1_0/Register_unitcell$1_3/q" 3.88002
cap "SRegister_10$1_0/Register_unitcell$1_3/VSSd" "SRegister_10$1_0/Register_unitcell$1_3/q" 2.84217e-14
cap "SRegister_10$1_0/default8" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.2053
cap "SRegister_10$1_0/default8" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 13.022
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_4/phi2" 2.44532
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "SRegister_10$1_0/Register_unitcell$1_4/phi1" 0.019342
cap "SRegister_10$1_0/Register_unitcell$1_4/phi1" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.45321
cap "SRegister_10$1_0/default8" "SRegister_10$1_0/Register_unitcell$1_4/phi2" -14.2338
cap "SRegister_10$1_0/Register_unitcell$1_3/VSSd" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -2.84217e-14
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_4/phi1" 0.876977
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_4/phi1" 4.26745
cap "SRegister_10$1_0/Register_unitcell$1_3/VSSd" "SRegister_10$1_0/default8" -56.0646
cap "SRegister_10$1_0/Register_unitcell$1_4/phi2" "SRegister_10$1_0/Register_unitcell$1_4/phi1" -1005.02
cap "SRegister_10$1_0/default8" "SRegister_10$1_0/Register_unitcell$1_3/q" 8.83044
cap "SRegister_10$1_0/Register_unitcell$1_3/VSSd" "SRegister_10$1_0/Register_unitcell$1_4/phi1" -20.8158
cap "SRegister_10$1_0/default8" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.24088
cap "SRegister_10$1_0/default8" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.41079
cap "SRegister_10$1_0/Register_unitcell$1_4/en" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0632522
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_4/en" 0.097169
cap "SRegister_10$1_0/Register_unitcell$1_3/q" "SRegister_10$1_0/Register_unitcell$1_4/phi1" 13.1382
cap "SRegister_10$1_0/default8" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 5.38744
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_4/phi1" 2.80244
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_4/phi1" 4.69886
cap "SRegister_10$1_0/Register_unitcell$1_4/phi1" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.185803
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_4/phi1" 5.70666
cap "SRegister_10$1_0/Register_unitcell$1_4/phi2" "SRegister_10$1_0/Register_unitcell$1_4/phi1" -997.784
cap "SRegister_10$1_0/Register_unitcell$1_4/phi1" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.23765
cap "SRegister_10$1_0/Register_unitcell$1_4/en" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -2.08399
cap "SRegister_10$1_0/Register_unitcell$1_4/phi2" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -1.65409
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_4/en" 0.0101148
cap "SRegister_10$1_0/Register_unitcell$1_4/phi1" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 3.04858
cap "SRegister_10$1_0/out[8]" "SRegister_10$1_0/Register_unitcell$1_4/phi1" 8.77088
cap "SRegister_10$1_0/out[8]" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0203671
cap "SRegister_10$1_0/Register_unitcell$1_3/q" "SRegister_10$1_0/default8" 9.74442
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_4/en" -0.0484334
cap "SRegister_10$1_0/Register_unitcell$1_4/phi1" "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" 0.00920708
cap "SRegister_10$1_0/Register_unitcell$1_4/phi1" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.118029
cap "SRegister_10$1_0/Register_unitcell$1_4/phi1" "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 4.32913
cap "SRegister_10$1_0/Register_unitcell$1_4/phi1" "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 3.35485
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 0.27892
cap "SRegister_10$1_0/Register_unitcell$1_4/phi2" "SRegister_10$1_0/default8" 34.1496
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.99402
cap "SRegister_10$1_0/out[8]" "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.91592
cap "SRegister_10$1_0/Register_unitcell$1_4/phi1" "SRegister_10$1_0/default8" 5.64182
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/default8" 2.98211
cap "SRegister_10$1_0/Register_unitcell$1_3/q" "SRegister_10$1_0/Register_unitcell$1_4/en" 6.0215
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/default8" -59.8577
cap "SRegister_10$1_0/Register_unitcell$1_4/phi2" "SRegister_10$1_0/Register_unitcell$1_3/q" 1.21106
cap "SRegister_10$1_0/Register_unitcell$1_3/q" "SRegister_10$1_0/Register_unitcell$1_4/phi1" 17.5985
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -0.0264907
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/default8" 0.0311962
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/default8" 15.8546
cap "SRegister_10$1_0/Register_unitcell$1_3/q" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 47.5513
cap "SRegister_10$1_0/out[8]" "SRegister_10$1_0/Register_unitcell$1_3/q" 48.9912
cap "SRegister_10$1_0/Register_unitcell$1_4/phi1" "SRegister_10$1_0/Register_unitcell$1_4/en" -56.7454
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_4/en" 0.00968156
cap "SRegister_10$1_0/Register_unitcell$1_4/phi1" "SRegister_10$1_0/Register_unitcell$1_4/en" -57.6841
cap "SRegister_10$1_0/default9" "SRegister_10$1_0/Register_unitcell$1_4/VDDd" -58.9425
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/default9" 2.29573
cap "SRegister_10$1_0/Register_unitcell$1_4/phi2" "SRegister_10$1_0/Register_unitcell$1_4/phi1" -991.275
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_4/phi1" 8.70953
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_4/en" 0.0832529
cap "SRegister_10$1_0/Register_unitcell$1_4/phi2" "SRegister_10$1_0/Register_unitcell$1_4/VDDd" 28.8659
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/default9" 8.64847
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_4/VDDd" 0.965488
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_4/phi1" 4.92012
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/default9" 0.394631
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_4/VDDd" 6.50447
cap "SRegister_10$1_0/Register_unitcell$1_4/phi1" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.284925
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_4/en" 0.132223
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_4/en" 0.0234973
cap "SRegister_10$1_0/Register_unitcell$1_4/en" "SRegister_10$1_0/default9" -0.389807
cap "SRegister_10$1_0/Register_unitcell$1_4/phi2" "SRegister_10$1_0/default9" -0.864729
cap "SRegister_10$1_0/Register_unitcell$1_4/phi1" "SRegister_10$1_0/Register_unitcell$1_4/VDDd" 3.3733
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_4/phi1" 2.33452
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/Register_unitcell$1_4/phi1" 0.717719
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_4/VDDd" 2.36009
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_4/en" 0.589732
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_4/phi2" 0.380745
cap "SRegister_10$1_0/Register_unitcell$1_4/phi1" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 7.91465
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_4/en" 0.237194
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_0/Register_unitcell$1_4/phi1" 0.0229482
cap "SRegister_10$1_0/Register_unitcell$1_4/phi1" "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.812221
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_4/phi1" 4.39716
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_4/VDDd" 3.17202
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_0/Register_unitcell$1_4/phi1" 0.0131759
cap "SRegister_10$1_0/Register_unitcell$1_4/phi1" "SRegister_10$1_0/default9" -18.099
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_4/VDDd" 2.14684
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_4/VDDd" 18.7789
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_4/en" 0.951799
cap "SRegister_10$1_0/Register_unitcell$1_5/phi2" "SRegister_10$1_0/default9" -2.46487
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/default9" 4.8072
cap "SRegister_10$1_0/Register_unitcell$1_5/phi2" "SRegister_10$1_0/Register_unitcell$1_5/phi1" -1005.02
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_5/phi1" 1.34961
cap "SRegister_10$1_0/Register_unitcell$1_5/phi1" "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 13.2617
cap "SRegister_10$1_0/Register_unitcell$1_5/phi2" "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 6.66152
cap "SRegister_10$1_0/Register_unitcell$1_4/VDDd" "SRegister_10$1_0/Register_unitcell$1_4/q" 0.788222
cap "SRegister_10$1_0/Register_unitcell$1_5/phi1" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.463074
cap "SRegister_10$1_0/Register_unitcell$1_5/phi1" "SRegister_10$1_0/Register_unitcell$1_4/en" -57.6951
cap "SRegister_10$1_0/Register_unitcell$1_5/phi1" "SRegister_10$1_0/default9" -23.7227
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_0/Register_unitcell$1_4/en" 0.848153
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.186473
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_4/VDDd" 8.48163
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_0/default9" -7.10543e-15
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_4/en" 0.0933678
cap "SRegister_10$1_0/Register_unitcell$1_5/phi2" "SRegister_10$1_0/Register_unitcell$1_4/VDDd" -19.5909
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "SRegister_10$1_0/Register_unitcell$1_5/phi1" 0.00920708
cap "SRegister_10$1_0/Register_unitcell$1_5/phi1" "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 33.536
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/default9" 0.362981
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_5/phi1" 6.50306
cap "SRegister_10$1_0/Register_unitcell$1_5/phi1" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.45288
cap "SRegister_10$1_0/Register_unitcell$1_5/phi1" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 0.00275555
cap "SRegister_10$1_0/default9" "SRegister_10$1_0/Register_unitcell$1_4/VDDd" -47.2915
cap "SRegister_10$1_0/Register_unitcell$1_5/phi1" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.315128
cap "SRegister_10$1_0/Register_unitcell$1_5/phi1" "SRegister_10$1_0/Register_unitcell$1_4/VDDd" 5.29259
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_4/en" 0.115484
cap "SRegister_10$1_0/Register_unitcell$1_5/phi2" "SRegister_10$1_0/Register_unitcell$1_4/q" 1.17497
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_0/Register_unitcell$1_4/VDDd" 21.4386
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/default9" 0.162919
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.088566
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_4/q" -0.462718
cap "SRegister_10$1_0/Register_unitcell$1_5/phi1" "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 3.70949
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_4/VDDd" 2.24088
cap "SRegister_10$1_0/Register_unitcell$1_5/phi2" "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.8498
cap "SRegister_10$1_0/default9" "SRegister_10$1_0/Register_unitcell$1_4/q" 35.373
cap "SRegister_10$1_0/Register_unitcell$1_5/phi1" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.00409833
cap "SRegister_10$1_0/Register_unitcell$1_5/phi1" "SRegister_10$1_0/Register_unitcell$1_4/q" 4.90293
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0629792
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_5/phi1" 0.755821
cap "SRegister_10$1_0/Register_unitcell$1_5/phi1" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.302593
cap "SRegister_10$1_0/Register_unitcell$1_4/q" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 11.8538
cap "SRegister_10$1_0/Register_unitcell$1_5/phi1" "SRegister_10$1_0/default9" -6.94128
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_5/en" 0.121873
cap "SRegister_10$1_0/Register_unitcell$1_5/phi2" "SRegister_10$1_0/Register_unitcell$1_4/q" 3.54082
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/out[9]" 0.0203671
cap "SRegister_10$1_0/Register_unitcell$1_5/phi1" "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.24955
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "SRegister_10$1_0/Register_unitcell$1_5/phi1" 0.019342
cap "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_5/phi1" 0.576567
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_5/phi1" 2.69049
cap "SRegister_10$1_0/Register_unitcell$1_4/q" "SRegister_10$1_0/Register_unitcell$1_5/en" 5.44218
cap "SRegister_10$1_0/Register_unitcell$1_5/phi2" "SRegister_10$1_0/Register_unitcell$1_5/phi1" -962.652
cap "SRegister_10$1_0/Register_unitcell$1_5/phi1" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 13.9817
cap "SRegister_10$1_0/Register_unitcell$1_4/q" "SRegister_10$1_0/out[9]" 16.7164
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.2053
cap "SRegister_10$1_0/Register_unitcell$1_5/phi1" "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.28592
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/default9" -0.0264907
cap "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_5/phi1" 0.389219
cap "SRegister_10$1_0/default9" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -59.0918
cap "SRegister_10$1_0/Register_unitcell$1_4/q" "SRegister_10$1_0/Register_unitcell$1_5/phi1" 17.7478
cap "SRegister_10$1_0/Register_unitcell$1_5/phi2" "SRegister_10$1_0/default9" -2.12329
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_5/phi1" 0.419209
cap "SRegister_10$1_0/Register_unitcell$1_5/phi1" "SRegister_10$1_0/Register_unitcell$1_5/en" -54.5166
cap "SRegister_10$1_0/Register_unitcell$1_5/phi1" "SRegister_10$1_0/out[9]" 7.88177
cap "SRegister_10$1_0/Register_unitcell$1_4/q" "SRegister_10$1_0/default9" 20.9443
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_5/en" 0.0632522
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.39291
cap "SRegister_10$1_0/Register_unitcell$1_5/en" "SRegister_10$1_0/default9" -0.772716
cap "SRegister_10$1_0/Register_unitcell$1_5/phi2" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 12.0476
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_5/phi1" 4.26745
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_5/phi2" 54.0271
cap "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.707091
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.39129
cap "SRegister_10$1_0/Register_unitcell$1_5/en" "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0234973
cap "SRegister_10$1_0/Register_unitcell$1_5/en" "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0837894
cap "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/out[9]" 1.91592
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_5/phi1" 1.35757
cap "SRegister_10$1_0/default10" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -58.9425
cap "SRegister_10$1_0/Register_unitcell$1_5/en" "SRegister_10$1_0/Register_unitcell$1_4/q" 1.00701
cap "SRegister_10$1_0/Register_unitcell$1_4/q" "SRegister_10$1_0/out[9]" 32.2748
cap "SRegister_10$1_0/Register_unitcell$1_5/en" "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0933678
cap "SRegister_10$1_0/default10" "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 3.38865
cap "SRegister_10$1_0/default10" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 8.64847
cap "SRegister_10$1_0/default10" "SRegister_10$1_0/Register_unitcell$1_4/q" 26.4702
cap "SRegister_10$1_0/Register_unitcell$1_5/en" "SRegister_10$1_0/Register_unitcell$1_5/phi1" 0.2124
cap "SRegister_10$1_0/Register_unitcell$1_5/phi1" "SRegister_10$1_0/out[9]" 0.889107
cap "SRegister_10$1_0/Register_unitcell$1_5/en" "SRegister_10$1_0/default10" -1.70108
cap "SRegister_10$1_0/Register_unitcell$1_5/phi1" "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.0171888
cap "SRegister_10$1_0/default10" "SRegister_10$1_0/Register_unitcell$1_5/phi2" 1.91461
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.14684
cap "SRegister_10$1_0/default10" "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.57465
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 19.0266
cap "SRegister_10$1_0/default10" "SRegister_10$1_0/Register_unitcell$1_5/phi1" 1.52579
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_4/q" 4.06072
cap "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_5/VDDd" 3.32234
cap "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_0/default10" -7.10543e-15
cap "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_5/VDDd" 5.79738
cap "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/default10" -1.63064e-15
cap "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_0/Register_unitcell$1_5/VDDd" 49.5327
cap "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_5/VDDd" 4.11488
cap "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/default10" -1.13687e-13
cap "SRegister_10$1_0/default10" "SRegister_10$1_0/Register_unitcell$1_5/VDDd" -56.8305
cap "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/default10" 0.16347
cap "SRegister_10$1_0/Register_unitcell$1_5/VDDd" "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 3.14945
cap "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0629792
cap "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/default10" 0.319424
cap "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_5/VDDd" 14.7107
cap "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/default10" 4.87021
cap "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.19081
cap "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/q" -0.473479
cap "SRegister_10$1_0/default10" "SRegister_10$1_0/q" 22.6019
cap "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_5/VDDd" 2.24088
cap "SRegister_10$1_0/default10" "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.306386
cap "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.0906256
cap "SRegister_10$1_0/Register_unitcell$1_5/VDDd" "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.2053
cap "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_5/VDDd" 6.12478
cap "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/q" 0.0913416
cap "SRegister_10$1_0/default10" "SRegister_10$1_0/Register_unitcell$1_5/VDDd" -44.6267
cap "SRegister_10$1_0/Register_unitcell$1_5/VDDd" "SRegister_10$1_0/q" 7.05001
cap "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/default10" 2.21714
cap "SRegister_10$1_0/q" "SRegister_10$1_0/out[10]" -5.32579
cap "SRegister_10$1_0/default10" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -13.7631
cap "SRegister_10$1_0/default10" "SRegister_10$1_0/q" -31.9957
cap "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 5.28528
cap "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/q" 0.358174
cap "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" "SRegister_10$1_0/default10" 3.92459
cap "SRegister_10$1_0/q" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -3.21773
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/q" -6.86974
cap "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 15.7566
cap "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VNW" "SRegister_10$1_0/q" -0.870662
cap "SRegister_10$1_0/VDDd" "SRegister_10$1_0/en" -0.234578
cap "SRegister_10$1_0/phi1" "SRegister_10$1_0/en" -4.92375
cap "SRegister_10$1_0/d" "SRegister_10$1_0/en" -0.425659
cap "SRegister_10$1_0/en" "out[31]" 3.5743
cap "SRegister_10$1_0/en" "SRegister_10$1_0/VSSd" 0.692757
cap "SRegister_10$1_0/en" "SRegister_10$1_0/d" -1.42744
cap "SRegister_10$1_0/VDDd" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -2.77556e-17
cap "SRegister_10$1_0/en" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 1.14968
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/phi2" 0.0630524
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/VSSd" 20.7353
cap "SRegister_10$1_0/en" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" 10.0564
cap "SRegister_10$1_0/en" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" -1.35094
cap "SRegister_10$1_0/en" "SRegister_10$1_0/phi1" -57.9616
cap "SRegister_10$1_0/VSSd" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" -0.382029
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" 2.9499
cap "SRegister_10$1_0/en" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.790662
cap "SRegister_10$1_0/en" "SRegister_10$1_0/VDDd" -2.4507
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/phi1" 0.138309
cap "SRegister_10$1_0/phi2" "SRegister_10$1_0/en" 0.200166
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_0/en" -0.667211
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/en" -0.0323815
cap "SRegister_10$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.397421
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.0171047
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -0.941508
cap "SRegister_10$1_0/VSSd" "SRegister_10$1_0/en" -22.9176
cap "SRegister_10$1_0/VDDd" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 7.1379
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/en" -0.173778
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_0/en" -0.757782
cap "SRegister_10$1_0/phi2" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.176055
cap "SRegister_10$1_0/phi1" "SRegister_10$1_0/en" -56.9148
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.397438
cap "SRegister_10$1_0/en" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 8.99924
cap "SRegister_10$1_0/en" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 5.03472
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -0.247002
cap "SRegister_10$1_0/VSSd" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.514264
cap "SRegister_10$1_0/VDDd" "SRegister_10$1_0/en" 39.4132
cap "SRegister_10$1_0/VSSd" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 3.49159
cap "SRegister_10$1_0/en" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 1.43622
cap "SRegister_10$1_0/VSSd" "SRegister_10$1_0/VDDd" -69.3359
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/en" -0.0550322
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/en" -0.256717
cap "SRegister_10$1_0/phi2" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.157131
cap "out[31]" "SRegister_10$1_0/en" 12.0168
cap "SRegister_10$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.289553
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/en" 4.66739
cap "SRegister_10$1_0/VDDd" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.98592
cap "SRegister_10$1_0/VDDd" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 2.27835
cap "SRegister_10$1_0/VSSd" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 1.42109e-14
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_6/en" -1.39084
cap "SRegister_10$1_0/default1" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -0.083421
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_6/en" -0.198424
cap "SRegister_10$1_0/default1" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -1.25029
cap "SRegister_10$1_0/Register_unitcell$1_6/VDDd" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 1.51928
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -2.22683
cap "SRegister_10$1_0/Register_unitcell$1_6/VDDd" "SRegister_10$1_0/out[1]" 1.76361
cap "SRegister_10$1_0/default1" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.38556
cap "SRegister_10$1_0/Register_unitcell$1_6/VDDd" "SRegister_10$1_0/Register_unitcell$1_6/en" 20.8858
cap "SRegister_10$1_0/Register_unitcell$1_6/en" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 14.6063
cap "SRegister_10$1_0/Register_unitcell$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.014555
cap "SRegister_10$1_0/default1" "SRegister_10$1_0/Register_unitcell$1_6/VDDd" -43.2109
cap "SRegister_10$1_0/Register_unitcell$1_6/VDDd" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 15.8423
cap "SRegister_10$1_0/default1" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 64.7563
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.364248
cap "SRegister_10$1_0/Register_unitcell$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_6/en" -57.9265
cap "SRegister_10$1_0/default1" "SRegister_10$1_0/Register_unitcell$1_0/phi1" -0.0892182
cap "SRegister_10$1_0/Register_unitcell$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.292241
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_0/Register_unitcell$1_6/en" -0.727165
cap "SRegister_10$1_0/out[1]" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.397438
cap "SRegister_10$1_0/default1" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 8.28116
cap "SRegister_10$1_0/Register_unitcell$1_6/en" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 3.48045
cap "SRegister_10$1_0/default1" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 1.03607
cap "SRegister_10$1_0/Register_unitcell$1_6/en" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.5721
cap "SRegister_10$1_0/default1" "SRegister_10$1_0/Register_unitcell$1_0/phi2" -0.0846511
cap "SRegister_10$1_0/Register_unitcell$1_0/phi2" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.11002
cap "SRegister_10$1_0/Register_unitcell$1_6/VDDd" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 6.83667
cap "SRegister_10$1_0/default1" "SRegister_10$1_0/Register_unitcell$1_6/q" 20.5542
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_6/en" -0.632279
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_6/en" -0.281521
cap "SRegister_10$1_0/out[1]" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_6/en" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 7.19466
cap "SRegister_10$1_0/default1" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 43.0511
cap "SRegister_10$1_0/Register_unitcell$1_6/VDDd" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.497294
cap "SRegister_10$1_0/Register_unitcell$1_6/VDDd" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" -0.442861
cap "SRegister_10$1_0/default1" "SRegister_10$1_0/out[1]" -0.435445
cap "SRegister_10$1_0/Register_unitcell$1_6/VDDd" "SRegister_10$1_0/Register_unitcell$1_6/q" -0.730038
cap "SRegister_10$1_0/out[1]" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.81538
cap "SRegister_10$1_0/default1" "SRegister_10$1_0/Register_unitcell$1_6/en" -29.2118
cap "SRegister_10$1_0/Register_unitcell$1_6/en" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 22.1651
cap "SRegister_10$1_0/Register_unitcell$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.0127599
cap "SRegister_10$1_0/default1" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 6.94165
cap "SRegister_10$1_0/Register_unitcell$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_0/en" -58.2937
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_0/en" 5.61374
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/out[1]" 52.9542
cap "SRegister_10$1_0/out[1]" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 25.7451
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.026224
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_0/en" -0.38569
cap "SRegister_10$1_0/Register_unitcell$1_6/q" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.965
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/default1" 0.0224759
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.45305
cap "SRegister_10$1_0/out[1]" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.479914
cap "SRegister_10$1_0/default1" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -36.9214
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_0/en" -0.273975
cap "SRegister_10$1_0/Register_unitcell$1_0/phi1" "SRegister_10$1_0/out[1]" -0.249218
cap "SRegister_10$1_0/out[1]" "SRegister_10$1_0/Register_unitcell$1_0/en" 1.21446
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.00626672
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/out[1]" 26.4152
cap "SRegister_10$1_0/Register_unitcell$1_6/q" "SRegister_10$1_0/Register_unitcell$1_0/en" 2.69823
cap "SRegister_10$1_0/Register_unitcell$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.17119
cap "SRegister_10$1_0/out[1]" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.403495
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_0/en" 4.19878
cap "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_0/en" -0.576105
cap "SRegister_10$1_0/Register_unitcell$1_0/en" "SRegister_10$1_0/default1" -12.3456
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/default1" 2.01109
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.55591
cap "SRegister_10$1_0/out[1]" "SRegister_10$1_0/Register_unitcell$1_0/phi2" -0.173892
cap "SRegister_10$1_0/out[1]" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.728426
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/out[1]" 1.42544
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/out[1]" -2.55323
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_0/phi2" 0.0529727
cap "SRegister_10$1_0/out[1]" "SRegister_10$1_0/Register_unitcell$1_6/q" 2.43384
cap "SRegister_10$1_0/Register_unitcell$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.269797
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_0/en" 6.69137
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/out[1]" 25.7627
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.13687e-13
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.205832
cap "SRegister_10$1_0/Register_unitcell$1_0/en" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -13.9445
cap "SRegister_10$1_0/out[1]" "SRegister_10$1_0/default1" -20.1327
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/default1" -0.0397361
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.84316
cap "SRegister_10$1_0/Register_unitcell$1_6/q" "SRegister_10$1_0/default1" 2.74903
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.358685
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/default1" 0.0600734
cap "SRegister_10$1_0/Register_unitcell$1_0/en" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 1.1139
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_0/phi2" 0.165046
cap "SRegister_10$1_0/Register_unitcell$1_0/en" "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.549069
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/Register_unitcell$1_0/VDDd" 0.0117197
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/default2" -7.10543e-15
cap "SRegister_10$1_0/Register_unitcell$1_6/q" "SRegister_10$1_0/Register_unitcell$1_0/en" -0.198424
cap "SRegister_10$1_0/Register_unitcell$1_0/en" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.299894
cap "SRegister_10$1_0/Register_unitcell$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.53573
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 2.98592
cap "SRegister_10$1_0/out[1]" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 10.2733
cap "SRegister_10$1_0/Register_unitcell$1_0/en" "SRegister_10$1_0/Register_unitcell$1_0/VDDd" -1.98891
cap "SRegister_10$1_0/Register_unitcell$1_0/en" "SRegister_10$1_0/default2" -10.3673
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" -1.32469
cap "SRegister_10$1_0/out[1]" "SRegister_10$1_0/Register_unitcell$1_0/en" 55.8004
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" -33.6633
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/Register_unitcell$1_0/phi1" 0.0204734
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_0/en" 5.52232
cap "SRegister_10$1_0/Register_unitcell$1_0/en" "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" -1.40597
cap "SRegister_10$1_0/out[1]" "SRegister_10$1_0/Register_unitcell$1_0/phi2" -1.83763
cap "SRegister_10$1_0/out[1]" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 18.148
cap "SRegister_10$1_0/Register_unitcell$1_0/phi1" "SRegister_10$1_0/Register_unitcell$1_0/en" -56.8608
cap "SRegister_10$1_0/Register_unitcell$1_0/en" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" -0.595913
cap "SRegister_10$1_0/out[1]" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.858313
cap "SRegister_10$1_0/Register_unitcell$1_0/phi2" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.220183
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_0/default2" 0.514264
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 9.98226
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/Register_unitcell$1_0/en" 0.629506
cap "SRegister_10$1_0/out[1]" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 19.8228
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" -0.358685
cap "SRegister_10$1_0/out[1]" "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 3.71434
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.0171047
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/Register_unitcell$1_0/phi2" 0.0124483
cap "SRegister_10$1_0/out[1]" "SRegister_10$1_0/Register_unitcell$1_6/q" 26.3146
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.0574107
cap "SRegister_10$1_0/Register_unitcell$1_0/en" "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" -0.667211
cap "SRegister_10$1_0/out[1]" "SRegister_10$1_0/default2" 22.8881
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.08927
cap "SRegister_10$1_0/out[1]" "SRegister_10$1_0/Register_unitcell$1_0/VDDd" 0.821694
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 2.22045e-16
cap "SRegister_10$1_0/Register_unitcell$1_0/phi2" "SRegister_10$1_0/Register_unitcell$1_0/en" 0.100083
cap "SRegister_10$1_0/Register_unitcell$1_0/en" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 31.7121
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_0/VDDd" 0.078514
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/default2" 19.9336
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.7053e-13
cap "SRegister_10$1_0/Register_unitcell$1_0/en" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 7.87063
cap "SRegister_10$1_0/out[1]" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 105.283
cap "SRegister_10$1_0/out[1]" "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.57531
cap "SRegister_10$1_0/out[1]" "SRegister_10$1_0/Register_unitcell$1_0/phi1" -2.66324
cap "SRegister_10$1_0/Register_unitcell$1_0/en" "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" -0.361457
cap "SRegister_10$1_0/Register_unitcell$1_0/en" "SRegister_10$1_0/Register_unitcell$1_7/phi1" -57.6485
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_0/default2" 1.03607
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_7/phi1" -0.0892182
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_0/en" -0.521993
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.38556
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/default2" 6.14637
cap "SRegister_10$1_0/Register_unitcell$1_0/VDDd" "SRegister_10$1_0/Register_unitcell$1_0/en" 11.2329
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_0/en" -0.256717
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/default2" -0.083421
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_0/en" 1.73755
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_0/VDDd" -56.2364
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/default2" -1.25029
cap "SRegister_10$1_0/Register_unitcell$1_0/en" "SRegister_10$1_0/Register_unitcell$1_7/phi2" 0.100083
cap "out[31]" "SRegister_10$1_0/default2" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -3.16834
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_7/phi2" -0.0846511
cap "SRegister_10$1_0/out[2]" "SRegister_10$1_0/default2" -0.832883
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_0/en" 16.1884
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/default2" 68.2479
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_0/Register_unitcell$1_0/en" 4.91666
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_0/Register_unitcell$1_0/en" -0.727165
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_0/default2" 8.28116
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_0/q" 20.5542
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_7/phi1" 0.269079
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_0/en" -0.396325
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_0/VDDd" 0.134403
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_0/Register_unitcell$1_7/phi1" 0.0127599
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.247002
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_0/VDDd" 9.82787
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_0/en" 3.96825
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_0/en" -0.550869
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/default2" 41.6399
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_0/en" -29.2333
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_0/Register_unitcell$1_0/VDDd" 3.01418
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_7/phi2" 0.163607
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_0/q" "SRegister_10$1_0/default2" 2.74903
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0224759
cap "SRegister_10$1_0/Register_unitcell$1_0/VDDd" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 18.2953
cap "SRegister_10$1_0/Register_unitcell$1_0/VDDd" "out[31]" 0.797903
cap "SRegister_10$1_0/Register_unitcell$1_0/q" "SRegister_10$1_0/Register_unitcell$1_7/en" 2.69823
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_7/en" 9.51443
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_7/en" -0.576105
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.269797
cap "SRegister_10$1_0/out[2]" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 37.0155
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.13687e-13
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_7/en" -0.868847
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_7/phi2" 0.165046
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.205832
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_7/en" -22.7652
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[31]" 1.38502
cap "SRegister_10$1_0/Register_unitcell$1_0/VDDd" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" -0.442861
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_7/en" -0.198424
cap "SRegister_10$1_0/Register_unitcell$1_0/q" "SRegister_10$1_0/Register_unitcell$1_0/VDDd" 1.23496
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/out[2]" -20.6685
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.01109
cap "SRegister_10$1_0/Register_unitcell$1_0/VDDd" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 5.77393
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_7/en" -57.9265
cap "SRegister_10$1_0/out[2]" "SRegister_10$1_0/Register_unitcell$1_7/en" -0.504906
cap "SRegister_10$1_0/Register_unitcell$1_0/VDDd" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" -2.51689
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_7/en" 7.18585
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 1.41123
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_0/VDDd" -53.2894
cap "SRegister_10$1_0/out[2]" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 16.2667
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_7/en" 3.22641
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_7/en" -0.667211
cap "SRegister_10$1_0/Register_unitcell$1_0/VDDd" "SRegister_10$1_0/Register_unitcell$1_7/en" 18.6147
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.014555
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.390472
cap "SRegister_10$1_0/Register_unitcell$1_0/VDDd" "SRegister_10$1_0/out[2]" -7.20079
cap "SRegister_10$1_0/Register_unitcell$1_0/VDDd" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.84316
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.855347
cap "SRegister_10$1_0/Register_unitcell$1_0/VDDd" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 1.51928
cap "SRegister_10$1_0/Register_unitcell$1_0/VDDd" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -1.15578
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_0/Register_unitcell$1_7/en" 1.1139
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.00626672
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_7/en" 26.3638
cap "SRegister_10$1_0/out[2]" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 16.2359
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.463431
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.42109e-14
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_7/en" -0.255187
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_7/phi2" 0.162993
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_7/en" "SRegister_10$1_0/Register_unitcell$1_7/phi1" -58.0471
cap "SRegister_10$1_0/out[2]" "SRegister_10$1_0/Register_unitcell$1_0/q" 28.7485
cap "SRegister_10$1_0/out[2]" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 8.95716
cap "SRegister_10$1_0/out[2]" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 5.53838
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_7/en" 2.0346
cap "SRegister_10$1_0/out[2]" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 94.8814
cap "SRegister_10$1_0/Register_unitcell$1_7/en" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.07184
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -1.08927
cap "SRegister_10$1_0/out[2]" "SRegister_10$1_0/default2" 22.8048
cap "SRegister_10$1_0/out[2]" "SRegister_10$1_0/Register_unitcell$1_7/phi2" -2.01152
cap "SRegister_10$1_0/Register_unitcell$1_7/en" "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.760935
cap "SRegister_10$1_0/out[2]" "SRegister_10$1_0/Register_unitcell$1_7/phi1" -2.91245
cap "SRegister_10$1_0/out[2]" "SRegister_10$1_0/Register_unitcell$1_7/en" 34.4977
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_0/out[2]" 0.479914
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_7/en" -0.299894
cap "SRegister_10$1_0/out[2]" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 52.2535
cap "SRegister_10$1_0/out[2]" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 15.5412
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/default2" 16.5207
cap "SRegister_10$1_0/Register_unitcell$1_7/phi2" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.00700583
cap "SRegister_10$1_0/Register_unitcell$1_7/en" "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" -1.18228
cap "SRegister_10$1_0/out[2]" "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 5.13978
cap "SRegister_10$1_0/Register_unitcell$1_7/en" "SRegister_10$1_0/Register_unitcell$1_0/q" -0.198424
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_7/phi1" 0.0153676
cap "SRegister_10$1_0/out[2]" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.858313
cap "SRegister_10$1_0/out[2]" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 12.3719
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_7/en" 0.127714
cap "SRegister_10$1_0/out[2]" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 9.75108
cap "SRegister_10$1_0/Register_unitcell$1_7/en" "SRegister_10$1_0/default2" 0.971875
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.575292
cap "SRegister_10$1_0/default2" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -4.26982
cap "SRegister_10$1_0/out[2]" "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.57531
cap "SRegister_10$1_0/Register_unitcell$1_7/phi2" "SRegister_10$1_0/Register_unitcell$1_7/en" 0.200166
cap "SRegister_10$1_0/Register_unitcell$1_7/VDDd" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.98592
cap "SRegister_10$1_0/Register_unitcell$1_7/VDDd" "SRegister_10$1_0/out[2]" 0.358747
cap "SRegister_10$1_0/Register_unitcell$1_7/VDDd" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 9.38435
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_0/Register_unitcell$1_7/VDDd" -0.358685
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/Register_unitcell$1_7/en" -22.9176
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_7/en" -0.667211
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.289553
cap "SRegister_10$1_0/Register_unitcell$1_7/phi2" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.213177
cap "SRegister_10$1_0/Register_unitcell$1_7/en" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 7.87063
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_7/en" 5.39461
cap "SRegister_10$1_0/Register_unitcell$1_7/en" "SRegister_10$1_0/out[2]" 9.16847
cap "SRegister_10$1_0/Register_unitcell$1_7/VDDd" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 1.64346
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_7/en" -0.256717
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/out[2]" 0.619071
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 3.37313
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.514264
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_7/en" -0.757782
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -0.941508
cap "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_7/en" -56.8293
cap "SRegister_10$1_0/Register_unitcell$1_7/en" "out[31]" 13.5565
cap "SRegister_10$1_0/Register_unitcell$1_7/phi2" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.176055
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.0171047
cap "SRegister_10$1_0/Register_unitcell$1_7/en" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.290478
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_0/out[2]" 6.325
cap "SRegister_10$1_0/Register_unitcell$1_7/en" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 4.05279
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/out[2]" 7.4507
cap "SRegister_10$1_0/Register_unitcell$1_7/VDDd" "SRegister_10$1_0/Register_unitcell$1_7/en" 43.7282
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 3.49159
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0729752
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/Register_unitcell$1_7/VDDd" -69.3359
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_7/en" -0.223693
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_7/en" -0.0621088
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -0.247002
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_7/phi1" 0.520362
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 1.7053e-13
cap "SRegister_10$1_0/out[2]" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 4.73494
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_0/Register_unitcell$1_7/en" -0.727165
cap "SRegister_10$1_0/Register_unitcell$1_7/VDDd" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" -0.442861
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_7/en" -0.16035
cap "SRegister_10$1_0/Register_unitcell$1_7/VDDd" "out[31]" 0.797903
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/out[3]" -0.832883
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.315019
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_7/en" 15.5882
cap "SRegister_10$1_0/Register_unitcell$1_7/VDDd" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 13.8572
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 64.7563
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.38556
cap "SRegister_10$1_0/Register_unitcell$1_7/VDDd" "SRegister_10$1_0/Register_unitcell$1_7/en" 20.8538
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_8/phi1" 0.014555
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.0127599
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/Register_unitcell$1_7/VDDd" -43.2109
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_7/en" -0.806057
cap "SRegister_10$1_0/Register_unitcell$1_8/phi2" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0814965
cap "SRegister_10$1_0/Register_unitcell$1_7/VDDd" "SRegister_10$1_0/out[3]" 0.965711
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.397438
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_7/en" 0.598794
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/Register_unitcell$1_8/phi2" -0.0846511
cap "SRegister_10$1_0/Register_unitcell$1_7/VDDd" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 7.47156
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -4.44089e-16
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 8.28116
cap "SRegister_10$1_0/Register_unitcell$1_7/en" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 4.62618
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_8/phi1" 0.216475
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_7/en" 7.19466
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 43.0511
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_7/en" -57.9265
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/Register_unitcell$1_8/phi1" -0.0892182
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/Register_unitcell$1_7/q" 20.5542
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_7/en" -0.198424
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.700407
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -1.25029
cap "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_7/en" -1.39084
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 1.03607
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -0.083421
cap "SRegister_10$1_0/default3" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -2.22683
cap "SRegister_10$1_0/Register_unitcell$1_7/VDDd" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.497294
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_7/en" 19.7925
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 6.87651
cap "SRegister_10$1_0/Register_unitcell$1_7/VDDd" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 1.51928
cap "SRegister_10$1_0/Register_unitcell$1_7/VDDd" "SRegister_10$1_0/Register_unitcell$1_7/q" -0.730038
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/Register_unitcell$1_7/en" -29.22
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/Register_unitcell$1_7/q" 2.74903
cap "SRegister_10$1_0/out[3]" "SRegister_10$1_0/default3" -23.1315
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.01109
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 6.55591
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_8/en" -0.181677
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.358685
cap "SRegister_10$1_0/Register_unitcell$1_8/en" "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -0.506861
cap "SRegister_10$1_0/out[3]" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -2.55323
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.00626672
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_8/en" 6.69137
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_8/phi2" 0.165046
cap "SRegister_10$1_0/out[3]" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 16.2359
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.42109e-14
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[31]" 0.684609
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0397361
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_7/q" 1.965
cap "SRegister_10$1_0/out[3]" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 14.7686
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.84316
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.125204
cap "SRegister_10$1_0/Register_unitcell$1_8/en" "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -0.576105
cap "SRegister_10$1_0/Register_unitcell$1_7/q" "SRegister_10$1_0/Register_unitcell$1_8/en" 2.69823
cap "SRegister_10$1_0/out[3]" "SRegister_10$1_0/Register_unitcell$1_8/en" 1.28302
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -39.6949
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_8/en" 6.58705
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.246956
cap "SRegister_10$1_0/out[3]" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 37.0155
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.13687e-13
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.205832
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/Register_unitcell$1_8/en" -13.3068
cap "SRegister_10$1_0/out[3]" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.403495
cap "SRegister_10$1_0/default3" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0224759
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 4.43806
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_8/en" -58.2937
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_0/Register_unitcell$1_8/en" 1.1139
cap "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.269797
cap "SRegister_10$1_0/out[3]" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 16.2667
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_8/en" 6.5713
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_0/out[3]" -0.728426
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_8/en" -14.952
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_8/phi2" 0.0814965
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0754535
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/out[3]" 15.5412
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" 19.9336
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.0171047
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -1.08927
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[31]" 0.397438
cap "SRegister_10$1_0/out[3]" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.57531
cap "SRegister_10$1_0/out[3]" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 5.53838
cap "SRegister_10$1_0/out[3]" "SRegister_10$1_0/Register_unitcell$1_7/q" 28.7485
cap "SRegister_10$1_0/out[3]" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" 25.8869
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_0/out[3]" 19.4254
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_8/phi2" 0.220183
cap "SRegister_10$1_0/Register_unitcell$1_8/en" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" -1.40597
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/out[3]" 9.75108
cap "SRegister_10$1_0/Register_unitcell$1_8/en" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" -9.55122
cap "SRegister_10$1_0/Register_unitcell$1_8/en" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 7.48171
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/default4" 8.73608
cap "SRegister_10$1_0/Register_unitcell$1_8/en" "SRegister_10$1_0/Register_unitcell$1_7/q" -0.198424
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_8/phi1" 0.53573
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_8/en" -0.299894
cap "SRegister_10$1_0/Register_unitcell$1_8/en" "out[31]" 13.7442
cap "SRegister_10$1_0/Register_unitcell$1_8/phi2" "SRegister_10$1_0/out[3]" -2.01152
cap "SRegister_10$1_0/out[3]" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.858313
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_0/out[3]" 0.479914
cap "SRegister_10$1_0/out[3]" "SRegister_10$1_0/Register_unitcell$1_8/phi1" -2.91245
cap "SRegister_10$1_0/out[3]" "SRegister_10$1_0/default4" 29.9462
cap "SRegister_10$1_0/Register_unitcell$1_8/en" "SRegister_10$1_0/Register_unitcell$1_8/phi2" 0.100083
cap "SRegister_10$1_0/Register_unitcell$1_8/en" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" -0.636558
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" 0.514264
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/out[3]" 104.885
cap "SRegister_10$1_0/Register_unitcell$1_8/en" "SRegister_10$1_0/default4" 28.5686
cap "SRegister_10$1_0/Register_unitcell$1_8/en" "SRegister_10$1_0/Register_unitcell$1_8/phi1" -56.8608
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[31]" 0.306027
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_8/en" 5.52232
cap "SRegister_10$1_0/out[3]" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A1" 8.95716
cap "SRegister_10$1_0/out[3]" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 5.13978
cap "SRegister_10$1_0/Register_unitcell$1_8/en" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" -0.359861
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_0/default4" -30.8898
cap "SRegister_10$1_0/Register_unitcell$1_8/en" "SRegister_10$1_0/out[3]" 41.8783
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_0/default4" 2.24669
cap "SRegister_10$1_0/Register_unitcell$1_8/en" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.641367
cap "SRegister_10$1_0/Register_unitcell$1_8/en" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.550869
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_8/en" -0.397921
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_8/en" 15.836
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/default4" 3.56125
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_0/Register_unitcell$1_8/en" 4.83796
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.0914108
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_9/phi1" 0.289553
cap "SRegister_10$1_0/default4" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 1.11022e-16
cap "SRegister_10$1_0/Register_unitcell$1_8/VSSd" "SRegister_10$1_0/Register_unitcell$1_8/en" -22.5441
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/Register_unitcell$1_8/en" -57.6485
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_0/Register_unitcell$1_9/phi1" 0.0127599
cap "out[31]" "SRegister_10$1_0/default4" 0.397438
cap "out[33]" "SRegister_10$1_0/default4" 0.134403
cap "SRegister_10$1_0/Register_unitcell$1_8/en" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -0.419532
cap "SRegister_10$1_0/Register_unitcell$1_8/en" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.256717
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -8.52651e-14
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.503617
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_8/en" 2.47183
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/default4" 9.61697
cap "SRegister_10$1_0/Register_unitcell$1_8/en" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.388921
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_9/phi2" 0.176055
cap "SRegister_10$1_0/Register_unitcell$1_9/phi2" "SRegister_10$1_0/Register_unitcell$1_8/en" 0.100083
cap "SRegister_10$1_0/default4" "SRegister_10$1_0/Register_unitcell$1_8/en" 2.26956
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_0/default4" 9.54884
cap "SRegister_10$1_0/Register_unitcell$1_8/VSSd" "SRegister_10$1_0/default4" -70.9988
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/default4" -0.173414
cap "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_8/en" -0.0306527
cap "SRegister_10$1_0/Register_unitcell$1_8/en" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -0.727165
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_8/en" 1.84698
cap "SRegister_10$1_0/default4" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.45134
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[33]" 4.73494
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/default4" 31.5755
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_9/phi2" "SRegister_10$1_0/default4" 0.0560466
cap "SRegister_10$1_0/Register_unitcell$1_8/VSSd" "SRegister_10$1_0/Register_unitcell$1_8/q" 2.74903
cap "SRegister_10$1_0/default4" "SRegister_10$1_0/Register_unitcell$1_9/en" 9.87082
cap "SRegister_10$1_0/out[4]" "SRegister_10$1_0/default4" 0.361448
cap "SRegister_10$1_0/Register_unitcell$1_8/VSSd" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -4.26326e-14
cap "SRegister_10$1_0/default4" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 18.3319
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_9/en" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -0.667211
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.269797
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.13687e-13
cap "SRegister_10$1_0/out[4]" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 16.2359
cap "SRegister_10$1_0/out[4]" "SRegister_10$1_0/Register_unitcell$1_9/en" 0.60817
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.00626672
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_9/en" 26.3509
cap "SRegister_10$1_0/default4" "SRegister_10$1_0/Register_unitcell$1_8/q" 1.965
cap "SRegister_10$1_0/Register_unitcell$1_8/VSSd" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.01109
cap "SRegister_10$1_0/default4" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 9.01609
cap "SRegister_10$1_0/default4" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" -2.15575
cap "SRegister_10$1_0/Register_unitcell$1_8/VSSd" "SRegister_10$1_0/default4" -67.9395
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_9/en" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -0.576105
cap "SRegister_10$1_0/Register_unitcell$1_9/en" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.255187
cap "SRegister_10$1_0/Register_unitcell$1_8/q" "SRegister_10$1_0/Register_unitcell$1_9/en" 2.69823
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_9/phi2" 0.162993
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.014555
cap "SRegister_10$1_0/out[4]" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 37.0155
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_9/en" 10.4964
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -5.68434e-14
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_0/Register_unitcell$1_9/en" 1.1139
cap "SRegister_10$1_0/default4" "out[31]" 0.797903
cap "SRegister_10$1_0/default4" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.84316
cap "SRegister_10$1_0/Register_unitcell$1_8/VSSd" "SRegister_10$1_0/Register_unitcell$1_9/en" -23.0561
cap "SRegister_10$1_0/out[4]" "SRegister_10$1_0/Register_unitcell$1_8/VSSd" -0.475652
cap "SRegister_10$1_0/default4" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 3.99206
cap "SRegister_10$1_0/default4" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -1.00313
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/Register_unitcell$1_9/en" -57.9265
cap "SRegister_10$1_0/Register_unitcell$1_9/en" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -0.971308
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_9/phi2" 0.165046
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.463431
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.42109e-14
cap "SRegister_10$1_0/out[4]" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 18.9156
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_9/en" 7.18585
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[31]" 1.38502
cap "SRegister_10$1_0/Register_unitcell$1_9/en" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.198424
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_9/en" 3.46792
cap "SRegister_10$1_0/out[4]" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 8.95716
cap "SRegister_10$1_0/out[4]" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 7.10222
cap "SRegister_10$1_0/default4" "SRegister_10$1_0/Register_unitcell$1_9/en" -4.11559
cap "SRegister_10$1_0/out[4]" "SRegister_10$1_0/Register_unitcell$1_9/phi2" -2.01152
cap "SRegister_10$1_0/out[4]" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.93062
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_9/en" -0.731208
cap "SRegister_10$1_0/out[4]" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.479914
cap "SRegister_10$1_0/out[4]" "SRegister_10$1_0/Register_unitcell$1_9/phi1" -2.91245
cap "SRegister_10$1_0/out[4]" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 15.5412
cap "SRegister_10$1_0/out[4]" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 5.53838
cap "SRegister_10$1_0/out[4]" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 55.1564
cap "SRegister_10$1_0/out[4]" "SRegister_10$1_0/default4" 44.6913
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0397361
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/default4" -6.15925
cap "SRegister_10$1_0/Register_unitcell$1_9/en" "SRegister_10$1_0/Register_unitcell$1_8/q" -0.198424
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_9/en" -1.0681
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_9/en" -0.299894
cap "SRegister_10$1_0/out[4]" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 5.13978
cap "SRegister_10$1_0/out[4]" "SRegister_10$1_0/Register_unitcell$1_9/en" 33.3847
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/Register_unitcell$1_9/en" -1.1565
cap "SRegister_10$1_0/out[4]" "SRegister_10$1_0/Register_unitcell$1_8/q" 28.7485
cap "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/Register_unitcell$1_9/en" -58.2303
cap "SRegister_10$1_0/Register_unitcell$1_9/en" "out[31]" 0.494903
cap "SRegister_10$1_0/out[4]" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.57531
cap "SRegister_10$1_0/out[4]" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.858313
cap "SRegister_10$1_0/out[4]" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 12.3719
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/Register_unitcell$1_9/en" 3.07085
cap "SRegister_10$1_0/default5" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.98592
cap "SRegister_10$1_0/default5" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 10.0608
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_0/default5" -0.358685
cap "SRegister_10$1_0/Register_unitcell$1_9/VSSd" "SRegister_10$1_0/Register_unitcell$1_9/en" -20.6248
cap "SRegister_10$1_0/default5" "SRegister_10$1_0/out[4]" 0.358747
cap "SRegister_10$1_0/Register_unitcell$1_9/en" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" -0.667211
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_9/phi2" 0.220183
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -1.08927
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.7053e-13
cap "SRegister_10$1_0/Register_unitcell$1_9/en" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 7.87063
cap "SRegister_10$1_0/Register_unitcell$1_9/en" "out[31]" 14.9412
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_9/en" 5.52232
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/Register_unitcell$1_9/phi1" 0.289553
cap "SRegister_10$1_0/Register_unitcell$1_9/en" "SRegister_10$1_0/Register_unitcell$1_9/phi1" -56.6681
cap "SRegister_10$1_0/Register_unitcell$1_9/VSSd" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 19.9336
cap "SRegister_10$1_0/Register_unitcell$1_9/VSSd" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.514264
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/out[4]" 4.73494
cap "SRegister_10$1_0/Register_unitcell$1_9/en" "SRegister_10$1_0/out[4]" 9.16847
cap "SRegister_10$1_0/Register_unitcell$1_9/en" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" -0.757782
cap "SRegister_10$1_0/Register_unitcell$1_9/VSSd" "SRegister_10$1_0/out[4]" 0.619071
cap "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_9/en" -0.256717
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.0171047
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_9/en" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.0918361
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_9/phi1" 0.53573
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/default5" 1.00858
cap "SRegister_10$1_0/default5" "SRegister_10$1_0/Register_unitcell$1_9/en" 48.4659
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -1.32469
cap "SRegister_10$1_0/Register_unitcell$1_9/VSSd" "SRegister_10$1_0/default5" -64.6731
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_0/out[4]" 6.325
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/out[4]" 47.1757
cap "SRegister_10$1_0/Register_unitcell$1_9/en" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" -0.337877
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/Register_unitcell$1_9/phi2" 0.176055
cap "SRegister_10$1_0/Register_unitcell$1_9/phi2" "SRegister_10$1_0/Register_unitcell$1_9/en" 0.200166
cap "SRegister_10$1_0/out[5]" "SRegister_10$1_0/default5" 0.965711
cap "SRegister_10$1_0/default5" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 16.0962
cap "SRegister_10$1_0/Register_unitcell$1_9/en" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 4.83796
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.216475
cap "SRegister_10$1_0/Register_unitcell$1_9/VSSd" "SRegister_10$1_0/Register_unitcell$1_9/en" -22.6723
cap "SRegister_10$1_0/default5" "SRegister_10$1_0/Register_unitcell$1_9/q" -3.55271e-15
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.503617
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_9/en" "out[31]" 0.155001
cap "SRegister_10$1_0/Register_unitcell$1_9/en" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.806057
cap "SRegister_10$1_0/default5" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 10.9734
cap "SRegister_10$1_0/default5" "SRegister_10$1_0/Register_unitcell$1_1/phi2" 0.0560466
cap "SRegister_10$1_0/Register_unitcell$1_9/en" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 5.93974
cap "SRegister_10$1_0/default5" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 7.3931
cap "SRegister_10$1_0/default5" "SRegister_10$1_0/Register_unitcell$1_9/en" 2.24417
cap "SRegister_10$1_0/Register_unitcell$1_9/en" "SRegister_10$1_0/Register_unitcell$1_1/phi1" -57.9045
cap "SRegister_10$1_0/Register_unitcell$1_9/VSSd" "SRegister_10$1_0/default5" -69.8499
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.0127599
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_1/phi2" 0.0814965
cap "SRegister_10$1_0/Register_unitcell$1_9/en" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.198424
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_9/en" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -1.39084
cap "SRegister_10$1_0/Register_unitcell$1_9/en" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 17.989
cap "SRegister_10$1_0/default5" "out[31]" 1.19534
cap "SRegister_10$1_0/default5" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 35.5676
cap "SRegister_10$1_0/default5" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.71211
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.014555
cap "SRegister_10$1_0/default5" "SRegister_10$1_0/Register_unitcell$1_1/phi1" -0.173414
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[31]" 0.641071
cap "SRegister_10$1_0/Register_unitcell$1_9/en" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -0.727165
cap "SRegister_10$1_0/Register_unitcell$1_9/en" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -0.0159425
cap "SRegister_10$1_0/Register_unitcell$1_9/en" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 16.5701
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/Register_unitcell$1_9/q" 2.74903
cap "SRegister_10$1_0/out[5]" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -22.8129
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.01109
cap "SRegister_10$1_0/default5" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 6.55591
cap "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_1/en" -0.181677
cap "SRegister_10$1_0/default5" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.358685
cap "SRegister_10$1_0/Register_unitcell$1_1/en" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -0.651268
cap "SRegister_10$1_0/out[5]" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -2.55323
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.00626672
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_1/en" 6.69137
cap "SRegister_10$1_0/out[5]" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 16.2359
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_1/phi2" 0.0814965
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.42109e-14
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0397361
cap "SRegister_10$1_0/default5" "SRegister_10$1_0/Register_unitcell$1_9/q" 1.965
cap "SRegister_10$1_0/out[5]" "SRegister_10$1_0/default5" 14.7686
cap "SRegister_10$1_0/default5" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.84316
cap "SRegister_10$1_0/Register_unitcell$1_1/en" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -0.576105
cap "SRegister_10$1_0/Register_unitcell$1_9/q" "SRegister_10$1_0/Register_unitcell$1_1/en" 2.69823
cap "SRegister_10$1_0/out[5]" "SRegister_10$1_0/Register_unitcell$1_1/en" 1.28302
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/default5" -42.4683
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_1/en" 7.18585
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_1/phi2" 0.165046
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.246956
cap "SRegister_10$1_0/out[5]" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 37.0155
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.13687e-13
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[31]" 0.743946
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/Register_unitcell$1_1/en" -14.1642
cap "SRegister_10$1_0/out[5]" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.403495
cap "SRegister_10$1_0/default5" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 5.79705
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/Register_unitcell$1_1/en" -58.2937
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_0/Register_unitcell$1_1/en" 1.1139
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.269797
cap "SRegister_10$1_0/out[5]" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 16.2667
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_1/en" 8.36187
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_0/out[5]" -0.728426
cap "SRegister_10$1_0/default5" "SRegister_10$1_0/Register_unitcell$1_1/en" -15.363
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/out[5]" 104.885
cap "SRegister_10$1_0/out[5]" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 15.5412
cap "SRegister_10$1_0/out[5]" "SRegister_10$1_0/default6" 25.8869
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_1/en" 5.52232
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/out[5]" -2.91245
cap "SRegister_10$1_0/Register_unitcell$1_1/en" "out[31]" 13.6347
cap "SRegister_10$1_0/Register_unitcell$1_1/en" "SRegister_10$1_0/default6" -8.63815
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 8.73608
cap "SRegister_10$1_0/out[5]" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 5.13978
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/Register_unitcell$1_1/en" -56.8608
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -28.1164
cap "SRegister_10$1_0/Register_unitcell$1_1/en" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" -0.359861
cap "SRegister_10$1_0/Register_unitcell$1_1/en" "SRegister_10$1_0/out[5]" 41.8783
cap "SRegister_10$1_0/Register_unitcell$1_1/en" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.641367
cap "SRegister_10$1_0/out[5]" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 29.9462
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.0171047
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -1.08927
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[31]" 0.083462
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_0/default6" 0.514264
cap "SRegister_10$1_0/Register_unitcell$1_1/en" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 27.9297
cap "SRegister_10$1_0/out[5]" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.57531
cap "SRegister_10$1_0/out[5]" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 5.53838
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_0/out[5]" 19.4254
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_1/phi2" 0.220183
cap "SRegister_10$1_0/Register_unitcell$1_1/en" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" -1.40597
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/out[5]" 9.75108
cap "SRegister_10$1_0/out[5]" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A1" 8.95716
cap "SRegister_10$1_0/Register_unitcell$1_1/en" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 5.83836
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_1/en" -0.299894
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.612733
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_1/phi2" "SRegister_10$1_0/out[5]" -2.01152
cap "SRegister_10$1_0/Register_unitcell$1_9/q" "SRegister_10$1_0/out[5]" 28.7485
cap "SRegister_10$1_0/out[5]" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.858313
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/default6" 19.9336
cap "SRegister_10$1_0/Register_unitcell$1_9/q" "SRegister_10$1_0/Register_unitcell$1_1/en" -0.198424
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_0/out[5]" 0.479914
cap "SRegister_10$1_0/Register_unitcell$1_1/en" "SRegister_10$1_0/Register_unitcell$1_1/phi2" 0.100083
cap "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.53573
cap "SRegister_10$1_0/Register_unitcell$1_1/en" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" -0.502134
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/default6" 20.4901
cap "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_0/Register_unitcell$1_1/en" -0.727165
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[35]" 4.73494
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[31]" 0.313976
cap "SRegister_10$1_0/Register_unitcell$1_1/en" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.03227
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_2/phi2" 0.176055
cap "SRegister_10$1_0/Register_unitcell$1_1/en" "SRegister_10$1_0/Register_unitcell$1_2/phi1" -57.6485
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.38556
cap "SRegister_10$1_0/Register_unitcell$1_1/VDDd" "SRegister_10$1_0/Register_unitcell$1_1/en" 12.9668
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_2/phi1" -0.0892182
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_1/VDDd" -72.355
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 1.03607
cap "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_1/en" -0.550869
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_1/en" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 4.91666
cap "SRegister_10$1_0/Register_unitcell$1_1/en" "SRegister_10$1_0/Register_unitcell$1_2/phi2" 0.100083
cap "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_1/en" -0.165077
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_1/en" 14.8541
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 8.28116
cap "SRegister_10$1_0/Register_unitcell$1_1/VDDd" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.37319
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_2/phi2" -0.0846511
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -2.34441
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/default6" 42.5455
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 12.1333
cap "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_1/en" -0.317071
cap "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_1/en" -0.256717
cap "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/default6" -0.083421
cap "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/default6" -0.306386
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_0/Register_unitcell$1_2/phi1" 0.0127599
cap "SRegister_10$1_0/Register_unitcell$1_1/en" "out[31]" 1.9564
cap "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_1/en" -0.397921
cap "SRegister_10$1_0/Register_unitcell$1_1/VDDd" "out[35]" 0.134403
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.7053e-13
cap "SRegister_10$1_0/Register_unitcell$1_1/VDDd" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 3.01418
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_2/phi1" 0.289553
cap "SRegister_10$1_0/default6" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.247002
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_1/VDDd" 8.62722
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_1/en" 3.20945
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_1/en" -24.6298
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_0/Register_unitcell$1_1/VDDd" -0.442861
cap "SRegister_10$1_0/out[6]" "SRegister_10$1_0/default6" -0.832883
cap "SRegister_10$1_0/Register_unitcell$1_1/VDDd" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" -2.51689
cap "SRegister_10$1_0/Register_unitcell$1_1/VDDd" "SRegister_10$1_0/Register_unitcell$1_2/en" 20.1361
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 22.561
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.943904
cap "SRegister_10$1_0/Register_unitcell$1_1/VDDd" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -1.15578
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_1/VDDd" -40.1918
cap "SRegister_10$1_0/out[6]" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.0404584
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -0.667211
cap "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.014555
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.390472
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_2/en" 26.3638
cap "SRegister_10$1_0/Register_unitcell$1_1/VDDd" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.27587
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_0/Register_unitcell$1_2/en" 1.1139
cap "SRegister_10$1_0/out[6]" "SRegister_10$1_0/Register_unitcell$1_1/VDDd" 1.03665
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 7.00172
cap "SRegister_10$1_0/Register_unitcell$1_1/VDDd" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 1.51928
cap "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.463431
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[31]" 0.310002
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.42109e-14
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.255187
cap "SRegister_10$1_0/Register_unitcell$1_1/q" "SRegister_10$1_0/Register_unitcell$1_2/en" 2.69823
cap "SRegister_10$1_0/out[6]" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 16.2359
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_2/phi2" 0.162993
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_2/en" 11.4783
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_2/en" -0.417352
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_1/q" 11.1699
cap "SRegister_10$1_0/Register_unitcell$1_1/VDDd" "out[31]" 0.797903
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 25.7249
cap "SRegister_10$1_0/Register_unitcell$1_1/VDDd" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 18.2953
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_2/en" -27.4744
cap "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.269797
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.13687e-13
cap "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/Register_unitcell$1_2/en" -57.9265
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -1.07377
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_2/phi2" 0.165046
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -1.02976
cap "SRegister_10$1_0/out[6]" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 37.0155
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_2/en" 6.81292
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[31]" 1.38502
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.198424
cap "SRegister_10$1_0/Register_unitcell$1_1/VDDd" "SRegister_10$1_0/Register_unitcell$1_1/q" 1.23496
cap "SRegister_10$1_0/out[6]" "SRegister_10$1_0/Register_unitcell$1_2/en" 0.025438
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_2/en" 3.9852
cap "SRegister_10$1_0/Register_unitcell$1_1/VDDd" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 7.0437
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/default6" -0.0397361
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "SRegister_10$1_0/Register_unitcell$1_1/q" -0.198424
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "SRegister_10$1_0/Register_unitcell$1_2/phi1" -58.2937
cap "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/out[6]" -2.91245
cap "SRegister_10$1_0/Register_unitcell$1_1/q" "SRegister_10$1_0/out[6]" 28.7485
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -0.158753
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_0/out[6]" 0.479914
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/out[6]" 8.95716
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "SRegister_10$1_0/default6" -2.67669
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -9.18704
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/out[6]" 55.1564
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/out[6]" 2.13634
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[31]" 0.0874364
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.656425
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/out[6]" 5.13978
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/out[6]" 15.5412
cap "SRegister_10$1_0/default6" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.01109
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.00626672
cap "SRegister_10$1_0/out[6]" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.858313
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "SRegister_10$1_0/out[6]" 18.0947
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -6.03047
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/out[6]" 44.0161
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" -0.965636
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/out[6]" 2.57531
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/out[6]" 25.9773
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.372925
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.56729
cap "SRegister_10$1_0/out[6]" "SRegister_10$1_0/Register_unitcell$1_2/phi2" -2.01152
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_0/out[6]" 12.3719
cap "SRegister_10$1_0/out[6]" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 5.53838
cap "SRegister_10$1_0/out[6]" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 47.1757
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" -0.595913
cap "SRegister_10$1_0/out[6]" "SRegister_10$1_0/Register_unitcell$1_2/VDDd" 0.358747
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_0/default7" 0.514264
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_2/VDDd" 10.0608
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" -0.757782
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.166619
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_2/en" -0.256717
cap "SRegister_10$1_0/Register_unitcell$1_2/phi2" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.220183
cap "SRegister_10$1_0/out[6]" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 4.73494
cap "SRegister_10$1_0/out[6]" "SRegister_10$1_0/Register_unitcell$1_2/en" 25.0411
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_2/en" 5.52232
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.08927
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/Register_unitcell$1_2/VDDd" 0.985902
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "SRegister_10$1_0/Register_unitcell$1_2/VDDd" 47.0675
cap "SRegister_10$1_0/out[6]" "SRegister_10$1_0/default7" 0.619071
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/default7" 19.9336
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "out[31]" 15.0323
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" -0.440338
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/Register_unitcell$1_2/phi2" 0.176055
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.941508
cap "SRegister_10$1_0/Register_unitcell$1_2/phi2" "SRegister_10$1_0/Register_unitcell$1_2/en" 0.146122
cap "SRegister_10$1_0/default7" "SRegister_10$1_0/Register_unitcell$1_2/VDDd" -61.3977
cap "SRegister_10$1_0/out[6]" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 6.325
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.0171047
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/Register_unitcell$1_2/en" 3.03578
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_2/phi1" 0.53573
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.299894
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_2/VDDd" 2.98592
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/default7" 3.49159
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "SRegister_10$1_0/default7" -19.0787
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" -1.32469
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.247002
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_0/Register_unitcell$1_2/VDDd" -0.358685
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" -0.667211
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/Register_unitcell$1_2/phi1" 0.289553
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "SRegister_10$1_0/Register_unitcell$1_2/phi1" -56.7548
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.7053e-13
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 7.87063
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_2/en" 16.6052
cap "SRegister_10$1_0/out[7]" "SRegister_10$1_0/Register_unitcell$1_2/VDDd" 0.965711
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_2/VDDd" 11.2126
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/default7" 64.7563
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_0/Register_unitcell$1_2/en" 4.91666
cap "SRegister_10$1_0/Register_unitcell$1_3/phi1" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.216475
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_0/default7" 8.28116
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[31]" 0.581734
cap "SRegister_10$1_0/Register_unitcell$1_2/VDDd" "SRegister_10$1_0/Register_unitcell$1_2/q" -0.730038
cap "SRegister_10$1_0/default7" "SRegister_10$1_0/Register_unitcell$1_2/en" -29.382
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -2.22683
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "SRegister_10$1_0/Register_unitcell$1_3/phi2" 0.0540449
cap "SRegister_10$1_0/default7" "SRegister_10$1_0/Register_unitcell$1_3/phi2" -0.0846511
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_2/en" -0.806057
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_2/VDDd" 8.12912
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_2/en" 7.19466
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_0/default7" 1.03607
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/default7" 43.0511
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_0/Register_unitcell$1_2/VDDd" 0.497294
cap "SRegister_10$1_0/Register_unitcell$1_3/phi1" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.0127599
cap "SRegister_10$1_0/default7" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.38556
cap "SRegister_10$1_0/Register_unitcell$1_3/phi1" "SRegister_10$1_0/Register_unitcell$1_2/en" -57.7544
cap "SRegister_10$1_0/Register_unitcell$1_2/VDDd" "SRegister_10$1_0/Register_unitcell$1_2/en" 24.7712
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.315019
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "out[31]" 0.558867
cap "SRegister_10$1_0/default7" "SRegister_10$1_0/Register_unitcell$1_2/VDDd" -43.2109
cap "SRegister_10$1_0/Register_unitcell$1_3/phi1" "SRegister_10$1_0/default7" -0.0892182
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.198424
cap "SRegister_10$1_0/default7" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_2/en" -1.39084
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_2/en" 16.1855
cap "SRegister_10$1_0/default7" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -1.25029
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_0/Register_unitcell$1_2/VDDd" -0.442861
cap "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/default7" -0.083421
cap "SRegister_10$1_0/out[7]" "SRegister_10$1_0/default7" -0.832883
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/default7" 6.87651
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_2/VDDd" 1.51928
cap "SRegister_10$1_0/Register_unitcell$1_3/phi1" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.014555
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_3/phi2" 0.0814965
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[31]" 0.397438
cap "SRegister_10$1_0/default7" "SRegister_10$1_0/Register_unitcell$1_2/q" 20.5542
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -0.727165
cap "SRegister_10$1_0/Register_unitcell$1_2/VDDd" "out[31]" 0.797903
cap "SRegister_10$1_0/default7" "SRegister_10$1_0/Register_unitcell$1_2/q" 2.74903
cap "SRegister_10$1_0/out[7]" "SRegister_10$1_0/default7" -23.1315
cap "SRegister_10$1_0/default7" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.01109
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 6.55591
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_3/en" -0.181677
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.358685
cap "SRegister_10$1_0/Register_unitcell$1_3/en" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -0.667211
cap "SRegister_10$1_0/out[7]" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -2.55323
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.00626672
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_3/en" 6.69137
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_3/phi2" 0.0814965
cap "SRegister_10$1_0/out[7]" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 16.2359
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.42109e-14
cap "SRegister_10$1_0/default7" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0397361
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_2/q" 1.965
cap "SRegister_10$1_0/out[7]" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 14.7686
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.84316
cap "SRegister_10$1_0/default7" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.125204
cap "SRegister_10$1_0/Register_unitcell$1_3/en" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -0.576105
cap "SRegister_10$1_0/Register_unitcell$1_2/q" "SRegister_10$1_0/Register_unitcell$1_3/en" 2.69823
cap "SRegister_10$1_0/out[7]" "SRegister_10$1_0/Register_unitcell$1_3/en" 1.28302
cap "SRegister_10$1_0/default7" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -45.2417
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_3/en" 7.18585
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_3/phi2" 0.165046
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[31]" 0.803282
cap "SRegister_10$1_0/Register_unitcell$1_3/phi1" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.246956
cap "SRegister_10$1_0/out[7]" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 37.0155
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.13687e-13
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.205832
cap "SRegister_10$1_0/default7" "SRegister_10$1_0/Register_unitcell$1_3/en" -14.9583
cap "SRegister_10$1_0/out[7]" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.403495
cap "SRegister_10$1_0/default7" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0224759
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 7.08275
cap "SRegister_10$1_0/Register_unitcell$1_3/phi1" "SRegister_10$1_0/Register_unitcell$1_3/en" -58.2937
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_0/Register_unitcell$1_3/en" 1.1139
cap "SRegister_10$1_0/Register_unitcell$1_3/phi1" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.269797
cap "SRegister_10$1_0/out[7]" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 16.2667
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_3/en" 10.1783
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_0/out[7]" -0.728426
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_3/en" -15.4807
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0754535
cap "SRegister_10$1_0/Register_unitcell$1_3/phi2" "SRegister_10$1_0/Register_unitcell$1_3/en" 0.100083
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 19.9336
cap "SRegister_10$1_0/out[7]" "SRegister_10$1_0/Register_unitcell$1_2/q" 28.7485
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_0/out[7]" 0.858313
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/out[7]" 5.13978
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_0/out[7]" 16.0844
cap "SRegister_10$1_0/Register_unitcell$1_3/en" "SRegister_10$1_0/Register_unitcell$1_3/phi1" -56.8608
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_3/en" -1.40597
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A1" "SRegister_10$1_0/out[7]" 8.95716
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -1.08927
cap "SRegister_10$1_0/Register_unitcell$1_3/phi2" "SRegister_10$1_0/out[7]" -2.01152
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_3/en" 5.52232
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/Register_unitcell$1_3/en" -7.66875
cap "SRegister_10$1_0/default8" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 8.73608
cap "SRegister_10$1_0/out[7]" "SRegister_10$1_0/Register_unitcell$1_3/phi1" -2.91245
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/out[7]" 2.57531
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/default8" -25.343
cap "SRegister_10$1_0/Register_unitcell$1_3/en" "out[31]" 13.5253
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/out[7]" 15.5412
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/out[7]" 5.53838
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_3/en" -0.398152
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/out[7]" 104.885
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_3/en" -0.299894
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/out[7]" 25.8869
cap "SRegister_10$1_0/default8" "SRegister_10$1_0/Register_unitcell$1_3/en" 26.9084
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_0/out[7]" 0.479914
cap "SRegister_10$1_0/Register_unitcell$1_3/phi2" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.220183
cap "SRegister_10$1_0/Register_unitcell$1_3/en" "SRegister_10$1_0/Register_unitcell$1_2/q" -0.198424
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/out[7]" 9.75108
cap "SRegister_10$1_0/Register_unitcell$1_3/en" "SRegister_10$1_0/out[7]" 41.8783
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_3/en" -0.338526
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_3/phi1" 0.53573
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_3/en" -0.641367
cap "SRegister_10$1_0/default8" "SRegister_10$1_0/out[7]" 29.9462
cap "SRegister_10$1_0/Register_unitcell$1_3/en" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 5.02863
cap "SRegister_10$1_0/Register_unitcell$1_3/en" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 4.83796
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.0171047
cap "SRegister_10$1_0/Register_unitcell$1_3/VSSd" "SRegister_10$1_0/Register_unitcell$1_3/en" -22.8875
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.176055
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0352532
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.7053e-13
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_3/en" "out[31]" 2.06583
cap "out[37]" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 4.73494
cap "SRegister_10$1_0/Register_unitcell$1_3/en" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 2.8397
cap "SRegister_10$1_0/Register_unitcell$1_3/en" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -0.627082
cap "SRegister_10$1_0/default8" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 8.62532
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_0/default8" -0.00123005
cap "SRegister_10$1_0/Register_unitcell$1_3/en" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.842
cap "SRegister_10$1_0/Register_unitcell$1_3/VSSd" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.514264
cap "SRegister_10$1_0/default8" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 9.54884
cap "SRegister_10$1_0/default8" "SRegister_10$1_0/Register_unitcell$1_3/en" 17.3177
cap "SRegister_10$1_0/Register_unitcell$1_3/VSSd" "SRegister_10$1_0/default8" -69.4523
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_3/en" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.550869
cap "SRegister_10$1_0/Register_unitcell$1_3/en" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" -0.269059
cap "SRegister_10$1_0/default8" "out[31]" 0.178847
cap "SRegister_10$1_0/default8" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.00700583
cap "SRegister_10$1_0/default8" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 8.27247
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[37]" 3.34096
cap "SRegister_10$1_0/default8" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 3.69803
cap "SRegister_10$1_0/default8" "out[37]" 0.134403
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.289553
cap "SRegister_10$1_0/Register_unitcell$1_3/en" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.256717
cap "SRegister_10$1_0/Register_unitcell$1_3/en" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -0.214611
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_0/Register_unitcell$1_3/en" -57.6485
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.0127599
cap "SRegister_10$1_0/Register_unitcell$1_3/en" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 13.8721
cap "SRegister_10$1_0/Register_unitcell$1_3/en" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" -0.419256
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.42109e-14
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.468363
cap "SRegister_10$1_0/Register_unitcell$1_4/phi2" "SRegister_10$1_0/default8" 0.0490408
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_4/en" -1.17623
cap "SRegister_10$1_0/Register_unitcell$1_4/en" "SRegister_10$1_0/Register_unitcell$1_3/q" 2.42441
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_4/en" -0.198424
cap "SRegister_10$1_0/Register_unitcell$1_4/en" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 5.87342
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_4/en" 26.3509
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/out[8]" 37.0155
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_4/phi1" 0.463431
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/default8" 27.2951
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.13687e-13
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -5.68434e-14
cap "out[31]" "SRegister_10$1_0/default8" 1.01649
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_0/Register_unitcell$1_4/en" -0.667211
cap "SRegister_10$1_0/Register_unitcell$1_4/en" "SRegister_10$1_0/Register_unitcell$1_4/phi1" -57.9265
cap "SRegister_10$1_0/Register_unitcell$1_4/en" "SRegister_10$1_0/Register_unitcell$1_3/VSSd" -22.6854
cap "SRegister_10$1_0/Register_unitcell$1_4/en" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 1.1139
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_4/phi2" 0.162993
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_4/en" 12.4602
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_3/q" "SRegister_10$1_0/default8" 1.78291
cap "SRegister_10$1_0/out[8]" "SRegister_10$1_0/default8" 1.03665
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_4/phi1" 0.269797
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_3/VSSd" -4.26326e-14
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/default8" 0.641911
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/default8" 21.8932
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_4/en" -0.210605
cap "SRegister_10$1_0/Register_unitcell$1_4/en" "SRegister_10$1_0/default8" -1.90733
cap "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_4/en" -0.255187
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_4/phi2" 0.165046
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.0874364
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[31]" 1.38502
cap "SRegister_10$1_0/default8" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -1.00313
cap "SRegister_10$1_0/Register_unitcell$1_4/phi1" "SRegister_10$1_0/default8" -0.172184
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_4/en" 3.10005
cap "SRegister_10$1_0/Register_unitcell$1_3/VSSd" "SRegister_10$1_0/default8" -69.7335
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/default8" 9.89214
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/out[8]" 16.2359
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/out[8]" 0.0404584
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_0/default8" -2.15575
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_4/phi1" 0.014555
cap "SRegister_10$1_0/default8" "SRegister_10$1_0/Register_unitcell$1_3/q" 0.182085
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/Register_unitcell$1_4/en" -3.64296
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_4/en" -0.576665
cap "SRegister_10$1_0/Register_unitcell$1_4/en" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -0.365501
cap "SRegister_10$1_0/out[8]" "SRegister_10$1_0/Register_unitcell$1_4/phi1" -2.91245
cap "SRegister_10$1_0/out[8]" "SRegister_10$1_0/Register_unitcell$1_4/en" 18.1202
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_4/en" 1.31243
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[31]" 0.310002
cap "SRegister_10$1_0/out[8]" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 15.5412
cap "SRegister_10$1_0/default8" "SRegister_10$1_0/Register_unitcell$1_4/en" -7.00099
cap "SRegister_10$1_0/out[8]" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.45497
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.01109
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/Register_unitcell$1_4/en" -0.829376
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/default8" -11.9605
cap "SRegister_10$1_0/Register_unitcell$1_3/q" "SRegister_10$1_0/Register_unitcell$1_4/en" 0.0753937
cap "SRegister_10$1_0/out[8]" "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 5.13978
cap "SRegister_10$1_0/out[8]" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.858313
cap "SRegister_10$1_0/out[8]" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 12.3719
cap "SRegister_10$1_0/out[8]" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 8.95716
cap "SRegister_10$1_0/out[8]" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 25.9773
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0397361
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/Register_unitcell$1_3/q" 2.74903
cap "SRegister_10$1_0/out[8]" "SRegister_10$1_0/default8" 44.0161
cap "SRegister_10$1_0/default8" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.20125
cap "SRegister_10$1_0/out[8]" "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.57531
cap "SRegister_10$1_0/Register_unitcell$1_4/phi1" "SRegister_10$1_0/Register_unitcell$1_4/en" -58.2937
cap "SRegister_10$1_0/out[8]" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.479914
cap "SRegister_10$1_0/out[8]" "SRegister_10$1_0/Register_unitcell$1_4/phi2" -2.01152
cap "SRegister_10$1_0/out[8]" "SRegister_10$1_0/Register_unitcell$1_3/q" 28.7485
cap "SRegister_10$1_0/out[8]" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 5.53838
cap "SRegister_10$1_0/out[8]" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 55.1564
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.00626672
cap "SRegister_10$1_0/Register_unitcell$1_4/VDDd" "SRegister_10$1_0/Register_unitcell$1_4/en" 44.3782
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_0/Register_unitcell$1_4/VDDd" -0.358685
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/default9" 3.48645
cap "SRegister_10$1_0/default9" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 19.9336
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_0/out[8]" 6.325
cap "SRegister_10$1_0/Register_unitcell$1_4/en" "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" -0.667211
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.942643
cap "SRegister_10$1_0/Register_unitcell$1_4/VDDd" "SRegister_10$1_0/out[8]" 0.358747
cap "SRegister_10$1_0/Register_unitcell$1_4/en" "SRegister_10$1_0/Register_unitcell$1_4/phi1" -56.8608
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -1.08927
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/Register_unitcell$1_4/en" 3.03578
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_4/en" 5.52232
cap "SRegister_10$1_0/Register_unitcell$1_4/VDDd" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.98592
cap "SRegister_10$1_0/default9" "SRegister_10$1_0/Register_unitcell$1_4/en" -18.1096
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -1.32469
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_0/Register_unitcell$1_4/en" -0.256717
cap "SRegister_10$1_0/Register_unitcell$1_4/en" "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.246379
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/Register_unitcell$1_4/phi2" 0.176055
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/out[8]" 4.73494
cap "SRegister_10$1_0/Register_unitcell$1_4/phi2" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.220183
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/out[8]" 47.1757
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_4/en" -0.299894
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.247002
cap "SRegister_10$1_0/default9" "SRegister_10$1_0/out[8]" 0.619071
cap "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_0/Register_unitcell$1_4/en" -0.757782
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.7053e-13
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.0171047
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_0/Register_unitcell$1_4/en" -0.595913
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/Register_unitcell$1_4/VDDd" 0.985902
cap "SRegister_10$1_0/default9" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.514264
cap "SRegister_10$1_0/Register_unitcell$1_4/VDDd" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 10.0608
cap "SRegister_10$1_0/default9" "SRegister_10$1_0/Register_unitcell$1_4/VDDd" -58.6242
cap "SRegister_10$1_0/Register_unitcell$1_4/en" "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" -0.576598
cap "SRegister_10$1_0/Register_unitcell$1_4/en" "SRegister_10$1_0/out[8]" 25.0411
cap "SRegister_10$1_0/Register_unitcell$1_4/phi2" "SRegister_10$1_0/Register_unitcell$1_4/en" 0.100083
cap "SRegister_10$1_0/Register_unitcell$1_4/en" "out[31]" 14.8384
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/Register_unitcell$1_4/phi1" 0.289553
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_4/phi1" 0.53573
cap "SRegister_10$1_0/Register_unitcell$1_4/en" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 7.87063
cap "SRegister_10$1_0/Register_unitcell$1_4/VDDd" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 9.89021
cap "SRegister_10$1_0/default9" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 64.8095
cap "SRegister_10$1_0/default9" "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -0.083421
cap "SRegister_10$1_0/Register_unitcell$1_4/en" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 4.91574
cap "SRegister_10$1_0/Register_unitcell$1_4/VDDd" "SRegister_10$1_0/Register_unitcell$1_4/q" -0.728028
cap "SRegister_10$1_0/Register_unitcell$1_5/phi1" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.014555
cap "SRegister_10$1_0/default9" "SRegister_10$1_0/Register_unitcell$1_4/en" -29.4613
cap "SRegister_10$1_0/default9" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 8.40392
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[31]" 0.522398
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -2.22683
cap "SRegister_10$1_0/Register_unitcell$1_4/en" "SRegister_10$1_0/Register_unitcell$1_5/phi2" 0.100083
cap "SRegister_10$1_0/Register_unitcell$1_4/VDDd" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 8.1363
cap "SRegister_10$1_0/Register_unitcell$1_4/en" "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -0.727165
cap "SRegister_10$1_0/default9" "SRegister_10$1_0/Register_unitcell$1_5/phi2" -0.0846511
cap "SRegister_10$1_0/Register_unitcell$1_4/en" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 7.19157
cap "SRegister_10$1_0/Register_unitcell$1_5/phi1" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.216475
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_0/default9" 1.03661
cap "SRegister_10$1_0/default9" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.386212
cap "SRegister_10$1_0/default9" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 43.2319
cap "SRegister_10$1_0/Register_unitcell$1_4/VDDd" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.497294
cap "SRegister_10$1_0/Register_unitcell$1_4/VDDd" "SRegister_10$1_0/Register_unitcell$1_4/en" 11.2776
cap "SRegister_10$1_0/default9" "SRegister_10$1_0/Register_unitcell$1_4/VDDd" -44.3435
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.31447
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_4/en" "out[31]" 0.75272
cap "SRegister_10$1_0/Register_unitcell$1_4/en" "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.806057
cap "SRegister_10$1_0/Register_unitcell$1_4/en" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 14.382
cap "SRegister_10$1_0/default9" "out[31]" 0.399454
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_0/Register_unitcell$1_4/VDDd" -0.442861
cap "SRegister_10$1_0/out[9]" "SRegister_10$1_0/default9" -0.827827
cap "SRegister_10$1_0/default9" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 6.86448
cap "SRegister_10$1_0/Register_unitcell$1_4/VDDd" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 1.52357
cap "SRegister_10$1_0/Register_unitcell$1_4/en" "SRegister_10$1_0/Register_unitcell$1_5/phi1" -57.6485
cap "SRegister_10$1_0/default9" "SRegister_10$1_0/Register_unitcell$1_4/q" 20.5627
cap "SRegister_10$1_0/Register_unitcell$1_5/phi1" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.0127599
cap "SRegister_10$1_0/default9" "SRegister_10$1_0/Register_unitcell$1_5/phi1" -0.0892182
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_5/phi2" 0.0814965
cap "SRegister_10$1_0/Register_unitcell$1_4/en" "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.198424
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_4/en" "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -1.39084
cap "SRegister_10$1_0/Register_unitcell$1_4/VDDd" "out[31]" 0.66226
cap "SRegister_10$1_0/Register_unitcell$1_4/en" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 16.6052
cap "SRegister_10$1_0/default9" "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -1.22478
cap "SRegister_10$1_0/default9" "SRegister_10$1_0/Register_unitcell$1_4/q" 2.74903
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[31]" 0.135644
cap "SRegister_10$1_0/out[9]" "SRegister_10$1_0/default9" -23.1311
cap "SRegister_10$1_0/default9" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.01109
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 6.55591
cap "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/Register_unitcell$1_5/en" -0.181677
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.358685
cap "SRegister_10$1_0/Register_unitcell$1_5/en" "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -0.667211
cap "SRegister_10$1_0/out[9]" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -2.55323
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.00626672
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_5/en" 6.69137
cap "SRegister_10$1_0/out[9]" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 16.2359
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.42109e-14
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[31]" 0.397438
cap "SRegister_10$1_0/default9" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0397361
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_4/q" 1.965
cap "SRegister_10$1_0/out[9]" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 15.7343
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.84316
cap "SRegister_10$1_0/default9" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.12499
cap "SRegister_10$1_0/Register_unitcell$1_5/en" "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -0.576105
cap "SRegister_10$1_0/Register_unitcell$1_4/q" "SRegister_10$1_0/Register_unitcell$1_5/en" 2.69823
cap "SRegister_10$1_0/out[9]" "SRegister_10$1_0/Register_unitcell$1_5/en" 1.28302
cap "SRegister_10$1_0/default9" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -46.8663
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_5/en" 7.18585
cap "SRegister_10$1_0/Register_unitcell$1_5/phi1" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.246956
cap "SRegister_10$1_0/out[9]" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 37.0155
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.13687e-13
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.205506
cap "SRegister_10$1_0/default9" "SRegister_10$1_0/Register_unitcell$1_5/en" -15.8057
cap "SRegister_10$1_0/out[9]" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.403495
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_5/phi2" 0.0814965
cap "SRegister_10$1_0/default9" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0170378
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 8.40509
cap "SRegister_10$1_0/Register_unitcell$1_5/phi1" "SRegister_10$1_0/Register_unitcell$1_5/en" -55.4997
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_0/Register_unitcell$1_5/en" 1.1139
cap "SRegister_10$1_0/Register_unitcell$1_5/phi1" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.269797
cap "SRegister_10$1_0/out[9]" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 16.2667
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_5/en" 11.9818
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_0/out[9]" -0.728426
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_5/phi2" 0.165046
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_5/en" 0.761771
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0753642
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[31]" 0.862619
cap "SRegister_10$1_0/Register_unitcell$1_5/phi2" "SRegister_10$1_0/out[9]" 0.459341
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[31]" 0.397438
cap "SRegister_10$1_0/default10" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 19.9336
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_0/out[9]" 0.858313
cap "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_0/out[9]" 2.57531
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_0/out[9]" 16.0844
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A1" "SRegister_10$1_0/out[9]" 8.95716
cap "SRegister_10$1_0/Register_unitcell$1_5/en" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 1.28271
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -1.08927
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/Register_unitcell$1_5/en" 0.854689
cap "SRegister_10$1_0/Register_unitcell$1_5/en" "out[31]" 13.4159
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/Register_unitcell$1_5/en" 5.52232
cap "SRegister_10$1_0/default10" "SRegister_10$1_0/Register_unitcell$1_5/en" -4.42337
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 8.73608
cap "SRegister_10$1_0/default10" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -22.5695
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/out[9]" 15.5412
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_0/out[9]" 5.53838
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/out[9]" 104.885
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_5/en" 0.612859
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_5/en" -0.299894
cap "SRegister_10$1_0/default10" "SRegister_10$1_0/out[9]" 25.2679
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_5/en" 36.6659
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_0/out[9]" 0.479914
cap "SRegister_10$1_0/out[9]" "SRegister_10$1_0/Register_unitcell$1_4/q" 28.7485
cap "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_0/out[9]" 5.13978
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/out[9]" 9.75108
cap "SRegister_10$1_0/Register_unitcell$1_5/en" "SRegister_10$1_0/out[9]" 44.4249
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/out[9]" 29.9462
cap "SRegister_10$1_0/Register_unitcell$1_5/en" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 5.39844
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[39]" 3.34096
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.941508
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_5/VDDd" 7.35745
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0171047
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/default10" 0.0702056
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_0/Register_unitcell$1_5/VDDd" 3.01418
cap "SRegister_10$1_0/Register_unitcell$1_5/VDDd" "SRegister_10$1_0/Register_unitcell$1_5/en" 28.8071
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[39]" 4.73494
cap "SRegister_10$1_0/default10" "SRegister_10$1_0/Register_unitcell$1_5/VDDd" -69.3053
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.247002
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[31]" 0.397438
cap "out[39]" "SRegister_10$1_0/default10" 0.619071
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.7053e-13
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_5/en" -0.0887103
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_0/default10" 0.514264
cap "SRegister_10$1_0/default10" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -2.55351e-15
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[31]" 0.397438
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_5/en" 2.17525
cap "out[39]" "SRegister_10$1_0/Register_unitcell$1_5/VDDd" 0.134403
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/default10" 3.49159
cap "SRegister_10$1_0/default10" "SRegister_10$1_0/Register_unitcell$1_5/en" 2.84217e-14
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_0/default10" 0.619643
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_5/VDDd" 2.98592
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/q" 2.39326
cap "SRegister_10$1_0/default10" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 7.00172
cap "SRegister_10$1_0/Register_unitcell$1_5/VDDd" "out[31]" 0.797903
cap "SRegister_10$1_0/default10" "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -0.083421
cap "SRegister_10$1_0/Register_unitcell$1_5/VDDd" "SRegister_10$1_0/out[10]" 0.406279
cap "SRegister_10$1_0/default10" "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -1.25029
cap "SRegister_10$1_0/q" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 24.5625
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_0/default10" 3.34509
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -2.24407
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_0/default10" 7.66152
cap "SRegister_10$1_0/Register_unitcell$1_5/VDDd" "SRegister_10$1_0/q" 26.1268
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.38502
cap "SRegister_10$1_0/default10" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 63.763
cap "SRegister_10$1_0/Register_unitcell$1_5/VDDd" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 16.7151
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -2.43266
cap "SRegister_10$1_0/out[10]" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 4.23287
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_0/default10" 0.38556
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_0/Register_unitcell$1_5/VDDd" -1.15578
cap "SRegister_10$1_0/default10" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 1.03607
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_0/Register_unitcell$1_5/VDDd" -2.51689
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -3.38784
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/default10" 42.9809
cap "SRegister_10$1_0/q" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 41.279
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.397438
cap "SRegister_10$1_0/default10" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -2.77556e-16
cap "SRegister_10$1_0/Register_unitcell$1_5/VDDd" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 8.28576
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_0/q" 0.762921
cap "SRegister_10$1_0/out[10]" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 12.2789
cap "SRegister_10$1_0/q" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 1.22221
cap "SRegister_10$1_0/default10" "out[31]" 0.397438
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[31]" 0.397438
cap "SRegister_10$1_0/default10" "SRegister_10$1_0/Register_unitcell$1_5/VDDd" -43.2416
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/Register_unitcell$1_5/VDDd" 1.51928
cap "SRegister_10$1_0/Register_unitcell$1_5/VDDd" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" -0.442861
cap "SRegister_10$1_0/default10" "SRegister_10$1_0/out[10]" -0.513688
cap "SRegister_10$1_0/q" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 102.32
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.390472
cap "SRegister_10$1_0/Register_unitcell$1_5/VDDd" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 5.68434e-14
cap "SRegister_10$1_0/default10" "SRegister_10$1_0/q" 15.6503
cap "SRegister_10$1_0/out[10]" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 25.0807
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/default10" 2.0335
cap "SRegister_10$1_0/q" "SRegister_10$1_0/out[10]" 39.7311
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_0/out[10]" 5.3642
cap "SRegister_10$1_0/out[10]" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 2.69513
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.86129
cap "SRegister_10$1_0/q" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 29.6131
cap "SRegister_10$1_0/default10" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -18.0026
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/out[10]" 16.0504
cap "SRegister_10$1_0/q" "SRegister_10$1_0/default10" -8.65081
cap "SRegister_10$1_0/out[10]" "SRegister_10$1_0/default10" -0.38469
cap "SRegister_10$1_0/q" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 9.98247
cap "SRegister_10$1_0/en" "out[31]" 1.77636e-15
cap "out[31]" "SRegister_10$1_0/en" 3.14934
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" 0.706849
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[31]" 0.847046
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.80216
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[31]" 0.596358
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "out[31]" 0.777538
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[31]" 5.86355
cap "out[31]" "SRegister_10$1_0/en" 10.6739
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_0/out[1]" 1.56272
cap "SRegister_10$1_0/default1" "SRegister_10$1_0/out[1]" 0.790283
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_0/out[1]" 1.38512
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/out[1]" 8.55916
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_0/out[1]" 2.11287
cap "SRegister_10$1_0/Register_unitcell$1_6/en" "SRegister_10$1_0/out[1]" 1.77636e-15
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_0/out[1]" 0.466948
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/out[1]" 3.95887
cap "SRegister_10$1_0/out[1]" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.09909
cap "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_0/out[1]" 0.432089
cap "SRegister_10$1_0/Register_unitcell$1_0/en" "SRegister_10$1_0/out[1]" 1.77636e-15
cap "SRegister_10$1_0/out[1]" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.940098
cap "SRegister_10$1_0/out[1]" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.0613
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/out[1]" 0.596358
cap "SRegister_10$1_0/out[1]" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.274267
cap "SRegister_10$1_0/Register_unitcell$1_0/en" "SRegister_10$1_0/out[1]" 12.1101
cap "SRegister_10$1_0/out[1]" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 2.30109
cap "SRegister_10$1_0/out[1]" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.80216
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 8.87277
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[31]" 0.503271
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 2.23217
cap "SRegister_10$1_0/Register_unitcell$1_0/en" "out[31]" 1.71317
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[31]" 0.857642
cap "out[31]" "SRegister_10$1_0/default2" 0.790283
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.432089
cap "SRegister_10$1_0/Register_unitcell$1_7/en" "out[31]" 1.77636e-15
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[31]" 1.0613
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[31]" 6.3366
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 1.25522
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[31]" 2.56604
cap "SRegister_10$1_0/out[2]" "out[31]" 0.941085
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[31]" 2.50282
cap "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[31]" 1.96292
cap "SRegister_10$1_0/Register_unitcell$1_7/en" "out[31]" 1.7927
cap "SRegister_10$1_0/out[2]" "out[31]" 0.041949
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.777538
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.80216
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[31]" 0.596358
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.17612
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.192823
cap "SRegister_10$1_0/Register_unitcell$1_7/en" "out[31]" 12.0305
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 2.03935
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.49164
cap "SRegister_10$1_0/Register_unitcell$1_7/en" "out[31]" 1.77636e-15
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.148092
cap "SRegister_10$1_0/default3" "out[31]" 0.790283
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 2.11287
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[31]" 8.40652
cap "out[31]" "SRegister_10$1_0/out[3]" 0.983034
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.0613
cap "SRegister_10$1_0/Register_unitcell$1_8/en" "out[31]" 1.77636e-15
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[31]" 4.12084
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.41795
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.432089
cap "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[31]" 1.01117
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_8/en" 12.0417
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.59472
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[31]" 0.596358
cap "SRegister_10$1_0/default4" "out[31]" 2.28088
cap "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[31]" 0.777538
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.615442
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 2.23217
cap "SRegister_10$1_0/Register_unitcell$1_8/en" "out[31]" 1.78154
cap "SRegister_10$1_0/default4" "out[31]" 8.80183
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.207438
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.0613
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.432089
cap "out[31]" "SRegister_10$1_0/default4" 6.92277
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 1.34217
cap "out[31]" "SRegister_10$1_0/out[4]" 0.379389
cap "SRegister_10$1_0/Register_unitcell$1_9/en" "out[31]" 1.77636e-15
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.56604
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 2.50282
cap "SRegister_10$1_0/Register_unitcell$1_9/en" "out[31]" 0.436062
cap "SRegister_10$1_0/out[4]" "out[31]" 0.603645
cap "SRegister_10$1_0/default4" "out[31]" 1.64446
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[31]" 1.80216
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.596358
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_9/en" 12.9119
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "out[31]" 0.777538
cap "out[31]" "SRegister_10$1_0/default5" 6.48466
cap "out[31]" "SRegister_10$1_0/default5" 8.58948
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 2.23217
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.42057
cap "SRegister_10$1_0/Register_unitcell$1_9/en" "out[31]" 0.475307
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 1.95761
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[31]" 1.0613
cap "SRegister_10$1_0/default5" "out[31]" 4.44939
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_1/en" 1.77636e-15
cap "out[31]" "SRegister_10$1_0/out[5]" 0.983034
cap "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[31]" 2.56604
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.08225
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.432089
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.596358
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.28088
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_1/en" 11.9733
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.09899
cap "out[31]" "SRegister_10$1_0/default6" 0.790283
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[31]" 2.23217
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.777538
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 7.87787
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[31]" 0.683755
cap "SRegister_10$1_0/Register_unitcell$1_1/en" "out[31]" 1.84991
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[31]" 0.703164
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[31]" 2.29792
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[31]" 2.50282
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[31]" 7.32588
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 1.42911
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "out[31]" 0.432089
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[31]" 1.0613
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_2/en" 1.77636e-15
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[31]" 1.6038
cap "SRegister_10$1_0/out[6]" "out[31]" 0.983034
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "out[31]" 1.77636e-15
cap "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[31]" 0.268122
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[31]" 1.80216
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[31]" 6.54786
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.777538
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "out[31]" 12.8751
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[31]" 0.596358
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[31]" 2.23217
cap "SRegister_10$1_0/default7" "out[31]" 0.790283
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[31]" 2.11287
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[31]" 7.61826
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[31]" 1.34949
cap "SRegister_10$1_0/Register_unitcell$1_2/en" "out[31]" 0.948109
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[31]" 1.0613
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_3/en" 1.77636e-15
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.92232
cap "SRegister_10$1_0/out[7]" "out[31]" 0.983034
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[31]" 1.15333
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.432089
cap "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[31]" 2.56604
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[31]" 0.857642
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[31]" 0.596358
cap "SRegister_10$1_0/Register_unitcell$1_3/en" "out[31]" 11.905
cap "SRegister_10$1_0/default8" "out[31]" 2.02237
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[31]" 0.585943
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.944515
cap "out[31]" "SRegister_10$1_0/default8" 8.55615
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.777538
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[31]" 2.23217
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_3/en" 1.91828
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[31]" 1.0613
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[31]" 1.37167
cap "SRegister_10$1_0/default8" "out[31]" 7.40441
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.61543
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[31]" 2.50282
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_4/en" 1.77636e-15
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.432089
cap "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[31]" 0.950613
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_4/en" 1.77636e-15
cap "SRegister_10$1_0/out[8]" "out[31]" 0.983034
cap "SRegister_10$1_0/default8" "out[31]" 1.6038
cap "SRegister_10$1_0/Register_unitcell$1_4/en" "out[31]" 12.7254
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.21614
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[31]" 1.80216
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.777538
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[31]" 0.596358
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[31]" 2.23217
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[31]" 2.11287
cap "SRegister_10$1_0/default9" "out[31]" 0.789219
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[31]" 1.27841
cap "SRegister_10$1_0/Register_unitcell$1_4/en" "out[31]" 1.09781
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[31]" 7.51564
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.432089
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[31]" 1.0613
cap "SRegister_10$1_0/Register_unitcell$1_5/en" "out[31]" 1.77636e-15
cap "out[31]" "SRegister_10$1_0/out[9]" 0.983034
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 5.35664
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[31]" 2.56604
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.2244
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[31]" 0.770698
cap "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[31]" 1.60903
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[31]" 0.596358
cap "SRegister_10$1_0/Register_unitcell$1_5/en" "out[31]" 11.8366
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.03146
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.471236
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 8.46769
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 2.23217
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.777538
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_5/en" 1.98666
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 1.64163
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.0613
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.34731
cap "out[31]" "SRegister_10$1_0/default10" 0.790283
cap "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "out[31]" 0.432089
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 2.50282
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.75381
cap "out[31]" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -3.55271e-15
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "m1_950816_513481#" -3.55271e-15
cap "SRegister_10$1_2/q" "m1_957072_503439#" 0.794042
cap "SRegister_10$1_2/default10" "SRegister_10$1_2/q" 1.42109e-14
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 8.32339
cap "SRegister_10$1_2/default10" "m1_950816_513481#" 8.33599
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0937199
cap "SRegister_10$1_2/q" "m1_950816_515042#" 8.01784
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "m1_950816_513481#" 4.62648
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/q" 5.99316
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "m1_950816_513481#" 20.2444
cap "SRegister_10$1_2/default10" "m1_950816_515042#" 0.0418947
cap "SRegister_10$1_2/out[10]" "m1_950816_513481#" 2.33352
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m1_950816_513481#" 14.3805
cap "SRegister_10$1_2/default10" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -15.0804
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "m1_950816_513481#" 2.10617
cap "m1_950816_513481#" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 11.9976
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "m1_950816_513481#" 4.75587
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "m1_950816_515042#" 18.2323
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m1_957072_503439#" 0.130901
cap "SRegister_10$1_2/q" "m1_950816_513481#" 40.2828
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m1_950816_515042#" 5.45791
cap "m1_950816_515042#" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.17458
cap "SRegister_10$1_2/default10" "SRegister_10$1_2/Register_unitcell$1_5/VDDd" -28.6238
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.100659
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "m1_950816_515042#" 1.15729
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "m1_950816_513481#" 36.8833
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "m1_950816_515042#" 3.95212
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "m1_950816_513481#" 10.0144
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "m1_950816_513481#" 67.1549
cap "SRegister_10$1_2/q" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.473479
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.0239321
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "m1_950816_515042#" 0.712176
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "m1_950816_513481#" 6.4859
cap "SRegister_10$1_2/Register_unitcell$1_5/VDDd" "m1_950816_515042#" 43.8205
cap "SRegister_10$1_2/Register_unitcell$1_5/VDDd" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.10332
cap "SRegister_10$1_2/default10" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.545969
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_2/default10" -1.77636e-15
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.0906256
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "m1_950816_515042#" 10.707
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "m1_950816_515042#" 24.6578
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "m1_950816_513481#" 6.3959
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "m1_950816_515042#" 2.49648
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "m1_950816_513481#" 15.095
cap "SRegister_10$1_2/q" "m1_950816_513481#" 15.4615
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "m1_950816_513481#" 0.802261
cap "SRegister_10$1_2/Register_unitcell$1_5/VDDd" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 8.42661
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_2/Register_unitcell$1_5/VDDd" 12.4995
cap "m1_950816_513481#" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 8.14611
cap "SRegister_10$1_2/default10" "m1_950816_513481#" 9.7803
cap "SRegister_10$1_2/Register_unitcell$1_5/VDDd" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.0256
cap "SRegister_10$1_2/default10" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.107839
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 1.30383
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 1.14318
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "m1_950816_513481#" 3.02266
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0323715
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1224_652#" "m1_950816_513481#" 1.72843
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "m1_950816_513481#" 3.48895
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.19081
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "m1_950816_515042#" 6.625
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "m1_950816_513481#" 20.9171
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "m1_950816_513481#" 0.394778
cap "m1_950816_515042#" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.48546
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_652#" "m1_950816_513481#" 0.507149
cap "SRegister_10$1_2/Register_unitcell$1_5/VDDd" "m1_950816_513481#" 54.1277
cap "SRegister_10$1_2/Register_unitcell$1_5/VDDd" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 18.6469
cap "m1_950816_513481#" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 0.0525452
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 5.46248
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 19.1081
cap "SRegister_10$1_2/Register_unitcell$1_5/phi2" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.06278
cap "SRegister_10$1_2/Register_unitcell$1_5/VDDd" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 37.6896
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 1.77882
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_5/phi2" 1.49227
cap "SRegister_10$1_2/Register_unitcell$1_5/VDDd" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 1.20397
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.130643
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 0.951835
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 5.70679
cap "SRegister_10$1_2/Register_unitcell$1_5/phi2" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 2.21355
cap "SRegister_10$1_2/Register_unitcell$1_5/phi2" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" 1.32367
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 18.712
cap "SRegister_10$1_2/Register_unitcell$1_5/phi2" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 29.3704
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_5/phi2" 0.656064
cap "SRegister_10$1_2/Register_unitcell$1_5/VDDd" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.11932
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 0.257656
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 38.9647
cap "SRegister_10$1_2/Register_unitcell$1_5/VDDd" "SRegister_10$1_2/Register_unitcell$1_5/phi2" 57.4369
cap "SRegister_10$1_2/Register_unitcell$1_5/phi2" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.542324
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 7.30177
cap "SRegister_10$1_2/Register_unitcell$1_5/VDDd" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.759349
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 4.36041
cap "SRegister_10$1_2/default10" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 15.1412
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 1.46911
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 1.53142
cap "SRegister_10$1_2/default10" "SRegister_10$1_2/Register_unitcell$1_5/VDDd" -28.4152
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 22.4467
cap "SRegister_10$1_2/Register_unitcell$1_5/phi1" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" 2.36171
cap "SRegister_10$1_2/Register_unitcell$1_5/VDDd" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.171921
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0112653
cap "SRegister_10$1_2/Register_unitcell$1_5/VDDd" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 6.28156
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0644902
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.899355
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_5/phi2" 2.02358
cap "SRegister_10$1_2/default9" "SRegister_10$1_2/Register_unitcell$1_4/q" 2.30576
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_5/phi1" -14.9399
cap "SRegister_10$1_2/Register_unitcell$1_5/phi1" "SRegister_10$1_2/Register_unitcell$1_5/phi2" -255.657
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_4/q" 0.330171
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 14.3644
cap "SRegister_10$1_2/Register_unitcell$1_4/q" "SRegister_10$1_2/Register_unitcell$1_5/phi2" 1.38708
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "SRegister_10$1_2/Register_unitcell$1_5/phi1" -0.27187
cap "SRegister_10$1_2/Register_unitcell$1_5/phi2" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.28229
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_5/phi2" 1.35336
cap "SRegister_10$1_2/Register_unitcell$1_4/q" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 37.3773
cap "SRegister_10$1_2/Register_unitcell$1_5/phi1" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 2.71627
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/default9" -28.4152
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 19.0517
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_5/phi2" 57.4853
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" "SRegister_10$1_2/Register_unitcell$1_5/phi2" 0.463214
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 18.4534
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 17.1351
cap "SRegister_10$1_2/default9" "SRegister_10$1_2/Register_unitcell$1_5/phi2" 1.91461
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 0.492741
cap "SRegister_10$1_2/out[9]" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.340249
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.0682572
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_4/q" 0.959598
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_5/phi1" -0.622128
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/default9" 0.852127
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 3.12828
cap "SRegister_10$1_2/out[9]" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 7.8208
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 0.394778
cap "SRegister_10$1_2/out[9]" "SRegister_10$1_2/Register_unitcell$1_4/q" 0.927847
cap "SRegister_10$1_2/default9" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 20.0947
cap "SRegister_10$1_2/default9" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -28.4152
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_5/en" 0.215456
cap "SRegister_10$1_2/Register_unitcell$1_5/phi1" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 4.04229
cap "SRegister_10$1_2/Register_unitcell$1_5/phi1" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.882283
cap "SRegister_10$1_2/Register_unitcell$1_5/phi1" "SRegister_10$1_2/Register_unitcell$1_5/phi2" -1005.02
cap "SRegister_10$1_2/Register_unitcell$1_4/q" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 9.57058
cap "SRegister_10$1_2/Register_unitcell$1_5/phi1" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.11169
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_5/en" 0.0193059
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 6.19912
cap "SRegister_10$1_2/Register_unitcell$1_5/phi1" "SRegister_10$1_2/out[9]" -0.358876
cap "SRegister_10$1_2/Register_unitcell$1_5/phi1" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.00920708
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 6.28156
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_5/phi2" -9.51534
cap "SRegister_10$1_2/Register_unitcell$1_4/q" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 3.74063
cap "SRegister_10$1_2/Register_unitcell$1_5/phi1" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 3.18502
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_5/phi2" 0.401143
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_5/en" 0.0644902
cap "SRegister_10$1_2/Register_unitcell$1_5/phi1" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.302593
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.10332
cap "SRegister_10$1_2/Register_unitcell$1_5/phi1" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 11.6107
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_5/en" 0.0702103
cap "SRegister_10$1_2/Register_unitcell$1_4/q" "SRegister_10$1_2/Register_unitcell$1_5/en" 0.56275
cap "SRegister_10$1_2/Register_unitcell$1_5/phi1" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 1.08871
cap "SRegister_10$1_2/Register_unitcell$1_5/phi1" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 4.26745
cap "SRegister_10$1_2/Register_unitcell$1_5/phi1" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.21659
cap "SRegister_10$1_2/Register_unitcell$1_5/phi1" "SRegister_10$1_2/Register_unitcell$1_5/en" -57.8294
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.879122
cap "SRegister_10$1_2/Register_unitcell$1_4/q" "SRegister_10$1_2/Register_unitcell$1_5/phi2" 1.63987
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.11932
cap "SRegister_10$1_2/Register_unitcell$1_5/phi1" "SRegister_10$1_2/default9" -15.3998
cap "SRegister_10$1_2/Register_unitcell$1_5/phi1" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.019342
cap "SRegister_10$1_2/Register_unitcell$1_5/phi1" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.817257
cap "SRegister_10$1_2/default9" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.106391
cap "SRegister_10$1_2/default9" "SRegister_10$1_2/Register_unitcell$1_5/phi1" -17.972
cap "SRegister_10$1_2/Register_unitcell$1_4/en" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.753958
cap "SRegister_10$1_2/Register_unitcell$1_5/phi1" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 1.43878
cap "SRegister_10$1_2/Register_unitcell$1_5/phi2" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 12.2193
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 3.34909
cap "SRegister_10$1_2/Register_unitcell$1_5/phi1" "SRegister_10$1_2/Register_unitcell$1_5/phi2" -1005.02
cap "SRegister_10$1_2/Register_unitcell$1_4/en" "SRegister_10$1_2/Register_unitcell$1_5/phi1" -57.6951
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.186473
cap "SRegister_10$1_2/Register_unitcell$1_5/phi1" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.107591
cap "SRegister_10$1_2/default9" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" -8.88178e-16
cap "SRegister_10$1_2/Register_unitcell$1_4/VDDd" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 38.4325
cap "SRegister_10$1_2/Register_unitcell$1_4/VDDd" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 12.4011
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_4/q" -0.462718
cap "SRegister_10$1_2/Register_unitcell$1_4/VDDd" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 3.03369
cap "SRegister_10$1_2/Register_unitcell$1_4/en" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.068001
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 20.8825
cap "SRegister_10$1_2/Register_unitcell$1_5/phi1" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 0.00275555
cap "SRegister_10$1_2/default9" "SRegister_10$1_2/Register_unitcell$1_4/VDDd" -28.6238
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0233023
cap "SRegister_10$1_2/Register_unitcell$1_5/phi1" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.49051
cap "SRegister_10$1_2/Register_unitcell$1_4/VDDd" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 3.4376
cap "SRegister_10$1_2/default9" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.543466
cap "SRegister_10$1_2/Register_unitcell$1_4/VDDd" "SRegister_10$1_2/Register_unitcell$1_5/phi2" -25.1612
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_4/en" 0.709427
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_5/phi2" 3.82941
cap "SRegister_10$1_2/Register_unitcell$1_4/q" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 2.43554
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.088566
cap "SRegister_10$1_2/Register_unitcell$1_5/phi1" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 37.8967
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 2.89223
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 0.315128
cap "SRegister_10$1_2/Register_unitcell$1_4/VDDd" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 8.30683
cap "SRegister_10$1_2/Register_unitcell$1_4/VDDd" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 16.0512
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_4/phi1" 6.82161
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0250191
cap "SRegister_10$1_2/Register_unitcell$1_4/VDDd" "SRegister_10$1_2/Register_unitcell$1_4/phi2" 28.8659
cap "SRegister_10$1_2/Register_unitcell$1_4/phi1" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 3.48134
cap "SRegister_10$1_2/out[8]" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.340249
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.0682572
cap "SRegister_10$1_2/Register_unitcell$1_4/phi1" "SRegister_10$1_2/default9" -8.29406
cap "SRegister_10$1_2/Register_unitcell$1_4/en" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0626422
cap "SRegister_10$1_2/Register_unitcell$1_3/q" "SRegister_10$1_2/Register_unitcell$1_4/phi1" 6.3804
cap "SRegister_10$1_2/Register_unitcell$1_4/VDDd" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.10332
cap "SRegister_10$1_2/Register_unitcell$1_4/phi1" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 4.39716
cap "SRegister_10$1_2/Register_unitcell$1_4/VDDd" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 2.84396
cap "SRegister_10$1_2/Register_unitcell$1_3/q" "SRegister_10$1_2/default9" 2.30576
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/Register_unitcell$1_4/phi1" 0.21932
cap "SRegister_10$1_2/Register_unitcell$1_4/en" "SRegister_10$1_2/Register_unitcell$1_4/phi1" -57.6841
cap "SRegister_10$1_2/Register_unitcell$1_4/phi1" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.284925
cap "SRegister_10$1_2/Register_unitcell$1_4/en" "SRegister_10$1_2/Register_unitcell$1_3/q" 0.330171
cap "SRegister_10$1_2/Register_unitcell$1_4/VDDd" "SRegister_10$1_2/Register_unitcell$1_4/phi1" 0.790381
cap "SRegister_10$1_2/Register_unitcell$1_4/phi1" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.136743
cap "SRegister_10$1_2/Register_unitcell$1_4/VDDd" "SRegister_10$1_2/default9" -28.4152
cap "SRegister_10$1_2/Register_unitcell$1_4/en" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0112653
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_2/Register_unitcell$1_4/phi1" 0.0229482
cap "SRegister_10$1_2/Register_unitcell$1_4/VDDd" "SRegister_10$1_2/Register_unitcell$1_3/q" 0.735561
cap "SRegister_10$1_2/Register_unitcell$1_3/q" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.224037
cap "SRegister_10$1_2/Register_unitcell$1_4/phi1" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.23287
cap "SRegister_10$1_2/Register_unitcell$1_4/VDDd" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.11932
cap "SRegister_10$1_2/default9" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.852127
cap "SRegister_10$1_2/Register_unitcell$1_4/phi1" "SRegister_10$1_2/Register_unitcell$1_4/phi2" -991.275
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_2/Register_unitcell$1_4/phi1" 0.0131759
cap "SRegister_10$1_2/default9" "SRegister_10$1_2/Register_unitcell$1_4/phi2" 1.91461
cap "SRegister_10$1_2/Register_unitcell$1_3/q" "SRegister_10$1_2/Register_unitcell$1_4/phi2" 0.375293
cap "SRegister_10$1_2/Register_unitcell$1_4/phi1" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 2.0789
cap "SRegister_10$1_2/out[8]" "SRegister_10$1_2/Register_unitcell$1_3/q" 0.927847
cap "SRegister_10$1_2/Register_unitcell$1_4/en" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0644902
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_2/Register_unitcell$1_4/phi1" 0.00920708
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 6.28156
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_4/phi1" 6.38186
cap "SRegister_10$1_2/Register_unitcell$1_4/en" "SRegister_10$1_2/Register_unitcell$1_4/phi1" -56.8396
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_3/q" 3.74063
cap "SRegister_10$1_2/Register_unitcell$1_4/en" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0702103
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_4/phi1" 0.0561697
cap "SRegister_10$1_2/Register_unitcell$1_4/en" "SRegister_10$1_2/Register_unitcell$1_3/q" 0.56275
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_4/phi1" 2.78918
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_4/phi2" 17.0153
cap "SRegister_10$1_2/default8" "SRegister_10$1_2/Register_unitcell$1_4/phi1" -0.504195
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.54905
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_4/phi1" 0.302593
cap "SRegister_10$1_2/out[8]" "SRegister_10$1_2/Register_unitcell$1_4/phi1" 7.46192
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_4/phi1" 2.33566
cap "SRegister_10$1_2/Register_unitcell$1_3/q" "SRegister_10$1_2/Register_unitcell$1_4/phi1" 16.2339
cap "SRegister_10$1_2/Register_unitcell$1_4/phi2" "SRegister_10$1_2/Register_unitcell$1_4/phi1" -1002.14
cap "SRegister_10$1_2/Register_unitcell$1_4/phi2" "SRegister_10$1_2/Register_unitcell$1_3/q" 1.63987
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_4/phi1" 0.461093
cap "SRegister_10$1_2/default8" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -28.4152
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_4/phi1" 2.9342
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_4/phi1" 0.00409833
cap "SRegister_10$1_2/Register_unitcell$1_3/VDDd" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 18.6003
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0193059
cap "SRegister_10$1_2/Register_unitcell$1_3/VDDd" "SRegister_10$1_2/Register_unitcell$1_4/phi1" 9.90389
cap "SRegister_10$1_2/Register_unitcell$1_3/VDDd" "SRegister_10$1_2/Register_unitcell$1_4/phi2" -14.2338
cap "SRegister_10$1_2/default8" "SRegister_10$1_2/Register_unitcell$1_3/VDDd" -28.6238
cap "SRegister_10$1_2/Register_unitcell$1_4/phi1" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.18191
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.0906256
cap "SRegister_10$1_2/Register_unitcell$1_3/VDDd" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 9.97751
cap "SRegister_10$1_2/Register_unitcell$1_4/phi1" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.019342
cap "SRegister_10$1_2/Register_unitcell$1_3/VDDd" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 8.42661
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.0239321
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_4/phi1" 1.45288
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0644902
cap "SRegister_10$1_2/Register_unitcell$1_4/phi1" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 1.47827
cap "SRegister_10$1_2/Register_unitcell$1_4/phi1" "SRegister_10$1_2/Register_unitcell$1_3/en" -57.9265
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.71626
cap "SRegister_10$1_2/Register_unitcell$1_4/phi1" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.00920708
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.19081
cap "SRegister_10$1_2/Register_unitcell$1_4/phi1" "SRegister_10$1_2/Register_unitcell$1_3/q" 2.43554
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.924882
cap "SRegister_10$1_2/Register_unitcell$1_4/phi1" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 6.50306
cap "SRegister_10$1_2/Register_unitcell$1_3/q" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.473479
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_4/phi1" 0.826113
cap "SRegister_10$1_2/Register_unitcell$1_4/phi1" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.3081
cap "SRegister_10$1_2/Register_unitcell$1_3/VDDd" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.11932
cap "SRegister_10$1_2/default8" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.107839
cap "SRegister_10$1_2/Register_unitcell$1_4/phi2" "SRegister_10$1_2/Register_unitcell$1_4/phi1" -1005.02
cap "SRegister_10$1_2/default8" "SRegister_10$1_2/Register_unitcell$1_4/phi1" -18.3674
cap "SRegister_10$1_2/Register_unitcell$1_4/phi1" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.70443
cap "SRegister_10$1_2/Register_unitcell$1_4/phi1" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 16.8409
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_2/Register_unitcell$1_4/phi1" 0.00275555
cap "SRegister_10$1_2/Register_unitcell$1_4/phi2" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 3.0566
cap "SRegister_10$1_2/Register_unitcell$1_4/phi1" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 9.43107
cap "SRegister_10$1_2/Register_unitcell$1_4/phi2" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.8498
cap "SRegister_10$1_2/Register_unitcell$1_3/VDDd" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.10332
cap "SRegister_10$1_2/default8" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.545969
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 1.01245
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_3/phi2" 0.380745
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0112653
cap "SRegister_10$1_2/Register_unitcell$1_3/VDDd" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.133774
cap "SRegister_10$1_2/Register_unitcell$1_3/phi2" "SRegister_10$1_2/Register_unitcell$1_3/VDDd" 29.2268
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 0.0343368
cap "SRegister_10$1_2/Register_unitcell$1_3/phi2" "SRegister_10$1_2/Register_unitcell$1_3/phi1" -977.369
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 0.133218
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 1.40138
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.130643
cap "SRegister_10$1_2/Register_unitcell$1_3/VDDd" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.11932
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 4.39716
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_3/phi1" -57.4527
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/default8" 1.42109e-14
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 0.0131759
cap "SRegister_10$1_2/default8" "SRegister_10$1_2/Register_unitcell$1_3/VDDd" -28.4152
cap "SRegister_10$1_2/default8" "SRegister_10$1_2/Register_unitcell$1_3/phi1" -15.1522
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 0.0229482
cap "SRegister_10$1_2/Register_unitcell$1_3/phi2" "SRegister_10$1_2/Register_unitcell$1_3/en" 0.0376979
cap "SRegister_10$1_2/Register_unitcell$1_3/VDDd" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.171921
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 0.0650614
cap "SRegister_10$1_2/Register_unitcell$1_3/VDDd" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 6.28156
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 0.275577
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_3/VDDd" 0.759349
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 4.12403
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 2.60412
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 12.5401
cap "SRegister_10$1_2/Register_unitcell$1_3/VDDd" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 5.59117
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 4.10201
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 0.741263
cap "SRegister_10$1_2/Register_unitcell$1_2/q" "SRegister_10$1_2/Register_unitcell$1_3/en" 0.330171
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_2/Register_unitcell$1_2/q" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.959598
cap "SRegister_10$1_2/Register_unitcell$1_2/q" "SRegister_10$1_2/out[7]" 0.927847
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 5.42203
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 0.852127
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_3/phi2" 36.8678
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 6.78728
cap "SRegister_10$1_2/Register_unitcell$1_2/q" "SRegister_10$1_2/Register_unitcell$1_3/phi2" 0.375293
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_3/phi1" -57.0092
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_3/en" 0.0644902
cap "SRegister_10$1_2/Register_unitcell$1_3/phi1" "SRegister_10$1_2/out[7]" 6.86552
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 4.88123
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 18.4534
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/out[7]" 0.340249
cap "SRegister_10$1_2/Register_unitcell$1_2/q" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 13.6255
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 0.00920708
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -28.4152
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 0.0093485
cap "SRegister_10$1_2/Register_unitcell$1_3/phi1" "SRegister_10$1_2/Register_unitcell$1_3/phi2" -994.995
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 0.796089
cap "SRegister_10$1_2/Register_unitcell$1_2/q" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.30576
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.96955
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_3/phi2" 1.91461
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -2.22045e-16
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 1.15848
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0644902
cap "SRegister_10$1_2/Register_unitcell$1_3/phi2" "SRegister_10$1_2/Register_unitcell$1_3/phi1" -1005.02
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0702103
cap "SRegister_10$1_2/Register_unitcell$1_2/q" "SRegister_10$1_2/Register_unitcell$1_3/en" 0.56275
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.11932
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 0.882283
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 11.2651
cap "SRegister_10$1_2/Register_unitcell$1_3/phi1" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.019342
cap "SRegister_10$1_2/Register_unitcell$1_2/q" "SRegister_10$1_2/Register_unitcell$1_3/phi2" 1.63987
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -28.4152
cap "SRegister_10$1_2/Register_unitcell$1_3/phi1" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 4.26745
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.10332
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 4.5571
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 0.0315518
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 6.28156
cap "SRegister_10$1_2/Register_unitcell$1_3/phi1" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.00748075
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 0.302593
cap "SRegister_10$1_2/Register_unitcell$1_2/q" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 3.74063
cap "SRegister_10$1_2/Register_unitcell$1_3/phi1" "SRegister_10$1_2/out[7]" 0.596406
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_3/phi1" -14.3972
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0193059
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_3/phi1" -57.7569
cap "SRegister_10$1_2/Register_unitcell$1_3/phi1" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.77452
cap "SRegister_10$1_2/Register_unitcell$1_3/phi1" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.814186
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_3/phi2" -5.99223
cap "SRegister_10$1_2/Register_unitcell$1_3/phi1" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 4.04009
cap "SRegister_10$1_2/Register_unitcell$1_2/q" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 10.1578
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 1.45288
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_2/VDDd" -28.6238
cap "SRegister_10$1_2/Register_unitcell$1_2/VDDd" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 14.0432
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 0.00275555
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.0906256
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 37.3467
cap "SRegister_10$1_2/Register_unitcell$1_3/phi1" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 3.72854
cap "SRegister_10$1_2/Register_unitcell$1_2/VDDd" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 2.7643
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_2/en" 0.0324117
cap "SRegister_10$1_2/Register_unitcell$1_2/en" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.924882
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_2/Register_unitcell$1_2/VDDd" 36.2714
cap "SRegister_10$1_2/Register_unitcell$1_3/phi1" "SRegister_10$1_2/Register_unitcell$1_3/phi2" -1005.02
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.545969
cap "SRegister_10$1_2/Register_unitcell$1_2/q" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 2.43554
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 1.39641
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_2/Register_unitcell$1_3/phi2" 11.5183
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 0.315128
cap "SRegister_10$1_2/Register_unitcell$1_3/phi1" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 20.7331
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.19081
cap "SRegister_10$1_2/Register_unitcell$1_2/VDDd" "SRegister_10$1_2/Register_unitcell$1_3/phi2" -25.1612
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_2/VDDd" 3.20121
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_3/phi1" -0.0274535
cap "SRegister_10$1_2/Register_unitcell$1_2/VDDd" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 9.00371
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.107839
cap "SRegister_10$1_2/Register_unitcell$1_2/en" "SRegister_10$1_2/Register_unitcell$1_3/phi1" -57.6951
cap "SRegister_10$1_2/Register_unitcell$1_3/phi2" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 4.13917
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 0.00172633
cap "SRegister_10$1_2/Register_unitcell$1_3/phi1" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.8953
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_2/Register_unitcell$1_2/en" 0.753958
cap "SRegister_10$1_2/Register_unitcell$1_2/q" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.473479
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_3/phi1" -17.9685
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.0239321
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_2/default7" -1.77636e-15
cap "SRegister_10$1_2/Register_unitcell$1_2/VDDd" "SRegister_10$1_2/Register_unitcell$1_1/q" 0.735561
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_2/phi1" 5.92757
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_2/en" 0.0644902
cap "SRegister_10$1_2/Register_unitcell$1_2/VDDd" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.11932
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_2/phi1" 3.52371
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_2/phi1" -8.9589
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_2/phi1" 2.17632
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_1/q" 2.30576
cap "SRegister_10$1_2/Register_unitcell$1_2/phi1" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.0131759
cap "SRegister_10$1_2/Register_unitcell$1_1/q" "SRegister_10$1_2/Register_unitcell$1_2/phi1" 5.69574
cap "SRegister_10$1_2/Register_unitcell$1_2/VDDd" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 14.4092
cap "SRegister_10$1_2/Register_unitcell$1_1/q" "SRegister_10$1_2/out[6]" 0.927847
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_2/phi1" 0.158324
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_2/phi1" 4.39716
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_2/en" 0.0982315
cap "SRegister_10$1_2/Register_unitcell$1_2/phi2" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.0913788
cap "SRegister_10$1_2/Register_unitcell$1_2/VDDd" "SRegister_10$1_2/Register_unitcell$1_2/phi2" 28.8659
cap "SRegister_10$1_2/Register_unitcell$1_2/phi1" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.315062
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_1/q" 0.224037
cap "SRegister_10$1_2/Register_unitcell$1_2/VDDd" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.182244
cap "SRegister_10$1_2/Register_unitcell$1_2/en" "SRegister_10$1_2/Register_unitcell$1_2/phi1" -57.6841
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_2/Register_unitcell$1_2/phi1" 0.0229482
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.788758
cap "SRegister_10$1_2/Register_unitcell$1_2/en" "SRegister_10$1_2/Register_unitcell$1_1/q" 0.330171
cap "SRegister_10$1_2/Register_unitcell$1_2/VDDd" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.10332
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_2/phi2" 1.91461
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_2/phi1" 0.978879
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_2/en" 0.0112653
cap "SRegister_10$1_2/Register_unitcell$1_2/VDDd" "SRegister_10$1_2/default7" -28.4152
cap "SRegister_10$1_2/Register_unitcell$1_2/VDDd" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 3.08036
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/out[6]" 0.283998
cap "SRegister_10$1_2/Register_unitcell$1_2/phi2" "SRegister_10$1_2/Register_unitcell$1_2/phi1" -991.275
cap "SRegister_10$1_2/Register_unitcell$1_2/phi1" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 1.23812
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_2/phi1" 0.284925
cap "SRegister_10$1_2/Register_unitcell$1_2/phi2" "SRegister_10$1_2/Register_unitcell$1_1/q" 0.375293
cap "SRegister_10$1_2/Register_unitcell$1_2/VDDd" "SRegister_10$1_2/Register_unitcell$1_2/phi1" 0.769603
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_2/Register_unitcell$1_2/phi1" 0.00920708
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0250191
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_2/phi2" 19.1764
cap "SRegister_10$1_2/Register_unitcell$1_1/q" "SRegister_10$1_2/Register_unitcell$1_2/phi2" 1.63987
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 5.49803
cap "SRegister_10$1_2/Register_unitcell$1_2/phi1" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.402977
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/out[6]" 0.0562509
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_2/en" 0.0670199
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_2/phi1" 3.18819
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 4.19106
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_2/phi1" 0.894047
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_2/phi1" 0.141975
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/default6" -28.4152
cap "SRegister_10$1_2/Register_unitcell$1_2/phi1" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.55778
cap "SRegister_10$1_2/Register_unitcell$1_2/phi1" "SRegister_10$1_2/out[6]" 7.46192
cap "SRegister_10$1_2/Register_unitcell$1_1/q" "SRegister_10$1_2/Register_unitcell$1_2/phi1" 16.8211
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_2/phi1" 6.31114
cap "SRegister_10$1_2/Register_unitcell$1_2/phi1" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.30073
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_1/q" 3.74063
cap "SRegister_10$1_2/Register_unitcell$1_2/phi1" "SRegister_10$1_2/Register_unitcell$1_2/en" -56.8396
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0633695
cap "SRegister_10$1_2/Register_unitcell$1_1/q" "SRegister_10$1_2/Register_unitcell$1_2/en" 0.56275
cap "SRegister_10$1_2/Register_unitcell$1_2/phi1" "SRegister_10$1_2/Register_unitcell$1_2/phi2" -1001.59
cap "SRegister_10$1_2/Register_unitcell$1_2/phi1" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.19319
cap "SRegister_10$1_2/Register_unitcell$1_2/phi2" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.8498
cap "SRegister_10$1_2/Register_unitcell$1_1/VSSd" "SRegister_10$1_2/Register_unitcell$1_2/phi1" -15.5334
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_2/phi2" -14.2338
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 18.6003
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_2/phi1" 0.158897
cap "SRegister_10$1_2/Register_unitcell$1_2/phi1" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 0.00275555
cap "SRegister_10$1_2/Register_unitcell$1_2/phi1" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.8469
cap "SRegister_10$1_2/Register_unitcell$1_2/phi1" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 15.6623
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0644902
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.11932
cap "SRegister_10$1_2/Register_unitcell$1_2/phi1" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 9.31123
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_2/phi1" 0.00186311
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_2/phi1" 10.5152
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0193059
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.10332
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_2/phi1" -57.9265
cap "SRegister_10$1_2/Register_unitcell$1_1/VSSd" "SRegister_10$1_2/default6" -28.4152
cap "SRegister_10$1_2/Register_unitcell$1_2/phi1" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.019342
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_2/phi1" 1.45288
cap "SRegister_10$1_2/Register_unitcell$1_2/phi1" "SRegister_10$1_2/Register_unitcell$1_2/phi2" -1005.02
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.783534
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 6.07596
cap "SRegister_10$1_2/Register_unitcell$1_2/phi1" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.30295
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 8.42661
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.00319036
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.524344
cap "SRegister_10$1_2/Register_unitcell$1_2/phi1" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 1.70967
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_2/phi1" 0.254569
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.924882
cap "SRegister_10$1_2/Register_unitcell$1_2/phi1" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.00920708
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_2/phi1" 0.882283
cap "SRegister_10$1_2/Register_unitcell$1_2/phi1" "SRegister_10$1_2/Register_unitcell$1_1/q" 2.43554
cap "SRegister_10$1_2/Register_unitcell$1_2/phi2" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.10126
cap "SRegister_10$1_2/Register_unitcell$1_2/phi1" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 6.50306
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 0.156231
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 5.2881
cap "SRegister_10$1_2/Register_unitcell$1_1/phi1" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.40654
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_1/en" 0.0112653
cap "SRegister_10$1_2/Register_unitcell$1_1/phi2" "SRegister_10$1_2/Register_unitcell$1_1/en" 0.229615
cap "SRegister_10$1_2/Register_unitcell$1_1/VSSd" "SRegister_10$1_2/default6" -28.4152
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 6.28156
cap "SRegister_10$1_2/Register_unitcell$1_1/phi1" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.0131759
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_1/phi2" 0.380745
cap "SRegister_10$1_2/Register_unitcell$1_1/en" "SRegister_10$1_2/Register_unitcell$1_1/phi1" -57.4527
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 4.39716
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_1/en" 0.130643
cap "SRegister_10$1_2/Register_unitcell$1_1/phi2" "SRegister_10$1_2/Register_unitcell$1_1/phi1" -976.741
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 12.66
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 0.0214729
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 0.259215
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 2.54201
cap "SRegister_10$1_2/Register_unitcell$1_1/VSSd" "SRegister_10$1_2/Register_unitcell$1_1/phi1" -15.1522
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 2.73352
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.11932
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 1.07056
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_1/phi2" 30.9672
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.759349
cap "SRegister_10$1_2/Register_unitcell$1_9/q" "SRegister_10$1_2/Register_unitcell$1_1/phi2" 0.375293
cap "SRegister_10$1_2/Register_unitcell$1_1/phi1" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.900791
cap "SRegister_10$1_2/Register_unitcell$1_1/phi2" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 1.91461
cap "SRegister_10$1_2/Register_unitcell$1_9/q" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 12.9408
cap "SRegister_10$1_2/Register_unitcell$1_1/phi1" "SRegister_10$1_2/out[5]" 5.91024
cap "SRegister_10$1_2/Register_unitcell$1_1/phi1" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 2.1866
cap "SRegister_10$1_2/Register_unitcell$1_1/phi1" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 4.04002
cap "SRegister_10$1_2/Register_unitcell$1_9/q" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.30576
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.10332
cap "SRegister_10$1_2/Register_unitcell$1_9/q" "SRegister_10$1_2/out[5]" 0.927847
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 0.00147524
cap "SRegister_10$1_2/Register_unitcell$1_1/phi2" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 35.5058
cap "SRegister_10$1_2/Register_unitcell$1_1/phi1" "SRegister_10$1_2/Register_unitcell$1_1/en" -57.0817
cap "SRegister_10$1_2/Register_unitcell$1_1/phi1" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 4.16707
cap "SRegister_10$1_2/Register_unitcell$1_9/q" "SRegister_10$1_2/Register_unitcell$1_1/en" 0.330171
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_2/Register_unitcell$1_1/phi1" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.33294
cap "SRegister_10$1_2/Register_unitcell$1_9/q" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.959598
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 0.852127
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/out[5]" 0.340249
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -28.4152
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 0.00920708
cap "SRegister_10$1_2/Register_unitcell$1_1/phi1" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.0257105
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 6.82161
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_1/en" 0.0644902
cap "SRegister_10$1_2/Register_unitcell$1_1/phi1" "SRegister_10$1_2/Register_unitcell$1_1/phi2" -994.445
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 18.6253
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 2.2235
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.10332
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 11.8879
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 1.10036
cap "SRegister_10$1_2/Register_unitcell$1_1/phi2" "SRegister_10$1_2/Register_unitcell$1_1/phi1" -1005.02
cap "SRegister_10$1_2/Register_unitcell$1_1/phi2" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -2.46911
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_9/q" 2.84217e-14
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_1/en" 0.0644902
cap "SRegister_10$1_2/Register_unitcell$1_1/en" "SRegister_10$1_2/Register_unitcell$1_9/q" 0.56275
cap "SRegister_10$1_2/Register_unitcell$1_1/phi1" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 4.04009
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 6.28156
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 0.853539
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 4.26745
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.11932
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_1/phi1" -13.0152
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -28.4152
cap "SRegister_10$1_2/out[5]" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 1.55169
cap "SRegister_10$1_2/Register_unitcell$1_1/en" "SRegister_10$1_2/Register_unitcell$1_1/phi1" -57.6844
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 0.019342
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 0.702784
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.91508
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 0.302593
cap "SRegister_10$1_2/Register_unitcell$1_9/q" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 10.7451
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_9/q" 3.74063
cap "SRegister_10$1_2/Register_unitcell$1_1/en" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0702103
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_1/en" 0.0193059
cap "SRegister_10$1_2/Register_unitcell$1_1/phi2" "SRegister_10$1_2/Register_unitcell$1_9/q" 1.63987
cap "SRegister_10$1_2/Register_unitcell$1_9/VDDd" "SRegister_10$1_2/Register_unitcell$1_1/phi2" -25.1612
cap "SRegister_10$1_2/Register_unitcell$1_9/VDDd" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 34.1103
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_2/Register_unitcell$1_9/en" 0.753958
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.19081
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 1.45288
cap "SRegister_10$1_2/Register_unitcell$1_1/phi1" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 3.0067
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 0.00920708
cap "SRegister_10$1_2/Register_unitcell$1_9/VDDd" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 15.6852
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 0.0287434
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 0.00275555
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 4.27956
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 1.20841
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_2/Register_unitcell$1_1/phi2" 10.8173
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.545969
cap "SRegister_10$1_2/Register_unitcell$1_9/VDDd" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 2.84003
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_1/phi1" -17.9685
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 0.315128
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_9/VDDd" -28.6238
cap "SRegister_10$1_2/Register_unitcell$1_9/q" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.473479
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.0906256
cap "SRegister_10$1_2/Register_unitcell$1_9/q" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 2.43554
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 0.00409833
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 18.1098
cap "SRegister_10$1_2/Register_unitcell$1_9/VDDd" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 8.57848
cap "SRegister_10$1_2/Register_unitcell$1_9/en" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.924882
cap "SRegister_10$1_2/Register_unitcell$1_9/VDDd" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 2.86548
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.0239321
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -1.77636e-15
cap "SRegister_10$1_2/Register_unitcell$1_9/en" "SRegister_10$1_2/Register_unitcell$1_1/phi1" -57.6951
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.107839
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_1/phi2" 3.92595
cap "SRegister_10$1_2/Register_unitcell$1_1/phi1" "SRegister_10$1_2/Register_unitcell$1_1/phi2" -1005.02
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 36.7967
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 3.86142
cap "SRegister_10$1_2/Register_unitcell$1_9/phi1" "SRegister_10$1_2/default5" -9.62374
cap "SRegister_10$1_2/Register_unitcell$1_9/phi1" "SRegister_10$1_2/Register_unitcell$1_9/VDDd" 0.762568
cap "SRegister_10$1_2/Register_unitcell$1_9/VDDd" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 3.44153
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 0.0131759
cap "SRegister_10$1_2/Register_unitcell$1_9/phi1" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 4.39716
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 0.284925
cap "SRegister_10$1_2/Register_unitcell$1_9/en" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0112653
cap "SRegister_10$1_2/Register_unitcell$1_8/q" "SRegister_10$1_2/default5" 2.30576
cap "SRegister_10$1_2/Register_unitcell$1_8/q" "SRegister_10$1_2/Register_unitcell$1_9/VDDd" 0.735561
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 0.0229482
cap "SRegister_10$1_2/out[4]" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.207168
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 0.971371
cap "SRegister_10$1_2/Register_unitcell$1_9/en" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0644902
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_9/VDDd" 0.607479
cap "SRegister_10$1_2/Register_unitcell$1_9/VDDd" "SRegister_10$1_2/default5" -28.4152
cap "SRegister_10$1_2/Register_unitcell$1_9/phi1" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.180703
cap "SRegister_10$1_2/Register_unitcell$1_9/VDDd" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 2.11932
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 2.27374
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 0.373177
cap "SRegister_10$1_2/Register_unitcell$1_8/q" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.224037
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 0.00920708
cap "SRegister_10$1_2/Register_unitcell$1_9/phi1" "SRegister_10$1_2/Register_unitcell$1_9/phi2" -991.275
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/default5" 0.702204
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_9/VDDd" 12.7672
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 4.74697
cap "SRegister_10$1_2/Register_unitcell$1_8/q" "SRegister_10$1_2/Register_unitcell$1_9/phi2" 0.375293
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_9/phi2" 0.304596
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_9/phi2" 1.91461
cap "SRegister_10$1_2/Register_unitcell$1_9/VDDd" "SRegister_10$1_2/Register_unitcell$1_9/phi2" 28.8659
cap "SRegister_10$1_2/Register_unitcell$1_9/phi1" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 3.71171
cap "SRegister_10$1_2/Register_unitcell$1_9/en" "SRegister_10$1_2/Register_unitcell$1_9/phi1" -57.6841
cap "SRegister_10$1_2/Register_unitcell$1_9/en" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.130643
cap "SRegister_10$1_2/out[4]" "SRegister_10$1_2/Register_unitcell$1_8/q" 0.927847
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.0250191
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_9/VDDd" 2.10332
cap "SRegister_10$1_2/Register_unitcell$1_8/q" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 5.01107
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.0682572
cap "SRegister_10$1_2/Register_unitcell$1_9/en" "SRegister_10$1_2/Register_unitcell$1_8/q" 0.330171
cap "SRegister_10$1_2/Register_unitcell$1_9/phi1" "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.76123
cap "SRegister_10$1_2/Register_unitcell$1_9/phi1" "SRegister_10$1_2/Register_unitcell$1_9/en" -56.8396
cap "SRegister_10$1_2/Register_unitcell$1_9/phi1" "SRegister_10$1_2/out[4]" 7.46192
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/out[4]" 0.133081
cap "SRegister_10$1_2/Register_unitcell$1_8/q" "SRegister_10$1_2/Register_unitcell$1_9/en" 0.56275
cap "SRegister_10$1_2/default4" "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -1.77636e-15
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 6.20969
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 5.83308
cap "SRegister_10$1_2/Register_unitcell$1_9/phi1" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.287599
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_9/phi2" 21.3375
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_8/q" 3.74063
cap "SRegister_10$1_2/default4" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -28.4152
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_9/en" 0.0609582
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 2.07464
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 4.42784
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 3.1957
cap "SRegister_10$1_2/Register_unitcell$1_9/phi1" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.340359
cap "SRegister_10$1_2/Register_unitcell$1_8/q" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 17.4083
cap "SRegister_10$1_2/Register_unitcell$1_9/phi1" "SRegister_10$1_2/Register_unitcell$1_9/phi2" -1001.04
cap "SRegister_10$1_2/Register_unitcell$1_8/q" "SRegister_10$1_2/Register_unitcell$1_9/phi2" 1.63987
cap "SRegister_10$1_2/Register_unitcell$1_9/phi1" "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.32639
cap "SRegister_10$1_2/default4" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 0.803703
cap "SRegister_10$1_2/default4" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.149923
cap "SRegister_10$1_2/Register_unitcell$1_8/VDDd" "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 2.99015
cap "SRegister_10$1_2/default4" "SRegister_10$1_2/Register_unitcell$1_9/phi1" -18.3496
cap "SRegister_10$1_2/Register_unitcell$1_8/VDDd" "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 18.6003
cap "SRegister_10$1_2/Register_unitcell$1_8/VDDd" "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 8.42661
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_9/phi1" -57.9265
cap "SRegister_10$1_2/Register_unitcell$1_8/VDDd" "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.85373
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 0.00920708
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 1.94107
cap "SRegister_10$1_2/Register_unitcell$1_8/VDDd" "SRegister_10$1_2/Register_unitcell$1_9/phi2" -14.2338
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 1.45739
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_2/Register_unitcell$1_9/phi2" 1.23648
cap "SRegister_10$1_2/Register_unitcell$1_8/VDDd" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 10.4969
cap "SRegister_10$1_2/Register_unitcell$1_8/VDDd" "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.10332
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_9/phi2" 3.8498
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 13.0172
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 2.29799
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.0193059
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 9.19138
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 2.27886
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 0.882283
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_8/q" -0.473479
cap "SRegister_10$1_2/default4" "SRegister_10$1_2/Register_unitcell$1_8/VDDd" -28.6238
cap "SRegister_10$1_2/Register_unitcell$1_9/phi1" "SRegister_10$1_2/Register_unitcell$1_9/phi2" -1005.02
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.0906256
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 0.014994
cap "SRegister_10$1_2/Register_unitcell$1_8/VDDd" "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.11932
cap "SRegister_10$1_2/default4" "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.107839
cap "SRegister_10$1_2/Register_unitcell$1_9/phi1" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 0.00275555
cap "SRegister_10$1_2/default4" "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.545969
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.332427
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 6.50306
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 0.135885
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.0644902
cap "SRegister_10$1_2/Register_unitcell$1_9/phi1" "SRegister_10$1_2/Register_unitcell$1_8/q" 2.43554
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 0.019342
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 0.0030612
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.924882
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.00925205
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.0239321
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.19081
cap "SRegister_10$1_2/default4" "SRegister_10$1_2/Register_unitcell$1_8/VDDd" -28.4152
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_8/en" 0.0112653
cap "SRegister_10$1_2/Register_unitcell$1_8/phi1" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.00103713
cap "SRegister_10$1_2/Register_unitcell$1_8/en" "SRegister_10$1_2/Register_unitcell$1_8/phi1" -57.4527
cap "SRegister_10$1_2/Register_unitcell$1_8/phi2" "SRegister_10$1_2/Register_unitcell$1_8/en" 0.421531
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 2.58916
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_8/VDDd" 0.759349
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 0.0122937
cap "SRegister_10$1_2/default4" "SRegister_10$1_2/Register_unitcell$1_8/phi1" -15.1482
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 0.248494
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_8/en" 0.130643
cap "SRegister_10$1_2/Register_unitcell$1_8/phi1" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.12868
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 0.0131759
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 12.7798
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_8/phi2" 0.380745
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_8/VDDd" 2.11932
cap "SRegister_10$1_2/Register_unitcell$1_8/phi2" "SRegister_10$1_2/Register_unitcell$1_8/VDDd" 31.892
cap "SRegister_10$1_2/Register_unitcell$1_8/VDDd" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 4.71158
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 4.39716
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 0.179243
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 2.46138
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 1.4115
cap "SRegister_10$1_2/Register_unitcell$1_8/phi2" "SRegister_10$1_2/Register_unitcell$1_8/phi1" -974.646
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_8/VDDd" 6.28156
cap "SRegister_10$1_2/Register_unitcell$1_8/phi2" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 1.91461
cap "SRegister_10$1_2/Register_unitcell$1_8/phi1" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.64785
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/out[3]" 0.340249
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_2/Register_unitcell$1_7/q" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.30576
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.10332
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 4.16707
cap "SRegister_10$1_2/Register_unitcell$1_8/en" "SRegister_10$1_2/Register_unitcell$1_8/phi1" -57.1542
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 2.33097
cap "SRegister_10$1_2/Register_unitcell$1_8/en" "SRegister_10$1_2/Register_unitcell$1_7/q" 0.330171
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 0.852127
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 0.0106545
cap "SRegister_10$1_2/Register_unitcell$1_8/phi2" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 34.1437
cap "SRegister_10$1_2/Register_unitcell$1_8/phi1" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.00983
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_8/en" 0.0644902
cap "SRegister_10$1_2/Register_unitcell$1_7/q" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.959598
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -28.4152
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 0.0364317
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 18.6253
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 0.00920708
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 6.82161
cap "SRegister_10$1_2/out[3]" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 4.95495
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 1.07885
cap "SRegister_10$1_2/out[3]" "SRegister_10$1_2/Register_unitcell$1_7/q" 0.927847
cap "SRegister_10$1_2/Register_unitcell$1_8/phi2" "SRegister_10$1_2/Register_unitcell$1_8/phi1" -993.895
cap "SRegister_10$1_2/Register_unitcell$1_7/q" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 12.2562
cap "SRegister_10$1_2/Register_unitcell$1_8/phi2" "SRegister_10$1_2/Register_unitcell$1_7/q" 0.375293
cap "SRegister_10$1_2/Register_unitcell$1_8/phi1" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.04225
cap "SRegister_10$1_2/Register_unitcell$1_8/phi1" "SRegister_10$1_2/Register_unitcell$1_8/en" -57.6119
cap "SRegister_10$1_2/Register_unitcell$1_8/phi1" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -11.623
cap "SRegister_10$1_2/default3" "SRegister_10$1_2/Register_unitcell$1_8/phi2" 1.054
cap "SRegister_10$1_2/Register_unitcell$1_8/phi1" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 1.65347
cap "SRegister_10$1_2/Register_unitcell$1_7/q" "SRegister_10$1_2/default3" 3.74063
cap "SRegister_10$1_2/default3" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 1.27307
cap "SRegister_10$1_2/Register_unitcell$1_7/q" "SRegister_10$1_2/Register_unitcell$1_8/phi2" 1.63987
cap "SRegister_10$1_2/default3" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 6.28156
cap "SRegister_10$1_2/Register_unitcell$1_8/phi1" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.740062
cap "SRegister_10$1_2/Register_unitcell$1_8/en" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0193059
cap "SRegister_10$1_2/Register_unitcell$1_8/phi1" "SRegister_10$1_2/out[3]" 2.50697
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/default3" -28.4152
cap "SRegister_10$1_2/default3" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.10332
cap "SRegister_10$1_2/Register_unitcell$1_8/phi1" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 4.26745
cap "SRegister_10$1_2/Register_unitcell$1_8/phi1" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.019342
cap "SRegister_10$1_2/Register_unitcell$1_7/q" "SRegister_10$1_2/Register_unitcell$1_8/en" 0.56275
cap "SRegister_10$1_2/Register_unitcell$1_8/en" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0644902
cap "SRegister_10$1_2/Register_unitcell$1_8/en" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0702103
cap "SRegister_10$1_2/Register_unitcell$1_8/phi1" "SRegister_10$1_2/default3" 12.7905
cap "SRegister_10$1_2/Register_unitcell$1_8/phi1" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.302593
cap "SRegister_10$1_2/Register_unitcell$1_8/phi1" "SRegister_10$1_2/Register_unitcell$1_8/phi2" -1005.02
cap "SRegister_10$1_2/Register_unitcell$1_7/q" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 11.3323
cap "SRegister_10$1_2/Register_unitcell$1_8/phi1" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.487201
cap "SRegister_10$1_2/default3" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.11932
cap "SRegister_10$1_2/Register_unitcell$1_8/phi1" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 4.04009
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_2/default3" 31.9492
cap "SRegister_10$1_2/default3" "SRegister_10$1_2/Register_unitcell$1_8/phi2" -25.1612
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_2/Register_unitcell$1_7/en" 0.753958
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_7/en" 0.924882
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 0.662271
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_2/Register_unitcell$1_8/phi2" 10.1163
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_8/phi2" 3.8498
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 0.254569
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 3.22229
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/default3" 1.20608
cap "SRegister_10$1_2/Register_unitcell$1_8/phi1" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 0.00275555
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_2/default3" 17.3272
cap "SRegister_10$1_2/Register_unitcell$1_8/phi1" "SRegister_10$1_2/Register_unitcell$1_7/q" 2.43554
cap "SRegister_10$1_2/Register_unitcell$1_7/VSSd" "SRegister_10$1_2/Register_unitcell$1_8/phi1" -15.1532
cap "SRegister_10$1_2/Register_unitcell$1_7/VSSd" "SRegister_10$1_2/default3" -28.4152
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 1.45288
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 0.315128
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 4.8496
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 0.00920708
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_2/Register_unitcell$1_7/VSSd" -1.77636e-15
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_7/VSSd" -5.68434e-14
cap "SRegister_10$1_2/default3" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 2.95568
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 0.14222
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/Register_unitcell$1_8/phi1" -57.6951
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 36.2467
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 17.1106
cap "SRegister_10$1_2/Register_unitcell$1_8/phi1" "SRegister_10$1_2/Register_unitcell$1_8/phi2" -1005.02
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/default3" 8.42661
cap "SRegister_10$1_2/Register_unitcell$1_7/phi1" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 4.39716
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_2/Register_unitcell$1_7/phi1" "SRegister_10$1_2/Register_unitcell$1_7/en" -57.6841
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_2/Register_unitcell$1_7/phi1" 0.00920708
cap "SRegister_10$1_2/Register_unitcell$1_7/phi1" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" -10.2886
cap "SRegister_10$1_2/Register_unitcell$1_7/phi1" "SRegister_10$1_2/Register_unitcell$1_7/VDDd" 0.574954
cap "SRegister_10$1_2/Register_unitcell$1_0/q" "SRegister_10$1_2/Register_unitcell$1_7/en" 0.330171
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_2/Register_unitcell$1_7/phi2" 1.91461
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_7/phi1" 4.36752
cap "SRegister_10$1_2/Register_unitcell$1_7/phi2" "SRegister_10$1_2/Register_unitcell$1_7/VDDd" 28.8659
cap "SRegister_10$1_2/Register_unitcell$1_0/q" "SRegister_10$1_2/out[2]" 0.927847
cap "SRegister_10$1_2/Register_unitcell$1_0/q" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" 2.30576
cap "SRegister_10$1_2/Register_unitcell$1_0/q" "SRegister_10$1_2/Register_unitcell$1_7/VDDd" 0.735561
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_7/VDDd" 0.759349
cap "SRegister_10$1_2/Register_unitcell$1_7/phi1" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.284925
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_7/en" 0.130643
cap "SRegister_10$1_2/Register_unitcell$1_7/phi1" "SRegister_10$1_2/default3" 0.203083
cap "SRegister_10$1_2/Register_unitcell$1_7/phi1" "SRegister_10$1_2/Register_unitcell$1_7/phi2" -991.275
cap "SRegister_10$1_2/Register_unitcell$1_0/q" "SRegister_10$1_2/Register_unitcell$1_7/phi1" 4.3264
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_7/VDDd" 5.07549
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_2/Register_unitcell$1_7/phi1" 0.0131759
cap "SRegister_10$1_2/Register_unitcell$1_0/q" "SRegister_10$1_2/Register_unitcell$1_7/phi2" 0.375293
cap "SRegister_10$1_2/Register_unitcell$1_7/phi1" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 4.86064
cap "SRegister_10$1_2/Register_unitcell$1_0/q" "SRegister_10$1_2/default3" 0.224037
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_7/en" 0.0644902
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_7/phi2" 0.380745
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/out[2]" 0.130337
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" 0.615651
cap "SRegister_10$1_2/Register_unitcell$1_7/phi1" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 2.37116
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_7/VDDd" 11.1252
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_7/en" 0.0112653
cap "SRegister_10$1_2/Register_unitcell$1_7/phi1" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 4.25785
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_2/Register_unitcell$1_7/phi1" 0.0229482
cap "SRegister_10$1_2/Register_unitcell$1_7/phi1" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.431293
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_7/VDDd" 2.11932
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_7/phi1" 0.952261
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_2/Register_unitcell$1_7/VDDd" -28.4152
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/default3" 0.0250191
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_7/VDDd" 2.10332
cap "SRegister_10$1_2/Register_unitcell$1_7/phi1" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.56786
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_7/en" 0.0609582
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -1.77636e-15
cap "SRegister_10$1_2/default2" "SRegister_10$1_2/Register_unitcell$1_7/phi1" 6.23598
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/default2" -28.4152
cap "SRegister_10$1_2/Register_unitcell$1_7/phi2" "SRegister_10$1_2/Register_unitcell$1_7/phi1" -1000.49
cap "SRegister_10$1_2/default2" "SRegister_10$1_2/Register_unitcell$1_0/q" 3.74063
cap "SRegister_10$1_2/Register_unitcell$1_7/phi1" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 1.0737
cap "SRegister_10$1_2/Register_unitcell$1_7/phi2" "SRegister_10$1_2/Register_unitcell$1_0/q" 1.63987
cap "SRegister_10$1_2/default2" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 4.14678
cap "SRegister_10$1_2/Register_unitcell$1_7/phi1" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.276219
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_7/phi1" 3.21481
cap "SRegister_10$1_2/Register_unitcell$1_7/phi2" "SRegister_10$1_2/default2" 23.4985
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 0.236476
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/out[2]" 0.209912
cap "SRegister_10$1_2/Register_unitcell$1_7/phi1" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.186975
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_7/phi1" 2.45409
cap "SRegister_10$1_2/Register_unitcell$1_7/phi1" "SRegister_10$1_2/Register_unitcell$1_7/en" -56.8396
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_7/phi1" 1.46855
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/default2" 7.4751
cap "SRegister_10$1_2/out[2]" "SRegister_10$1_2/Register_unitcell$1_7/phi1" 7.46192
cap "SRegister_10$1_2/Register_unitcell$1_0/q" "SRegister_10$1_2/Register_unitcell$1_7/phi1" 17.9956
cap "SRegister_10$1_2/Register_unitcell$1_0/q" "SRegister_10$1_2/Register_unitcell$1_7/en" 0.56275
cap "SRegister_10$1_2/default2" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 18.6003
cap "SRegister_10$1_2/default2" "SRegister_10$1_2/Register_unitcell$1_7/phi2" -14.2338
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_7/phi1" 1.55266
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.14051
cap "SRegister_10$1_2/default2" "SRegister_10$1_2/Register_unitcell$1_7/phi1" 10.8664
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.924882
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.00925205
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" "SRegister_10$1_2/Register_unitcell$1_7/phi1" 0.00920708
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_7/phi1" 2.29316
cap "SRegister_10$1_2/Register_unitcell$1_7/phi2" "SRegister_10$1_2/Register_unitcell$1_7/phi1" -1005.02
cap "SRegister_10$1_2/default2" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 1.26388
cap "SRegister_10$1_2/default2" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.10332
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_7/phi1" 0.882283
cap "SRegister_10$1_2/default2" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 8.42661
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_7/phi1" 0.0263742
cap "SRegister_10$1_2/default2" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.13479
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_2/Register_unitcell$1_7/phi2" 0.522638
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0193059
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_7/phi2" 3.8498
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_2/Register_unitcell$1_7/phi1" 0.00275555
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_2/Register_unitcell$1_7/phi1" 11.8531
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_7/phi1" 6.50306
cap "SRegister_10$1_2/Register_unitcell$1_0/VSSd" "SRegister_10$1_2/default2" -28.4152
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_7/phi1" 0.112872
cap "SRegister_10$1_2/Register_unitcell$1_0/q" "SRegister_10$1_2/Register_unitcell$1_7/phi1" 2.43554
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_7/phi1" 9.07154
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_7/phi1" 0.239888
cap "SRegister_10$1_2/Register_unitcell$1_7/phi1" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 2.47223
cap "SRegister_10$1_2/default2" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 2.11932
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0644902
cap "SRegister_10$1_2/Register_unitcell$1_0/VSSd" "SRegister_10$1_2/Register_unitcell$1_7/phi1" -15.5535
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_7/phi1" -57.9265
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" "SRegister_10$1_2/Register_unitcell$1_7/phi1" 0.019342
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_7/phi1" 3.19375
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/default2" 6.28156
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 0.237772
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 0.0146809
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_0/en" 0.00535103
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 0.00885259
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 1.41633
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 2.44479
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_2/Register_unitcell$1_0/en" 0.613448
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.380745
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 2.43554
cap "SRegister_10$1_2/default2" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 4.23146
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 1.18679
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 0.202256
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_2/Register_unitcell$1_0/VSSd" 3.55271e-15
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_0/en" 0.130643
cap "SRegister_10$1_2/default2" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.759349
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/default2" 1.718
cap "SRegister_10$1_2/Register_unitcell$1_0/en" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" -57.4527
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 12.8997
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_2/default2" 31.4571
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 0.0031144
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 4.31345
cap "SRegister_10$1_2/Register_unitcell$1_0/VSSd" "SRegister_10$1_2/default2" -28.4152
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" -974.031
cap "SRegister_10$1_2/Register_unitcell$1_0/VSSd" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" -15.1289
cap "SRegister_10$1_2/Register_unitcell$1_0/phi2" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 32.7817
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 1.28769
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 18.6253
cap "SRegister_10$1_2/Register_unitcell$1_6/q" "SRegister_10$1_2/Register_unitcell$1_0/en" 0.330171
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0682572
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.0471529
cap "SRegister_10$1_2/Register_unitcell$1_6/q" "SRegister_10$1_2/out[1]" 0.927847
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_0/phi1" 6.82161
cap "SRegister_10$1_2/Register_unitcell$1_0/phi2" "SRegister_10$1_2/Register_unitcell$1_6/q" 0.375293
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_0/phi1" 2.47533
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_0/en" 0.0059143
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_2/Register_unitcell$1_0/phi1" 0.00432336
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -28.4152
cap "SRegister_10$1_2/Register_unitcell$1_6/q" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.30576
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.10332
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 3.97769
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.77556e-17
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 1.2021
cap "SRegister_10$1_2/Register_unitcell$1_6/q" "SRegister_10$1_2/Register_unitcell$1_0/phi1" 11.5715
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_0/en" 0.0644902
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/out[1]" 0.340249
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_0/phi1" 0.0837094
cap "SRegister_10$1_2/Register_unitcell$1_6/q" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.959598
cap "SRegister_10$1_2/Register_unitcell$1_0/phi2" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 1.91461
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 0.852127
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.401322
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_2/Register_unitcell$1_0/phi1" 0.0198338
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/Register_unitcell$1_0/en" -57.2267
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_0/phi1" 4.16707
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_2/Register_unitcell$1_0/phi1" 0.00920708
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/out[1]" 3.99967
cap "SRegister_10$1_2/Register_unitcell$1_0/phi2" "SRegister_10$1_2/Register_unitcell$1_0/phi1" -993.345
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_0/phi2" 4.57712
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_0/phi1" 0.302593
cap "SRegister_10$1_2/Register_unitcell$1_0/en" "SRegister_10$1_2/Register_unitcell$1_6/q" 0.56275
cap "SRegister_10$1_2/Register_unitcell$1_0/en" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0193059
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/out[1]" 3.46225
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/Register_unitcell$1_6/q" 11.9196
cap "SRegister_10$1_2/Register_unitcell$1_6/q" "SRegister_10$1_2/Register_unitcell$1_0/phi2" 1.63987
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 4.26745
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.10332
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.28156
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/default1" -10.2629
cap "SRegister_10$1_2/Register_unitcell$1_0/en" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0589094
cap "SRegister_10$1_2/Register_unitcell$1_0/en" "SRegister_10$1_2/Register_unitcell$1_0/phi1" -57.5393
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.019342
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.984131
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.232354
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_6/q" 3.74063
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/Register_unitcell$1_0/phi2" -1005.02
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.11932
cap "SRegister_10$1_2/default1" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -28.4152
cap "SRegister_10$1_2/Register_unitcell$1_0/en" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0702103
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.670032
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 1.25772
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 4.03837
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 13.2668
cap "SRegister_10$1_2/default1" "SRegister_10$1_2/Register_unitcell$1_6/q" 2.84217e-14
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.356736
cap "SRegister_10$1_2/Register_unitcell$1_6/q" "SRegister_10$1_2/Register_unitcell$1_0/phi1" 2.43554
cap "SRegister_10$1_2/VDDd" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 18.2435
cap "SRegister_10$1_2/VSSd" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -1.77636e-15
cap "SRegister_10$1_2/Register_unitcell$1_6/en" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.753958
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 5.24534
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 35.6967
cap "SRegister_10$1_2/VSSd" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.545969
cap "SRegister_10$1_2/Register_unitcell$1_6/en" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.924882
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.00283961
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 16.3296
cap "SRegister_10$1_2/Register_unitcell$1_0/phi2" "SRegister_10$1_2/Register_unitcell$1_0/phi1" -1005.02
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_0/phi1" 0.212251
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.19081
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/VSSd" -17.9939
cap "SRegister_10$1_2/VDDd" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 29.7882
cap "SRegister_10$1_2/Register_unitcell$1_6/en" "SRegister_10$1_2/Register_unitcell$1_0/phi1" -57.6951
cap "SRegister_10$1_2/VDDd" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0102214
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.0906256
cap "SRegister_10$1_2/Register_unitcell$1_0/phi2" "SRegister_10$1_2/VDDd" -25.1612
cap "SRegister_10$1_2/VDDd" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 8.42661
cap "SRegister_10$1_2/VSSd" "SRegister_10$1_2/VDDd" -28.6238
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.45288
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_0/phi1" 0.00409833
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/VDDd" 2.60179
cap "SRegister_10$1_2/VSSd" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.107839
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.00172633
cap "SRegister_10$1_2/Register_unitcell$1_6/en" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.00558089
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_2/Register_unitcell$1_0/phi1" 0.00275555
cap "SRegister_10$1_2/Register_unitcell$1_6/q" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.473479
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 3.47713
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.00920708
cap "SRegister_10$1_2/Register_unitcell$1_0/phi2" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 9.41535
cap "SRegister_10$1_2/Register_unitcell$1_0/phi2" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.8498
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.0239321
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_0/phi1" 0.315128
cap "SRegister_10$1_2/en" "SRegister_10$1_2/phi1" -57.6841
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/phi1" 2.46859
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/VDDd" 6.27134
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" "SRegister_10$1_2/phi1" 0.0131759
cap "SRegister_10$1_2/d" "SRegister_10$1_2/VDDd" 1.04246
cap "SRegister_10$1_2/d" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -2.84217e-14
cap "SRegister_10$1_2/phi1" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 4.91728
cap "SRegister_10$1_2/d" "SRegister_10$1_2/phi1" 3.64174
cap "SRegister_10$1_2/d" "SRegister_10$1_2/phi2" 0.375293
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/phi1" 0.284925
cap "SRegister_10$1_2/VSSd" "SRegister_10$1_2/VDDd" -28.4152
cap "SRegister_10$1_2/en" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.130643
cap "SRegister_10$1_2/en" "SRegister_10$1_2/d" 0.533138
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/VSSd" 0.529098
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/VDDd" 2.11932
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/VSSd" 7.10543e-15
cap "SRegister_10$1_2/phi2" "SRegister_10$1_2/VSSd" 1.91461
cap "SRegister_10$1_2/phi1" "SRegister_10$1_2/VSSd" -10.9482
cap "SRegister_10$1_2/phi1" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 4.39716
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1264_107#" "SRegister_10$1_2/phi1" 0.0229482
cap "SRegister_10$1_2/en" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0112653
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/VDDd" 9.50817
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/VDDd" 0.759349
cap "SRegister_10$1_2/phi2" "SRegister_10$1_2/VDDd" 28.8659
cap "SRegister_10$1_2/phi1" "SRegister_10$1_2/VDDd" 0.770974
cap "SRegister_10$1_2/d" "SRegister_10$1_2/VSSd" 2.30135
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/VDDd" 2.10332
cap "SRegister_10$1_2/phi1" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.933151
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_107#" "SRegister_10$1_2/phi1" 0.00920708
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/phi2" 0.380745
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/phi1" 5.64158
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/phi1" 0.489408
cap "SRegister_10$1_2/phi1" "SRegister_10$1_2/phi2" -991.275
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/phi1" 3.98808
cap "SRegister_10$1_2/en" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0644902
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.0682572
cap "SRegister_10$1_2/VSSd" "SRegister_10$1_2/phi2" 0.0402715
cap "SRegister_10$1_2/phi2" "SRegister_10$1_2/VDDd" 37.1993
cap "SRegister_10$1_2/phi1" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" 0.200664
cap "SRegister_10$1_2/d" "SRegister_10$1_2/VDDd" 13.3348
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/phi1" 2.83354
cap "SRegister_10$1_2/VSSd" "SRegister_10$1_2/d" 11.798
cap "SRegister_10$1_2/d" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 7.91987
cap "SRegister_10$1_2/phi1" "SRegister_10$1_2/en" -43.3923
cap "SRegister_10$1_2/phi2" "SRegister_10$1_2/phi1" -776.686
cap "SRegister_10$1_2/d" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" 0.212806
cap "SRegister_10$1_2/VSSd" "SRegister_10$1_2/VDDd" -20.9518
cap "SRegister_10$1_2/d" "SRegister_10$1_2/phi1" 49.0882
cap "SRegister_10$1_2/VSSd" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.32303
cap "SRegister_10$1_2/VDDd" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 9.79313
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/d" 1.05511
cap "SRegister_10$1_2/d" "SRegister_10$1_2/phi2" 12.445
cap "SRegister_10$1_2/VSSd" "SRegister_10$1_2/phi1" 3.63602
cap "SRegister_10$1_2/phi1" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 3.21135
cap "SRegister_10$1_2/phi1" "SRegister_10$1_2/VDDd" 7.56257
cap "m1_957072_503439#" "SRegister_10$1_2/out[10]" -0.0513153
cap "SRegister_10$1_2/out[10]" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 8.87123
cap "m1_957072_503439#" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" -3.55271e-15
cap "SRegister_10$1_2/out[10]" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" 0.998497
cap "SRegister_10$1_2/out[10]" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 14.6104
cap "SRegister_10$1_2/out[10]" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" 7.48639
cap "SRegister_10$1_2/out[10]" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 2.05496
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A1" "SRegister_10$1_2/out[10]" 8.51377
cap "SRegister_10$1_2/out[10]" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.447696
cap "SRegister_10$1_2/q" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.91926
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "m1_950816_513481#" 0.511436
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[41]" 0.559039
cap "m1_950816_513481#" "SRegister_10$1_2/default10" -1.75688
cap "m1_957072_503439#" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 15.123
cap "SRegister_10$1_2/q" "m1_950816_515042#" 2.67146
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[41]" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/out[10]" 16.2616
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "m1_957072_503439#" 3.33231
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.84217e-14
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/out[10]" 13.3956
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.55591
cap "SRegister_10$1_2/default10" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -51.1478
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "m1_957072_503439#" 14.8955
cap "SRegister_10$1_2/q" "SRegister_10$1_2/out[10]" 5.263
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "m1_950816_515042#" 0.347926
cap "m1_950816_515042#" "SRegister_10$1_2/default10" -0.720318
cap "SRegister_10$1_2/out[10]" "m1_957072_503439#" 13.9907
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_2/default10" 2.52352
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[41]" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "m1_957072_503439#" 20.4502
cap "SRegister_10$1_2/q" "m1_957072_503439#" 17.7215
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.026224
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/default10" 0.0600734
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/out[10]" 37.2219
cap "SRegister_10$1_2/out[10]" "SRegister_10$1_2/default10" -0.87949
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "m1_950816_513481#" 0.304491
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.13687e-13
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/default10" 2.0335
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "m1_957072_503439#" 1.84036
cap "SRegister_10$1_2/q" "SRegister_10$1_2/default10" 35.3698
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.111344
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "m1_957072_503439#" 22.3201
cap "m1_957072_503439#" "SRegister_10$1_2/default10" 2.78303
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "m1_957072_503439#" 2.04682
cap "SRegister_10$1_2/q" "m1_950816_513481#" 4.78299
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.205832
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.27672
cap "SRegister_10$1_2/out[10]" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 23.6746
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "m1_950816_515042#" 0.154212
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/default10" 0.0224759
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.86129
cap "SRegister_10$1_2/default10" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.236003
cap "SRegister_10$1_2/Register_unitcell$1_5/VDDd" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.178661
cap "out[41]" "SRegister_10$1_2/default10" 0.397438
cap "SRegister_10$1_2/default10" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 6.94165
cap "SRegister_10$1_2/default10" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.07395
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.397438
cap "m1_950816_513481#" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.57132
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/default10" -2.77556e-16
cap "SRegister_10$1_2/out[10]" "SRegister_10$1_2/Register_unitcell$1_5/VDDd" 0.406279
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "m1_950816_515042#" 0.320727
cap "SRegister_10$1_2/default10" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 7.66152
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 2.53041
cap "m1_950816_513481#" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.0307451
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/default10" 0.38556
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 1.38596
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.364248
cap "SRegister_10$1_2/Register_unitcell$1_5/VDDd" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.137561
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 1.29361
cap "m1_950816_513481#" "SRegister_10$1_2/default10" -5.49204
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_5/en" 64.2683
cap "SRegister_10$1_2/Register_unitcell$1_5/VDDd" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.140414
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 5.01418
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_2/default10" 1.03607
cap "m1_950816_515042#" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.0154363
cap "SRegister_10$1_2/default10" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 43.0511
cap "SRegister_10$1_2/Register_unitcell$1_5/VDDd" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 16.0186
cap "SRegister_10$1_2/Register_unitcell$1_5/VDDd" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.0550244
cap "SRegister_10$1_2/default10" "m1_950816_515042#" -2.2917
cap "m1_950816_513481#" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.0402999
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_5/en" 2.67235
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_5/en" 12.2436
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/default10" 64.7563
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "m1_950816_515042#" 0.0222804
cap "SRegister_10$1_2/Register_unitcell$1_5/VDDd" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.497294
cap "SRegister_10$1_2/default10" "SRegister_10$1_2/Register_unitcell$1_5/en" 6.38883
cap "SRegister_10$1_2/default10" "SRegister_10$1_2/Register_unitcell$1_5/VDDd" -59.2138
cap "SRegister_10$1_2/q" "SRegister_10$1_2/default10" 55.922
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -2.22683
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_2/Register_unitcell$1_5/en" 0.0666211
cap "SRegister_10$1_2/q" "m1_950816_513481#" 7.11808
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 1.32159
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_5/en" 20.744
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_2/Register_unitcell$1_5/VDDd" -0.442861
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1264_107#" 0.605144
cap "SRegister_10$1_2/default10" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -2.17604e-14
cap "SRegister_10$1_2/Register_unitcell$1_5/VDDd" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0859757
cap "SRegister_10$1_2/Register_unitcell$1_5/VDDd" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 1.51928
cap "SRegister_10$1_2/q" "m1_950816_515042#" 3.97569
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_5/en" 41.833
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_5/VDDd" 6.79132
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.825977
cap "SRegister_10$1_2/q" "SRegister_10$1_2/Register_unitcell$1_5/en" 13.2042
cap "SRegister_10$1_2/Register_unitcell$1_5/VDDd" "SRegister_10$1_2/Register_unitcell$1_5/en" 89.5583
cap "SRegister_10$1_2/q" "SRegister_10$1_2/Register_unitcell$1_5/VDDd" 1.5581
cap "SRegister_10$1_2/out[10]" "SRegister_10$1_2/default10" -0.513688
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 2.72277
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_872_107#" 0.295167
cap "SRegister_10$1_2/Register_unitcell$1_5/VDDd" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 7.06357
cap "SRegister_10$1_2/default10" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -5.68434e-14
cap "SRegister_10$1_2/default10" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 3.49159
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -0.941508
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_5/en" 0.0242473
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 5.68434e-14
cap "SRegister_10$1_2/default10" "SRegister_10$1_2/Register_unitcell$1_5/en" -0.206775
cap "SRegister_10$1_2/default10" "SRegister_10$1_2/Register_unitcell$1_5/phi2" -2.21671
cap "SRegister_10$1_2/default10" "SRegister_10$1_2/Register_unitcell$1_5/phi1" -3.49832
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 14.7533
cap "SRegister_10$1_2/out[9]" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 4.73494
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_5/en" 0.679305
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_5/en" 3.07691
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.397438
cap "SRegister_10$1_2/out[9]" "SRegister_10$1_2/Register_unitcell$1_5/en" 9.16847
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1224_652#" "SRegister_10$1_2/Register_unitcell$1_5/en" -0.718903
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0320208
cap "SRegister_10$1_2/Register_unitcell$1_5/VDDd" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.206138
cap "SRegister_10$1_2/Register_unitcell$1_5/VDDd" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0275122
cap "SRegister_10$1_2/Register_unitcell$1_5/VDDd" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 2.3237
cap "SRegister_10$1_2/Register_unitcell$1_5/VDDd" "SRegister_10$1_2/Register_unitcell$1_5/en" 69.3119
cap "SRegister_10$1_2/default10" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.514264
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_5/en" 6.83233
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 14.4291
cap "SRegister_10$1_2/Register_unitcell$1_5/phi2" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.153127
cap "SRegister_10$1_2/default10" "SRegister_10$1_2/out[9]" 0.619071
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 9.31366
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.397438
cap "SRegister_10$1_2/out[9]" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 4.14221
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" -0.325945
cap "SRegister_10$1_2/Register_unitcell$1_5/VDDd" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0951464
cap "SRegister_10$1_2/default10" "SRegister_10$1_2/Register_unitcell$1_5/VDDd" -97.7512
cap "SRegister_10$1_2/default10" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.619643
cap "SRegister_10$1_2/Register_unitcell$1_5/VDDd" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.98592
cap "SRegister_10$1_2/default10" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 5.68434e-14
cap "SRegister_10$1_2/Register_unitcell$1_5/VDDd" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.222913
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0171047
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -0.247002
cap "SRegister_10$1_2/Register_unitcell$1_5/VDDd" "SRegister_10$1_2/out[9]" 0.358747
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_5/en" 1.19245
cap "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_5/en" 4.84006
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/Register_unitcell$1_5/en" 21.988
cap "SRegister_10$1_2/out[9]" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 6.90612
cap "SRegister_10$1_2/Register_unitcell$1_5/phi2" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.176055
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 0.548799
cap "SRegister_10$1_2/Register_unitcell$1_5/phi2" "SRegister_10$1_2/Register_unitcell$1_5/en" 0.200166
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 1.89924
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_5/en" 11.9069
cap "SRegister_10$1_2/out[9]" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.479914
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.299894
cap "SRegister_10$1_2/out[9]" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 15.5412
cap "SRegister_10$1_2/out[9]" "SRegister_10$1_2/Register_unitcell$1_4/q" 75.0672
cap "SRegister_10$1_2/out[9]" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 5.53838
cap "SRegister_10$1_2/out[9]" "SRegister_10$1_2/default9" 25.2679
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_4/q" 6.33955
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" -2.01348
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" -0.505446
cap "SRegister_10$1_2/out[9]" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 15.2831
cap "SRegister_10$1_2/default9" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 28.5158
cap "SRegister_10$1_2/default9" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -35.5621
cap "SRegister_10$1_2/out[9]" "SRegister_10$1_2/Register_unitcell$1_5/phi1" -1.6035
cap "SRegister_10$1_2/out[9]" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 8.95716
cap "SRegister_10$1_2/Register_unitcell$1_5/phi1" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.294419
cap "SRegister_10$1_2/default9" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.53652
cap "SRegister_10$1_2/Register_unitcell$1_5/phi1" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 1.03504
cap "SRegister_10$1_2/default9" "SRegister_10$1_2/Register_unitcell$1_5/phi2" -2.21671
cap "SRegister_10$1_2/out[9]" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.858313
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_4/q" 3.11185
cap "SRegister_10$1_2/out[9]" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 50.5477
cap "SRegister_10$1_2/default9" "SRegister_10$1_2/Register_unitcell$1_5/en" -1.69991
cap "SRegister_10$1_2/out[9]" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 97.9792
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 1.70453
cap "SRegister_10$1_2/out[9]" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 6.71546
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_872_652#" -0.181919
cap "SRegister_10$1_2/out[9]" "SRegister_10$1_2/Register_unitcell$1_5/phi2" -2.01152
cap "SRegister_10$1_2/Register_unitcell$1_5/phi1" "SRegister_10$1_2/Register_unitcell$1_5/en" -16.2369
cap "SRegister_10$1_2/default9" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.57465
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.306187
cap "SRegister_10$1_2/Register_unitcell$1_5/phi2" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.0670558
cap "SRegister_10$1_2/out[9]" "SRegister_10$1_2/Register_unitcell$1_5/en" 32.7098
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_5/en" 3.64547
cap "SRegister_10$1_2/out[9]" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.57531
cap "SRegister_10$1_2/out[9]" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 9.75108
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 1.22273
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.08927
cap "SRegister_10$1_2/default9" "SRegister_10$1_2/Register_unitcell$1_4/q" 38.1766
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.287965
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -2.24773
cap "SRegister_10$1_2/Register_unitcell$1_5/phi1" "SRegister_10$1_2/default9" -1.88176
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_5/en" 3.68428
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.42109e-14
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 5.10087
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.00626672
cap "SRegister_10$1_2/Register_unitcell$1_4/q" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.89998
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/out[9]" 16.2667
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 0.014555
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[41]" 0.298079
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/default9" 2.01109
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -1.15578
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" "SRegister_10$1_2/out[9]" -0.403495
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_5/phi2" 0.165046
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[41]" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_5/en" 26.3638
cap "SRegister_10$1_2/out[9]" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0203671
cap "SRegister_10$1_2/Register_unitcell$1_4/q" "SRegister_10$1_2/Register_unitcell$1_5/phi2" 3.07592
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.389834
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/out[9]" 1.28302
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -0.623265
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/default9" -22.5685
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 18.2953
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_5/phi1" -57.9265
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/out[9]" 37.0155
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_5/en" -0.6657
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/default9" 0.0170378
cap "SRegister_10$1_2/out[9]" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.728426
cap "SRegister_10$1_2/Register_unitcell$1_4/q" "SRegister_10$1_2/out[9]" 1.74466
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/out[9]" -5.08927
cap "SRegister_10$1_2/Register_unitcell$1_4/q" "SRegister_10$1_2/default9" 9.68119
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0859757
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 0.269797
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[41]" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_5/en" 1.95212
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_5/phi2" 0.162993
cap "SRegister_10$1_2/default9" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -81.7392
cap "SRegister_10$1_2/Register_unitcell$1_4/q" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 6.45928
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_5/en" 7.18585
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.137561
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.205506
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 1.1139
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.222509
cap "SRegister_10$1_2/Register_unitcell$1_5/phi2" "SRegister_10$1_2/default9" -2.21671
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.794122
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.13687e-13
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -0.524442
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" -0.442861
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_5/en" -0.0932593
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/out[9]" 16.2359
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.84316
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/default9" 0.869447
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/out[9]" -2.55323
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.137561
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[41]" 1.38502
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 0.463431
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -2.51689
cap "SRegister_10$1_2/default9" "SRegister_10$1_2/out[9]" -23.1311
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.111344
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_5/en" 8.46235
cap "SRegister_10$1_2/Register_unitcell$1_4/q" "SRegister_10$1_2/Register_unitcell$1_5/en" 4.23435
cap "SRegister_10$1_2/default9" "SRegister_10$1_2/Register_unitcell$1_5/phi1" -4.92601
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 18.4863
cap "SRegister_10$1_2/Register_unitcell$1_4/en" "SRegister_10$1_2/Register_unitcell$1_5/phi1" -57.6485
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/default9" 43.2319
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_2/Register_unitcell$1_4/VDDd" 0.140414
cap "SRegister_10$1_2/out[9]" "SRegister_10$1_2/default9" -0.827827
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_2/default9" 0.27956
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_4/VDDd" 0.0411003
cap "SRegister_10$1_2/Register_unitcell$1_4/en" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 15.3763
cap "SRegister_10$1_2/default9" "SRegister_10$1_2/Register_unitcell$1_5/phi1" -4.93138
cap "SRegister_10$1_2/Register_unitcell$1_4/VDDd" "out[48]" 0.134403
cap "SRegister_10$1_2/Register_unitcell$1_4/en" "SRegister_10$1_2/Register_unitcell$1_4/VDDd" 9.93714
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -3.16947
cap "SRegister_10$1_2/Register_unitcell$1_4/en" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.254767
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[41]" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_4/en" "SRegister_10$1_2/Register_unitcell$1_5/phi2" 0.100083
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_4/VDDd" 0.729444
cap "SRegister_10$1_2/default9" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 68.296
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_4/en" 4.91574
cap "SRegister_10$1_2/default9" "SRegister_10$1_2/Register_unitcell$1_4/VDDd" -76.3496
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_4/VDDd" 0.144962
cap "SRegister_10$1_2/Register_unitcell$1_5/phi1" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0935928
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/default9" 3.03896
cap "SRegister_10$1_2/default9" "SRegister_10$1_2/Register_unitcell$1_5/phi2" -2.54952
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/default9" 0.386212
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/default9" 8.40392
cap "SRegister_10$1_2/Register_unitcell$1_4/en" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -0.63297
cap "SRegister_10$1_2/Register_unitcell$1_4/en" "out[41]" 1.62031
cap "SRegister_10$1_2/Register_unitcell$1_4/en" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.532554
cap "SRegister_10$1_2/Register_unitcell$1_4/VDDd" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 9.91556
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 0.0127599
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/default9" 6.12002
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[41]" 0.0993595
cap "SRegister_10$1_2/Register_unitcell$1_5/phi2" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0569067
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_2/default9" 1.03661
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_4/VDDd" 0.261163
cap "SRegister_10$1_2/Register_unitcell$1_4/en" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 5.23945
cap "SRegister_10$1_2/default9" "out[41]" 0.399454
cap "SRegister_10$1_2/Register_unitcell$1_4/q" "SRegister_10$1_2/default9" 55.9357
cap "SRegister_10$1_2/Register_unitcell$1_4/q" "SRegister_10$1_2/Register_unitcell$1_5/phi1" 0.195921
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_4/VDDd" 3.01418
cap "SRegister_10$1_2/Register_unitcell$1_4/en" "SRegister_10$1_2/default9" -29.1892
cap "SRegister_10$1_2/Register_unitcell$1_4/en" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" -0.311946
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.247002
cap "SRegister_10$1_2/Register_unitcell$1_4/en" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -0.631773
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" -1.32469
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_4/en" -0.267311
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_4/en" 7.87063
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.0275122
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/default9" 0.317066
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_4/en" 32.4338
cap "SRegister_10$1_2/out[8]" "SRegister_10$1_2/Register_unitcell$1_4/en" 41.9468
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 5.68434e-14
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/default9" 0.514264
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.549502
cap "SRegister_10$1_2/default9" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" -38.7469
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/out[8]" 10.2733
cap "SRegister_10$1_2/default9" "SRegister_10$1_2/out[8]" 19.7053
cap "SRegister_10$1_2/Register_unitcell$1_4/phi2" "SRegister_10$1_2/Register_unitcell$1_4/en" 0.100083
cap "SRegister_10$1_2/Register_unitcell$1_4/phi2" "SRegister_10$1_2/default9" -2.21671
cap "SRegister_10$1_2/Register_unitcell$1_4/phi2" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.119148
cap "SRegister_10$1_2/out[8]" "SRegister_10$1_2/Register_unitcell$1_4/VDDd" 1.25634
cap "SRegister_10$1_2/out[8]" "SRegister_10$1_2/Register_unitcell$1_4/phi1" -2.24787
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_3/q" 1.07479
cap "SRegister_10$1_2/out[8]" "SRegister_10$1_2/Register_unitcell$1_3/q" 41.3966
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.08927
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_4/en" 13.9708
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_4/en" 5.52232
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.150472
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/out[8]" 0.974495
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_2/Register_unitcell$1_4/en" -0.595913
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 2.98592
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/default9" 28.582
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/out[8]" 19.4254
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/out[8]" 18.148
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_4/en" -0.339285
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_4/VDDd" 0.078514
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_4/phi1" 5.40315
cap "SRegister_10$1_2/Register_unitcell$1_4/phi2" "SRegister_10$1_2/out[8]" -1.5478
cap "SRegister_10$1_2/Register_unitcell$1_4/en" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" -1.31261
cap "SRegister_10$1_2/default9" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.57465
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[41]" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_4/en" -0.299894
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0171047
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 9.98226
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/out[8]" 104.885
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" -0.307736
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_4/en" -0.654979
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_4/phi2" 0.220183
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.0779513
cap "SRegister_10$1_2/out[8]" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.858313
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/Register_unitcell$1_4/en" 2.49375
cap "SRegister_10$1_2/default9" "SRegister_10$1_2/Register_unitcell$1_4/en" -12.5958
cap "SRegister_10$1_2/Register_unitcell$1_4/VDDd" "SRegister_10$1_2/Register_unitcell$1_4/en" -2.18389
cap "SRegister_10$1_2/Register_unitcell$1_4/en" "SRegister_10$1_2/Register_unitcell$1_4/phi1" -56.8608
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/Register_unitcell$1_4/phi1" 0.19596
cap "SRegister_10$1_2/default9" "SRegister_10$1_2/Register_unitcell$1_4/VDDd" -28.4152
cap "SRegister_10$1_2/default9" "SRegister_10$1_2/Register_unitcell$1_4/phi1" -5.20002
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/Register_unitcell$1_4/VDDd" 0.112174
cap "SRegister_10$1_2/Register_unitcell$1_4/en" "SRegister_10$1_2/Register_unitcell$1_3/q" -0.618158
cap "SRegister_10$1_2/out[8]" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.57531
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.287965
cap "SRegister_10$1_2/default9" "SRegister_10$1_2/Register_unitcell$1_3/q" 14.8884
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[41]" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.205832
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -1.66426
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_4/en" -0.344036
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_2/out[8]" 0.0203671
cap "SRegister_10$1_2/Register_unitcell$1_4/phi1" "SRegister_10$1_2/default8" -1.67424
cap "SRegister_10$1_2/Register_unitcell$1_4/phi1" "SRegister_10$1_2/out[8]" 0.644373
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/default8" 0.0224759
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/out[8]" 52.5567
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.13687e-13
cap "SRegister_10$1_2/out[8]" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.479914
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" "SRegister_10$1_2/out[8]" -0.403495
cap "SRegister_10$1_2/Register_unitcell$1_3/q" "SRegister_10$1_2/out[8]" 35.4152
cap "SRegister_10$1_2/default8" "SRegister_10$1_2/Register_unitcell$1_4/en" -12.5912
cap "SRegister_10$1_2/out[8]" "SRegister_10$1_2/Register_unitcell$1_4/en" 1.21446
cap "SRegister_10$1_2/Register_unitcell$1_3/q" "SRegister_10$1_2/default8" 32.9693
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.250862
cap "SRegister_10$1_2/Register_unitcell$1_4/en" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 5.03966
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_4/phi2" 0.165046
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_3/q" "SRegister_10$1_2/Register_unitcell$1_4/phi2" 1.07293
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_4/phi1" 0.269797
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -7.10543e-15
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/out[8]" 25.1931
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/out[8]" 25.3193
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.84316
cap "SRegister_10$1_2/default8" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -65.3924
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_4/en" -0.524442
cap "SRegister_10$1_2/Register_unitcell$1_3/q" "SRegister_10$1_2/Register_unitcell$1_4/phi1" 2.25309
cap "SRegister_10$1_2/Register_unitcell$1_4/phi1" "SRegister_10$1_2/Register_unitcell$1_4/en" -58.1995
cap "SRegister_10$1_2/default8" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0662268
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_2/Register_unitcell$1_4/en" 1.1139
cap "SRegister_10$1_2/out[8]" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -2.55323
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.00626672
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_4/en" 6.69137
cap "SRegister_10$1_2/Register_unitcell$1_3/q" "SRegister_10$1_2/Register_unitcell$1_4/en" 8.67423
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/default8" 2.21946
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/out[8]" 5.74096
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_4/phi2" 0.00407483
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[41]" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.111344
cap "SRegister_10$1_2/Register_unitcell$1_4/phi1" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.294419
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_4/phi1" 0.0277937
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.307736
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.55591
cap "SRegister_10$1_2/Register_unitcell$1_3/q" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 10.2298
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_4/en" -12.6362
cap "SRegister_10$1_2/default8" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.01109
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_4/en" 0.650164
cap "SRegister_10$1_2/out[8]" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 26.0178
cap "SRegister_10$1_2/default8" "SRegister_10$1_2/out[8]" -16.9499
cap "SRegister_10$1_2/out[8]" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.728426
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[41]" 0.196068
cap "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_4/en" -0.536434
cap "SRegister_10$1_2/Register_unitcell$1_4/phi2" "SRegister_10$1_2/out[8]" -0.463713
cap "SRegister_10$1_2/Register_unitcell$1_4/phi2" "SRegister_10$1_2/default8" -2.21671
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/default8" 7.00172
cap "SRegister_10$1_2/Register_unitcell$1_4/phi1" "SRegister_10$1_2/Register_unitcell$1_3/en" -57.9265
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[41]" 1.18895
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -0.616155
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_2/Register_unitcell$1_3/VDDd" 0.10648
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_2/Register_unitcell$1_3/VDDd" -0.442861
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_3/en" 2.80967
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.573386
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_2/default8" 0.236003
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_3/VDDd" 0.178661
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_3/VDDd" 0.497294
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/default8" -29.2118
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.14618
cap "SRegister_10$1_2/default8" "SRegister_10$1_2/Register_unitcell$1_3/VDDd" -61.1285
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.171507
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/default8" 64.7563
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_3/VDDd" 0.0550244
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_3/VDDd" 2.84217e-14
cap "SRegister_10$1_2/Register_unitcell$1_3/q" "SRegister_10$1_2/Register_unitcell$1_3/VDDd" 1.92777
cap "SRegister_10$1_2/out[8]" "SRegister_10$1_2/default8" -0.832883
cap "SRegister_10$1_2/Register_unitcell$1_4/phi1" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.014555
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 25.7137
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_3/VDDd" 19.9596
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/default8" 43.0511
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.390472
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[41]" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -1.29747
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/default8" 0.38556
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_3/VDDd" 0.137561
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_3/VDDd" 20.1149
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 13.5542
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_3/VDDd" 6.15643
cap "SRegister_10$1_2/out[8]" "SRegister_10$1_2/Register_unitcell$1_3/VDDd" 0.959177
cap "SRegister_10$1_2/default8" "SRegister_10$1_2/Register_unitcell$1_4/phi2" -2.55501
cap "SRegister_10$1_2/Register_unitcell$1_3/q" "SRegister_10$1_2/Register_unitcell$1_4/phi2" 2.00299
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 7.19466
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_3/VDDd" 1.51928
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -2.22683
cap "SRegister_10$1_2/Register_unitcell$1_4/phi1" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.0127599
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_4/phi2" 0.158918
cap "SRegister_10$1_2/Register_unitcell$1_4/phi1" "SRegister_10$1_2/default8" -5.79076
cap "SRegister_10$1_2/Register_unitcell$1_4/phi1" "SRegister_10$1_2/Register_unitcell$1_3/q" 4.20618
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -0.279229
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_2/default8" 1.03607
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/default8" 7.66152
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_2/default8" -2.17604e-14
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_3/VDDd" 0.0859757
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[41]" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/default8" -2.77556e-16
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/default8" 3.07395
cap "SRegister_10$1_2/default8" "out[41]" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_3/q" "SRegister_10$1_2/default8" 55.922
cap "SRegister_10$1_2/Register_unitcell$1_4/phi1" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.435638
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_3/phi2" 0.0970807
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 3.32992
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_3/VDDd" 6.40145
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 2.107
cap "SRegister_10$1_2/Register_unitcell$1_3/phi2" "SRegister_10$1_2/default8" -2.21671
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/default8" -22.9176
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/out[7]" 9.16847
cap "SRegister_10$1_2/default8" "SRegister_10$1_2/Register_unitcell$1_3/VDDd" -97.7512
cap "SRegister_10$1_2/Register_unitcell$1_3/VDDd" "SRegister_10$1_2/out[7]" 0.134403
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.333015
cap "SRegister_10$1_2/Register_unitcell$1_3/phi2" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.176055
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 6.08679
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_3/VDDd" 0.206138
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[41]" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_3/VDDd" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.95859
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.247002
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0171047
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" -0.0320208
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.181677
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_3/phi2" 0.183351
cap "SRegister_10$1_2/Register_unitcell$1_3/phi2" "SRegister_10$1_2/Register_unitcell$1_3/VDDd" 0.0339333
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_3/VDDd" 35.5849
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/default8" 0.514264
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/out[7]" 4.14221
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 5.68434e-14
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" -0.654979
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.941508
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "out[41]" 10.3672
cap "SRegister_10$1_2/Register_unitcell$1_3/VDDd" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0275122
cap "SRegister_10$1_2/default8" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 1.77636e-15
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 4.57597
cap "SRegister_10$1_2/Register_unitcell$1_3/phi1" "SRegister_10$1_2/default8" -4.50814
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 7.87063
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_3/VDDd" 2.98592
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/out[7]" 6.90612
cap "SRegister_10$1_2/Register_unitcell$1_3/phi1" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.289553
cap "SRegister_10$1_2/default8" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.619643
cap "SRegister_10$1_2/default8" "SRegister_10$1_2/out[7]" 0.619071
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.00986001
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[41]" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/default8" -5.68434e-14
cap "SRegister_10$1_2/Register_unitcell$1_3/VDDd" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.0309512
cap "SRegister_10$1_2/default8" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 3.49159
cap "SRegister_10$1_2/out[7]" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 4.73494
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" -0.572242
cap "SRegister_10$1_2/Register_unitcell$1_3/VDDd" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.222913
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_3/phi1" -57.0064
cap "SRegister_10$1_2/Register_unitcell$1_3/phi1" "SRegister_10$1_2/out[7]" -1.6035
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/out[7]" 15.5412
cap "SRegister_10$1_2/Register_unitcell$1_3/phi1" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -2.1608
cap "SRegister_10$1_2/Register_unitcell$1_2/q" "SRegister_10$1_2/Register_unitcell$1_3/en" 3.40005
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_3/en" -1.31261
cap "SRegister_10$1_2/Register_unitcell$1_2/q" "SRegister_10$1_2/out[7]" 73.1789
cap "SRegister_10$1_2/out[7]" "SRegister_10$1_2/Register_unitcell$1_3/phi2" -2.01152
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/out[7]" 2.57531
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_3/phi2" -2.21671
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/out[7]" 15.2831
cap "SRegister_10$1_2/Register_unitcell$1_2/q" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 36.8375
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.57465
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.370382
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/out[7]" 5.53838
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_3/en" 9.92514
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/out[7]" 39.23
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/out[7]" 8.95716
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -35.4649
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.08927
cap "SRegister_10$1_2/Register_unitcell$1_3/phi1" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.294419
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_3/en" 2.1924
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/out[7]" 97.9792
cap "SRegister_10$1_2/Register_unitcell$1_2/q" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.58809
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.287965
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_3/en" 5.22398
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 28.582
cap "SRegister_10$1_2/out[7]" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.479914
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_3/en" -0.0789899
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 1.0231
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_3/en" -0.299894
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_3/phi2" 0.123102
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/out[7]" 9.75108
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_3/en" -0.813605
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 2.36666
cap "SRegister_10$1_2/out[7]" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.858313
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/out[7]" 32.7098
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/out[7]" 6.71546
cap "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.53652
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_3/en" -2.38275
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/out[7]" 25.2679
cap "SRegister_10$1_2/Register_unitcell$1_3/phi1" "SRegister_10$1_2/Register_unitcell$1_3/en" -57.7759
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/out[7]" 6.45286
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -81.8235
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.84412
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -0.524442
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_3/phi1" -57.9265
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -1.15578
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/out[7]" 16.2359
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.84316
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.855347
cap "SRegister_10$1_2/Register_unitcell$1_3/phi2" "SRegister_10$1_2/Register_unitcell$1_2/q" 3.03219
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0859757
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 19.0382
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.0755132
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.42109e-14
cap "SRegister_10$1_2/Register_unitcell$1_2/q" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 6.36744
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 26.3638
cap "SRegister_10$1_2/Register_unitcell$1_3/phi2" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.165046
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -0.563239
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_2/q" 6.54524
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/out[7]" -2.55323
cap "SRegister_10$1_2/Register_unitcell$1_3/phi1" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.269797
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0662268
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.307736
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/out[7]" -23.1315
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" -0.442861
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 4.45881
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.00626672
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/out[7]" -0.728426
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/out[7]" 16.2667
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.137561
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.01109
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.390472
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/out[7]" 1.28302
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.111344
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/default7" -21.9545
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.324939
cap "SRegister_10$1_2/Register_unitcell$1_3/phi2" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.162993
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 7.18585
cap "SRegister_10$1_2/Register_unitcell$1_3/phi1" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.463431
cap "SRegister_10$1_2/Register_unitcell$1_2/q" "SRegister_10$1_2/out[7]" 3.63298
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -0.623265
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_2/q" 11.0202
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" "SRegister_10$1_2/out[7]" -0.403495
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 18.2953
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" -2.51689
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/out[7]" 37.0155
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.137561
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0224759
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_2/q" 4.65603
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.205832
cap "SRegister_10$1_2/Register_unitcell$1_3/phi2" "SRegister_10$1_2/default7" -2.21671
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.38502
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.13687e-13
cap "SRegister_10$1_2/out[7]" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0203671
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_3/phi1" -4.80454
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 7.48042
cap "SRegister_10$1_2/Register_unitcell$1_3/phi1" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.0118259
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 1.1139
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.222509
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_2/default7" 1.03607
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_2/VDDd" 0.144962
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_2/default7" 0.236003
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_2/VDDd" 0.0411003
cap "SRegister_10$1_2/Register_unitcell$1_2/VDDd" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 2.3634
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_2/en" 0.119287
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 0.0127599
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.321925
cap "SRegister_10$1_2/Register_unitcell$1_2/en" "SRegister_10$1_2/Register_unitcell$1_2/VDDd" 7.54967
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/default7" 0.38556
cap "SRegister_10$1_2/Register_unitcell$1_2/q" "SRegister_10$1_2/default7" 55.922
cap "SRegister_10$1_2/Register_unitcell$1_3/phi2" "SRegister_10$1_2/default7" -2.55501
cap "SRegister_10$1_2/Register_unitcell$1_2/en" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -0.63297
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_2/VDDd" 10.2262
cap "SRegister_10$1_2/Register_unitcell$1_2/en" "out[41]" 1.51088
cap "SRegister_10$1_2/Register_unitcell$1_2/q" "SRegister_10$1_2/Register_unitcell$1_3/phi2" 0.0437335
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_2/en" 4.91666
cap "SRegister_10$1_2/Register_unitcell$1_3/phi1" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.00272906
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/default7" 3.07395
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_2/VDDd" -76.3947
cap "SRegister_10$1_2/Register_unitcell$1_2/en" "SRegister_10$1_2/Register_unitcell$1_3/phi1" -57.6485
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 6.14637
cap "out[41]" "SRegister_10$1_2/default7" 0.397438
cap "SRegister_10$1_2/out[7]" "SRegister_10$1_2/default7" -0.832883
cap "SRegister_10$1_2/Register_unitcell$1_2/en" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" -0.303434
cap "SRegister_10$1_2/Register_unitcell$1_2/q" "SRegister_10$1_2/Register_unitcell$1_2/VDDd" 0.0990184
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_2/en" -0.532554
cap "SRegister_10$1_2/Register_unitcell$1_2/en" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 6.86972
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/default7" 8.28116
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -2.22683
cap "SRegister_10$1_2/Register_unitcell$1_2/en" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 15.8162
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_2/VDDd" 0.213272
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_3/phi1" -5.00617
cap "SRegister_10$1_2/Register_unitcell$1_2/VDDd" "out[46]" 0.134403
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_2/Register_unitcell$1_2/VDDd" 0.140414
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 43.0511
cap "SRegister_10$1_2/Register_unitcell$1_2/q" "SRegister_10$1_2/Register_unitcell$1_3/phi1" 0.0918381
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_2/en" -0.734233
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_2/VDDd" 3.01418
cap "SRegister_10$1_2/Register_unitcell$1_2/en" "SRegister_10$1_2/default7" -29.2351
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[41]" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/default7" 64.7563
cap "SRegister_10$1_2/Register_unitcell$1_2/en" "SRegister_10$1_2/Register_unitcell$1_3/phi2" 0.100083
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0779513
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 2.13163e-14
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/Register_unitcell$1_2/VDDd" 0.16575
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_2/en" 33.8753
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.514264
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_2/en" 14.0803
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/out[6]" 16.7347
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/Register_unitcell$1_2/en" 3.03578
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_2/phi1" -5.22739
cap "SRegister_10$1_2/Register_unitcell$1_1/q" "SRegister_10$1_2/Register_unitcell$1_2/en" -0.432035
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/out[6]" 1.58039
cap "SRegister_10$1_2/Register_unitcell$1_2/VDDd" "SRegister_10$1_2/out[6]" 1.2611
cap "SRegister_10$1_2/Register_unitcell$1_2/en" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.0422205
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_2/en" -0.654979
cap "SRegister_10$1_2/Register_unitcell$1_2/phi2" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.220183
cap "SRegister_10$1_2/Register_unitcell$1_2/en" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 7.87063
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.820152
cap "SRegister_10$1_2/out[6]" "SRegister_10$1_2/Register_unitcell$1_2/en" 41.9468
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_1/q" 1.07479
cap "SRegister_10$1_2/Register_unitcell$1_2/en" "SRegister_10$1_2/Register_unitcell$1_2/phi1" -56.8608
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.0478908
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0275122
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -7.10543e-15
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.941508
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_2/Register_unitcell$1_2/en" -0.595913
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.98592
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 28.582
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/out[6]" 18.148
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 5.68434e-14
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/out[6]" 10.2733
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_2/phi2" -2.21671
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.08927
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/Register_unitcell$1_2/phi1" 0.289553
cap "SRegister_10$1_2/Register_unitcell$1_1/q" "SRegister_10$1_2/out[6]" 34.1869
cap "SRegister_10$1_2/Register_unitcell$1_2/VDDd" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.078514
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" -0.307736
cap "SRegister_10$1_2/out[6]" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.858313
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_2/en" -0.204442
cap "SRegister_10$1_2/Register_unitcell$1_2/en" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 5.52232
cap "SRegister_10$1_2/out[6]" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 19.4254
cap "SRegister_10$1_2/Register_unitcell$1_2/phi2" "SRegister_10$1_2/Register_unitcell$1_2/en" 0.100083
cap "SRegister_10$1_2/out[6]" "SRegister_10$1_2/Register_unitcell$1_2/phi1" -1.8602
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.114634
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.57465
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 9.98226
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.397438
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_2/VDDd" -28.4152
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_2/en" -13.392
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/Register_unitcell$1_2/phi2" 0.176055
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_2/en" -1.26521
cap "SRegister_10$1_2/Register_unitcell$1_2/en" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.299894
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0171047
cap "SRegister_10$1_2/out[6]" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 104.885
cap "SRegister_10$1_2/Register_unitcell$1_2/VDDd" "SRegister_10$1_2/Register_unitcell$1_2/en" -2.18635
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" -41.5203
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_2/en" -0.347797
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_2/phi1" 5.59907
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 3.49159
cap "SRegister_10$1_2/Register_unitcell$1_2/phi2" "SRegister_10$1_2/out[6]" -1.27731
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -0.247002
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.287965
cap "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_1/q" 13.0593
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -1.32469
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/out[6]" 8.95716
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_2/default6" 0.111344
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/default6" 5.97771
cap "SRegister_10$1_2/Register_unitcell$1_2/en" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 1.00679
cap "SRegister_10$1_2/Register_unitcell$1_1/q" "SRegister_10$1_2/default6" 9.86013
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/out[6]" -2.55323
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_2/en" -0.599303
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -0.0662268
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_2/en" -11.5556
cap "SRegister_10$1_2/out[6]" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.479914
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/out[6]" 24.911
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/out[6]" 6.71546
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/default6" -62.619
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.53652
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_2/en" -0.305159
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_2/phi1" 0.269797
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.13687e-13
cap "SRegister_10$1_2/Register_unitcell$1_1/q" "SRegister_10$1_2/Register_unitcell$1_2/phi1" 1.91023
cap "SRegister_10$1_2/Register_unitcell$1_2/phi1" "SRegister_10$1_2/Register_unitcell$1_2/en" -58.1995
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_2/en" 4.56384
cap "SRegister_10$1_2/Register_unitcell$1_2/phi1" "SRegister_10$1_2/out[6]" 0.2567
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_2/en" -0.0473939
cap "SRegister_10$1_2/Register_unitcell$1_2/phi1" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -1.57386
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/out[6]" 26.0178
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_2/phi2" 0.165046
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.01109
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[41]" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/out[6]" -0.728426
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/out[6]" 0.994918
cap "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/default6" 0.286699
cap "SRegister_10$1_2/Register_unitcell$1_1/q" "SRegister_10$1_2/Register_unitcell$1_2/phi2" 0.909657
cap "SRegister_10$1_2/Register_unitcell$1_2/phi2" "SRegister_10$1_2/out[6]" -0.734213
cap "SRegister_10$1_2/Register_unitcell$1_2/phi2" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -2.21671
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_2/en" -0.485993
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.00626672
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_2/en" 5.7971
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_2/out[6]" 0.0203671
cap "SRegister_10$1_2/Register_unitcell$1_1/q" "SRegister_10$1_2/Register_unitcell$1_2/en" 8.48811
cap "SRegister_10$1_2/Register_unitcell$1_2/phi1" "SRegister_10$1_2/default6" 0.294419
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/out[6]" 52.5567
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[41]" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/default6" 4.84316
cap "SRegister_10$1_2/Register_unitcell$1_1/q" "SRegister_10$1_2/out[6]" 42.6249
cap "SRegister_10$1_2/Register_unitcell$1_2/en" "SRegister_10$1_2/out[6]" 1.21446
cap "SRegister_10$1_2/Register_unitcell$1_1/q" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 34.9353
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_2/en" -11.7417
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/out[6]" -13.6607
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 4.26326e-14
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.178661
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 0.107105
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -0.573386
cap "SRegister_10$1_2/default6" "out[41]" 0.397438
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 21.8932
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -0.0384495
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.71211
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 26.3509
cap "SRegister_10$1_2/Register_unitcell$1_1/VSSd" "SRegister_10$1_2/default6" -97.4992
cap "SRegister_10$1_2/out[6]" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 16.2359
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 7.19545
cap "SRegister_10$1_2/Register_unitcell$1_1/VSSd" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -22.6583
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.137561
cap "SRegister_10$1_2/Register_unitcell$1_2/phi2" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.162993
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 2.58319
cap "SRegister_10$1_2/Register_unitcell$1_2/phi1" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.463431
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -1.29747
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.84217e-14
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.040954
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 35.5676
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_1/q" 4.90471
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -0.458621
cap "SRegister_10$1_2/Register_unitcell$1_1/VSSd" "SRegister_10$1_2/Register_unitcell$1_2/phi2" -2.21671
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 2.62201
cap "SRegister_10$1_2/Register_unitcell$1_1/VSSd" "SRegister_10$1_2/Register_unitcell$1_2/phi1" -5.32226
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 5.93974
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.0550244
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_2/phi1" 0.0127599
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -0.171507
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -0.169691
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.503617
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.38502
cap "SRegister_10$1_2/Register_unitcell$1_2/phi1" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.014555
cap "SRegister_10$1_2/Register_unitcell$1_2/phi2" "SRegister_10$1_2/Register_unitcell$1_1/q" 2.16627
cap "SRegister_10$1_2/Register_unitcell$1_1/q" "SRegister_10$1_2/Register_unitcell$1_2/phi1" 4.54905
cap "SRegister_10$1_2/out[6]" "SRegister_10$1_2/default6" 0.959177
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0859757
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 9.02322
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -0.318105
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 13.4665
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_2/phi2" 0.0560466
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_2/phi1" -0.173414
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_2/phi1" -57.9265
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.0171047
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 5.68434e-14
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_1/en" -0.469555
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/default6" 0.0275122
cap "SRegister_10$1_2/out[5]" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 4.14221
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 2.69598
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 3.59347
cap "SRegister_10$1_2/Register_unitcell$1_1/en" "out[41]" 8.82746
cap "SRegister_10$1_2/Register_unitcell$1_1/phi2" "SRegister_10$1_2/default6" 0.0994596
cap "SRegister_10$1_2/Register_unitcell$1_1/VSSd" "SRegister_10$1_2/Register_unitcell$1_1/en" -22.9176
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.197645
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/out[5]" 0.134403
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 4.10542
cap "SRegister_10$1_2/Register_unitcell$1_1/phi1" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.289553
cap "SRegister_10$1_2/Register_unitcell$1_1/en" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.333015
cap "SRegister_10$1_2/Register_unitcell$1_1/phi2" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.0410341
cap "SRegister_10$1_2/Register_unitcell$1_1/en" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 7.87063
cap "SRegister_10$1_2/Register_unitcell$1_1/phi2" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.176055
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/out[5]" 4.73494
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[41]" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/default6" 0.222913
cap "SRegister_10$1_2/Register_unitcell$1_1/VSSd" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -2.84217e-14
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_1/en" 33.2554
cap "SRegister_10$1_2/Register_unitcell$1_1/VSSd" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.514264
cap "SRegister_10$1_2/Register_unitcell$1_1/VSSd" "SRegister_10$1_2/default6" -97.7512
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_1/en" -0.654979
cap "SRegister_10$1_2/Register_unitcell$1_1/phi1" "SRegister_10$1_2/Register_unitcell$1_1/en" -57.0918
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_1/en" 1.92518
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_1/en" 7.06873
cap "SRegister_10$1_2/Register_unitcell$1_1/en" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.181677
cap "SRegister_10$1_2/Register_unitcell$1_1/phi2" "SRegister_10$1_2/Register_unitcell$1_1/en" 0.0258169
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_1/en" 2.25477
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[41]" 0.282181
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.206138
cap "SRegister_10$1_2/out[5]" "SRegister_10$1_2/Register_unitcell$1_1/en" 9.16847
cap "SRegister_10$1_2/Register_unitcell$1_1/VSSd" "SRegister_10$1_2/Register_unitcell$1_1/phi1" -4.50814
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.98592
cap "SRegister_10$1_2/Register_unitcell$1_1/phi2" "SRegister_10$1_2/Register_unitcell$1_1/VSSd" -2.21671
cap "SRegister_10$1_2/Register_unitcell$1_1/VSSd" "SRegister_10$1_2/out[5]" 0.619071
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/out[5]" 9.75108
cap "SRegister_10$1_2/Register_unitcell$1_1/phi1" "SRegister_10$1_2/Register_unitcell$1_1/en" -57.6904
cap "SRegister_10$1_2/out[5]" "SRegister_10$1_2/Register_unitcell$1_1/en" 32.7098
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_1/en" -0.181677
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/out[5]" 5.53838
cap "SRegister_10$1_2/Register_unitcell$1_1/phi1" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -2.21784
cap "SRegister_10$1_2/Register_unitcell$1_9/q" "SRegister_10$1_2/Register_unitcell$1_1/en" 2.97837
cap "SRegister_10$1_2/Register_unitcell$1_1/phi2" "SRegister_10$1_2/out[5]" -2.01152
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/out[5]" 2.57531
cap "SRegister_10$1_2/out[5]" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 25.2679
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_1/en" 12.3799
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_1/en" 6.76368
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -36.6543
cap "SRegister_10$1_2/Register_unitcell$1_9/q" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 35.0084
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.287965
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.08927
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/out[5]" 15.5412
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_1/en" 3.59715
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/out[5]" 15.2831
cap "SRegister_10$1_2/Register_unitcell$1_1/phi1" "SRegister_10$1_2/out[5]" -1.6035
cap "SRegister_10$1_2/Register_unitcell$1_1/phi1" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.294419
cap "SRegister_10$1_2/Register_unitcell$1_1/phi2" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.179149
cap "SRegister_10$1_2/out[5]" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.479914
cap "SRegister_10$1_2/out[5]" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 29.955
cap "SRegister_10$1_2/Register_unitcell$1_9/q" "SRegister_10$1_2/out[5]" 71.2905
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 28.582
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/out[5]" 8.95716
cap "SRegister_10$1_2/Register_unitcell$1_9/q" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.67955
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_1/en" -0.803745
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.53652
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_1/en" -0.299894
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 1.49365
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/out[5]" 104.885
cap "SRegister_10$1_2/out[5]" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.858313
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.0401
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_1/en" -1.31261
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_1/en" -3.25128
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/out[5]" 6.71546
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[41]" 0.115257
cap "SRegister_10$1_2/Register_unitcell$1_1/phi2" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -2.21671
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.57465
cap "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.401334
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.205832
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.13687e-13
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -2.51689
cap "SRegister_10$1_2/Register_unitcell$1_1/phi1" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.269797
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/out[5]" 37.0155
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_2/out[5]" 0.0203671
cap "SRegister_10$1_2/out[5]" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.728426
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 3.94863
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.111344
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.125204
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.118073
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[41]" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_1/en" 25.2191
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_1/phi2" 0.165046
cap "SRegister_10$1_2/Register_unitcell$1_9/q" "SRegister_10$1_2/default5" 12.8493
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -1.15578
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0662268
cap "SRegister_10$1_2/Register_unitcell$1_9/q" "SRegister_10$1_2/Register_unitcell$1_1/en" 5.07771
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_1/en" -0.623265
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.42109e-14
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_1/en" -21.2268
cap "SRegister_10$1_2/Register_unitcell$1_1/phi1" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.439619
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/out[5]" 16.2359
cap "SRegister_10$1_2/Register_unitcell$1_9/q" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 6.02458
cap "SRegister_10$1_2/Register_unitcell$1_9/q" "SRegister_10$1_2/out[5]" 5.52131
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 17.8386
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.00626672
cap "SRegister_10$1_2/out[5]" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -2.55323
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" -0.442861
cap "SRegister_10$1_2/Register_unitcell$1_9/q" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.08411
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[41]" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_1/phi2" 0.154028
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.01109
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_1/phi1" -4.76929
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/out[5]" -23.1315
cap "SRegister_10$1_2/Register_unitcell$1_9/q" "SRegister_10$1_2/Register_unitcell$1_1/phi2" 2.86892
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.0859757
cap "SRegister_10$1_2/Register_unitcell$1_1/phi1" "SRegister_10$1_2/Register_unitcell$1_1/en" -57.9265
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_1/en" 7.18585
cap "SRegister_10$1_2/out[5]" "SRegister_10$1_2/Register_unitcell$1_1/en" 1.28302
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -80.6341
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_1/en" -0.191503
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_1/en" 19.7238
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_1/phi2" -2.21671
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.0754535
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -1.46664
cap "SRegister_10$1_2/out[5]" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 16.2667
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.84316
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[41]" 1.35588
cap "SRegister_10$1_2/out[5]" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 15.7278
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0224759
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" "SRegister_10$1_2/out[5]" -0.403495
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.137561
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_1/en" 6.69137
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_1/en" -0.524442
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_2/Register_unitcell$1_1/en" 1.1139
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.307736
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_1/en" -0.471066
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_9/en" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -0.826406
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_9/en" -0.286293
cap "SRegister_10$1_2/Register_unitcell$1_9/q" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 0.4347
cap "SRegister_10$1_2/Register_unitcell$1_9/en" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 4.91666
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 0.0127599
cap "SRegister_10$1_2/Register_unitcell$1_9/en" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 16.6052
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/out[5]" -0.832883
cap "SRegister_10$1_2/Register_unitcell$1_9/VDDd" "SRegister_10$1_2/Register_unitcell$1_9/q" 0.468687
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_1/phi2" -2.55501
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.07395
cap "SRegister_10$1_2/Register_unitcell$1_9/VDDd" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.0194878
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_9/VDDd" 0.138922
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.315019
cap "SRegister_10$1_2/Register_unitcell$1_9/VDDd" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 3.01418
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_9/en" -29.2695
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 6.87651
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_1/phi1" -4.98439
cap "SRegister_10$1_2/Register_unitcell$1_9/VDDd" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 10.7364
cap "SRegister_10$1_2/Register_unitcell$1_9/VDDd" "out[44]" 0.134403
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_9/en" "SRegister_10$1_2/Register_unitcell$1_1/phi2" 0.100083
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_9/VDDd" -76.3947
cap "SRegister_10$1_2/Register_unitcell$1_9/en" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.0523695
cap "SRegister_10$1_2/Register_unitcell$1_1/phi2" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.00896462
cap "SRegister_10$1_2/Register_unitcell$1_9/en" "SRegister_10$1_2/Register_unitcell$1_1/phi1" -57.6485
cap "SRegister_10$1_2/Register_unitcell$1_9/en" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.14478
cap "SRegister_10$1_2/default5" "out[41]" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 0.0238122
cap "SRegister_10$1_2/Register_unitcell$1_9/VDDd" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.0966686
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -2.22683
cap "SRegister_10$1_2/Register_unitcell$1_9/VDDd" "SRegister_10$1_2/Register_unitcell$1_9/en" 5.0967
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.38556
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 43.0511
cap "SRegister_10$1_2/Register_unitcell$1_9/VDDd" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.45674
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" 1.03607
cap "SRegister_10$1_2/Register_unitcell$1_9/en" "out[41]" 1.40146
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0291412
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_2/Register_unitcell$1_9/en" -0.63297
cap "SRegister_10$1_2/Register_unitcell$1_9/en" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.563559
cap "SRegister_10$1_2/Register_unitcell$1_9/en" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 7.19466
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_1/phi1" 0.014555
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_9/q" 55.922
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.236003
cap "SRegister_10$1_2/Register_unitcell$1_9/VDDd" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.0411003
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_2/Register_unitcell$1_9/VDDd" 0.140414
cap "SRegister_10$1_2/Register_unitcell$1_9/VDDd" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 2.98592
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 8.28116
cap "SRegister_10$1_2/Register_unitcell$1_9/q" "SRegister_10$1_2/Register_unitcell$1_1/phi2" 0.207005
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 64.7563
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_9/en" -0.204442
cap "SRegister_10$1_2/Register_unitcell$1_9/VDDd" "SRegister_10$1_2/Register_unitcell$1_9/en" -2.17743
cap "SRegister_10$1_2/Register_unitcell$1_9/phi2" "SRegister_10$1_2/Register_unitcell$1_9/en" 0.100083
cap "SRegister_10$1_2/Register_unitcell$1_9/VDDd" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.078514
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/Register_unitcell$1_9/VDDd" 0.16575
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_9/en" -14.0853
cap "SRegister_10$1_2/Register_unitcell$1_9/phi2" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.220183
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/Register_unitcell$1_9/phi2" 0.176055
cap "SRegister_10$1_2/Register_unitcell$1_9/en" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 7.87063
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.247002
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 28.582
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/default5" 3.49159
cap "SRegister_10$1_2/Register_unitcell$1_9/en" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.299894
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0171047
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_9/en" 0.213877
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 5.68434e-14
cap "SRegister_10$1_2/out[4]" "SRegister_10$1_2/Register_unitcell$1_9/en" 41.9468
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_9/en" 14.1897
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.08927
cap "SRegister_10$1_2/out[4]" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 104.885
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/out[4]" 10.2733
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_8/q" 1.07479
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.941508
cap "SRegister_10$1_2/Register_unitcell$1_9/en" "SRegister_10$1_2/Register_unitcell$1_9/phi1" -56.8608
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 5.59907
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 0.289553
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" 0.0275122
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -7.10543e-15
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_9/en" -1.09068
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" -0.307736
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_9/VDDd" -28.4152
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_9/phi2" -2.21671
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_9/en" -0.364939
cap "SRegister_10$1_2/out[4]" "SRegister_10$1_2/Register_unitcell$1_9/VDDd" 1.28838
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_9/en" 35.3169
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.514264
cap "SRegister_10$1_2/out[4]" "SRegister_10$1_2/Register_unitcell$1_9/phi2" -1.00681
cap "SRegister_10$1_2/out[4]" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.858313
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 9.98226
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 0.820152
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -1.42109e-14
cap "SRegister_10$1_2/out[4]" "SRegister_10$1_2/default5" 13.7641
cap "SRegister_10$1_2/out[4]" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 19.4254
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.397438
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_9/phi1" -5.23661
cap "SRegister_10$1_2/out[4]" "SRegister_10$1_2/Register_unitcell$1_9/phi1" -1.47253
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.114634
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.57465
cap "SRegister_10$1_2/Register_unitcell$1_8/q" "SRegister_10$1_2/Register_unitcell$1_9/en" -0.245911
cap "SRegister_10$1_2/out[4]" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.238883
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_9/en" -0.654979
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" -44.2938
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_2/Register_unitcell$1_9/en" -0.595913
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.98592
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -1.32469
cap "SRegister_10$1_2/out[4]" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 18.148
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.164494
cap "SRegister_10$1_2/Register_unitcell$1_9/en" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 5.52232
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/Register_unitcell$1_9/en" 3.03578
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.287965
cap "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_8/q" 11.2302
cap "SRegister_10$1_2/out[4]" "SRegister_10$1_2/Register_unitcell$1_8/q" 26.9772
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.0839913
cap "SRegister_10$1_2/Register_unitcell$1_8/q" "SRegister_10$1_2/Register_unitcell$1_9/phi2" 0.746385
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/out[4]" 26.0178
cap "SRegister_10$1_2/out[4]" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.479914
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 0.261703
cap "SRegister_10$1_2/Register_unitcell$1_9/en" "SRegister_10$1_2/default4" -10.8761
cap "SRegister_10$1_2/Register_unitcell$1_9/en" "SRegister_10$1_2/out[4]" 1.21446
cap "SRegister_10$1_2/out[4]" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 24.8837
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/default4" 2.01109
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/out[4]" 2.33643
cap "SRegister_10$1_2/default4" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -59.8455
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_9/en" -0.376112
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_9/en" -0.599303
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.0689293
cap "SRegister_10$1_2/Register_unitcell$1_8/q" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 1.56737
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.286699
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[41]" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_9/phi2" "SRegister_10$1_2/out[4]" -1.00471
cap "SRegister_10$1_2/Register_unitcell$1_9/en" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.407
cap "SRegister_10$1_2/Register_unitcell$1_9/phi2" "SRegister_10$1_2/default4" -2.21671
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/out[4]" -2.55323
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/out[4]" 52.5567
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_9/en" 4.08363
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/default4" -0.0662268
cap "SRegister_10$1_2/Register_unitcell$1_9/en" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -10.5268
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/default4" 1.42109e-14
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.84316
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_9/en" -0.221929
cap "SRegister_10$1_2/Register_unitcell$1_8/q" "SRegister_10$1_2/out[4]" 49.8346
cap "SRegister_10$1_2/Register_unitcell$1_8/q" "SRegister_10$1_2/default4" 36.6275
cap "SRegister_10$1_2/Register_unitcell$1_9/phi1" "SRegister_10$1_2/out[4]" -0.130973
cap "SRegister_10$1_2/Register_unitcell$1_9/phi1" "SRegister_10$1_2/default4" -1.56465
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.13687e-13
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/out[4]" 8.95716
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.00626672
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_9/en" 4.75323
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 5.29694
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_9/en" -0.266282
cap "SRegister_10$1_2/Register_unitcell$1_8/q" "SRegister_10$1_2/Register_unitcell$1_9/en" 8.30199
cap "SRegister_10$1_2/Register_unitcell$1_8/q" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 9.49046
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/out[4]" -0.728426
cap "SRegister_10$1_2/out[4]" "SRegister_10$1_2/default4" -11.0087
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_2/out[4]" 0.0203671
cap "SRegister_10$1_2/Register_unitcell$1_9/phi1" "SRegister_10$1_2/Register_unitcell$1_9/en" -58.1995
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/out[4]" 6.71546
cap "SRegister_10$1_2/Register_unitcell$1_9/phi1" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.294419
cap "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/default4" 2.53652
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_9/phi2" 0.160095
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[41]" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 7.19466
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_9/phi1" -57.9265
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -1.29747
cap "SRegister_10$1_2/Register_unitcell$1_8/q" "SRegister_10$1_2/default4" 55.922
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 0.014555
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 3.10222
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.706895
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.390472
cap "SRegister_10$1_2/Register_unitcell$1_8/VDDd" "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0424147
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_8/VDDd" 0.0550244
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/default4" 7.66152
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_2/Register_unitcell$1_8/VDDd" -0.442861
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/default4" 7.00172
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_8/VDDd" 6.14562
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_2/default4" -2.17604e-14
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_8/VDDd" 0.0859757
cap "SRegister_10$1_2/default4" "SRegister_10$1_2/Register_unitcell$1_8/VDDd" -61.1285
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[41]" 0.397438
cap "SRegister_10$1_2/out[4]" "SRegister_10$1_2/default4" -0.832883
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -0.14833
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -0.171507
cap "SRegister_10$1_2/Register_unitcell$1_8/q" "SRegister_10$1_2/Register_unitcell$1_8/VDDd" 2.6671
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 13.5285
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -2.43266
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -0.296065
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -0.356982
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 0.00809391
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_8/VDDd" 0.497294
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/default4" -29.1898
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_8/VDDd" 18.2953
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/default4" 43.0511
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/out[4]" 16.2359
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_2/default4" 0.236003
cap "SRegister_10$1_2/default4" "SRegister_10$1_2/Register_unitcell$1_9/phi1" -5.79076
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_8/VDDd" 0.178661
cap "SRegister_10$1_2/default4" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -2.77556e-16
cap "SRegister_10$1_2/out[4]" "SRegister_10$1_2/Register_unitcell$1_8/VDDd" 0.959177
cap "SRegister_10$1_2/Register_unitcell$1_9/phi2" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.00495138
cap "SRegister_10$1_2/default4" "out[41]" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_9/phi2" "SRegister_10$1_2/default4" -2.55501
cap "SRegister_10$1_2/Register_unitcell$1_8/q" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 4.89191
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 2.35672
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 26.3638
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 0.0127599
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -0.573386
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/default4" 0.38556
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_9/phi1" 0.463431
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_8/VDDd" 18.1372
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_8/VDDd" 1.51928
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.84217e-14
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/default4" 3.07395
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_8/VDDd" 0.137561
cap "SRegister_10$1_2/Register_unitcell$1_8/VDDd" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.84217e-14
cap "SRegister_10$1_2/Register_unitcell$1_8/q" "SRegister_10$1_2/Register_unitcell$1_9/phi2" 2.32954
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/default4" 64.7788
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_2/default4" 1.03607
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[41]" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[41]" 1.38502
cap "SRegister_10$1_2/Register_unitcell$1_9/phi2" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.162993
cap "out[43]" "SRegister_10$1_2/Register_unitcell$1_8/en" 9.16847
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.941508
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/default4" 0.619643
cap "SRegister_10$1_2/Register_unitcell$1_8/phi1" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 3.643
cap "SRegister_10$1_2/Register_unitcell$1_8/phi1" "SRegister_10$1_2/default4" -4.50814
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/default4" -5.68434e-14
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/default4" 3.49159
cap "SRegister_10$1_2/Register_unitcell$1_8/VDDd" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.533289
cap "SRegister_10$1_2/default4" "SRegister_10$1_2/Register_unitcell$1_8/VDDd" -97.7512
cap "SRegister_10$1_2/Register_unitcell$1_8/en" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.277859
cap "SRegister_10$1_2/default4" "SRegister_10$1_2/Register_unitcell$1_8/en" -22.9176
cap "SRegister_10$1_2/default4" "SRegister_10$1_2/Register_unitcell$1_8/phi2" -2.21671
cap "out[43]" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 4.14221
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_8/en" 7.28776
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 0.289553
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_8/VDDd" 0.206138
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_8/en" 2.55994
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_8/VDDd" 4.22836
cap "SRegister_10$1_2/Register_unitcell$1_8/phi1" "SRegister_10$1_2/Register_unitcell$1_8/en" -57.1773
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/Register_unitcell$1_8/en" 0.333015
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_8/en" 8.05066
cap "SRegister_10$1_2/Register_unitcell$1_8/VDDd" "SRegister_10$1_2/Register_unitcell$1_8/en" 31.6354
cap "SRegister_10$1_2/default4" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.514264
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0171047
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_8/phi2" 0.176055
cap "SRegister_10$1_2/Register_unitcell$1_8/VDDd" "SRegister_10$1_2/Register_unitcell$1_8/phi2" 0.140414
cap "SRegister_10$1_2/Register_unitcell$1_8/en" "SRegister_10$1_2/Register_unitcell$1_8/phi2" -0.136739
cap "out[43]" "SRegister_10$1_2/default4" 0.619071
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.247002
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 5.68434e-14
cap "SRegister_10$1_2/Register_unitcell$1_8/VDDd" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.98592
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_8/en" -0.181677
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_8/VDDd" 0.0275122
cap "SRegister_10$1_2/Register_unitcell$1_8/VDDd" "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.222913
cap "SRegister_10$1_2/Register_unitcell$1_8/en" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 7.8159
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_8/en" -0.654979
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[43]" 4.73494
cap "SRegister_10$1_2/Register_unitcell$1_8/en" "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" -0.469555
cap "out[43]" "SRegister_10$1_2/Register_unitcell$1_8/VDDd" 0.134403
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.0596157
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_8/phi2" 0.220183
cap "SRegister_10$1_2/Register_unitcell$1_8/en" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 5.24446
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 8.20279
cap "SRegister_10$1_2/out[3]" "SRegister_10$1_2/Register_unitcell$1_7/q" 69.4022
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_8/en" -0.803745
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_8/phi2" -2.21671
cap "SRegister_10$1_2/Register_unitcell$1_8/en" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -4.11981
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.57465
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.401334
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_8/en" -0.181677
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -39.4277
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/out[3]" 104.885
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/out[3]" 6.71546
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[41]" 0.337822
cap "SRegister_10$1_2/out[3]" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 25.2679
cap "SRegister_10$1_2/out[3]" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.858313
cap "SRegister_10$1_2/Register_unitcell$1_8/en" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.299894
cap "SRegister_10$1_2/out[3]" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.479914
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/out[3]" 5.53838
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_8/en" -1.31261
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.287965
cap "SRegister_10$1_2/Register_unitcell$1_8/en" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 14.1726
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/out[3]" 9.75108
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 1.95606
cap "SRegister_10$1_2/out[3]" "SRegister_10$1_2/Register_unitcell$1_8/phi2" -2.01152
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/out[3]" 2.57531
cap "SRegister_10$1_2/Register_unitcell$1_8/en" "SRegister_10$1_2/out[3]" 32.7098
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_8/phi1" -2.24293
cap "SRegister_10$1_2/out[3]" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 29.955
cap "SRegister_10$1_2/Register_unitcell$1_8/en" "out[41]" 8.30338
cap "SRegister_10$1_2/out[3]" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 15.5412
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_7/q" 33.1793
cap "SRegister_10$1_2/Register_unitcell$1_8/en" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.0547301
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 28.582
cap "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.53652
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/out[3]" 15.2831
cap "SRegister_10$1_2/Register_unitcell$1_8/en" "SRegister_10$1_2/Register_unitcell$1_8/phi1" -57.6049
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 0.294419
cap "SRegister_10$1_2/Register_unitcell$1_8/en" "SRegister_10$1_2/Register_unitcell$1_7/q" 2.55669
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.08927
cap "SRegister_10$1_2/out[3]" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 8.95716
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_7/q" 6.07596
cap "SRegister_10$1_2/out[3]" "SRegister_10$1_2/Register_unitcell$1_8/phi1" -1.6035
cap "SRegister_10$1_2/Register_unitcell$1_7/q" "SRegister_10$1_2/Register_unitcell$1_8/en" 5.49939
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/default3" -91.212
cap "SRegister_10$1_2/default3" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 15.55
cap "SRegister_10$1_2/Register_unitcell$1_8/en" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 6.69137
cap "SRegister_10$1_2/Register_unitcell$1_8/en" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -0.623265
cap "SRegister_10$1_2/default3" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.137561
cap "SRegister_10$1_2/Register_unitcell$1_7/q" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 14.8153
cap "SRegister_10$1_2/Register_unitcell$1_8/en" "SRegister_10$1_2/out[3]" 1.28302
cap "SRegister_10$1_2/Register_unitcell$1_8/en" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -0.524442
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.20752
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -2.84217e-14
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/out[3]" -22.8129
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/out[3]" 16.2359
cap "SRegister_10$1_2/default3" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" -2.15575
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/out[3]" -2.55323
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" "SRegister_10$1_2/default3" -0.307736
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_8/en" -20.3583
cap "SRegister_10$1_2/Register_unitcell$1_8/en" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 21.5071
cap "SRegister_10$1_2/Register_unitcell$1_8/en" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 1.1139
cap "SRegister_10$1_2/Register_unitcell$1_8/en" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.109016
cap "SRegister_10$1_2/default3" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.0538781
cap "SRegister_10$1_2/default3" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.84316
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" "SRegister_10$1_2/out[3]" -0.403495
cap "SRegister_10$1_2/Register_unitcell$1_7/q" "SRegister_10$1_2/Register_unitcell$1_8/phi2" 2.70565
cap "SRegister_10$1_2/default3" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -1.00313
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0662268
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_8/phi2" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.165046
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.13687e-13
cap "SRegister_10$1_2/Register_unitcell$1_7/q" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 5.68172
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/out[3]" 16.2667
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 0.269797
cap "SRegister_10$1_2/Register_unitcell$1_7/q" "SRegister_10$1_2/default3" 8.92531
cap "SRegister_10$1_2/Register_unitcell$1_8/en" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -0.381317
cap "SRegister_10$1_2/default3" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 6.55591
cap "SRegister_10$1_2/Register_unitcell$1_8/en" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 7.18585
cap "SRegister_10$1_2/default3" "SRegister_10$1_2/out[3]" 15.7278
cap "SRegister_10$1_2/default3" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0859757
cap "SRegister_10$1_2/Register_unitcell$1_8/en" "SRegister_10$1_2/Register_unitcell$1_8/phi1" -57.9265
cap "SRegister_10$1_2/default3" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.111344
cap "SRegister_10$1_2/Register_unitcell$1_8/phi2" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -2.21671
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.01109
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_8/phi2" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.10839
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.42109e-14
cap "SRegister_10$1_2/out[3]" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.728426
cap "SRegister_10$1_2/Register_unitcell$1_7/q" "SRegister_10$1_2/out[3]" 7.40964
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/out[3]" 37.0155
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_8/phi1" -4.75006
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 0.318393
cap "SRegister_10$1_2/default3" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -1.53551
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.00626672
cap "SRegister_10$1_2/out[3]" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0203671
cap "SRegister_10$1_2/default3" "SRegister_10$1_2/Register_unitcell$1_8/en" 10.7176
cap "SRegister_10$1_2/Register_unitcell$1_8/phi2" "SRegister_10$1_2/default3" 0.0560466
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -0.916156
cap "SRegister_10$1_2/default3" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.140414
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "out[41]" 1.29203
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/default3" 0.71211
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_2/default3" 0.083683
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_8/phi1" 0.0127599
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" -0.124096
cap "SRegister_10$1_2/Register_unitcell$1_8/phi1" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.145038
cap "out[41]" "SRegister_10$1_2/default3" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.171507
cap "SRegister_10$1_2/Register_unitcell$1_8/phi1" "SRegister_10$1_2/Register_unitcell$1_7/q" 0.777562
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_7/en" 4.83796
cap "SRegister_10$1_2/Register_unitcell$1_8/phi1" "SRegister_10$1_2/Register_unitcell$1_7/VSSd" -4.59215
cap "SRegister_10$1_2/default3" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.071273
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 4.84377
cap "SRegister_10$1_2/default3" "out[42]" 0.134403
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/default3" 0.0550244
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/Register_unitcell$1_8/phi1" -57.6485
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/default3" 9.54884
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/Register_unitcell$1_7/VSSd" -22.9103
cap "SRegister_10$1_2/Register_unitcell$1_8/phi2" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0546027
cap "SRegister_10$1_2/Register_unitcell$1_8/phi1" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.014555
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 16.6052
cap "SRegister_10$1_2/default3" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 6.34322
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.503617
cap "SRegister_10$1_2/Register_unitcell$1_8/phi2" "SRegister_10$1_2/Register_unitcell$1_7/q" 0.370277
cap "SRegister_10$1_2/Register_unitcell$1_8/phi1" "SRegister_10$1_2/default3" -0.173414
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.646047
cap "SRegister_10$1_2/Register_unitcell$1_8/phi2" "SRegister_10$1_2/Register_unitcell$1_7/VSSd" -2.21671
cap "SRegister_10$1_2/Register_unitcell$1_7/q" "SRegister_10$1_2/default3" 0.838356
cap "SRegister_10$1_2/Register_unitcell$1_7/VSSd" "SRegister_10$1_2/default3" -99.414
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 5.93974
cap "SRegister_10$1_2/default3" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 11.0611
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[41]" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/Register_unitcell$1_8/phi2" 0.100083
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/default3" -7.02695
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_2/default3" 0.0411003
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.177496
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -0.63297
cap "SRegister_10$1_2/default3" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 37.1031
cap "SRegister_10$1_2/out[2]" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" 10.7935
cap "SRegister_10$1_2/out[2]" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.858313
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 5.52232
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_7/en" -0.204442
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/default3" 9.98226
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/Register_unitcell$1_7/VDDd" -2.072
cap "SRegister_10$1_2/Register_unitcell$1_7/VDDd" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.16575
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/default3" 0.114634
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" 2.57465
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "out[41]" 14.2991
cap "SRegister_10$1_2/Register_unitcell$1_7/phi2" "SRegister_10$1_2/Register_unitcell$1_7/en" 0.100083
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" -14.7786
cap "SRegister_10$1_2/Register_unitcell$1_7/phi2" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.176055
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_2/default3" -47.0672
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/out[2]" 0.157807
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/out[2]" 41.9468
cap "SRegister_10$1_2/out[2]" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 10.2733
cap "SRegister_10$1_2/out[2]" "SRegister_10$1_2/default3" 18.148
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.299894
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0171047
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_7/en" -0.988216
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" -1.32469
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 3.03578
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/default3" 0.287965
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[41]" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_7/en" -0.527136
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/default3" 36.7443
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" 0.514264
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_7/phi1" 5.59907
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/default3" 0.820152
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/default3" 0.15164
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/out[2]" 19.4254
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_2/Register_unitcell$1_7/phi1" -5.17794
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_2/Register_unitcell$1_0/q" 9.40108
cap "SRegister_10$1_2/out[2]" "SRegister_10$1_2/Register_unitcell$1_7/phi1" -1.08485
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 7.87063
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 5.68434e-14
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_7/VDDd" 0.078514
cap "SRegister_10$1_2/out[2]" "SRegister_10$1_2/Register_unitcell$1_0/q" 19.7676
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.333015
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_7/en" -0.654979
cap "SRegister_10$1_2/Register_unitcell$1_7/phi2" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.220183
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[41]" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" -0.595913
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/default3" 2.98592
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" 28.582
cap "SRegister_10$1_2/default3" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.206138
cap "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/default3" 0.0275122
cap "SRegister_10$1_2/default3" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" -0.307736
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/Register_unitcell$1_7/phi1" -56.8608
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/out[2]" 104.885
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/Register_unitcell$1_7/phi1" 0.289553
cap "SRegister_10$1_2/Register_unitcell$1_7/VDDd" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" -28.4152
cap "SRegister_10$1_2/Register_unitcell$1_7/phi2" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" -2.21671
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/Register_unitcell$1_0/q" -0.0597878
cap "SRegister_10$1_2/out[2]" "SRegister_10$1_2/Register_unitcell$1_7/VDDd" 0.665458
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.08927
cap "SRegister_10$1_2/default3" "SRegister_10$1_2/Register_unitcell$1_0/q" 1.07479
cap "SRegister_10$1_2/Register_unitcell$1_7/phi2" "SRegister_10$1_2/out[2]" -0.736307
cap "SRegister_10$1_2/Register_unitcell$1_7/phi1" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.110617
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 3.6078
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 3.55271e-15
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/default2" 4.84316
cap "SRegister_10$1_2/Register_unitcell$1_7/phi1" "SRegister_10$1_2/Register_unitcell$1_7/en" -58.1995
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.599303
cap "SRegister_10$1_2/Register_unitcell$1_7/phi2" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -2.21671
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -10.0076
cap "SRegister_10$1_2/Register_unitcell$1_7/phi1" "SRegister_10$1_2/default2" 0.294419
cap "SRegister_10$1_2/default2" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.286699
cap "SRegister_10$1_2/Register_unitcell$1_0/q" "SRegister_10$1_2/Register_unitcell$1_7/phi2" 0.583113
cap "SRegister_10$1_2/Register_unitcell$1_0/q" "SRegister_10$1_2/Register_unitcell$1_7/en" 8.11586
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/default2" -57.0721
cap "SRegister_10$1_2/Register_unitcell$1_0/q" "SRegister_10$1_2/default2" 9.12079
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/out[2]" 52.5567
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -0.149279
cap "SRegister_10$1_2/Register_unitcell$1_7/phi2" "SRegister_10$1_2/out[2]" -1.27521
cap "SRegister_10$1_2/out[2]" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.4175
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/out[2]" 1.21446
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_2/out[2]" 0.0203671
cap "SRegister_10$1_2/out[2]" "SRegister_10$1_2/default2" 25.5067
cap "SRegister_10$1_2/Register_unitcell$1_7/phi2" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.0676688
cap "SRegister_10$1_2/out[2]" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 8.95716
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.00626672
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 2.40145
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/default2" 3.28052
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" -0.32439
cap "SRegister_10$1_2/out[2]" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.479914
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_7/en" -0.388239
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_2/default2" 0.0253683
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -0.0662268
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/default2" -9.50651
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/out[2]" -2.55323
cap "SRegister_10$1_2/out[2]" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.728426
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.325899
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 2.01109
cap "SRegister_10$1_2/Register_unitcell$1_7/phi1" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -1.54119
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.53652
cap "SRegister_10$1_2/Register_unitcell$1_0/q" "SRegister_10$1_2/Register_unitcell$1_7/phi1" 1.22451
cap "SRegister_10$1_2/Register_unitcell$1_0/q" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 38.5935
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/out[2]" 26.0178
cap "SRegister_10$1_2/Register_unitcell$1_7/phi1" "SRegister_10$1_2/out[2]" -0.518646
cap "SRegister_10$1_2/out[2]" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 6.71546
cap "SRegister_10$1_2/out[2]" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -7.71949
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -1.7053e-13
cap "SRegister_10$1_2/Register_unitcell$1_0/q" "SRegister_10$1_2/out[2]" 57.0443
cap "SRegister_10$1_2/default2" "out[41]" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_7/phi1" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -57.9265
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 2.84217e-14
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[41]" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_7/phi1" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.15918
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -0.125141
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 2.18329
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.573386
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 3.57804
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.171507
cap "SRegister_10$1_2/default2" "SRegister_10$1_2/Register_unitcell$1_7/phi1" -0.173414
cap "SRegister_10$1_2/Register_unitcell$1_7/phi1" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.014555
cap "SRegister_10$1_2/default2" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.178661
cap "SRegister_10$1_2/default2" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 7.19545
cap "SRegister_10$1_2/Register_unitcell$1_0/VSSd" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -22.6553
cap "SRegister_10$1_2/default2" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.81442e-14
cap "SRegister_10$1_2/default2" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.0550244
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 26.3509
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -5.68434e-14
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -0.136203
cap "SRegister_10$1_2/Register_unitcell$1_0/q" "SRegister_10$1_2/Register_unitcell$1_7/phi2" 2.49281
cap "SRegister_10$1_2/Register_unitcell$1_0/VSSd" "SRegister_10$1_2/Register_unitcell$1_7/phi2" -2.21671
cap "SRegister_10$1_2/default2" "SRegister_10$1_2/Register_unitcell$1_0/q" 5.64405
cap "SRegister_10$1_2/Register_unitcell$1_0/VSSd" "SRegister_10$1_2/default2" -97.4992
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_7/phi2" 0.162993
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -1.29747
cap "SRegister_10$1_2/out[2]" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 16.2359
cap "SRegister_10$1_2/default2" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 21.8932
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 14.8983
cap "SRegister_10$1_2/default2" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0859757
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[41]" 0.397438
cap "SRegister_10$1_2/default2" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" -2.25134
cap "SRegister_10$1_2/default2" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" 0.137561
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_7/phi2" 0.0973771
cap "SRegister_10$1_2/default2" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 10.4464
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 5.93974
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.503617
cap "SRegister_10$1_2/default2" "SRegister_10$1_2/Register_unitcell$1_7/phi2" 0.0560466
cap "SRegister_10$1_2/default2" "SRegister_10$1_2/out[2]" 0.959177
cap "SRegister_10$1_2/Register_unitcell$1_7/phi1" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.0127599
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[41]" 1.38502
cap "SRegister_10$1_2/default2" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 35.5676
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -0.473986
cap "SRegister_10$1_2/Register_unitcell$1_7/phi1" "SRegister_10$1_2/Register_unitcell$1_0/q" 5.23477
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 1.1139
cap "SRegister_10$1_2/Register_unitcell$1_0/VSSd" "SRegister_10$1_2/Register_unitcell$1_7/phi1" -5.32226
cap "SRegister_10$1_2/default2" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.71211
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[41]" 0.0715388
cap "SRegister_10$1_2/Register_unitcell$1_7/phi1" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.463431
cap "SRegister_10$1_2/Register_unitcell$1_0/VSSd" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 3.55271e-15
cap "SRegister_10$1_2/default2" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0859757
cap "SRegister_10$1_2/Register_unitcell$1_0/en" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 5.85225
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 4.73494
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.176055
cap "SRegister_10$1_2/Register_unitcell$1_0/VSSd" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -2.21671
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_0/VSSd" 0.619071
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/default2" 4.86325
cap "SRegister_10$1_2/Register_unitcell$1_0/VSSd" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -2.84217e-14
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/default2" 0.222913
cap "SRegister_10$1_2/Register_unitcell$1_0/VSSd" "SRegister_10$1_2/default2" -97.7512
cap "SRegister_10$1_2/Register_unitcell$1_0/en" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 9.0326
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/default2" 0.197645
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_0/en" -0.469555
cap "SRegister_10$1_2/Register_unitcell$1_0/en" "SRegister_10$1_2/Register_unitcell$1_0/VSSd" -22.9176
cap "SRegister_10$1_2/Register_unitcell$1_0/en" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 2.84217e-14
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_0/en" 2.65467
cap "SRegister_10$1_2/default2" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.140414
cap "out[41]" "SRegister_10$1_2/default2" 0.134403
cap "SRegister_10$1_2/default2" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.206138
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 0.289553
cap "SRegister_10$1_2/Register_unitcell$1_0/en" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -0.307663
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_0/en" 14.9165
cap "SRegister_10$1_2/Register_unitcell$1_0/en" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.181677
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 5.68434e-14
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" 3.28168
cap "SRegister_10$1_2/Register_unitcell$1_0/VSSd" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" -4.50814
cap "SRegister_10$1_2/Register_unitcell$1_0/en" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.333015
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_0/VSSd" 0.514264
cap "SRegister_10$1_2/Register_unitcell$1_0/en" "SRegister_10$1_2/default2" 29.923
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0171047
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/default2" 0.0275122
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 3.7384
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/Register_unitcell$1_0/en" -0.635285
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/default2" 2.98592
cap "SRegister_10$1_2/Register_unitcell$1_0/en" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" -57.2628
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_0/en" -4.98834
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/out[1]" 15.5412
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 2.53652
cap "SRegister_10$1_2/out[1]" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_244_201#" 0.858313
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/out[1]" 16.0844
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/out[1]" 5.53838
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_0/en" 2.01838
cap "SRegister_10$1_2/Register_unitcell$1_0/phi2" "SRegister_10$1_2/out[1]" -2.01152
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/out[1]" 8.95716
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.294419
cap "SRegister_10$1_2/out[1]" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.57531
cap "SRegister_10$1_2/Register_unitcell$1_0/phi2" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -2.21671
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/out[1]" 29.955
cap "SRegister_10$1_2/Register_unitcell$1_0/en" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" -1.31261
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -1.08927
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_0/en" 16.0083
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -42.2012
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 2.57465
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 0.401334
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 2.31739
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/out[1]" 105.283
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_0/en" 5.52232
cap "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/Register_unitcell$1_0/en" -0.181677
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.52656e-16
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" 28.582
cap "SRegister_10$1_2/Register_unitcell$1_0/en" "SRegister_10$1_2/Register_unitcell$1_6/q" 2.13501
cap "SRegister_10$1_2/out[1]" "SRegister_10$1_2/Register_unitcell$1_6/q" 67.5139
cap "SRegister_10$1_2/Register_unitcell$1_0/en" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" -0.0196936
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_6/q" 31.3502
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" 0.287965
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/out[1]" 9.75108
cap "SRegister_10$1_2/Register_unitcell$1_0/phi2" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.220183
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_0/en" -0.299894
cap "SRegister_10$1_2/out[1]" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.479914
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/out[1]" -1.6035
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/Register_unitcell$1_0/en" -57.5195
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 8.73608
cap "SRegister_10$1_2/Register_unitcell$1_0/en" "SRegister_10$1_2/out[1]" 42.5529
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -2.37068
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/out[1]" 25.2679
cap "SRegister_10$1_2/out[1]" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" 6.71546
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_6/q" 5.47237
cap "SRegister_10$1_2/Register_unitcell$1_0/en" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" -0.803745
cap "SRegister_10$1_2/out[1]" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.0203671
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.13687e-13
cap "SRegister_10$1_2/Register_unitcell$1_0/en" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" -0.524442
cap "SRegister_10$1_2/Register_unitcell$1_6/q" "SRegister_10$1_2/default1" 16.5075
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/default1" 0.125204
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/default1" -75.0872
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/default1" -0.0662268
cap "SRegister_10$1_2/Register_unitcell$1_6/q" "SRegister_10$1_2/Register_unitcell$1_0/phi1" 5.33885
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.246956
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -1.46664
cap "SRegister_10$1_2/out[1]" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" -0.728426
cap "SRegister_10$1_2/Register_unitcell$1_6/q" "SRegister_10$1_2/out[1]" 9.29797
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" -0.442861
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/out[1]" 17.3316
cap "SRegister_10$1_2/Register_unitcell$1_6/q" "SRegister_10$1_2/Register_unitcell$1_0/en" 5.92107
cap "SRegister_10$1_2/Register_unitcell$1_0/en" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.040047
cap "SRegister_10$1_2/Register_unitcell$1_0/en" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 19.0671
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/default1" -4.64576
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/out[1]" 15.7278
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.42109e-14
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_0/en" 20.3821
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/out[1]" -2.55323
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 4.84316
cap "SRegister_10$1_2/out[1]" "SRegister_10$1_2/default1" -23.1315
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_0/phi2" 0.165046
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" -0.00626672
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.307736
cap "SRegister_10$1_2/Register_unitcell$1_0/en" "SRegister_10$1_2/default1" -19.5617
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/default1" 2.01109
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/Register_unitcell$1_0/en" -57.9265
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -2.51689
cap "SRegister_10$1_2/Register_unitcell$1_0/en" "SRegister_10$1_2/out[1]" 1.28302
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.0754535
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/out[1]" 16.6642
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" 0.0859757
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 3.94863
cap "SRegister_10$1_2/Register_unitcell$1_0/en" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 7.18585
cap "SRegister_10$1_2/Register_unitcell$1_6/q" "SRegister_10$1_2/Register_unitcell$1_0/phi2" 2.54237
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_0/phi2" 0.0814965
cap "SRegister_10$1_2/out[1]" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.403495
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1020_652#" 0.111344
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/default1" 0.0224759
cap "SRegister_10$1_2/Register_unitcell$1_0/phi2" "SRegister_10$1_2/default1" -2.21671
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -1.15578
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.269797
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -0.205832
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_2/Register_unitcell$1_0/en" -0.315425
cap "SRegister_10$1_2/Register_unitcell$1_0/en" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 1.1139
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/out[1]" 37.413
cap "SRegister_10$1_2/Register_unitcell$1_6/q" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 6.55196
cap "SRegister_10$1_2/Register_unitcell$1_0/en" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_1364_532#" -0.623265
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" 0.137561
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 13.6
cap "SRegister_10$1_2/Register_unitcell$1_0/en" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 6.69137
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[41]" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_6/en" "SRegister_10$1_2/Register_unitcell$1_0/phi2" 0.100083
cap "SRegister_10$1_2/VSSd" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 3.07395
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_0/phi1" 0.014555
cap "SRegister_10$1_2/Register_unitcell$1_6/en" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" -0.982047
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.28929
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_6/en" 7.19466
cap "SRegister_10$1_2/Register_unitcell$1_6/en" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 16.6052
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/VSSd" 0.38556
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/Register_unitcell$1_6/q" 1.12042
cap "SRegister_10$1_2/Register_unitcell$1_6/en" "SRegister_10$1_2/VDDd" -1.00904
cap "SRegister_10$1_2/Register_unitcell$1_0/phi2" "SRegister_10$1_2/VSSd" -2.55501
cap "SRegister_10$1_2/VDDd" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" 0.140414
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_244_201#" "SRegister_10$1_2/VSSd" 1.03607
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_2/VSSd" 0.236003
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" "SRegister_10$1_2/VDDd" 0.0411003
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/VSSd" 43.0511
cap "SRegister_10$1_2/Register_unitcell$1_6/en" "out[41]" 1.18261
cap "SRegister_10$1_2/VDDd" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" 0.0550244
cap "SRegister_10$1_2/VSSd" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 64.7563
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_0/phi1" 0.0127599
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/Register_unitcell$1_6/en" 4.91666
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.216475
cap "SRegister_10$1_2/Register_unitcell$1_6/en" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 7.29678
cap "SRegister_10$1_2/Register_unitcell$1_6/q" "SRegister_10$1_2/VSSd" 55.922
cap "SRegister_10$1_2/VSSd" "SRegister_10$1_2/VDDd" -76.3947
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" -2.22683
cap "SRegister_10$1_2/Register_unitcell$1_0/phi2" "SRegister_10$1_2/Register_unitcell$1_6/q" 0.533549
cap "out[41]" "SRegister_10$1_2/VSSd" 0.397438
cap "SRegister_10$1_2/VDDd" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" 0.00362405
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_504_110#" "SRegister_10$1_2/VDDd" 0.137561
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "SRegister_10$1_2/VDDd" 2.98592
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/VSSd" 8.28116
cap "SRegister_10$1_2/VSSd" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 6.87651
cap "SRegister_10$1_2/Register_unitcell$1_6/en" "SRegister_10$1_2/Register_unitcell$1_0/phi1" -57.6485
cap "SRegister_10$1_2/VDDd" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 10.7364
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[41]" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_6/en" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" -0.63297
cap "SRegister_10$1_2/Register_unitcell$1_6/q" "SRegister_10$1_2/VDDd" 1.20802
cap "SRegister_10$1_2/out[1]" "SRegister_10$1_2/VSSd" -0.832883
cap "SRegister_10$1_2/Register_unitcell$1_6/en" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/a_36_92#" -0.715016
cap "SRegister_10$1_2/Register_unitcell$1_0/phi2" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.0814965
cap "SRegister_10$1_2/Register_unitcell$1_6/en" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" -0.171507
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" -0.315019
cap "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/VSSd" -5.16494
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "SRegister_10$1_2/VDDd" 3.01418
cap "SRegister_10$1_2/Register_unitcell$1_6/en" "SRegister_10$1_2/VSSd" -29.451
cap "SRegister_10$1_2/VDDd" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 4.69529
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/en" 0.333015
cap "SRegister_10$1_2/VSSd" "SRegister_10$1_2/en" -15.5688
cap "SRegister_10$1_2/phi2" "SRegister_10$1_2/VSSd" -2.21671
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/en" -0.885755
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" -0.247002
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/VSSd" -2.84217e-14
cap "SRegister_10$1_2/en" "out[41]" 14.4085
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" -0.941508
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/en" -0.651232
cap "SRegister_10$1_2/phi1" "SRegister_10$1_2/en" -56.8608
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/en" 3.03578
cap "SRegister_10$1_2/phi2" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.176055
cap "SRegister_10$1_2/en" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 8.99924
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/VDDd" 0.114634
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/VSSd" 2.57465
cap "SRegister_10$1_2/d" "SRegister_10$1_2/en" 1.04703
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/VSSd" 3.49159
cap "SRegister_10$1_2/phi1" "SRegister_10$1_2/VSSd" -5.05856
cap "SRegister_10$1_2/VDDd" "SRegister_10$1_2/en" 38.8157
cap "SRegister_10$1_2/VSSd" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 0.514264
cap "SRegister_10$1_2/d" "SRegister_10$1_2/VSSd" 7.57199
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/phi1" 0.289553
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/D" "SRegister_10$1_2/VDDd" 0.206138
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[41]" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/en" -0.654979
cap "SRegister_10$1_2/VSSd" "SRegister_10$1_2/VDDd" -78.2559
cap "SRegister_10$1_2/en" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 5.81707
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/VDDd" 0.287965
cap "SRegister_10$1_2/phi2" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.220183
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1020_652#" "SRegister_10$1_2/VDDd" 0.219289
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "SRegister_10$1_2/VDDd" 0.985902
cap "SRegister_10$1_2/VDDd" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 2.98592
cap "SRegister_10$1_2/VSSd" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 29.88
cap "SRegister_10$1_2/d" "SRegister_10$1_2/VDDd" 1.93706
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[41]" 0.397438
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/en" -0.204442
cap "SRegister_10$1_2/phi1" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 5.59907
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" -0.0171047
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_1364_532#" "SRegister_10$1_2/VDDd" 0.0275122
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/VSSd" -7.10543e-15
cap "SRegister_10$1_2/phi2" "SRegister_10$1_2/en" 0.100083
cap "SRegister_10$1_2/VDDd" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 10.0878
cap "SRegister_10$1_2/d" "SRegister_10$1_2/en" 5.08803
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/en" -0.457667
cap "SRegister_10$1_2/VDDd" "SRegister_10$1_2/en" -2.36588
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_2/phi1" 0.294419
cap "SRegister_10$1_2/d" "SRegister_10$1_2/phi1" 0.0179812
cap "SRegister_10$1_2/VSSd" "SRegister_10$1_2/d" 27.623
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/VSSd" 2.53652
cap "SRegister_10$1_2/phi1" "SRegister_10$1_2/en" -44.7523
cap "SRegister_10$1_2/VSSd" "SRegister_10$1_2/VDDd" -17.0272
cap "SRegister_10$1_2/VSSd" "SRegister_10$1_2/en" -6.31302
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_504_110#" "SRegister_10$1_2/en" -0.426851
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_2/d" 9.3772
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" 0.286699
cap "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/a_36_92#" "SRegister_10$1_2/d" 0.120118
cap "SRegister_10$1_2/VSSd" "SRegister_10$1_2/phi2" -1.44204
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_2/en" -1.42109e-14
cap "SRegister_10$1_2/VSSd" "SRegister_10$1_2/phi1" 0.733308
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[41]" 3.9473
cap "out[41]" "SRegister_10$1_2/out[10]" 1.09419
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[41]" 0.935021
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[41]" 2.07632
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.432089
cap "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[41]" 1.0613
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 1.33889
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 9.36708
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_5/en" 1.77636e-15
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.489724
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.5678
cap "out[41]" "SRegister_10$1_2/default10" 0.790283
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 2.11287
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.596358
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 0.893282
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_5/en" 10.577
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.80216
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.777538
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 5.84152
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.74674
cap "SRegister_10$1_2/out[9]" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.00881599
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_5/en" 3.24624
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.901169
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 7.32709
cap "SRegister_10$1_2/Register_unitcell$1_5/en" "out[41]" 1.77636e-15
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[41]" 2.56604
cap "SRegister_10$1_2/out[9]" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.00653347
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 2.50282
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[41]" 1.0613
cap "out[41]" "SRegister_10$1_2/out[9]" 0.983034
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "out[41]" 0.432089
cap "SRegister_10$1_2/Register_unitcell$1_4/en" "out[41]" 1.63991
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[41]" 0.0057363
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[41]" 1.2117
cap "SRegister_10$1_2/default9" "out[41]" 0.789219
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[41]" 2.23217
cap "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[41]" 9.21312
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.80216
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.771802
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.596358
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" -0.0509496
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_4/en" 12.1833
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 2.32982
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.0509496
cap "SRegister_10$1_2/out[8]" "out[41]" 0.983034
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 0.477281
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/out[8]" -0.00881599
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[41]" 1.0613
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "out[41]" 0.432089
cap "SRegister_10$1_2/Register_unitcell$1_4/en" "out[41]" 1.77636e-15
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[41]" 1.98182
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[41]" 3.94151
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "out[41]" 1.77636e-15
cap "SRegister_10$1_2/out[8]" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.00653347
cap "SRegister_10$1_2/default8" "out[41]" 0.790283
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[41]" 2.02554
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[41]" 2.11287
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[41]" 8.83175
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[41]" 1.21412
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[41]" 0.584226
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 1.01805
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[41]" 6.05138
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.596358
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_3/en" 9.22036
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[41]" 0.777538
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.80216
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "out[41]" 4.60288
cap "SRegister_10$1_2/out[7]" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.00881599
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 1.5145
cap "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.0509496
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[41]" 2.56604
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/out[7]" 0.00653347
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 2.50282
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[41]" 1.0613
cap "out[41]" "SRegister_10$1_2/out[7]" 0.983034
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "out[41]" 0.432089
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 0.23156
cap "SRegister_10$1_2/Register_unitcell$1_3/en" "out[41]" 1.77636e-15
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[41]" 7.89059
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[41]" 8.7293
cap "SRegister_10$1_2/Register_unitcell$1_2/en" "out[41]" 1.57153
cap "SRegister_10$1_2/default7" "out[41]" 0.790283
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[41]" 1.88131
cap "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[41]" 2.23217
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.80216
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" 0.777538
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.596358
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" -0.0509496
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_2/en" 12.2517
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 2.81364
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[41]" 1.0613
cap "out[41]" "SRegister_10$1_2/default6" 3.87869
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "out[41]" 0.390542
cap "SRegister_10$1_2/out[6]" "SRegister_10$1_2/default6" -0.00881599
cap "SRegister_10$1_2/Register_unitcell$1_2/en" "out[41]" 1.77636e-15
cap "SRegister_10$1_2/out[6]" "out[41]" 0.983034
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[41]" 1.89562
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "out[41]" 1.77636e-15
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[41]" 0.67042
cap "SRegister_10$1_2/default6" "out[41]" 8.73013
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[41]" 1.95761
cap "SRegister_10$1_2/default6" "SRegister_10$1_2/out[6]" 0.00653347
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[41]" 1.21412
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "out[41]" 0.041547
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[41]" 2.50282
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 1.01805
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.777538
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_1/en" 7.86373
cap "out[41]" "SRegister_10$1_2/default6" 6.55493
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.80216
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.423414
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[41]" 1.22089
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.172944
cap "SRegister_10$1_2/out[5]" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.00881599
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_1/en" 5.95952
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[41]" 2.09948
cap "out[41]" "SRegister_10$1_2/out[5]" 0.983034
cap "SRegister_10$1_2/Register_unitcell$1_1/en" "out[41]" 1.77636e-15
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[41]" 2.56604
cap "SRegister_10$1_2/out[5]" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.00653347
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.432089
cap "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.0509496
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[41]" 1.0613
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 8.32318
cap "SRegister_10$1_2/Register_unitcell$1_9/en" "out[41]" 1.50316
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[41]" 0.403334
cap "SRegister_10$1_2/default5" "out[41]" 0.790283
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[41]" 2.11287
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[41]" 2.23217
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[41]" 8.25969
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.596358
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" 3.30346
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" -0.0509496
cap "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "out[41]" 0.777538
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_9/en" 12.3201
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.80216
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[41]" 1.0613
cap "SRegister_10$1_2/out[4]" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.00881599
cap "SRegister_10$1_2/out[4]" "out[41]" 0.983034
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 3.5269
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "out[41]" 0.157879
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "out[41]" 1.80943
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_9/en" 1.77636e-15
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" "out[41]" 0.27421
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 1.21412
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[41]" 2.11287
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 7.92012
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 1.77636e-15
cap "out[41]" "SRegister_10$1_2/default4" 0.790283
cap "SRegister_10$1_2/out[4]" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 0.00653347
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.756613
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[41]" 2.50282
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[41]" 7.21843
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[41]" 1.80216
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.777538
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 1.01805
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[41]" 0.0894537
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_8/en" 6.50709
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.506904
cap "SRegister_10$1_2/Register_unitcell$1_8/en" "out[41]" 7.31615
cap "SRegister_10$1_2/out[3]" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" -0.00881599
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[41]" 1.22089
cap "out[41]" "SRegister_10$1_2/out[3]" 0.983034
cap "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" "SRegister_10$1_2/default3" -0.0509496
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 1.0613
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.432089
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 2.56604
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 1.5792
cap "out[41]" "SRegister_10$1_2/default3" 8.29238
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_8/en" 1.77636e-15
cap "SRegister_10$1_2/out[3]" "SRegister_10$1_2/default3" 0.00653347
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[41]" 1.95761
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 2.23217
cap "out[41]" "SRegister_10$1_2/default3" 8.29898
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_7/en" 1.43479
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[41]" 0.923617
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[41]" 1.80216
cap "SRegister_10$1_2/default3" "out[41]" 3.79328
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "out[41]" 0.596358
cap "SRegister_10$1_2/default3" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VNW" -0.0509496
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "out[41]" 12.3885
cap "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "out[41]" 0.777538
cap "out[41]" "SRegister_10$1_2/default2" 3.28818
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 1.72324
cap "out[41]" "SRegister_10$1_2/out[2]" 0.983034
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.870265
cap "SRegister_10$1_2/out[2]" "SRegister_10$1_2/default2" -0.00881599
cap "SRegister_10$1_2/Register_unitcell$1_7/en" "out[41]" 1.77636e-15
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" 1.95761
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" 2.50282
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" 1.21412
cap "SRegister_10$1_2/out[2]" "SRegister_10$1_2/default2" 0.00653347
cap "out[41]" "SRegister_10$1_2/default2" 7.98489
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" 0.842807
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" 1.77636e-15
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.432089
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" 0.191034
cap "SRegister_10$1_2/Register_unitcell$1_0/en" "out[41]" 5.15045
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "out[41]" 1.59417
cap "out[41]" "SRegister_10$1_2/default2" 7.8575
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[41]" 1.01805
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "out[41]" 0.777538
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/out[1]" 1.24525
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_2/out[1]" 0.596358
cap "SRegister_10$1_2/Register_unitcell$1_0/en" "SRegister_10$1_2/out[1]" 8.67279
cap "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" "SRegister_10$1_2/out[1]" 0.207991
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_67_756#" "SRegister_10$1_2/out[1]" 2.56604
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/out[1]" 7.83056
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/A2" "SRegister_10$1_2/out[1]" 1.0613
cap "SRegister_10$1_2/Register_unitcell$1_0/en" "SRegister_10$1_2/out[1]" 1.77636e-15
cap "SRegister_10$1_2/out[1]" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/a_255_756#" 0.432089
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "SRegister_10$1_2/out[1]" 1.50363
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VNW" -0.0509496
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/a_36_201#" "out[41]" 2.11287
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/A1" "out[41]" 2.23217
cap "SRegister_10$1_2/VSSd" "out[41]" 0.790283
cap "SRegister_10$1_2/Register_unitcell$1_6/en" "out[41]" 1.36642
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/Z" "out[41]" 0.999184
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "out[41]" 7.77871
cap "SRegister_10$1_2/en" "out[41]" 12.4568
cap "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/Z" "out[41]" 0.777538
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/a_36_201#" 1.80216
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" 4.2836
cap "out[41]" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" 0.596358
cap "SRegister_10$1_2/en" "out[41]" 8.88178e-16
merge "SRegister_10$1_2/default1" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" -126757 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -34799492 -551445 -1987290 -35832 0 0 0 0 0 0
merge "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_0/VSSd"
merge "SRegister_10$1_2/Register_unitcell$1_0/VSSd" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS"
merge "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_2/Register_unitcell$1_7/VSSd"
merge "SRegister_10$1_2/Register_unitcell$1_7/VSSd" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_8/VSSd"
merge "SRegister_10$1_2/Register_unitcell$1_8/VSSd" "SRegister_10$1_2/default4"
merge "SRegister_10$1_2/default4" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS"
merge "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_2/Register_unitcell$1_9/VSSd"
merge "SRegister_10$1_2/Register_unitcell$1_9/VSSd" "SRegister_10$1_2/default5"
merge "SRegister_10$1_2/default5" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_1/VSSd"
merge "SRegister_10$1_2/Register_unitcell$1_1/VSSd" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS"
merge "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_2/Register_unitcell$1_2/VSSd"
merge "SRegister_10$1_2/Register_unitcell$1_2/VSSd" "SRegister_10$1_2/default7"
merge "SRegister_10$1_2/default7" "SRegister_10$1_2/Register_unitcell$1_2/default"
merge "SRegister_10$1_2/Register_unitcell$1_2/default" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_3/VSSd"
merge "SRegister_10$1_2/Register_unitcell$1_3/VSSd" "SRegister_10$1_2/default8"
merge "SRegister_10$1_2/default8" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS"
merge "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_2/Register_unitcell$1_4/VSSd"
merge "SRegister_10$1_2/Register_unitcell$1_4/VSSd" "SRegister_10$1_2/default9"
merge "SRegister_10$1_2/default9" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_5/VSSd"
merge "SRegister_10$1_2/Register_unitcell$1_5/VSSd" "SRegister_10$1_2/default10"
merge "SRegister_10$1_2/default10" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS"
merge "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_2/VSSd"
merge "SRegister_10$1_2/VSSd" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VPW"
merge "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VPW" "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VPW"
merge "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VPW" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VPW"
merge "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VPW" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VPW"
merge "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VPW" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VPW"
merge "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VPW" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VPW"
merge "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VPW" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VPW"
merge "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VPW" "SRegister_10$1_2/VSUBS"
merge "SRegister_10$1_2/VSUBS" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS"
merge "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VSS" "SRegister_10$1_0/default10"
merge "SRegister_10$1_0/default10" "SRegister_10$1_0/default9"
merge "SRegister_10$1_0/default9" "SRegister_10$1_0/default7"
merge "SRegister_10$1_0/default7" "SRegister_10$1_0/default6"
merge "SRegister_10$1_0/default6" "SRegister_10$1_0/default3"
merge "SRegister_10$1_0/default3" "SRegister_10$1_0/default2"
merge "SRegister_10$1_0/default2" "SRegister_10$1_0/default1"
merge "SRegister_10$1_0/default1" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS"
merge "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/Register_unitcell$1_5/VSSd"
merge "SRegister_10$1_0/Register_unitcell$1_5/VSSd" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/Register_unitcell$1_4/VSSd"
merge "SRegister_10$1_0/Register_unitcell$1_4/VSSd" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/Register_unitcell$1_3/VSSd"
merge "SRegister_10$1_0/Register_unitcell$1_3/VSSd" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/Register_unitcell$1_2/VSSd"
merge "SRegister_10$1_0/Register_unitcell$1_2/VSSd" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/Register_unitcell$1_1/VSSd"
merge "SRegister_10$1_0/Register_unitcell$1_1/VSSd" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/Register_unitcell$1_9/VSSd"
merge "SRegister_10$1_0/Register_unitcell$1_9/VSSd" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/Register_unitcell$1_8/VSSd"
merge "SRegister_10$1_0/Register_unitcell$1_8/VSSd" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS"
merge "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/Register_unitcell$1_7/VSSd"
merge "SRegister_10$1_0/Register_unitcell$1_7/VSSd" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/Register_unitcell$1_0/VSSd"
merge "SRegister_10$1_0/Register_unitcell$1_0/VSSd" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS"
merge "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_0/Register_unitcell$1_6/VSSd"
merge "SRegister_10$1_0/Register_unitcell$1_6/VSSd" "SRegister_10$1_0/VSSd"
merge "SRegister_10$1_0/VSSd" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VSS"
merge "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VSS" "SRegister_10$1_0/VSUBS"
merge "SRegister_10$1_0/VSUBS" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VSS" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/VSS" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VSS" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/VSS" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/VSS" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VSS" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/VSS" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VSS" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/VSS" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/VSS" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VSS" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/VSS" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/VSS" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VSS" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VSS" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/VSS" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_0/VSS" "SRegister_10$1_3/VSSd"
merge "SRegister_10$1_3/VSSd" "SRegister_10$1_3/default1"
merge "SRegister_10$1_3/default1" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_3/Register_unitcell$1_0/VSSd"
merge "SRegister_10$1_3/Register_unitcell$1_0/VSSd" "SRegister_10$1_3/default2"
merge "SRegister_10$1_3/default2" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_3/Register_unitcell$1_7/VSSd"
merge "SRegister_10$1_3/Register_unitcell$1_7/VSSd" "SRegister_10$1_3/default3"
merge "SRegister_10$1_3/default3" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_3/Register_unitcell$1_8/VSSd"
merge "SRegister_10$1_3/Register_unitcell$1_8/VSSd" "SRegister_10$1_3/default4"
merge "SRegister_10$1_3/default4" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_3/Register_unitcell$1_9/VSSd"
merge "SRegister_10$1_3/Register_unitcell$1_9/VSSd" "SRegister_10$1_3/default5"
merge "SRegister_10$1_3/default5" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_3/Register_unitcell$1_1/VSSd"
merge "SRegister_10$1_3/Register_unitcell$1_1/VSSd" "SRegister_10$1_3/default6"
merge "SRegister_10$1_3/default6" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_3/Register_unitcell$1_2/VSSd"
merge "SRegister_10$1_3/Register_unitcell$1_2/VSSd" "SRegister_10$1_3/default7"
merge "SRegister_10$1_3/default7" "SRegister_10$1_3/Register_unitcell$1_2/default"
merge "SRegister_10$1_3/Register_unitcell$1_2/default" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_3/Register_unitcell$1_3/VSSd"
merge "SRegister_10$1_3/Register_unitcell$1_3/VSSd" "SRegister_10$1_3/default8"
merge "SRegister_10$1_3/default8" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_3/Register_unitcell$1_4/VSSd"
merge "SRegister_10$1_3/Register_unitcell$1_4/VSSd" "SRegister_10$1_3/default9"
merge "SRegister_10$1_3/default9" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_3/Register_unitcell$1_5/VSSd"
merge "SRegister_10$1_3/Register_unitcell$1_5/VSSd" "SRegister_10$1_3/default10"
merge "SRegister_10$1_3/default10" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS"
merge "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_3/VSUBS"
merge "SRegister_10$1_3/VSUBS" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS"
merge "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_1/Register_unitcell$1_5/VSSd"
merge "SRegister_10$1_1/Register_unitcell$1_5/VSSd" "SRegister_10$1_1/default10"
merge "SRegister_10$1_1/default10" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_1/default9"
merge "SRegister_10$1_1/default9" "SRegister_10$1_1/Register_unitcell$1_4/VSSd"
merge "SRegister_10$1_1/Register_unitcell$1_4/VSSd" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_1/Register_unitcell$1_3/VSSd"
merge "SRegister_10$1_1/Register_unitcell$1_3/VSSd" "SRegister_10$1_1/default8"
merge "SRegister_10$1_1/default8" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_1/default7"
merge "SRegister_10$1_1/default7" "SRegister_10$1_1/Register_unitcell$1_2/VSSd"
merge "SRegister_10$1_1/Register_unitcell$1_2/VSSd" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_1/Register_unitcell$1_1/VSSd"
merge "SRegister_10$1_1/Register_unitcell$1_1/VSSd" "SRegister_10$1_1/default6"
merge "SRegister_10$1_1/default6" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_1/default5"
merge "SRegister_10$1_1/default5" "SRegister_10$1_1/Register_unitcell$1_9/VSSd"
merge "SRegister_10$1_1/Register_unitcell$1_9/VSSd" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_1/Register_unitcell$1_8/VSSd"
merge "SRegister_10$1_1/Register_unitcell$1_8/VSSd" "SRegister_10$1_1/default4"
merge "SRegister_10$1_1/default4" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS"
merge "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_1/default3"
merge "SRegister_10$1_1/default3" "SRegister_10$1_1/Register_unitcell$1_7/VSSd"
merge "SRegister_10$1_1/Register_unitcell$1_7/VSSd" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_1/Register_unitcell$1_0/VSSd"
merge "SRegister_10$1_1/Register_unitcell$1_0/VSSd" "SRegister_10$1_1/default2"
merge "SRegister_10$1_1/default2" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS"
merge "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_1/Register_unitcell$1_6/VSSd"
merge "SRegister_10$1_1/Register_unitcell$1_6/VSSd" "SRegister_10$1_1/default1"
merge "SRegister_10$1_1/default1" "SRegister_10$1_1/VSSd"
merge "SRegister_10$1_1/VSSd" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VSS"
merge "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VSS" "SRegister_10$1_1/VSUBS"
merge "SRegister_10$1_1/VSUBS" "SRegister_10$1_4/VSSd"
merge "SRegister_10$1_4/VSSd" "SRegister_10$1_4/default1"
merge "SRegister_10$1_4/default1" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_0/VSSd"
merge "SRegister_10$1_4/Register_unitcell$1_0/VSSd" "SRegister_10$1_4/default2"
merge "SRegister_10$1_4/default2" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS"
merge "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_4/Register_unitcell$1_7/VSSd"
merge "SRegister_10$1_4/Register_unitcell$1_7/VSSd" "SRegister_10$1_4/default3"
merge "SRegister_10$1_4/default3" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_8/VSSd"
merge "SRegister_10$1_4/Register_unitcell$1_8/VSSd" "SRegister_10$1_4/default4"
merge "SRegister_10$1_4/default4" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS"
merge "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_4/Register_unitcell$1_9/VSSd"
merge "SRegister_10$1_4/Register_unitcell$1_9/VSSd" "SRegister_10$1_4/default5"
merge "SRegister_10$1_4/default5" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_1/VSSd"
merge "SRegister_10$1_4/Register_unitcell$1_1/VSSd" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS"
merge "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_4/Register_unitcell$1_2/VSSd"
merge "SRegister_10$1_4/Register_unitcell$1_2/VSSd" "SRegister_10$1_4/default7"
merge "SRegister_10$1_4/default7" "SRegister_10$1_4/Register_unitcell$1_2/default"
merge "SRegister_10$1_4/Register_unitcell$1_2/default" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_3/VSSd"
merge "SRegister_10$1_4/Register_unitcell$1_3/VSSd" "SRegister_10$1_4/default8"
merge "SRegister_10$1_4/default8" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS"
merge "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_4/Register_unitcell$1_4/VSSd"
merge "SRegister_10$1_4/Register_unitcell$1_4/VSSd" "SRegister_10$1_4/default9"
merge "SRegister_10$1_4/default9" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_5/VSSd"
merge "SRegister_10$1_4/Register_unitcell$1_5/VSSd" "SRegister_10$1_4/default10"
merge "SRegister_10$1_4/default10" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS"
merge "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VSS" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS"
merge "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VSS" "SRegister_10$1_4/VSUBS"
merge "SRegister_10$1_4/VSUBS" "asc_hysteresis_buffer$12_0/vss"
merge "asc_hysteresis_buffer$12_0/vss" "SCHMITT$5_0/VSS"
merge "SCHMITT$5_0/VSS" "m1_953587_514296#"
merge "m1_953587_514296#" "qw_NOLclk$1_0/VSSd"
merge "qw_NOLclk$1_0/VSSd" "asc_hysteresis_buffer$12_2/vss"
merge "asc_hysteresis_buffer$12_2/vss" "asc_hysteresis_buffer$12_1/vss"
merge "asc_hysteresis_buffer$12_1/vss" "VSUBS"
merge "VSUBS" "VSSd"
merge "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" -229555 0 -19680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -81257342 -925674 -874400 -6572 0 0 0 0 0 0
merge "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_2/default2"
merge "SRegister_10$1_2/default2" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_2/default3"
merge "SRegister_10$1_2/default3" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/default6"
merge "SRegister_10$1_2/default6" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_2/VDDd"
merge "SRegister_10$1_2/VDDd" "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_0/VDDd"
merge "SRegister_10$1_2/Register_unitcell$1_0/VDDd" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_7/VDDd"
merge "SRegister_10$1_2/Register_unitcell$1_7/VDDd" "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_8/VDDd"
merge "SRegister_10$1_2/Register_unitcell$1_8/VDDd" "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_9/VDDd"
merge "SRegister_10$1_2/Register_unitcell$1_9/VDDd" "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_1/VDDd"
merge "SRegister_10$1_2/Register_unitcell$1_1/VDDd" "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_2/VDDd"
merge "SRegister_10$1_2/Register_unitcell$1_2/VDDd" "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_3/VDDd"
merge "SRegister_10$1_2/Register_unitcell$1_3/VDDd" "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_4/VDDd"
merge "SRegister_10$1_2/Register_unitcell$1_4/VDDd" "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_2/Register_unitcell$1_5/VDDd"
merge "SRegister_10$1_2/Register_unitcell$1_5/VDDd" "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_2/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_0/default8"
merge "SRegister_10$1_0/default8" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/default5"
merge "SRegister_10$1_0/default5" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_0/default4"
merge "SRegister_10$1_0/default4" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_0/Register_unitcell$1_5/VDDd"
merge "SRegister_10$1_0/Register_unitcell$1_5/VDDd" "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_0/Register_unitcell$1_4/VDDd"
merge "SRegister_10$1_0/Register_unitcell$1_4/VDDd" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_0/Register_unitcell$1_3/VDDd"
merge "SRegister_10$1_0/Register_unitcell$1_3/VDDd" "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_0/Register_unitcell$1_2/VDDd"
merge "SRegister_10$1_0/Register_unitcell$1_2/VDDd" "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_0/Register_unitcell$1_1/VDDd"
merge "SRegister_10$1_0/Register_unitcell$1_1/VDDd" "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_0/Register_unitcell$1_9/VDDd"
merge "SRegister_10$1_0/Register_unitcell$1_9/VDDd" "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_0/Register_unitcell$1_8/VDDd"
merge "SRegister_10$1_0/Register_unitcell$1_8/VDDd" "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_0/Register_unitcell$1_7/VDDd"
merge "SRegister_10$1_0/Register_unitcell$1_7/VDDd" "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_0/Register_unitcell$1_0/VDDd"
merge "SRegister_10$1_0/Register_unitcell$1_0/VDDd" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_0/Register_unitcell$1_6/VDDd"
merge "SRegister_10$1_0/Register_unitcell$1_6/VDDd" "SRegister_10$1_0/VDDd"
merge "SRegister_10$1_0/VDDd" "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD"
merge "SRegister_10$1_0/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_3/VDDd"
merge "SRegister_10$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_0/VDDd"
merge "SRegister_10$1_3/Register_unitcell$1_0/VDDd" "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_7/VDDd"
merge "SRegister_10$1_3/Register_unitcell$1_7/VDDd" "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_8/VDDd"
merge "SRegister_10$1_3/Register_unitcell$1_8/VDDd" "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_9/VDDd"
merge "SRegister_10$1_3/Register_unitcell$1_9/VDDd" "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_1/VDDd"
merge "SRegister_10$1_3/Register_unitcell$1_1/VDDd" "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_2/VDDd"
merge "SRegister_10$1_3/Register_unitcell$1_2/VDDd" "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_3/VDDd"
merge "SRegister_10$1_3/Register_unitcell$1_3/VDDd" "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_4/VDDd"
merge "SRegister_10$1_3/Register_unitcell$1_4/VDDd" "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_3/Register_unitcell$1_5/VDDd"
merge "SRegister_10$1_3/Register_unitcell$1_5/VDDd" "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_3/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_5/VDDd"
merge "SRegister_10$1_1/Register_unitcell$1_5/VDDd" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_4/VDDd"
merge "SRegister_10$1_1/Register_unitcell$1_4/VDDd" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_3/VDDd"
merge "SRegister_10$1_1/Register_unitcell$1_3/VDDd" "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_2/VDDd"
merge "SRegister_10$1_1/Register_unitcell$1_2/VDDd" "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_1/VDDd"
merge "SRegister_10$1_1/Register_unitcell$1_1/VDDd" "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_9/VDDd"
merge "SRegister_10$1_1/Register_unitcell$1_9/VDDd" "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_8/VDDd"
merge "SRegister_10$1_1/Register_unitcell$1_8/VDDd" "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_7/VDDd"
merge "SRegister_10$1_1/Register_unitcell$1_7/VDDd" "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_0/VDDd"
merge "SRegister_10$1_1/Register_unitcell$1_0/VDDd" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_1/Register_unitcell$1_6/VDDd"
merge "SRegister_10$1_1/Register_unitcell$1_6/VDDd" "SRegister_10$1_1/VDDd"
merge "SRegister_10$1_1/VDDd" "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD"
merge "SRegister_10$1_1/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$3_0/VDD" "asc_hysteresis_buffer$12_0/vdd"
merge "asc_hysteresis_buffer$12_0/vdd" "SCHMITT$5_0/VDD"
merge "SCHMITT$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_7/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_9/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/default6"
merge "SRegister_10$1_4/default6" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_2/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_3/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/VDD" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$4_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_4/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$5_0/VDD" "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__or2_1$1_0/VDD" "SRegister_10$1_4/VDDd"
merge "SRegister_10$1_4/VDDd" "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_6/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_0/VDDd"
merge "SRegister_10$1_4/Register_unitcell$1_0/VDDd" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_7/VDDd"
merge "SRegister_10$1_4/Register_unitcell$1_7/VDDd" "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_7/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_8/VDDd"
merge "SRegister_10$1_4/Register_unitcell$1_8/VDDd" "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_8/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_9/VDDd"
merge "SRegister_10$1_4/Register_unitcell$1_9/VDDd" "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_9/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_1/VDDd"
merge "SRegister_10$1_4/Register_unitcell$1_1/VDDd" "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_1/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_2/VDDd"
merge "SRegister_10$1_4/Register_unitcell$1_2/VDDd" "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_2/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_3/VDDd"
merge "SRegister_10$1_4/Register_unitcell$1_3/VDDd" "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_4/VDDd"
merge "SRegister_10$1_4/Register_unitcell$1_4/VDDd" "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_4/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "SRegister_10$1_4/Register_unitcell$1_5/VDDd"
merge "SRegister_10$1_4/Register_unitcell$1_5/VDDd" "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD"
merge "SRegister_10$1_4/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/VDD" "qw_NOLclk$1_0/VDDd"
merge "qw_NOLclk$1_0/VDDd" "asc_hysteresis_buffer$12_1/vdd"
merge "asc_hysteresis_buffer$12_1/vdd" "asc_hysteresis_buffer$12_2/vdd"
merge "asc_hysteresis_buffer$12_2/vdd" "VDDd"
merge "VDDd" "w_957308_507562#"
merge "SRegister_10$1_2/en" "SRegister_10$1_2/Register_unitcell$1_6/en" -61896.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -547913 -7803 0 0 -154070 -2143 0 0 -26021300 -478814
merge "SRegister_10$1_2/Register_unitcell$1_6/en" "SRegister_10$1_2/Register_unitcell$1_0/en"
merge "SRegister_10$1_2/Register_unitcell$1_0/en" "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I"
merge "SRegister_10$1_2/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_7/en"
merge "SRegister_10$1_2/Register_unitcell$1_7/en" "SRegister_10$1_2/Register_unitcell$1_8/en"
merge "SRegister_10$1_2/Register_unitcell$1_8/en" "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I"
merge "SRegister_10$1_2/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_9/en"
merge "SRegister_10$1_2/Register_unitcell$1_9/en" "SRegister_10$1_2/Register_unitcell$1_1/en"
merge "SRegister_10$1_2/Register_unitcell$1_1/en" "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I"
merge "SRegister_10$1_2/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_2/Register_unitcell$1_2/en"
merge "SRegister_10$1_2/Register_unitcell$1_2/en" "SRegister_10$1_2/Register_unitcell$1_3/en"
merge "SRegister_10$1_2/Register_unitcell$1_3/en" "SRegister_10$1_2/Register_unitcell$1_4/en"
merge "SRegister_10$1_2/Register_unitcell$1_4/en" "SRegister_10$1_2/Register_unitcell$1_5/en"
merge "SRegister_10$1_2/Register_unitcell$1_5/en" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I"
merge "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_0/Register_unitcell$1_5/en"
merge "SRegister_10$1_0/Register_unitcell$1_5/en" "SRegister_10$1_0/Register_unitcell$1_4/en"
merge "SRegister_10$1_0/Register_unitcell$1_4/en" "SRegister_10$1_0/Register_unitcell$1_3/en"
merge "SRegister_10$1_0/Register_unitcell$1_3/en" "SRegister_10$1_0/Register_unitcell$1_2/en"
merge "SRegister_10$1_0/Register_unitcell$1_2/en" "SRegister_10$1_0/Register_unitcell$1_1/en"
merge "SRegister_10$1_0/Register_unitcell$1_1/en" "SRegister_10$1_0/Register_unitcell$1_9/en"
merge "SRegister_10$1_0/Register_unitcell$1_9/en" "SRegister_10$1_0/Register_unitcell$1_8/en"
merge "SRegister_10$1_0/Register_unitcell$1_8/en" "SRegister_10$1_0/Register_unitcell$1_7/en"
merge "SRegister_10$1_0/Register_unitcell$1_7/en" "SRegister_10$1_0/Register_unitcell$1_0/en"
merge "SRegister_10$1_0/Register_unitcell$1_0/en" "SRegister_10$1_0/Register_unitcell$1_6/en"
merge "SRegister_10$1_0/Register_unitcell$1_6/en" "SRegister_10$1_0/en"
merge "SRegister_10$1_0/en" "SRegister_10$1_3/en"
merge "SRegister_10$1_3/en" "SRegister_10$1_3/Register_unitcell$1_6/en"
merge "SRegister_10$1_3/Register_unitcell$1_6/en" "SRegister_10$1_3/Register_unitcell$1_0/en"
merge "SRegister_10$1_3/Register_unitcell$1_0/en" "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I"
merge "SRegister_10$1_3/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_7/en"
merge "SRegister_10$1_3/Register_unitcell$1_7/en" "SRegister_10$1_3/Register_unitcell$1_8/en"
merge "SRegister_10$1_3/Register_unitcell$1_8/en" "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I"
merge "SRegister_10$1_3/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_9/en"
merge "SRegister_10$1_3/Register_unitcell$1_9/en" "SRegister_10$1_3/Register_unitcell$1_1/en"
merge "SRegister_10$1_3/Register_unitcell$1_1/en" "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I"
merge "SRegister_10$1_3/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_3/Register_unitcell$1_2/en"
merge "SRegister_10$1_3/Register_unitcell$1_2/en" "SRegister_10$1_3/Register_unitcell$1_3/en"
merge "SRegister_10$1_3/Register_unitcell$1_3/en" "SRegister_10$1_3/Register_unitcell$1_4/en"
merge "SRegister_10$1_3/Register_unitcell$1_4/en" "SRegister_10$1_3/Register_unitcell$1_5/en"
merge "SRegister_10$1_3/Register_unitcell$1_5/en" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A2"
merge "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A2" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I"
merge "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_1/Register_unitcell$1_5/en"
merge "SRegister_10$1_1/Register_unitcell$1_5/en" "SRegister_10$1_1/Register_unitcell$1_4/en"
merge "SRegister_10$1_1/Register_unitcell$1_4/en" "SRegister_10$1_1/Register_unitcell$1_3/en"
merge "SRegister_10$1_1/Register_unitcell$1_3/en" "SRegister_10$1_1/Register_unitcell$1_2/en"
merge "SRegister_10$1_1/Register_unitcell$1_2/en" "SRegister_10$1_1/Register_unitcell$1_1/en"
merge "SRegister_10$1_1/Register_unitcell$1_1/en" "SRegister_10$1_1/Register_unitcell$1_9/en"
merge "SRegister_10$1_1/Register_unitcell$1_9/en" "SRegister_10$1_1/Register_unitcell$1_8/en"
merge "SRegister_10$1_1/Register_unitcell$1_8/en" "SRegister_10$1_1/Register_unitcell$1_7/en"
merge "SRegister_10$1_1/Register_unitcell$1_7/en" "SRegister_10$1_1/Register_unitcell$1_0/en"
merge "SRegister_10$1_1/Register_unitcell$1_0/en" "SRegister_10$1_1/Register_unitcell$1_6/en"
merge "SRegister_10$1_1/Register_unitcell$1_6/en" "SRegister_10$1_1/en"
merge "SRegister_10$1_1/en" "SRegister_10$1_4/en"
merge "SRegister_10$1_4/en" "SRegister_10$1_4/Register_unitcell$1_6/en"
merge "SRegister_10$1_4/Register_unitcell$1_6/en" "SRegister_10$1_4/Register_unitcell$1_0/en"
merge "SRegister_10$1_4/Register_unitcell$1_0/en" "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I"
merge "SRegister_10$1_4/Register_unitcell$1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_4/Register_unitcell$1_7/en"
merge "SRegister_10$1_4/Register_unitcell$1_7/en" "SRegister_10$1_4/Register_unitcell$1_8/en"
merge "SRegister_10$1_4/Register_unitcell$1_8/en" "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I"
merge "SRegister_10$1_4/Register_unitcell$1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_4/Register_unitcell$1_9/en"
merge "SRegister_10$1_4/Register_unitcell$1_9/en" "SRegister_10$1_4/Register_unitcell$1_1/en"
merge "SRegister_10$1_4/Register_unitcell$1_1/en" "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I"
merge "SRegister_10$1_4/Register_unitcell$1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0/I" "SRegister_10$1_4/Register_unitcell$1_2/en"
merge "SRegister_10$1_4/Register_unitcell$1_2/en" "SRegister_10$1_4/Register_unitcell$1_3/en"
merge "SRegister_10$1_4/Register_unitcell$1_3/en" "SRegister_10$1_4/Register_unitcell$1_4/en"
merge "SRegister_10$1_4/Register_unitcell$1_4/en" "SRegister_10$1_4/Register_unitcell$1_5/en"
merge "SRegister_10$1_4/Register_unitcell$1_5/en" "asc_hysteresis_buffer$12_1/pfet$91_0/a_1566_0#"
merge "asc_hysteresis_buffer$12_1/pfet$91_0/a_1566_0#" "asc_hysteresis_buffer$12_1/out"
merge "asc_hysteresis_buffer$12_1/out" "m1_957072_503439#"
merge "SRegister_10$1_2/out[7]" "out[47]" -682.062 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -97200 -886 0 0 0 0
merge "SRegister_10$1_0/out[6]" "out[36]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$1_2/phi2" "SRegister_10$1_2/Register_unitcell$1_0/phi2" -44250 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -50380 -898 0 0 0 0 -1422000 -7510 -24739700 -473390
merge "SRegister_10$1_2/Register_unitcell$1_0/phi2" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E"
merge "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_2/Register_unitcell$1_7/phi2"
merge "SRegister_10$1_2/Register_unitcell$1_7/phi2" "SRegister_10$1_2/Register_unitcell$1_8/phi2"
merge "SRegister_10$1_2/Register_unitcell$1_8/phi2" "SRegister_10$1_2/Register_unitcell$1_9/phi2"
merge "SRegister_10$1_2/Register_unitcell$1_9/phi2" "SRegister_10$1_2/Register_unitcell$1_1/phi2"
merge "SRegister_10$1_2/Register_unitcell$1_1/phi2" "SRegister_10$1_2/Register_unitcell$1_2/phi2"
merge "SRegister_10$1_2/Register_unitcell$1_2/phi2" "SRegister_10$1_2/Register_unitcell$1_3/phi2"
merge "SRegister_10$1_2/Register_unitcell$1_3/phi2" "SRegister_10$1_2/Register_unitcell$1_4/phi2"
merge "SRegister_10$1_2/Register_unitcell$1_4/phi2" "SRegister_10$1_2/Register_unitcell$1_5/phi2"
merge "SRegister_10$1_2/Register_unitcell$1_5/phi2" "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E"
merge "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_0/Register_unitcell$1_5/phi2"
merge "SRegister_10$1_0/Register_unitcell$1_5/phi2" "SRegister_10$1_0/Register_unitcell$1_4/phi2"
merge "SRegister_10$1_0/Register_unitcell$1_4/phi2" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E"
merge "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_0/Register_unitcell$1_3/phi2"
merge "SRegister_10$1_0/Register_unitcell$1_3/phi2" "SRegister_10$1_0/Register_unitcell$1_2/phi2"
merge "SRegister_10$1_0/Register_unitcell$1_2/phi2" "SRegister_10$1_0/Register_unitcell$1_1/phi2"
merge "SRegister_10$1_0/Register_unitcell$1_1/phi2" "SRegister_10$1_0/Register_unitcell$1_9/phi2"
merge "SRegister_10$1_0/Register_unitcell$1_9/phi2" "SRegister_10$1_0/Register_unitcell$1_8/phi2"
merge "SRegister_10$1_0/Register_unitcell$1_8/phi2" "SRegister_10$1_0/Register_unitcell$1_7/phi2"
merge "SRegister_10$1_0/Register_unitcell$1_7/phi2" "SRegister_10$1_0/Register_unitcell$1_0/phi2"
merge "SRegister_10$1_0/Register_unitcell$1_0/phi2" "SRegister_10$1_0/phi2"
merge "SRegister_10$1_0/phi2" "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E"
merge "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_3/Register_unitcell$1_0/phi2"
merge "SRegister_10$1_3/Register_unitcell$1_0/phi2" "SRegister_10$1_3/phi2"
merge "SRegister_10$1_3/phi2" "SRegister_10$1_3/Register_unitcell$1_7/phi2"
merge "SRegister_10$1_3/Register_unitcell$1_7/phi2" "SRegister_10$1_3/Register_unitcell$1_8/phi2"
merge "SRegister_10$1_3/Register_unitcell$1_8/phi2" "SRegister_10$1_3/Register_unitcell$1_9/phi2"
merge "SRegister_10$1_3/Register_unitcell$1_9/phi2" "SRegister_10$1_3/Register_unitcell$1_1/phi2"
merge "SRegister_10$1_3/Register_unitcell$1_1/phi2" "SRegister_10$1_3/Register_unitcell$1_2/phi2"
merge "SRegister_10$1_3/Register_unitcell$1_2/phi2" "SRegister_10$1_3/Register_unitcell$1_3/phi2"
merge "SRegister_10$1_3/Register_unitcell$1_3/phi2" "SRegister_10$1_3/Register_unitcell$1_4/phi2"
merge "SRegister_10$1_3/Register_unitcell$1_4/phi2" "SRegister_10$1_3/Register_unitcell$1_5/phi2"
merge "SRegister_10$1_3/Register_unitcell$1_5/phi2" "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E"
merge "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E"
merge "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_1/Register_unitcell$1_5/phi2"
merge "SRegister_10$1_1/Register_unitcell$1_5/phi2" "SRegister_10$1_1/Register_unitcell$1_4/phi2"
merge "SRegister_10$1_1/Register_unitcell$1_4/phi2" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/PHI_2"
merge "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/PHI_2" "SRegister_10$1_1/Register_unitcell$1_3/phi2"
merge "SRegister_10$1_1/Register_unitcell$1_3/phi2" "SRegister_10$1_1/Register_unitcell$1_2/phi2"
merge "SRegister_10$1_1/Register_unitcell$1_2/phi2" "SRegister_10$1_1/Register_unitcell$1_1/phi2"
merge "SRegister_10$1_1/Register_unitcell$1_1/phi2" "SRegister_10$1_1/Register_unitcell$1_9/phi2"
merge "SRegister_10$1_1/Register_unitcell$1_9/phi2" "SRegister_10$1_1/Register_unitcell$1_8/phi2"
merge "SRegister_10$1_1/Register_unitcell$1_8/phi2" "SRegister_10$1_1/Register_unitcell$1_7/phi2"
merge "SRegister_10$1_1/Register_unitcell$1_7/phi2" "SRegister_10$1_1/Register_unitcell$1_0/phi2"
merge "SRegister_10$1_1/Register_unitcell$1_0/phi2" "SRegister_10$1_1/phi2"
merge "SRegister_10$1_1/phi2" "qw_NOLclk$1_0/PHI_2"
merge "qw_NOLclk$1_0/PHI_2" "qw_NOLclk$1_0/nfet$100_1/a_38_n60#"
merge "qw_NOLclk$1_0/nfet$100_1/a_38_n60#" "SRegister_10$1_4/phi2"
merge "SRegister_10$1_4/phi2" "SRegister_10$1_4/Register_unitcell$1_0/phi2"
merge "SRegister_10$1_4/Register_unitcell$1_0/phi2" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E"
merge "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/E" "SRegister_10$1_4/Register_unitcell$1_7/phi2"
merge "SRegister_10$1_4/Register_unitcell$1_7/phi2" "SRegister_10$1_4/Register_unitcell$1_8/phi2"
merge "SRegister_10$1_4/Register_unitcell$1_8/phi2" "SRegister_10$1_4/Register_unitcell$1_9/phi2"
merge "SRegister_10$1_4/Register_unitcell$1_9/phi2" "SRegister_10$1_4/Register_unitcell$1_1/phi2"
merge "SRegister_10$1_4/Register_unitcell$1_1/phi2" "SRegister_10$1_4/Register_unitcell$1_2/phi2"
merge "SRegister_10$1_4/Register_unitcell$1_2/phi2" "SRegister_10$1_4/Register_unitcell$1_3/phi2"
merge "SRegister_10$1_4/Register_unitcell$1_3/phi2" "SRegister_10$1_4/Register_unitcell$1_4/phi2"
merge "SRegister_10$1_4/Register_unitcell$1_4/phi2" "SRegister_10$1_4/Register_unitcell$1_5/phi2"
merge "SRegister_10$1_4/Register_unitcell$1_5/phi2" "m1_950816_515042#"
merge "SRegister_10$1_2/phi1" "SRegister_10$1_2/Register_unitcell$1_0/phi1" -25144.5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -44220 -842 0 0 0 0 -1422000 -7510 -24737400 -473344
merge "SRegister_10$1_2/Register_unitcell$1_0/phi1" "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E"
merge "SRegister_10$1_2/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_2/Register_unitcell$1_7/phi1"
merge "SRegister_10$1_2/Register_unitcell$1_7/phi1" "SRegister_10$1_2/Register_unitcell$1_8/phi1"
merge "SRegister_10$1_2/Register_unitcell$1_8/phi1" "SRegister_10$1_2/Register_unitcell$1_9/phi1"
merge "SRegister_10$1_2/Register_unitcell$1_9/phi1" "SRegister_10$1_2/Register_unitcell$1_1/phi1"
merge "SRegister_10$1_2/Register_unitcell$1_1/phi1" "SRegister_10$1_2/Register_unitcell$1_2/phi1"
merge "SRegister_10$1_2/Register_unitcell$1_2/phi1" "SRegister_10$1_2/Register_unitcell$1_3/phi1"
merge "SRegister_10$1_2/Register_unitcell$1_3/phi1" "SRegister_10$1_2/Register_unitcell$1_4/phi1"
merge "SRegister_10$1_2/Register_unitcell$1_4/phi1" "SRegister_10$1_2/Register_unitcell$1_5/phi1"
merge "SRegister_10$1_2/Register_unitcell$1_5/phi1" "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E"
merge "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_0/Register_unitcell$1_5/phi1"
merge "SRegister_10$1_0/Register_unitcell$1_5/phi1" "SRegister_10$1_0/Register_unitcell$1_4/phi1"
merge "SRegister_10$1_0/Register_unitcell$1_4/phi1" "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E"
merge "SRegister_10$1_0/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_0/Register_unitcell$1_3/phi1"
merge "SRegister_10$1_0/Register_unitcell$1_3/phi1" "SRegister_10$1_0/Register_unitcell$1_2/phi1"
merge "SRegister_10$1_0/Register_unitcell$1_2/phi1" "SRegister_10$1_0/Register_unitcell$1_1/phi1"
merge "SRegister_10$1_0/Register_unitcell$1_1/phi1" "SRegister_10$1_0/Register_unitcell$1_9/phi1"
merge "SRegister_10$1_0/Register_unitcell$1_9/phi1" "SRegister_10$1_0/Register_unitcell$1_8/phi1"
merge "SRegister_10$1_0/Register_unitcell$1_8/phi1" "SRegister_10$1_0/Register_unitcell$1_7/phi1"
merge "SRegister_10$1_0/Register_unitcell$1_7/phi1" "SRegister_10$1_0/Register_unitcell$1_0/phi1"
merge "SRegister_10$1_0/Register_unitcell$1_0/phi1" "SRegister_10$1_0/phi1"
merge "SRegister_10$1_0/phi1" "SRegister_10$1_3/phi1"
merge "SRegister_10$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_0/phi1"
merge "SRegister_10$1_3/Register_unitcell$1_0/phi1" "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E"
merge "SRegister_10$1_3/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_3/Register_unitcell$1_7/phi1"
merge "SRegister_10$1_3/Register_unitcell$1_7/phi1" "SRegister_10$1_3/Register_unitcell$1_8/phi1"
merge "SRegister_10$1_3/Register_unitcell$1_8/phi1" "SRegister_10$1_3/Register_unitcell$1_9/phi1"
merge "SRegister_10$1_3/Register_unitcell$1_9/phi1" "SRegister_10$1_3/Register_unitcell$1_1/phi1"
merge "SRegister_10$1_3/Register_unitcell$1_1/phi1" "SRegister_10$1_3/Register_unitcell$1_2/phi1"
merge "SRegister_10$1_3/Register_unitcell$1_2/phi1" "SRegister_10$1_3/Register_unitcell$1_3/phi1"
merge "SRegister_10$1_3/Register_unitcell$1_3/phi1" "SRegister_10$1_3/Register_unitcell$1_4/phi1"
merge "SRegister_10$1_3/Register_unitcell$1_4/phi1" "SRegister_10$1_3/Register_unitcell$1_5/phi1"
merge "SRegister_10$1_3/Register_unitcell$1_5/phi1" "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E"
merge "SRegister_10$1_1/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E"
merge "SRegister_10$1_1/Register_unitcell$1_3/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_1/Register_unitcell$1_5/phi1"
merge "SRegister_10$1_1/Register_unitcell$1_5/phi1" "SRegister_10$1_1/Register_unitcell$1_4/phi1"
merge "SRegister_10$1_1/Register_unitcell$1_4/phi1" "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/PHI_1"
merge "SRegister_10$1_1/Register_unitcell$1_4/DFF_2phase_1$1_0/PHI_1" "SRegister_10$1_1/Register_unitcell$1_3/phi1"
merge "SRegister_10$1_1/Register_unitcell$1_3/phi1" "SRegister_10$1_1/Register_unitcell$1_2/phi1"
merge "SRegister_10$1_1/Register_unitcell$1_2/phi1" "SRegister_10$1_1/Register_unitcell$1_1/phi1"
merge "SRegister_10$1_1/Register_unitcell$1_1/phi1" "SRegister_10$1_1/Register_unitcell$1_9/phi1"
merge "SRegister_10$1_1/Register_unitcell$1_9/phi1" "SRegister_10$1_1/Register_unitcell$1_8/phi1"
merge "SRegister_10$1_1/Register_unitcell$1_8/phi1" "SRegister_10$1_1/Register_unitcell$1_7/phi1"
merge "SRegister_10$1_1/Register_unitcell$1_7/phi1" "SRegister_10$1_1/Register_unitcell$1_0/phi1"
merge "SRegister_10$1_1/Register_unitcell$1_0/phi1" "SRegister_10$1_1/phi1"
merge "SRegister_10$1_1/phi1" "SRegister_10$1_4/phi1"
merge "SRegister_10$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_0/phi1"
merge "SRegister_10$1_4/Register_unitcell$1_0/phi1" "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E"
merge "SRegister_10$1_4/Register_unitcell$1_0/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1/E" "SRegister_10$1_4/Register_unitcell$1_7/phi1"
merge "SRegister_10$1_4/Register_unitcell$1_7/phi1" "SRegister_10$1_4/Register_unitcell$1_8/phi1"
merge "SRegister_10$1_4/Register_unitcell$1_8/phi1" "SRegister_10$1_4/Register_unitcell$1_9/phi1"
merge "SRegister_10$1_4/Register_unitcell$1_9/phi1" "SRegister_10$1_4/Register_unitcell$1_1/phi1"
merge "SRegister_10$1_4/Register_unitcell$1_1/phi1" "SRegister_10$1_4/Register_unitcell$1_2/phi1"
merge "SRegister_10$1_4/Register_unitcell$1_2/phi1" "SRegister_10$1_4/Register_unitcell$1_3/phi1"
merge "SRegister_10$1_4/Register_unitcell$1_3/phi1" "SRegister_10$1_4/Register_unitcell$1_4/phi1"
merge "SRegister_10$1_4/Register_unitcell$1_4/phi1" "SRegister_10$1_4/Register_unitcell$1_5/phi1"
merge "SRegister_10$1_4/Register_unitcell$1_5/phi1" "qw_NOLclk$1_0/PHI_1"
merge "qw_NOLclk$1_0/PHI_1" "m1_950816_513481#"
merge "SRegister_10$1_2/out[6]" "out[46]" -682.062 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -97200 -886 0 0 0 0
merge "SRegister_10$1_0/out[5]" "out[35]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$1_3/out[9]" "out[29]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "asc_hysteresis_buffer$12_1/in" "ENd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "SRegister_10$1_2/out[5]" "out[45]" -682.062 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -97200 -886 0 0 0 0
merge "SRegister_10$1_0/out[4]" "out[34]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$1_3/out[8]" "out[28]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$1_2/d" "SRegister_10$1_0/Register_unitcell$1_5/m1_3005_n806#" -1077.95 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -587670 -4961 0 0 0 0
merge "SRegister_10$1_0/Register_unitcell$1_5/m1_3005_n806#" "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1"
merge "SRegister_10$1_0/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "SRegister_10$1_0/q"
merge "SRegister_10$1_0/q" "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/Q"
merge "SRegister_10$1_0/Register_unitcell$1_5/DFF_2phase_1$1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0/Q" "m3_938869_566848#"
merge "asc_hysteresis_buffer$12_0/in" "CLKd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "SRegister_10$1_1/Register_unitcell$1_3/out" "SRegister_10$1_1/out[8]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$1_1/out[8]" "out[18]"
merge "SRegister_10$1_2/out[4]" "out[44]" -682.062 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -97200 -886 0 0 0 0
merge "SRegister_10$1_0/out[3]" "out[33]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$1_3/out[7]" "out[27]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$1_0/d" "SRegister_10$1_3/q" -1055.09 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -571224 -5202 0 0 0 0
merge "SRegister_10$1_3/q" "m3_889447_541223#"
merge "SRegister_10$1_1/Register_unitcell$1_4/out" "SRegister_10$1_1/out[9]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$1_1/out[9]" "out[19]"
merge "SRegister_10$1_2/out[3]" "out[43]" -682.062 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -97200 -886 0 0 0 0
merge "SRegister_10$1_0/out[2]" "out[32]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$1_1/d" "SRegister_10$1_4/q" -1122.14 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -571224 -5202 0 0 0 0
merge "SRegister_10$1_4/q" "m3_889447_515399#"
merge "SRegister_10$1_3/out[6]" "out[26]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$1_2/out[2]" "out[42]" -682.062 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -97200 -886 0 0 0 0
merge "SRegister_10$1_0/out[1]" "out[31]" -16613.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 -19411600 -97858 0 0
merge "SRegister_10$1_3/out[5]" "out[25]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$1_1/Register_unitcell$1_2/out" "SRegister_10$1_1/out[7]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$1_1/out[7]" "out[17]"
merge "SRegister_10$1_2/out[1]" "out[41]" -17647.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -30400 -552 -20184400 -103458 0 0
merge "SRegister_10$1_3/out[4]" "out[24]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$1_4/out[10]" "out[10]" -392.184 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -800 0 0 -164000 -1220 0 0 0 0
merge "SRegister_10$1_1/Register_unitcell$1_1/out" "SRegister_10$1_1/out[6]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$1_1/out[6]" "out[16]"
merge "SRegister_10$1_0/out[10]" "out[40]" -211.73 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -800 0 0 0 0 0 0 0 0
merge "qw_NOLclk$1_0/CLK" "SCHMITT$5_0/OUT" -603.194 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -15048 -548 0 -602 0 0 0 0 0 0
merge "SCHMITT$5_0/OUT" "qw_NOLclk$1_0/nfet$102_3/a_38_n60#"
merge "qw_NOLclk$1_0/nfet$102_3/a_38_n60#" "m1_953319_515303#"
merge "SRegister_10$1_3/out[3]" "out[23]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$1_1/Register_unitcell$1_9/out" "SRegister_10$1_1/out[5]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$1_1/out[5]" "out[15]"
merge "SRegister_10$1_3/out[2]" "out[22]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$1_1/Register_unitcell$1_8/out" "SRegister_10$1_1/out[4]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$1_1/out[4]" "out[14]"
merge "SRegister_10$1_3/out[1]" "out[21]" -17058.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 -19971600 -100658 0 0
merge "SRegister_10$1_1/out[3]" "out[13]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$1_2/out[9]" "out[49]" -682.062 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -97200 -886 0 0 0 0
merge "SRegister_10$1_1/Register_unitcell$1_5/out" "SRegister_10$1_1/out[10]" -211.73 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -800 0 0 0 0 0 0 0 0
merge "SRegister_10$1_1/out[10]" "out[20]"
merge "SRegister_10$1_1/out[2]" "out[12]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$1_3/d" "SRegister_10$1_1/q" -1111.02 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -484884 -4884 0 0 0 0
merge "SRegister_10$1_1/q" "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1"
merge "SRegister_10$1_1/Register_unitcell$1_5/gf180mcu_fd_sc_mcu9t5v0__and2_1$1_1/A1" "m3_938858_540997#"
merge "SRegister_10$1_2/out[8]" "out[48]" -682.062 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -97200 -886 0 0 0 0
merge "SRegister_10$1_1/out[1]" "out[11]" -16614.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 -19411600 -97858 0 0
merge "asc_hysteresis_buffer$12_0/out" "SCHMITT$5_0/IN" -2360.99 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36000 -7370 -59332 -1486 0 0 0 0 0 0
merge "SCHMITT$5_0/IN" "m1_957123_513983#"
merge "SRegister_10$1_3/out[10]" "out[30]" -211.73 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -800 0 0 0 0 0 0 0 0
merge "asc_hysteresis_buffer$12_2/in" "DATAd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "SRegister_10$1_0/out[9]" "out[39]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$1_0/out[8]" "out[38]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$1_0/out[7]" "out[37]" -524.541 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 0 0 0 0 0 0
merge "SRegister_10$1_4/out[9]" "out[9]" -749.054 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -164000 -1220 0 0 0 0
merge "SRegister_10$1_2/out[10]" "out[50]" -422.032 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -800 0 0 -97200 -886 0 0 0 0
merge "SRegister_10$1_4/out[8]" "out[8]" -749.054 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -164000 -1220 0 0 0 0
merge "SRegister_10$1_4/out[7]" "out[7]" -749.054 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -164000 -1220 0 0 0 0
merge "SRegister_10$1_4/out[6]" "out[6]" -749.054 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -164000 -1220 0 0 0 0
merge "SRegister_10$1_4/out[5]" "out[5]" -749.054 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -164000 -1220 0 0 0 0
merge "SRegister_10$1_4/d" "asc_hysteresis_buffer$12_2/out" -2772.08 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -15600 -7268 0 0 -19000 -580 -560000 -2800 0 0
merge "asc_hysteresis_buffer$12_2/out" "m1_957072_508360#"
merge "SRegister_10$1_4/out[4]" "out[4]" -850.119 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -164000 -1220 -43680 -932 0 0
merge "SRegister_10$1_4/out[3]" "out[3]" -904.943 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -164000 -1220 -134400 -1472 0 0
merge "SRegister_10$1_4/out[2]" "out[2]" -856.828 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -164000 -1220 -50064 -970 0 0
merge "SRegister_10$1_4/out[1]" "out[1]" -17802 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25720 -932 0 0 -97200 -886 -20733648 -104280 0 0
