/* Generated by Yosys 0.8+     369 (git sha1 ea0e0722, clang 10.0.1 -fPIC -Os) */

(* \nmigen.hierarchy  = "top" *)
(* top =  1  *)
(* generator = "nMigen" *)
module top(valid_out, enc_out, enc_out_ctr, out_end, rst, clk, latch_output, enc_in, enc_in_ctr, in_end, valid_in, close_full);
  wire \$1 ;
  wire \$11 ;
  wire \$13 ;
  wire \$15 ;
  wire \$17 ;
  wire \$19 ;
  wire \$21 ;
  wire \$23 ;
  wire \$25 ;
  wire \$27 ;
  wire [35:0] \$29 ;
  wire \$3 ;
  wire \$31 ;
  wire \$33 ;
  wire [6:0] \$35 ;
  wire [6:0] \$36 ;
  wire \$38 ;
  wire \$40 ;
  wire \$42 ;
  wire \$5 ;
  wire \$7 ;
  wire \$9 ;
  (* src = "./migen_src/converter.py:32" *)
  reg [35:0] \$next\enc_in ;
  (* src = "./migen_src/converter.py:33" *)
  reg [5:0] \$next\enc_in_ctr ;
  (* src = "./migen_src/converter.py:58" *)
  reg [5:0] \$next\enc_out_ctr_reg ;
  (* src = "./migen_src/converter.py:53" *)
  reg [35:0] \$next\enc_out_latch ;
  (* src = "./migen_src/converter.py:57" *)
  reg [61:0] \$next\enc_out_reg ;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/dsl.py:244" *)
  reg [1:0] \$next\fsm_state ;
  (* src = "./migen_src/converter.py:34" *)
  reg \$next\in_end ;
  (* src = "./migen_src/converter.py:25" *)
  reg \$next\latch_output ;
  (* src = "./migen_src/converter.py:54" *)
  reg \$next\out_end_latch ;
  (* src = "./migen_src/converter.py:59" *)
  reg \$next\out_end_reg ;
  (* src = "./migen_src/converter.py:35" *)
  reg \$next\valid_in ;
  (* src = "./migen_src/converter.py:60" *)
  reg \$next\valid_out_reg ;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/ir.py:329" *)
  input clk;
  (* src = "./migen_src/converter.py:36" *)
  input close_full;
  (* init = 36'h000000000 *)
  (* src = "./migen_src/converter.py:32" *)
  output [35:0] enc_in;
  reg [35:0] enc_in = 36'h000000000;
  (* init = 6'h00 *)
  (* src = "./migen_src/converter.py:33" *)
  output [5:0] enc_in_ctr;
  reg [5:0] enc_in_ctr = 6'h00;
  (* src = "./migen_src/converter.py:26" *)
  input [61:0] enc_out;
  (* src = "./migen_src/converter.py:27" *)
  input [5:0] enc_out_ctr;
  (* init = 6'h00 *)
  (* src = "./migen_src/converter.py:58" *)
  reg [5:0] enc_out_ctr_reg = 6'h00;
  (* init = 36'h000000000 *)
  (* src = "./migen_src/converter.py:53" *)
  reg [35:0] enc_out_latch = 36'h000000000;
  (* init = 62'h0000000000000000 *)
  (* src = "./migen_src/converter.py:57" *)
  reg [61:0] enc_out_reg = 62'h0000000000000000;
  (* init = 2'h0 *)
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/dsl.py:244" *)
  reg [1:0] fsm_state = 2'h0;
  (* init = 1'h0 *)
  (* src = "./migen_src/converter.py:34" *)
  output in_end;
  reg in_end = 1'h0;
  (* init = 1'h0 *)
  (* src = "./migen_src/converter.py:25" *)
  output latch_output;
  reg latch_output = 1'h0;
  (* src = "./migen_src/converter.py:28" *)
  input out_end;
  (* init = 1'h0 *)
  (* src = "./migen_src/converter.py:54" *)
  reg out_end_latch = 1'h0;
  (* init = 1'h0 *)
  (* src = "./migen_src/converter.py:59" *)
  reg out_end_reg = 1'h0;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/ir.py:329" *)
  input rst;
  (* init = 1'h0 *)
  (* src = "./migen_src/converter.py:35" *)
  output valid_in;
  reg valid_in = 1'h0;
  (* src = "./migen_src/converter.py:29" *)
  input valid_out;
  (* init = 1'h0 *)
  (* src = "./migen_src/converter.py:60" *)
  reg valid_out_reg = 1'h0;
  assign \$9  = valid_out & (* src = "./migen_src/converter.py:88" *) \$7 ;
  assign \$11  = enc_out_ctr_reg <= (* src = "./migen_src/converter.py:103" *) 6'h24;
  assign \$13  = close_full == (* src = "./migen_src/converter.py:80" *) 1'h0;
  assign \$15  = valid_out_reg & (* src = "./migen_src/converter.py:80" *) \$13 ;
  assign \$17  = close_full == (* src = "./migen_src/converter.py:88" *) 1'h0;
  assign \$1  = enc_out_ctr_reg <= (* src = "./migen_src/converter.py:103" *) 6'h24;
  assign \$19  = valid_out & (* src = "./migen_src/converter.py:88" *) \$17 ;
  assign \$21  = enc_out_ctr_reg <= (* src = "./migen_src/converter.py:103" *) 6'h24;
  assign \$23  = enc_out_ctr_reg <= (* src = "./migen_src/converter.py:134" *) 6'h3e;
  assign \$25  = enc_out_ctr_reg <= (* src = "./migen_src/converter.py:103" *) 6'h24;
  assign \$27  = enc_out_ctr_reg <= (* src = "./migen_src/converter.py:134" *) 6'h3e;
  assign \$29  = + (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/ast.py:123" *) enc_out_reg[61:36];
  assign \$31  = enc_out_ctr_reg <= (* src = "./migen_src/converter.py:103" *) 6'h24;
  assign \$33  = enc_out_ctr_reg <= (* src = "./migen_src/converter.py:134" *) 6'h3e;
  assign \$36  = enc_out_ctr_reg - (* src = "./migen_src/converter.py:137" *) 6'h24;
  assign \$38  = enc_out_ctr_reg <= (* src = "./migen_src/converter.py:103" *) 6'h24;
  assign \$3  = close_full == (* src = "./migen_src/converter.py:80" *) 1'h0;
  assign \$40  = enc_out_ctr_reg <= (* src = "./migen_src/converter.py:103" *) 6'h24;
  assign \$42  = enc_out_ctr_reg <= (* src = "./migen_src/converter.py:103" *) 6'h24;
  assign \$5  = valid_out_reg & (* src = "./migen_src/converter.py:80" *) \$3 ;
  assign \$7  = close_full == (* src = "./migen_src/converter.py:88" *) 1'h0;
  always @(posedge clk)
      out_end_latch <= \$next\out_end_latch ;
  always @(posedge clk)
      fsm_state <= \$next\fsm_state ;
  always @(posedge clk)
      latch_output <= \$next\latch_output ;
  always @(posedge clk)
      valid_in <= \$next\valid_in ;
  always @(posedge clk)
      enc_out_latch <= \$next\enc_out_latch ;
  always @(posedge clk)
      in_end <= \$next\in_end ;
  always @(posedge clk)
      enc_in_ctr <= \$next\enc_in_ctr ;
  always @(posedge clk)
      enc_in <= \$next\enc_in ;
  always @(posedge clk)
      valid_out_reg <= \$next\valid_out_reg ;
  always @(posedge clk)
      out_end_reg <= \$next\out_end_reg ;
  always @(posedge clk)
      enc_out_ctr_reg <= \$next\enc_out_ctr_reg ;
  always @(posedge clk)
      enc_out_reg <= \$next\enc_out_reg ;
  always @* begin
    \$next\valid_in  = valid_in;
    casez (fsm_state)
      2'h0:
          \$next\valid_in  = 1'h0;
      2'h1:
          casez (valid_out_reg)
            1'h1:
                casez (\$1 )
                  1'h1:
                      \$next\valid_in  = 1'h1;
                  1'hz:
                      \$next\valid_in  = 1'h1;
                endcase
            1'hz:
                \$next\valid_in  = 1'h0;
          endcase
      2'h3:
          \$next\valid_in  = 1'h1;
    endcase
    casez (rst)
      1'h1:
          \$next\valid_in  = 1'h0;
    endcase
  end
  always @* begin
    \$next\latch_output  = latch_output;
    casez (fsm_state)
      2'h0:
        begin
          \$next\latch_output  = 1'h0;
          casez ({ \$9 , \$5  })
            2'bz1:
                \$next\latch_output  = 1'h1;
            2'b1z:
                \$next\latch_output  = 1'h1;
          endcase
        end
      2'h1:
          casez (valid_out_reg)
            1'h1:
                casez (\$11 )
                  1'h1:
                      casez (close_full)
                        1'h1:
                            \$next\latch_output  = 1'h0;
                      endcase
                  1'hz:
                      \$next\latch_output  = 1'h0;
                endcase
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\latch_output  = 1'h0;
    endcase
  end
  always @* begin
    \$next\enc_out_latch  = enc_out_latch;
    casez (fsm_state)
      2'h1:
          casez (valid_out_reg)
            1'h1:
                casez (\$40 )
                  1'h1:
                      /* empty */;
                  1'hz:
                      \$next\enc_out_latch  = enc_out_reg[35:0];
                endcase
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\enc_out_latch  = 36'h000000000;
    endcase
  end
  always @* begin
    \$next\out_end_latch  = out_end_latch;
    casez (fsm_state)
      2'h1:
          casez (valid_out_reg)
            1'h1:
                casez (\$42 )
                  1'h1:
                      /* empty */;
                  1'hz:
                      \$next\out_end_latch  = out_end_reg;
                endcase
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\out_end_latch  = 1'h0;
    endcase
  end
  always @* begin
    \$next\fsm_state  = fsm_state;
    casez (fsm_state)
      2'h0:
          casez ({ \$19 , \$15  })
            2'bz1:
                \$next\fsm_state  = 2'h1;
            2'b1z:
                \$next\fsm_state  = 2'h2;
          endcase
      2'h2:
          \$next\fsm_state  = 2'h1;
      2'h1:
          casez (valid_out_reg)
            1'h1:
                casez (\$21 )
                  1'h1:
                      casez (close_full)
                        1'h1:
                            \$next\fsm_state  = 2'h0;
                      endcase
                  1'hz:
                      casez (\$23 )
                        1'h1:
                            \$next\fsm_state  = 2'h3;
                      endcase
                endcase
          endcase
      2'h3:
          \$next\fsm_state  = 2'h0;
    endcase
    casez (rst)
      1'h1:
          \$next\fsm_state  = 2'h0;
    endcase
  end
  always @* begin
    \$next\enc_out_reg  = enc_out_reg;
    casez (fsm_state)
      2'h2:
          \$next\enc_out_reg  = enc_out;
      2'h1:
          \$next\enc_out_reg  = enc_out;
    endcase
    casez (rst)
      1'h1:
          \$next\enc_out_reg  = 62'h0000000000000000;
    endcase
  end
  always @* begin
    \$next\enc_out_ctr_reg  = enc_out_ctr_reg;
    casez (fsm_state)
      2'h2:
          \$next\enc_out_ctr_reg  = enc_out_ctr;
      2'h1:
          \$next\enc_out_ctr_reg  = enc_out_ctr;
    endcase
    casez (rst)
      1'h1:
          \$next\enc_out_ctr_reg  = 6'h00;
    endcase
  end
  always @* begin
    \$next\out_end_reg  = out_end_reg;
    casez (fsm_state)
      2'h2:
          \$next\out_end_reg  = out_end;
      2'h1:
          \$next\out_end_reg  = out_end;
    endcase
    casez (rst)
      1'h1:
          \$next\out_end_reg  = 1'h0;
    endcase
  end
  always @* begin
    \$next\valid_out_reg  = valid_out_reg;
    casez (fsm_state)
      2'h2:
          \$next\valid_out_reg  = valid_out;
      2'h1:
          \$next\valid_out_reg  = valid_out;
    endcase
    casez (rst)
      1'h1:
          \$next\valid_out_reg  = 1'h0;
    endcase
  end
  always @* begin
    \$next\enc_in  = enc_in;
    casez (fsm_state)
      2'h1:
          casez (valid_out_reg)
            1'h1:
                casez (\$25 )
                  1'h1:
                      \$next\enc_in  = enc_out_reg[35:0];
                  1'hz:
                      casez (\$27 )
                        1'h1:
                            \$next\enc_in  = \$29 ;
                      endcase
                endcase
          endcase
      2'h3:
          \$next\enc_in  = enc_out_latch;
    endcase
    casez (rst)
      1'h1:
          \$next\enc_in  = 36'h000000000;
    endcase
  end
  always @* begin
    \$next\enc_in_ctr  = enc_in_ctr;
    casez (fsm_state)
      2'h1:
          casez (valid_out_reg)
            1'h1:
                casez (\$31 )
                  1'h1:
                      \$next\enc_in_ctr  = enc_out_ctr_reg;
                  1'hz:
                    begin
                      \$next\enc_in_ctr  = 6'h24;
                      casez (\$33 )
                        1'h1:
                            \$next\enc_in_ctr  = \$35 [5:0];
                      endcase
                    end
                endcase
          endcase
      2'h3:
          \$next\enc_in_ctr  = 6'h24;
    endcase
    casez (rst)
      1'h1:
          \$next\enc_in_ctr  = 6'h00;
    endcase
  end
  always @* begin
    \$next\in_end  = in_end;
    casez (fsm_state)
      2'h1:
          casez (valid_out_reg)
            1'h1:
                casez (\$38 )
                  1'h1:
                      \$next\in_end  = out_end_reg;
                  1'hz:
                      \$next\in_end  = 1'h0;
                endcase
          endcase
      2'h3:
          \$next\in_end  = out_end_latch;
    endcase
    casez (rst)
      1'h1:
          \$next\in_end  = 1'h0;
    endcase
  end
  assign \$35  = \$36 ;
endmodule

