--------------- Rebuild Started: 01/29/2020 13:15:37 Project: Firmware_TFG, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
Deleting file ".\Firmware_TFG.rpt"
cydsfit.exe -.appdatapath "C:\Users\Cosmin\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\Users\Cosmin\Documents\GitHub\low_powered_BLE_MAmIoT\Firmware_Left_Mux\Firmware_TFG.cydsn\Firmware_TFG.cyprj -d CYBLE-222014-01 -s D:\Users\Cosmin\Documents\GitHub\low_powered_BLE_MAmIoT\Firmware_Left_Mux\Firmware_TFG.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0061: information: Info from component: ADC. The actual sample rate (4380 SPS) differs from the desired sample rate (5727 SPS) due to the clock configuration in the DWR.
 * D:\Users\Cosmin\Documents\GitHub\low_powered_BLE_MAmIoT\Firmware_Left_Mux\Firmware_TFG.cydsn\TopDesign\TopDesign.cysch (Instance:ADC)
HDL Generation...
Synthesis...
Tech Mapping...
Error: mpr.M0139: Invalid connection for clock input "\Timer_1:cy_m0s8_tcpwm_1\:clock" driven from "ClockBlock:lfclk". The component requires a clock from the clock block. (App=cydsfit)
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: Pin_1(0)
Dependency Generation...
Cleanup...
Error: fit.M0050: The fitter aborted due to errors, please address all errors and rebuild. (App=cydsfit)
--------------- Rebuild Failed: 01/29/2020 13:15:42 ---------------
