# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../io_lab2.srcs/sources_1/new/BRAM_Interconnect_v1_0.v" --include "../../../io_lab2.srcs/sources_1/bd/uc_system/ipshared/9c7f" --include "../../../io_lab2.srcs/sources_1/bd/uc_system/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../io_lab2.srcs/sources_1/new/Timer_v1_0.v" --include "../../../io_lab2.srcs/sources_1/bd/uc_system/ipshared/9c7f" --include "../../../io_lab2.srcs/sources_1/bd/uc_system/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v" --include "../../../io_lab2.srcs/sources_1/bd/uc_system/ipshared/9c7f" --include "../../../io_lab2.srcs/sources_1/bd/uc_system/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" --include "../../../io_lab2.srcs/sources_1/bd/uc_system/ipshared/9c7f" --include "../../../io_lab2.srcs/sources_1/bd/uc_system/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../io_lab2.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" --include "../../../io_lab2.srcs/sources_1/bd/uc_system/ipshared/9c7f" --include "../../../io_lab2.srcs/sources_1/bd/uc_system/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../io_lab2.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" --include "../../../io_lab2.srcs/sources_1/bd/uc_system/ipshared/9c7f" --include "../../../io_lab2.srcs/sources_1/bd/uc_system/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../io_lab2.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" --include "../../../io_lab2.srcs/sources_1/bd/uc_system/ipshared/9c7f" --include "../../../io_lab2.srcs/sources_1/bd/uc_system/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../io_lab2.ip_user_files/bd/uc_system/hdl/uc_system.v" --include "../../../io_lab2.srcs/sources_1/bd/uc_system/ipshared/9c7f" --include "../../../io_lab2.srcs/sources_1/bd/uc_system/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../io_lab2.ip_user_files/bd/uc_system/ip/uc_system_BRAM_Interconnect_0_0/sim/uc_system_BRAM_Interconnect_0_0.v" --include "../../../io_lab2.srcs/sources_1/bd/uc_system/ipshared/9c7f" --include "../../../io_lab2.srcs/sources_1/bd/uc_system/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_0_1/sim/uc_system_Timer_0_1.v" --include "../../../io_lab2.srcs/sources_1/bd/uc_system/ipshared/9c7f" --include "../../../io_lab2.srcs/sources_1/bd/uc_system/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Timer_1_0/sim/uc_system_Timer_1_0.v" --include "../../../io_lab2.srcs/sources_1/bd/uc_system/ipshared/9c7f" --include "../../../io_lab2.srcs/sources_1/bd/uc_system/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../io_lab2.ip_user_files/bd/uc_system/ip/uc_system_Output_Compare_0_0/sim/uc_system_Output_Compare_0_0.v" --include "../../../io_lab2.srcs/sources_1/bd/uc_system/ipshared/9c7f" --include "../../../io_lab2.srcs/sources_1/bd/uc_system/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../io_lab2.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" --include "../../../io_lab2.srcs/sources_1/bd/uc_system/ipshared/9c7f" --include "../../../io_lab2.srcs/sources_1/bd/uc_system/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../io_lab2.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" --include "../../../io_lab2.srcs/sources_1/bd/uc_system/ipshared/9c7f" --include "../../../io_lab2.srcs/sources_1/bd/uc_system/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../io_lab2.srcs/sim_1/new/sim_tb.v" --include "../../../io_lab2.srcs/sources_1/bd/uc_system/ipshared/9c7f" --include "../../../io_lab2.srcs/sources_1/bd/uc_system/ipshared/7e3a/hdl"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
