// Seed: 3889044682
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_17;
endmodule
module module_1 #(
    parameter id_1 = 32'd26,
    parameter id_8 = 32'd86
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input logic [7:0] id_2;
  output wire _id_1;
  logic id_7;
  assign id_7 = 1;
  logic [-1 : -1 'b0] _id_8;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_4,
      id_7,
      id_4,
      id_4,
      id_5,
      id_7,
      id_4,
      id_7,
      id_7,
      id_3,
      id_4,
      id_5,
      id_7,
      id_4
  );
  logic id_9 = id_9;
  wire id_10 = id_7;
  logic [1 'd0 : -1  -  id_8] id_11 = 1;
endmodule
