<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="13" e="13"/>
<c f="1" b="14" e="14"/>
<c f="1" b="15" e="15"/>
<c f="1" b="17" e="15"/>
<c f="1" b="43" e="43"/>
<c f="1" b="44" e="43"/>
<c f="1" b="48" e="48"/>
<c f="1" b="49" e="48"/>
<c f="1" b="64" e="64"/>
<c f="1" b="66" e="64"/>
<c f="1" b="101" e="101"/>
<c f="1" b="102" e="101"/>
<c f="1" b="103" e="103"/>
<c f="1" b="104" e="103"/>
</Comments>
<Macros>
<m f="1" bl="33" bc="48" el="33" ec="48"/>
<m f="1" bl="34" bc="45" el="34" ec="45"/>
<m f="1" bl="99" bc="14" el="99" ec="25"/>
<m f="1" bl="109" bc="14" el="109" ec="25"/>
<m f="1" bl="163" bc="39" el="163" ec="39"/>
<m f="1" bl="167" bc="40" el="167" ec="40"/>
<m f="1" bl="175" bc="9" el="175" ec="61"/>
<m f="1" bl="180" bc="3" el="180" ec="20"/>
</Macros>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="9" e="9"/>
<c f="2" b="10" e="10"/>
<c f="2" b="11" e="11"/>
<c f="2" b="12" e="12"/>
<c f="2" b="13" e="13"/>
<c f="2" b="14" e="14"/>
<c f="2" b="16" e="14"/>
<c f="2" b="47" e="47"/>
<c f="2" b="49" e="47"/>
</Comments>
<Macros/>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="13" e="13"/>
<c f="1" b="14" e="14"/>
<c f="1" b="15" e="15"/>
<c f="1" b="17" e="15"/>
<c f="1" b="43" e="43"/>
<c f="1" b="44" e="43"/>
<c f="1" b="48" e="48"/>
<c f="1" b="49" e="48"/>
<c f="1" b="64" e="64"/>
<c f="1" b="66" e="64"/>
<c f="1" b="101" e="101"/>
<c f="1" b="102" e="101"/>
<c f="1" b="103" e="103"/>
<c f="1" b="104" e="103"/>
</Comments>
<Macros>
<m f="1" bl="33" bc="48" el="33" ec="48"/>
<m f="1" bl="34" bc="45" el="34" ec="45"/>
<m f="1" bl="99" bc="14" el="99" ec="25"/>
<m f="1" bl="109" bc="14" el="109" ec="25"/>
<m f="1" bl="163" bc="39" el="163" ec="39"/>
<m f="1" bl="167" bc="40" el="167" ec="40"/>
<m f="1" bl="175" bc="9" el="175" ec="61"/>
<m f="1" bl="180" bc="3" el="180" ec="20"/>
</Macros>
<tun>
<Comments>
<c f="3" b="1" e="1"/>
<c f="3" b="2" e="2"/>
<c f="3" b="3" e="3"/>
<c f="3" b="4" e="4"/>
<c f="3" b="5" e="5"/>
<c f="3" b="6" e="6"/>
<c f="3" b="7" e="7"/>
<c f="3" b="8" e="8"/>
<c f="3" b="9" e="9"/>
<c f="3" b="10" e="10"/>
<c f="3" b="11" e="11"/>
<c f="3" b="12" e="12"/>
<c f="3" b="13" e="13"/>
<c f="3" b="15" e="13"/>
<c f="3" b="48" e="48"/>
<c f="3" b="50" e="48"/>
</Comments>
<Macros/>
<ns name="llvm" id="69a49af56b7aa231a037faea0c80d405_544dadc8774ac7e8cdf9804c9bca3e1f" file="3" linestart="21" lineend="48" original="">
<cr namespace="llvm" access="none" kind="class" name="MCInst" id="69a49af56b7aa231a037faea0c80d405_4dc08c22fc67fa33e164b3e422ed7a5c" file="3" linestart="23" lineend="23" previous="a58073b6dedec8d5532f4b2835be2ded_4dc08c22fc67fa33e164b3e422ed7a5c"/>
<cr namespace="llvm" access="none" kind="class" name="MCOperand" id="69a49af56b7aa231a037faea0c80d405_195f5572e3b72b3c4d42c040910ec05d" file="3" linestart="24" lineend="24"/>
<cr namespace="llvm" access="none" kind="class" name="MCSubtargetInfo" id="69a49af56b7aa231a037faea0c80d405_85fb6388fd852e64748b49bf30717000" file="3" linestart="25" lineend="25" previous="a58073b6dedec8d5532f4b2835be2ded_85fb6388fd852e64748b49bf30717000"/>
<cr namespace="llvm" access="none" depth="1" kind="class" name="AMDGPUMCCodeEmitter" id="69a49af56b7aa231a037faea0c80d405_4c788fde99923b9da0677dfe11811e30" file="3" linestart="27" lineend="46">
<base access="public">
<rt>
<cr id="a58073b6dedec8d5532f4b2835be2ded_af4399f4437e115c3386bc7c1443e314"/>
</rt>
</base>
<cr access="public" kind="class" name="AMDGPUMCCodeEmitter" id="69a49af56b7aa231a037faea0c80d405_a231ac89d4d914ba68d2444e953d68f7" file="3" linestart="27" lineend="27"/>
<m name="anchor" id="69a49af56b7aa231a037faea0c80d405_2f486087146bd906abeef4b492117177" file="3" linestart="28" lineend="28" virtual="true" access="private">
<fpt proto="void">
<bt name="void"/>
</fpt>
</m>
<Decl access="public"/>
<m name="getBinaryCodeForInstr" id="69a49af56b7aa231a037faea0c80d405_5ea237c1874a01417cb6ebde9a9c828a" file="3" linestart="31" lineend="33" access="public">
<fpt const="true" proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="9e05b9b4de196b39d65ee2f40ed8c864_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getMachineOpValue" id="69a49af56b7aa231a037faea0c80d405_aeb90e3cc20b8eaeadde50f9cd717a0b" file="3" linestart="35" lineend="39" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MO" proto="const llvm::MCOperand &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="9e05b9b4de196b39d65ee2f40ed8c864_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="37" cb="72" le="39" ce="3">
<rx lb="38" cb="5" le="38" ce="12" pvirg="true">
<n32 lb="38" cb="12">
<n45 lb="38" cb="12">
<flit/>
</n45>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getSOPPBrEncoding" id="69a49af56b7aa231a037faea0c80d405_750f604c790dd0dfc0a0a59d011e0532" file="3" linestart="41" lineend="45" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="9e05b9b4de196b39d65ee2f40ed8c864_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="43" cb="72" le="45" ce="3">
<rx lb="44" cb="5" le="44" ce="12" pvirg="true">
<n32 lb="44" cb="12">
<n45 lb="44" cb="12">
<flit/>
</n45>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="operator=" id="69a49af56b7aa231a037faea0c80d405_d0c3aad8bafe6aa6ae435f54a1ffea30" file="3" linestart="27" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="llvm::AMDGPUMCCodeEmitter &amp;">
<lrf>
<rt>
<cr id="69a49af56b7aa231a037faea0c80d405_4c788fde99923b9da0677dfe11811e30"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::AMDGPUMCCodeEmitter &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="69a49af56b7aa231a037faea0c80d405_4c788fde99923b9da0677dfe11811e30"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~AMDGPUMCCodeEmitter" id="69a49af56b7aa231a037faea0c80d405_40a882b65a447980a295a7e4eb6819ac" file="3" linestart="27" lineend="27" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="27" cb="7"/>

</Stmt>
</d>
<c name="AMDGPUMCCodeEmitter" id="69a49af56b7aa231a037faea0c80d405_98c82894417231e10f609bea711054a9" file="3" linestart="27" lineend="27" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<BaseInit>
<n10 lb="27" cb="7">
<typeptr id="a58073b6dedec8d5532f4b2835be2ded_c04ff4ff14d8fd9d05b9b8ff9aa1046f"/>
<temp/>
</n10>

</BaseInit>
<Stmt>
<u lb="27" cb="7"/>

</Stmt>
</c>
<c name="AMDGPUMCCodeEmitter" id="69a49af56b7aa231a037faea0c80d405_f6e2e80f8f6b8c54c951722b83aeeab5" file="3" linestart="27" lineend="27" copyconst="true" implicit="true" access="public" inline="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::AMDGPUMCCodeEmitter &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="69a49af56b7aa231a037faea0c80d405_4c788fde99923b9da0677dfe11811e30"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
</ns>
<ns name="llvm" id="124db5ff9b4b756244b3a97299b94935_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="21" lineend="47" original="">
<cr namespace="llvm" access="none" kind="class" name="MCAsmBackend" id="124db5ff9b4b756244b3a97299b94935_349d511eccf30687ee1a1b76545b88ad" file="2" linestart="22" lineend="22"/>
<cr namespace="llvm" access="none" kind="class" name="MCCodeEmitter" id="124db5ff9b4b756244b3a97299b94935_af4399f4437e115c3386bc7c1443e314" file="2" linestart="23" lineend="23" previous="a58073b6dedec8d5532f4b2835be2ded_af4399f4437e115c3386bc7c1443e314"/>
<cr namespace="llvm" access="none" kind="class" name="MCContext" id="124db5ff9b4b756244b3a97299b94935_66d5a04d181dc2d379aee3c1da9a8316" file="2" linestart="24" lineend="24"/>
<cr namespace="llvm" access="none" kind="class" name="MCInstrInfo" id="124db5ff9b4b756244b3a97299b94935_3154168936e3cc4a9a27a3297d84f582" file="2" linestart="25" lineend="25"/>
<cr namespace="llvm" access="none" kind="class" name="MCObjectWriter" id="124db5ff9b4b756244b3a97299b94935_4e073ab275d03ee1a33c7f36dfe72918" file="2" linestart="26" lineend="26"/>
<cr namespace="llvm" access="none" kind="class" name="MCRegisterInfo" id="124db5ff9b4b756244b3a97299b94935_7954e37c4b10f3a785d361edefa9f2d1" file="2" linestart="27" lineend="27" previous="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1"/>
<cr namespace="llvm" access="none" kind="class" name="MCSubtargetInfo" id="124db5ff9b4b756244b3a97299b94935_85fb6388fd852e64748b49bf30717000" file="2" linestart="28" lineend="28" previous="69a49af56b7aa231a037faea0c80d405_85fb6388fd852e64748b49bf30717000"/>
<cr namespace="llvm" access="none" kind="class" name="Target" id="124db5ff9b4b756244b3a97299b94935_85d396bdb7770902808a18c6f2b3bb61" file="2" linestart="29" lineend="29"/>
<cr namespace="llvm" access="none" kind="class" name="raw_ostream" id="124db5ff9b4b756244b3a97299b94935_a0739cdc4bf02ac0124031b03f4267a6" file="2" linestart="30" lineend="30" previous="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
<v namespace="llvm" name="TheAMDGPUTarget" proto="llvm::Target" id="124db5ff9b4b756244b3a97299b94935_cdd13be29e83ce8b98a50532d9b0c808" file="2" linestart="32" lineend="32" storage="extern" access2="none">
<rt>
<cr id="124db5ff9b4b756244b3a97299b94935_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
<Stmt>

</Stmt>
</v>
<f namespace="llvm" name="createR600MCCodeEmitter" id="124db5ff9b4b756244b3a97299b94935_1da6dfa8d21559016bd29389017c68f5" file="2" linestart="34" lineend="36" access="none" hasbody="true">
<fpt proto="llvm::MCCodeEmitter *">
<pt>
<rt>
<cr id="a58073b6dedec8d5532f4b2835be2ded_af4399f4437e115c3386bc7c1443e314"/>
</rt>
</pt>
</fpt>
<p name="MCII" proto="const llvm::MCInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d6b10d7686695b47468ecfa764698418_3154168936e3cc4a9a27a3297d84f582"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createSIMCCodeEmitter" id="124db5ff9b4b756244b3a97299b94935_abd772fcb4742f87ba45b0fe2d0ed4e1" file="2" linestart="38" lineend="41" access="none">
<fpt proto="llvm::MCCodeEmitter *">
<pt>
<rt>
<cr id="a58073b6dedec8d5532f4b2835be2ded_af4399f4437e115c3386bc7c1443e314"/>
</rt>
</pt>
</fpt>
<p name="MCII" proto="const llvm::MCInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d6b10d7686695b47468ecfa764698418_3154168936e3cc4a9a27a3297d84f582"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Ctx" proto="llvm::MCContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createAMDGPUAsmBackend" id="124db5ff9b4b756244b3a97299b94935_53001191a2dfd60618a7ddf81425e38e" file="2" linestart="43" lineend="44" access="none">
<fpt proto="llvm::MCAsmBackend *">
<pt>
<rt>
<cr id="124db5ff9b4b756244b3a97299b94935_349d511eccf30687ee1a1b76545b88ad"/>
</rt>
</pt>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="124db5ff9b4b756244b3a97299b94935_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createAMDGPUELFObjectWriter" id="124db5ff9b4b756244b3a97299b94935_3d22f30bdb4438c02ed1df34ebf497ea" file="2" linestart="46" lineend="46" access="none">
<fpt proto="llvm::MCObjectWriter *">
<pt>
<rt>
<cr id="d40db948024fca4b42b0715f2a933104_4e073ab275d03ee1a33c7f36dfe72918"/>
</rt>
</pt>
</fpt>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
</ns>
<NamedDecl name="&lt;using-directive&gt;" id="e5b2e1f188e3896db24c7954b17ce58c_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="28" lineend="28"/>
<ns name="" id="e5b2e1f188e3896db24c7954b17ce58c_43bdcff846069eec8f780891b4754c4e" file="1" linestart="30" lineend="64">
<cr namespace="anonymous_namespace{r600mccodeemitter.cpp}" access="none" depth="2" kind="class" name="R600MCCodeEmitter" id="e5b2e1f188e3896db24c7954b17ce58c_b68619f03364b06790a4eca08163cab2" file="1" linestart="32" lineend="62">
<base access="public">
<rt>
<cr id="69a49af56b7aa231a037faea0c80d405_4c788fde99923b9da0677dfe11811e30"/>
</rt>
</base>
<cr access="public" kind="class" name="R600MCCodeEmitter" id="e5b2e1f188e3896db24c7954b17ce58c_a81effb3d9d8b638be7923002910f774" file="1" linestart="32" lineend="32"/>
<c name="R600MCCodeEmitter" id="e5b2e1f188e3896db24c7954b17ce58c_7038f50425570c194e77bf815ca9a109" file="1" linestart="33" lineend="33" copyconst="true" access="private" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::R600MCCodeEmitter &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="e5b2e1f188e3896db24c7954b17ce58c_b68619f03364b06790a4eca08163cab2"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="operator=" id="e5b2e1f188e3896db24c7954b17ce58c_a6e561a6c3639564704d4be06d81d232" file="1" linestart="34" lineend="34" operator="true" access="private" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::R600MCCodeEmitter &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="e5b2e1f188e3896db24c7954b17ce58c_b68619f03364b06790a4eca08163cab2"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<fl name="MCII" id="e5b2e1f188e3896db24c7954b17ce58c_51943821c85287216690d40d6a1a6b22" file="1" linestart="35" lineend="35" isLiteral="true" isRef="true" access="private" proto="const llvm::MCInstrInfo &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="d6b10d7686695b47468ecfa764698418_3154168936e3cc4a9a27a3297d84f582"/>
</rt>
</QualType>
</lrf>
</fl>
<fl name="MRI" id="e5b2e1f188e3896db24c7954b17ce58c_28582e660e0ebec12c23aa45cad1a208" file="1" linestart="36" lineend="36" isLiteral="true" isRef="true" access="private" proto="const llvm::MCRegisterInfo &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
</fl>
<Decl access="public"/>
<c name="R600MCCodeEmitter" id="e5b2e1f188e3896db24c7954b17ce58c_3f7637da73f3648dc1be5086674fc33b" file="1" linestart="40" lineend="41" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="mcii" proto="const llvm::MCInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d6b10d7686695b47468ecfa764698418_3154168936e3cc4a9a27a3297d84f582"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="mri" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<BaseInit>
<n10 lb="40" cb="3">
<typeptr id="69a49af56b7aa231a037faea0c80d405_98c82894417231e10f609bea711054a9"/>
<temp/>
</n10>

</BaseInit>
<initlist id="e5b2e1f188e3896db24c7954b17ce58c_51943821c85287216690d40d6a1a6b22">
<Stmt>
<drx lb="41" cb="12" kind="lvalue" nm="mcii"/>

</Stmt>
</initlist>
<initlist id="e5b2e1f188e3896db24c7954b17ce58c_28582e660e0ebec12c23aa45cad1a208">
<Stmt>
<drx lb="41" cb="23" kind="lvalue" nm="mri"/>

</Stmt>
</initlist>
<Stmt>
<u lb="41" cb="28" le="41" ce="30"/>

</Stmt>
</c>
<m name="EncodeInstruction" id="e5b2e1f188e3896db24c7954b17ce58c_d1c6816bcb542a95be75767e4f7541e7" file="1" linestart="44" lineend="46" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getMachineOpValue" id="e5b2e1f188e3896db24c7954b17ce58c_3a345bb447a061e8b4e5534cde56bbf6" file="1" linestart="49" lineend="51" access="public" hasbody="true">
<fpt const="true" proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MO" proto="const llvm::MCOperand &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<Decl access="private"/>
<m name="EmitByte" id="e5b2e1f188e3896db24c7954b17ce58c_bc74b99820610d7e5f21173b0383bff4" file="1" linestart="54" lineend="54" access="private" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="byte" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="Emit" id="e5b2e1f188e3896db24c7954b17ce58c_4d7659c018ac0bb1c08886de29739c00" file="1" linestart="56" lineend="56" access="private" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="value" proto="uint32_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="Emit" id="e5b2e1f188e3896db24c7954b17ce58c_8903a92240dc8e4c4867a84fbd178299" file="1" linestart="57" lineend="57" access="private" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="value" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getHWRegChan" id="e5b2e1f188e3896db24c7954b17ce58c_28ebbc0ba13fa8dc2d4bb87fc4ceced0" file="1" linestart="59" lineend="59" access="private" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getHWReg" id="e5b2e1f188e3896db24c7954b17ce58c_0eefbccc589315a4a2480b70e0bb865d" file="1" linestart="60" lineend="60" access="private" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="regNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<d name="~R600MCCodeEmitter" id="e5b2e1f188e3896db24c7954b17ce58c_3038bbad69721b445fdce467ba8fb39d" file="1" linestart="32" lineend="32" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="32" cb="7"/>

</Stmt>
</d>
</cr>
</ns>
<e access="none" name="RegElement" id="e5b2e1f188e3896db24c7954b17ce58c_fc6eb5ab25ff3f825ff08c34a72ad617" file="1" linestart="66" lineend="71" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="ELEMENT_X" id="e5b2e1f188e3896db24c7954b17ce58c_847fffd8eb79736352783521c998c0cf" file="1" linestart="67" lineend="67">
<et>
<e id="e5b2e1f188e3896db24c7954b17ce58c_fc6eb5ab25ff3f825ff08c34a72ad617"/>
</et>
<Stmt>
<n45 lb="67" cb="15">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="ELEMENT_Y" id="e5b2e1f188e3896db24c7954b17ce58c_538836fc160fd5991dcec0d03703f0b0" file="1" linestart="68" lineend="68">
<et>
<e id="e5b2e1f188e3896db24c7954b17ce58c_fc6eb5ab25ff3f825ff08c34a72ad617"/>
</et>
</ec>
<ec name="ELEMENT_Z" id="e5b2e1f188e3896db24c7954b17ce58c_ca2054e7e153bfe12b6e04fd85e4542d" file="1" linestart="69" lineend="69">
<et>
<e id="e5b2e1f188e3896db24c7954b17ce58c_fc6eb5ab25ff3f825ff08c34a72ad617"/>
</et>
</ec>
<ec name="ELEMENT_W" id="e5b2e1f188e3896db24c7954b17ce58c_9ce934cc86127a4536901534dbcee8a9" file="1" linestart="70" lineend="70">
<et>
<e id="e5b2e1f188e3896db24c7954b17ce58c_fc6eb5ab25ff3f825ff08c34a72ad617"/>
</et>
</ec>
</e>
<e access="none" name="FCInstr" id="e5b2e1f188e3896db24c7954b17ce58c_bd60753d25963393b1969302b780eade" file="1" linestart="73" lineend="81" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="FC_IF_PREDICATE" id="e5b2e1f188e3896db24c7954b17ce58c_c147176b5a691d298f22e206534863c2" file="1" linestart="74" lineend="74">
<et>
<e id="e5b2e1f188e3896db24c7954b17ce58c_bd60753d25963393b1969302b780eade"/>
</et>
<Stmt>
<n45 lb="74" cb="21"/>

</Stmt>
</ec>
<ec name="FC_ELSE" id="e5b2e1f188e3896db24c7954b17ce58c_2c20db26d47fafd914ab103c1f52b5f1" file="1" linestart="75" lineend="75">
<et>
<e id="e5b2e1f188e3896db24c7954b17ce58c_bd60753d25963393b1969302b780eade"/>
</et>
</ec>
<ec name="FC_ENDIF" id="e5b2e1f188e3896db24c7954b17ce58c_6f95252b56c26efd6d8d9e66c987665e" file="1" linestart="76" lineend="76">
<et>
<e id="e5b2e1f188e3896db24c7954b17ce58c_bd60753d25963393b1969302b780eade"/>
</et>
</ec>
<ec name="FC_BGNLOOP" id="e5b2e1f188e3896db24c7954b17ce58c_5ac0ab4f47947f03f671d6116c32fa14" file="1" linestart="77" lineend="77">
<et>
<e id="e5b2e1f188e3896db24c7954b17ce58c_bd60753d25963393b1969302b780eade"/>
</et>
</ec>
<ec name="FC_ENDLOOP" id="e5b2e1f188e3896db24c7954b17ce58c_965123c942fde1e9be976acec12c15e3" file="1" linestart="78" lineend="78">
<et>
<e id="e5b2e1f188e3896db24c7954b17ce58c_bd60753d25963393b1969302b780eade"/>
</et>
</ec>
<ec name="FC_BREAK_PREDICATE" id="e5b2e1f188e3896db24c7954b17ce58c_7cba449b0d3ba41d80afdaf7679f1f40" file="1" linestart="79" lineend="79">
<et>
<e id="e5b2e1f188e3896db24c7954b17ce58c_bd60753d25963393b1969302b780eade"/>
</et>
</ec>
<ec name="FC_CONTINUE" id="e5b2e1f188e3896db24c7954b17ce58c_36ba41f389b036f3c075e5169c8f392f" file="1" linestart="80" lineend="80">
<et>
<e id="e5b2e1f188e3896db24c7954b17ce58c_bd60753d25963393b1969302b780eade"/>
</et>
</ec>
</e>
<f namespace="llvm" name="createR600MCCodeEmitter" id="e5b2e1f188e3896db24c7954b17ce58c_1da6dfa8d21559016bd29389017c68f5" file="1" linestart="83" lineend="87" previous="124db5ff9b4b756244b3a97299b94935_1da6dfa8d21559016bd29389017c68f5" access="none" hasbody="true" isdef="true">
<fpt proto="llvm::MCCodeEmitter *">
<pt>
<rt>
<cr id="a58073b6dedec8d5532f4b2835be2ded_af4399f4437e115c3386bc7c1443e314"/>
</rt>
</pt>
</fpt>
<p name="MCII" proto="const llvm::MCInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d6b10d7686695b47468ecfa764698418_3154168936e3cc4a9a27a3297d84f582"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="85" cb="72" le="87" ce="1">
<rx lb="86" cb="3" le="86" ce="41" pvirg="true">
<n32 lb="86" cb="10" le="86" ce="41">
<new lb="86" cb="10" le="86" ce="41">
<typeptr id="e5b2e1f188e3896db24c7954b17ce58c_3f7637da73f3648dc1be5086674fc33b"/>
<exp pvirg="true"/>
<n10 lb="86" cb="14" le="86" ce="41">
<typeptr id="e5b2e1f188e3896db24c7954b17ce58c_3f7637da73f3648dc1be5086674fc33b"/>
<temp/>
<drx lb="86" cb="32" kind="lvalue" nm="MCII"/>
<drx lb="86" cb="38" kind="lvalue" nm="MRI"/>
</n10>
</new>
</n32>
</rx>
</u>

</Stmt>
</f>
<m name="EncodeInstruction" id="e5b2e1f188e3896db24c7954b17ce58c_d1c6816bcb542a95be75767e4f7541e7" file="1" linestart="89" lineend="144" previous="e5b2e1f188e3896db24c7954b17ce58c_d1c6816bcb542a95be75767e4f7541e7" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="91" cb="74" le="144" ce="1">
<dst lb="92" cb="3" le="92" ce="53">
<exp pvirg="true"/>
<Var nm="Desc">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
<mce lb="92" cb="29" le="92" ce="52" nbparm="1" id="d6b10d7686695b47468ecfa764698418_f16ad2550ea4301bba74685952220223">
<exp pvirg="true"/>
<mex lb="92" cb="29" le="92" ce="34" id="d6b10d7686695b47468ecfa764698418_f16ad2550ea4301bba74685952220223" nm="get" point="1">
<mex lb="92" cb="29" kind="lvalue" id="e5b2e1f188e3896db24c7954b17ce58c_51943821c85287216690d40d6a1a6b22" nm="MCII" arrow="1">
<n19 lb="92" cb="29"/>
</mex>
</mex>
<mce lb="92" cb="38" le="92" ce="51" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_46b3bb981e3eac72bf4a064f46183045">
<exp pvirg="true"/>
<mex lb="92" cb="38" le="92" ce="41" id="b3d79b6498e401eea6fd4a0a2ff0b44a_46b3bb981e3eac72bf4a064f46183045" nm="getOpcode" point="1">
<drx lb="92" cb="38" kind="lvalue" nm="MI"/>
</mex>
</mce>
</mce>
</Var>
</dst>
</u>

</Stmt>
</m>
<m name="EmitByte" id="e5b2e1f188e3896db24c7954b17ce58c_bc74b99820610d7e5f21173b0383bff4" file="1" linestart="146" lineend="148" previous="e5b2e1f188e3896db24c7954b17ce58c_bc74b99820610d7e5f21173b0383bff4" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Byte" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="146" cb="76" le="148" ce="1">
<mce lb="147" cb="3" le="147" ce="33" nbparm="1" id="9e05b9b4de196b39d65ee2f40ed8c864_4821121b8945f933e5c5003b021340af">
<exp pvirg="true"/>
<mex lb="147" cb="3" le="147" ce="6" id="9e05b9b4de196b39d65ee2f40ed8c864_4821121b8945f933e5c5003b021340af" nm="write" point="1">
<drx lb="147" cb="3" kind="lvalue" nm="OS"/>
</mex>
<n32 lb="147" cb="12" le="147" ce="29">
<xop lb="147" cb="12" le="147" ce="29" kind="&amp;">
<n32 lb="147" cb="12" le="147" ce="22">
<ocast lb="147" cb="12" le="147" ce="22">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="147" cb="22">
<n32 lb="147" cb="22">
<drx lb="147" cb="22" kind="lvalue" nm="Byte"/>
</n32>
</n32>
</ocast>
</n32>
<n45 lb="147" cb="29">
<flit/>
</n45>
</xop>
</n32>
</mce>
</u>

</Stmt>
</m>
<m name="Emit" id="e5b2e1f188e3896db24c7954b17ce58c_4d7659c018ac0bb1c08886de29739c00" file="1" linestart="150" lineend="154" previous="e5b2e1f188e3896db24c7954b17ce58c_4d7659c018ac0bb1c08886de29739c00" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Value" proto="uint32_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="150" cb="69" le="154" ce="1">
<fx lb="151" cb="3" le="153" ce="3">
<dst lb="151" cb="8" le="151" ce="22">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="151" cb="21">
<n45 lb="151" cb="21">
<flit/>
</n45>
</n32>
</Var>
</dst>
<xop lb="151" cb="24" le="151" ce="28" kind="&lt;">
<n32 lb="151" cb="24">
<drx lb="151" cb="24" kind="lvalue" nm="i"/>
</n32>
<n32 lb="151" cb="28">
<n45 lb="151" cb="28">
<flit/>
</n45>
</n32>
</xop>
<uo lb="151" cb="31" le="151" ce="32" kind="++">
<drx lb="151" cb="31" kind="lvalue" nm="i"/>
</uo>
<u lb="151" cb="36" le="153" ce="3">
<mce lb="152" cb="5" le="152" ce="51" nbparm="1" id="9e05b9b4de196b39d65ee2f40ed8c864_4821121b8945f933e5c5003b021340af">
<exp pvirg="true"/>
<mex lb="152" cb="5" le="152" ce="8" id="9e05b9b4de196b39d65ee2f40ed8c864_4821121b8945f933e5c5003b021340af" nm="write" point="1">
<drx lb="152" cb="5" kind="lvalue" nm="OS"/>
</mex>
<ocast lb="152" cb="14" le="152" ce="50">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<n32 lb="152" cb="24" le="152" ce="50">
<n46 lb="152" cb="24" le="152" ce="50">
<exp pvirg="true"/>
<xop lb="152" cb="25" le="152" ce="46" kind="&amp;">
<n46 lb="152" cb="25" le="152" ce="42">
<exp pvirg="true"/>
<xop lb="152" cb="26" le="152" ce="41" kind="&gt;&gt;">
<n32 lb="152" cb="26">
<drx lb="152" cb="26" kind="lvalue" nm="Value"/>
</n32>
<n46 lb="152" cb="35" le="152" ce="41">
<exp pvirg="true"/>
<xop lb="152" cb="36" le="152" ce="40" kind="*">
<n32 lb="152" cb="36">
<n45 lb="152" cb="36">
<flit/>
</n45>
</n32>
<n32 lb="152" cb="40">
<drx lb="152" cb="40" kind="lvalue" nm="i"/>
</n32>
</xop>
</n46>
</xop>
</n46>
<n32 lb="152" cb="46">
<n45 lb="152" cb="46">
<flit/>
</n45>
</n32>
</xop>
</n46>
</n32>
</ocast>
</mce>
</u>
</fx>
</u>

</Stmt>
</m>
<m name="Emit" id="e5b2e1f188e3896db24c7954b17ce58c_8903a92240dc8e4c4867a84fbd178299" file="1" linestart="156" lineend="160" previous="e5b2e1f188e3896db24c7954b17ce58c_8903a92240dc8e4c4867a84fbd178299" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Value" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="156" cb="69" le="160" ce="1">
<fx lb="157" cb="3" le="159" ce="3">
<dst lb="157" cb="8" le="157" ce="22">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="157" cb="21">
<n45 lb="157" cb="21">
<flit/>
</n45>
</n32>
</Var>
</dst>
<xop lb="157" cb="24" le="157" ce="28" kind="&lt;">
<n32 lb="157" cb="24">
<drx lb="157" cb="24" kind="lvalue" nm="i"/>
</n32>
<n32 lb="157" cb="28">
<n45 lb="157" cb="28">
<flit/>
</n45>
</n32>
</xop>
<uo lb="157" cb="31" le="157" ce="32" kind="++">
<drx lb="157" cb="31" kind="lvalue" nm="i"/>
</uo>
<u lb="157" cb="36" le="159" ce="3">
<mce lb="158" cb="5" le="158" ce="43" nbparm="2" id="e5b2e1f188e3896db24c7954b17ce58c_bc74b99820610d7e5f21173b0383bff4">
<exp pvirg="true"/>
<mex lb="158" cb="5" id="e5b2e1f188e3896db24c7954b17ce58c_bc74b99820610d7e5f21173b0383bff4" nm="EmitByte" arrow="1">
<n19 lb="158" cb="5"/>
</mex>
<n32 lb="158" cb="14" le="158" ce="35">
<xop lb="158" cb="14" le="158" ce="35" kind="&amp;">
<n46 lb="158" cb="14" le="158" ce="31">
<exp pvirg="true"/>
<xop lb="158" cb="15" le="158" ce="30" kind="&gt;&gt;">
<n32 lb="158" cb="15">
<drx lb="158" cb="15" kind="lvalue" nm="Value"/>
</n32>
<n46 lb="158" cb="24" le="158" ce="30">
<exp pvirg="true"/>
<xop lb="158" cb="25" le="158" ce="29" kind="*">
<n32 lb="158" cb="25">
<n45 lb="158" cb="25"/>
</n32>
<n32 lb="158" cb="29">
<drx lb="158" cb="29" kind="lvalue" nm="i"/>
</n32>
</xop>
</n46>
</xop>
</n46>
<n32 lb="158" cb="35">
<n45 lb="158" cb="35">
<flit/>
</n45>
</n32>
</xop>
</n32>
<drx lb="158" cb="41" kind="lvalue" nm="OS"/>
</mce>
</u>
</fx>
</u>

</Stmt>
</m>
<m name="getHWRegChan" id="e5b2e1f188e3896db24c7954b17ce58c_28ebbc0ba13fa8dc2d4bb87fc4ceced0" file="1" linestart="162" lineend="164" previous="e5b2e1f188e3896db24c7954b17ce58c_28ebbc0ba13fa8dc2d4bb87fc4ceced0" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="162" cb="62" le="164" ce="1">
<rx lb="163" cb="3" le="163" ce="39" pvirg="true">
<n32 lb="163" cb="10" le="163" ce="39">
<xop lb="163" cb="10" le="163" ce="39" kind="&gt;&gt;">
<n32 lb="163" cb="10" le="163" ce="34">
<mce lb="163" cb="10" le="163" ce="34" nbparm="1" id="ae72dec5e45591990dac31159522f29e_fd26dcca2d5c11590d566f3619dee5a5">
<exp pvirg="true"/>
<mex lb="163" cb="10" le="163" ce="14" id="ae72dec5e45591990dac31159522f29e_fd26dcca2d5c11590d566f3619dee5a5" nm="getEncodingValue" point="1">
<mex lb="163" cb="10" kind="lvalue" id="e5b2e1f188e3896db24c7954b17ce58c_28582e660e0ebec12c23aa45cad1a208" nm="MRI" arrow="1">
<n19 lb="163" cb="10"/>
</mex>
</mex>
<n32 lb="163" cb="31">
<drx lb="163" cb="31" kind="lvalue" nm="reg"/>
</n32>
</mce>
</n32>
<n45 lb="163" cb="39">
<flit/>
</n45>
</xop>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getHWReg" id="e5b2e1f188e3896db24c7954b17ce58c_0eefbccc589315a4a2480b70e0bb865d" file="1" linestart="166" lineend="168" previous="e5b2e1f188e3896db24c7954b17ce58c_0eefbccc589315a4a2480b70e0bb865d" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="RegNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="166" cb="60" le="168" ce="1">
<rx lb="167" cb="3" le="167" ce="40" pvirg="true">
<n32 lb="167" cb="10" le="167" ce="40">
<xop lb="167" cb="10" le="167" ce="40" kind="&amp;">
<n32 lb="167" cb="10" le="167" ce="36">
<mce lb="167" cb="10" le="167" ce="36" nbparm="1" id="ae72dec5e45591990dac31159522f29e_fd26dcca2d5c11590d566f3619dee5a5">
<exp pvirg="true"/>
<mex lb="167" cb="10" le="167" ce="14" id="ae72dec5e45591990dac31159522f29e_fd26dcca2d5c11590d566f3619dee5a5" nm="getEncodingValue" point="1">
<mex lb="167" cb="10" kind="lvalue" id="e5b2e1f188e3896db24c7954b17ce58c_28582e660e0ebec12c23aa45cad1a208" nm="MRI" arrow="1">
<n19 lb="167" cb="10"/>
</mex>
</mex>
<n32 lb="167" cb="31">
<drx lb="167" cb="31" kind="lvalue" nm="RegNo"/>
</n32>
</mce>
</n32>
<n45 lb="167" cb="40">
<flit/>
</n45>
</xop>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getMachineOpValue" id="e5b2e1f188e3896db24c7954b17ce58c_3a345bb447a061e8b4e5534cde56bbf6" file="1" linestart="170" lineend="182" previous="e5b2e1f188e3896db24c7954b17ce58c_3a345bb447a061e8b4e5534cde56bbf6" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MO" proto="const llvm::MCOperand &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Fixup" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="173" cb="75" le="182" ce="1">
<if lb="174" cb="3" le="178" ce="3">
<mce lb="174" cb="7" le="174" ce="16" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_070c331d3a2d51858eb0f310526b8802">
<exp pvirg="true"/>
<mex lb="174" cb="7" le="174" ce="10" id="b3d79b6498e401eea6fd4a0a2ff0b44a_070c331d3a2d51858eb0f310526b8802" nm="isReg" point="1">
<drx lb="174" cb="7" kind="lvalue" nm="MO"/>
</mex>
</mce>
<u lb="174" cb="19" le="178" ce="3">
<if lb="175" cb="5" le="176" ce="46">
<n32 lb="175" cb="9" le="175" ce="9">
<n46 lb="175" cb="9" le="175" ce="9">
<exp pvirg="true"/>
<xop lb="175" cb="9" le="175" ce="9" kind="&amp;">
<n32 lb="175" cb="9" le="175" ce="9">
<n46 lb="175" cb="9" le="175" ce="9">
<exp pvirg="true"/>
<mex lb="175" cb="9" le="175" ce="9" kind="lvalue" id="4a2ff077d443c99e1182a35779fbc93e_ea8d632a8cd33cc06ec4b19d36dc0708" nm="TSFlags" point="1">
<mce lb="175" cb="9" le="175" ce="9" nbparm="1" id="d6b10d7686695b47468ecfa764698418_f16ad2550ea4301bba74685952220223">
<exp pvirg="true"/>
<mex lb="175" cb="9" le="175" ce="9" id="d6b10d7686695b47468ecfa764698418_f16ad2550ea4301bba74685952220223" nm="get" point="1">
<mex lb="175" cb="9" kind="lvalue" id="e5b2e1f188e3896db24c7954b17ce58c_51943821c85287216690d40d6a1a6b22" nm="MCII" arrow="1">
<n19 lb="175" cb="9"/>
</mex>
</mex>
<mce lb="175" cb="9" le="175" ce="9" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_46b3bb981e3eac72bf4a064f46183045">
<exp pvirg="true"/>
<mex lb="175" cb="9" le="175" ce="9" id="b3d79b6498e401eea6fd4a0a2ff0b44a_46b3bb981e3eac72bf4a064f46183045" nm="getOpcode" point="1">
<drx lb="175" cb="9" kind="lvalue" nm="MI"/>
</mex>
</mce>
</mce>
</mex>
</n46>
</n32>
<n32 lb="175" cb="9" le="175" ce="9">
<drx lb="175" cb="9" le="175" ce="9" id="8a405bc59ef2d972356b3c5ea7ac2e78_ef93e876421343d7176b63e373c37cc5" nm="NATIVE_OPERANDS"/>
</n32>
</xop>
</n46>
</n32>
<rx lb="176" cb="7" le="176" ce="46" pvirg="true">
<n32 lb="176" cb="14" le="176" ce="46">
<mce lb="176" cb="14" le="176" ce="46" nbparm="1" id="ae72dec5e45591990dac31159522f29e_fd26dcca2d5c11590d566f3619dee5a5">
<exp pvirg="true"/>
<mex lb="176" cb="14" le="176" ce="18" id="ae72dec5e45591990dac31159522f29e_fd26dcca2d5c11590d566f3619dee5a5" nm="getEncodingValue" point="1">
<mex lb="176" cb="14" kind="lvalue" id="e5b2e1f188e3896db24c7954b17ce58c_28582e660e0ebec12c23aa45cad1a208" nm="MRI" arrow="1">
<n19 lb="176" cb="14"/>
</mex>
</mex>
<mce lb="176" cb="35" le="176" ce="45" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_3942ef10ecfc7acb1f17d6ecc32d4acd">
<exp pvirg="true"/>
<mex lb="176" cb="35" le="176" ce="38" id="b3d79b6498e401eea6fd4a0a2ff0b44a_3942ef10ecfc7acb1f17d6ecc32d4acd" nm="getReg" point="1">
<drx lb="176" cb="35" kind="lvalue" nm="MO"/>
</mex>
</mce>
</mce>
</n32>
</rx>
</if>
<rx lb="177" cb="5" le="177" ce="32" pvirg="true">
<n32 lb="177" cb="12" le="177" ce="32">
<mce lb="177" cb="12" le="177" ce="32" nbparm="1" id="e5b2e1f188e3896db24c7954b17ce58c_0eefbccc589315a4a2480b70e0bb865d">
<exp pvirg="true"/>
<mex lb="177" cb="12" id="e5b2e1f188e3896db24c7954b17ce58c_0eefbccc589315a4a2480b70e0bb865d" nm="getHWReg" arrow="1">
<n19 lb="177" cb="12"/>
</mex>
<mce lb="177" cb="21" le="177" ce="31" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_3942ef10ecfc7acb1f17d6ecc32d4acd">
<exp pvirg="true"/>
<mex lb="177" cb="21" le="177" ce="24" id="b3d79b6498e401eea6fd4a0a2ff0b44a_3942ef10ecfc7acb1f17d6ecc32d4acd" nm="getReg" point="1">
<drx lb="177" cb="21" kind="lvalue" nm="MO"/>
</mex>
</mce>
</mce>
</n32>
</rx>
</u>
</if>
<ocast lb="180" cb="3" le="180" ce="3">
<bt name="void"/>
<n46 lb="180" cb="3" le="180" ce="3">
<exp pvirg="true"/>
<xop lb="180" cb="3" le="180" ce="3" kind="||">
<n46 lb="180" cb="3" le="180" ce="3">
<exp pvirg="true"/>
<uo lb="180" cb="3" le="180" ce="3" kind="!">
<uo lb="180" cb="3" le="180" ce="3" kind="!">
<n46 lb="180" cb="3" le="180" ce="3">
<exp pvirg="true"/>
<mce lb="180" cb="3" le="180" ce="3" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="180" cb="3" le="180" ce="3" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="180" cb="3" kind="lvalue" nm="MO"/>
</mex>
</mce>
</n46>
</uo>
</uo>
</n46>
<n32 lb="180" cb="3" le="180" ce="3">
<n46 lb="180" cb="3" le="180" ce="3">
<exp pvirg="true"/>
<xop lb="180" cb="3" le="180" ce="3" kind=",">
<ce lb="180" cb="3" le="180" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="180" cb="3">
<drx lb="180" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="180" cb="3">
<n52 lb="180" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="180" cb="3">
<n52 lb="180" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="180" cb="3">
<n45 lb="180" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="180" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="181" cb="3" le="181" ce="20" pvirg="true">
<n32 lb="181" cb="10" le="181" ce="20">
<mce lb="181" cb="10" le="181" ce="20" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3">
<exp pvirg="true"/>
<mex lb="181" cb="10" le="181" ce="13" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3" nm="getImm" point="1">
<drx lb="181" cb="10" kind="lvalue" nm="MO"/>
</mex>
</mce>
</n32>
</rx>
</u>

</Stmt>
</m>
</tun>
</Root>
