Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Jan 24 16:57:57 2025
| Host         : apra-XPS-8950 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -file full_util_placed.rpt -pb full_util_placed.pb
| Design       : vitis_design_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+--------+-------+------------+-----------+-------+
|          Site Type         |  Used  | Fixed | Prohibited | Available | Util% |
+----------------------------+--------+-------+------------+-----------+-------+
| CLB LUTs                   | 105965 |     0 |          0 |    230400 | 45.99 |
|   LUT as Logic             |  76929 |     0 |          0 |    230400 | 33.39 |
|   LUT as Memory            |  29036 |     0 |          0 |    101760 | 28.53 |
|     LUT as Distributed RAM |   3432 |     0 |            |           |       |
|     LUT as Shift Register  |  25604 |     0 |            |           |       |
| CLB Registers              | 149957 |     0 |          0 |    460800 | 32.54 |
|   Register as Flip Flop    | 149957 |     0 |          0 |    460800 | 32.54 |
|   Register as Latch        |      0 |     0 |          0 |    460800 |  0.00 |
| CARRY8                     |   3221 |     0 |          0 |     28800 | 11.18 |
| F7 Muxes                   |   2203 |     0 |          0 |    115200 |  1.91 |
| F8 Muxes                   |    989 |     0 |          0 |     57600 |  1.72 |
| F9 Muxes                   |      0 |     0 |          0 |     28800 |  0.00 |
+----------------------------+--------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 0      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 162    |          Yes |           - |          Set |
| 222    |          Yes |           - |        Reset |
| 1493   |          Yes |         Set |            - |
| 148080 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+-------+------------+-----------+-------+
|                  Site Type                 |  Used  | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+--------+-------+------------+-----------+-------+
| CLB                                        |  22281 |     0 |          0 |     28800 | 77.36 |
|   CLBL                                     |  11595 |     0 |            |           |       |
|   CLBM                                     |  10686 |     0 |            |           |       |
| LUT as Logic                               |  76929 |     0 |          0 |    230400 | 33.39 |
|   using O5 output only                     |    929 |       |            |           |       |
|   using O6 output only                     |  52632 |       |            |           |       |
|   using O5 and O6                          |  23368 |       |            |           |       |
| LUT as Memory                              |  29036 |     0 |          0 |    101760 | 28.53 |
|   LUT as Distributed RAM                   |   3432 |     0 |            |           |       |
|     using O5 output only                   |      0 |       |            |           |       |
|     using O6 output only                   |   3060 |       |            |           |       |
|     using O5 and O6                        |    372 |       |            |           |       |
|   LUT as Shift Register                    |  25604 |     0 |            |           |       |
|     using O5 output only                   |      9 |       |            |           |       |
|     using O6 output only                   |  14365 |       |            |           |       |
|     using O5 and O6                        |  11230 |       |            |           |       |
| CLB Registers                              | 149957 |     0 |          0 |    460800 | 32.54 |
|   Register driven from within the CLB      |  90677 |       |            |           |       |
|   Register driven from outside the CLB     |  59280 |       |            |           |       |
|     LUT in front of the register is unused |  44546 |       |            |           |       |
|     LUT in front of the register is used   |  14734 |       |            |           |       |
| Unique Control Sets                        |   1727 |       |          0 |     57600 |  3.00 |
+--------------------------------------------+--------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  193 |     0 |          0 |       312 | 61.86 |
|   RAMB36/FIFO*    |  123 |     0 |          0 |       312 | 39.42 |
|     RAMB36E2 only |  123 |       |            |           |       |
|   RAMB18          |  140 |     0 |          0 |       624 | 22.44 |
|     RAMB18E2 only |  140 |       |            |           |       |
| URAM              |    1 |     0 |          0 |        96 |  1.04 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           | 1163 |     0 |          0 |      1728 | 67.30 |
|   DSP48E2 only | 1163 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       360 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |       144 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |       144 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   22 |     0 |          0 |       544 |  4.04 |
|   BUFGCE             |   21 |     0 |          0 |       208 | 10.10 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       144 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    1 |     0 |          0 |         8 | 12.50 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        20 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         5 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        10 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        10 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------+--------+---------------------+
|  Ref Name  |  Used  | Functional Category |
+------------+--------+---------------------+
| FDRE       | 148080 |            Register |
| LUT3       |  39281 |                 CLB |
| SRL16E     |  24355 |                 CLB |
| LUT6       |  21450 |                 CLB |
| LUT4       |  14646 |                 CLB |
| SRLC32E    |  12479 |                 CLB |
| LUT2       |  11348 |                 CLB |
| LUT5       |  10951 |                 CLB |
| CARRY8     |   3221 |                 CLB |
| RAMS64E    |   2820 |                 CLB |
| LUT1       |   2621 |                 CLB |
| MUXF7      |   2203 |                 CLB |
| FDSE       |   1493 |            Register |
| DSP48E2    |   1163 |          Arithmetic |
| MUXF8      |    989 |                 CLB |
| RAMD32     |    650 |                 CLB |
| RAMD64E    |    240 |                 CLB |
| FDCE       |    222 |            Register |
| FDPE       |    162 |            Register |
| RAMB18E2   |    140 |            BLOCKRAM |
| RAMB36E2   |    123 |            BLOCKRAM |
| RAMS32     |     94 |                 CLB |
| BUFGCE     |     21 |               Clock |
| URAM288    |      1 |            BLOCKRAM |
| PS8        |      1 |            Advanced |
| MMCME4_ADV |      1 |               Clock |
| BUFG_PS    |      1 |               Clock |
+------------+--------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------------+------+
|               Ref Name              | Used |
+-------------------------------------+------+
| vitis_design_xbar_3                 |    1 |
| vitis_design_xbar_2                 |    1 |
| vitis_design_s01_regslice_0         |    1 |
| vitis_design_s01_data_fifo_0        |    1 |
| vitis_design_s00_regslice_0         |    1 |
| vitis_design_s00_data_fifo_0        |    1 |
| vitis_design_ps_e_0                 |    1 |
| vitis_design_proc_sys_reset_2_0     |    1 |
| vitis_design_proc_sys_reset_1_0     |    1 |
| vitis_design_proc_sys_reset_0_0     |    1 |
| vitis_design_m01_regslice_0         |    1 |
| vitis_design_m00_regslice_0         |    1 |
| vitis_design_m00_data_fifo_0        |    1 |
| vitis_design_clk_wiz_0_0            |    1 |
| vitis_design_axi_vip_2_0            |    1 |
| vitis_design_axi_vip_1_0            |    1 |
| vitis_design_axi_vip_0_0            |    1 |
| vitis_design_axi_register_slice_0_0 |    1 |
| vitis_design_axi_intc_0_0           |    1 |
| vitis_design_auto_us_0              |    1 |
| vitis_design_auto_pc_0              |    1 |
| vitis_design_auto_ds_0              |    1 |
| vitis_design_auto_cc_0              |    1 |
| vitis_design_angular_spectrum_1_0   |    1 |
+-------------------------------------+------+


