
Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8         |Circuit 2: sky130_fd_pr__pfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_C6L7Y6 in circuit pmos_dif (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_2XUZHN in circuit pmos_dif (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_XLJ7Y8 in circuit pmos_dif (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_BHVYY6 in circuit pmos_dif (0)(2 instances)

Class pmos_dif (0):  Merged 12 parallel devices.
Subcircuit summary:
Circuit 1: pmos_dif                        |Circuit 2: pmos_dif                        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (16->4)            |sky130_fd_pr__pfet_01v8 (16->4)            
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: pmos_dif                        |Circuit 2: pmos_dif                        
-------------------------------------------|-------------------------------------------
d5                                         |d5                                         
vip                                        |vip                                        
vin                                        |vin                                        
vdd                                        |vdd                                        
d6                                         |d6                                         
d7                                         |d7                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pmos_dif and pmos_dif are equivalent.

Final result: Circuits match uniquely.
.
