$date
	Wed Feb 15 13:28:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module single_port_memory_tb $end
$var wire 32 ! data_out [31:0] $end
$var reg 5 " addr [4:0] $end
$var reg 1 # clk $end
$var reg 32 $ data_in [31:0] $end
$var reg 1 % mode $end
$var reg 1 & rst $end
$var reg 1 ' we $end
$scope module spm $end
$var wire 5 ( addr [4:0] $end
$var wire 1 # clk $end
$var wire 32 ) data_in [31:0] $end
$var wire 1 % mode $end
$var wire 1 & rst $end
$var wire 1 ' we $end
$var reg 32 * data_out [31:0] $end
$var integer 32 + i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100000 +
b0 *
b0 )
b0 (
0'
1&
0%
b0 $
0#
b0 "
b0 !
$end
#5
b100000 +
1#
#10
0#
#15
b100000 +
1#
#20
0#
0&
#25
1#
#30
0#
#35
1#
#40
0#
1%
1'
b1010 $
b1010 )
b101 "
b101 (
#45
1#
#50
0#
#55
b1010 !
b1010 *
1#
#60
0#
b1011 $
b1011 )
#65
1#
#70
0#
#75
b1011 !
b1011 *
1#
#80
0#
