<html><body><samp><pre>
<!@TC:1733855762>
#Build: Synplify Pro (R) U-2023.03LR-1, Build 098R, May 29 2023
#install: C:\lscc\radiant\2023.1\synpbase
#OS: Windows 10 or later
#Hostname: LAB223F

# Tue Dec 10 13:36:02 2024

#Implementation: impl_1


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: LAB223F

Implementation : impl_1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @</a>

@N: : <!@TM:1733855773> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: LAB223F

Implementation : impl_1
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @</a>

@N: : <!@TM:1733855773> | Running in 64-bit mode 
@N: : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\top.vhd:9:7:9:10:@N::@XP_MSG">top.vhd(9)</a><!@TM:1733855773> | Top entity is set to top.
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\NES_controller.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\vga.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\up_arrow_rom.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\right_arrow_rom.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\left_arrow_rom.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\down_arrow_rom.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\randomizer.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen_helper.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen_helper2.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\blue_heart_rom.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\red_heart_rom.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\blank_heart_rom.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\right_blank_rom.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\up_blank_rom.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\down_blank_rom.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\left_blank_rom.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\start_screen_rom.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\blank_helper.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\arrows_pkg.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\blank_helper2.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\heart_helper.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\states_pkg.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\red_win_rom.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\blue_win_rom.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\fullscreen_helper.vhd'. 
<font color=#A52A2A>@W:<a href="@W:CD433:@XP_HELP">CD433</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\fullscreen_helper.vhd:72:7:72:8:@W:CD433:@XP_MSG">fullscreen_helper.vhd(72)</a><!@TM:1733855773> | No design units in file</font>
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\arrow_selector.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\Blank_Arrow_Selector.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\heart_selector.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\states.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\top.vhd'. 
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\lscc\radiant\2023.1\synpbase\lib\vhd2008\std1164.vhd:889:16:889:18:@N:CD231:@XP_MSG">std1164.vhd(889)</a><!@TM:1733855773> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
Options changed - recompiling
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\states_pkg.vhd:6:34:6:36:@N:CD233:@XP_MSG">states_pkg.vhd(6)</a><!@TM:1733855773> | Using sequential encoding for type state_machine_states.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\states_pkg.vhd:6:34:6:36:@N:CD233:@XP_MSG">states_pkg.vhd(6)</a><!@TM:1733855773> | Using sequential encoding for type state_machine_states.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Process completed successfully.
# Tue Dec 10 13:36:03 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: LAB223F

Implementation : impl_1
<a name=compilerReport3></a>Synopsys Verilog Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @</a>

@N: : <!@TM:1733855773> | Running in 64-bit mode 
@I::"C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v" (library work)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\common\adder_subtractor\rtl\lscc_add_sub.v:313:13:313:26:@N:CG334:@XP_MSG">lscc_add_sub.v(313)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\common\adder_subtractor\rtl\lscc_add_sub.v:333:13:333:25:@N:CG333:@XP_MSG">lscc_add_sub.v(333)</a><!@TM:1733855773> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/adder/rtl\lscc_adder.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v:92:11:92:24:@N:CG334:@XP_MSG">pmi_complex_mult.v(92)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v:101:11:101:23:@N:CG333:@XP_MSG">pmi_complex_mult.v(101)</a><!@TM:1733855773> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\common\counter\rtl\lscc_cntr.v:129:13:129:26:@N:CG334:@XP_MSG">lscc_cntr.v(129)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\common\counter\rtl\lscc_cntr.v:143:13:143:25:@N:CG333:@XP_MSG">lscc_cntr.v(143)</a><!@TM:1733855773> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\fifo\rtl\lscc_fifo.v:3267:17:3267:30:@N:CG334:@XP_MSG">lscc_fifo.v(3267)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\fifo\rtl\lscc_fifo.v:3274:17:3274:29:@N:CG333:@XP_MSG">lscc_fifo.v(3274)</a><!@TM:1733855773> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\fifo_dc\rtl\lscc_fifo_dc.v:4907:25:4907:38:@N:CG334:@XP_MSG">lscc_fifo_dc.v(4907)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\fifo_dc\rtl\lscc_fifo_dc.v:4911:25:4911:37:@N:CG333:@XP_MSG">lscc_fifo_dc.v(4911)</a><!@TM:1733855773> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\fifo_dc\rtl\lscc_fifo_dc.v:4942:29:4942:42:@N:CG334:@XP_MSG">lscc_fifo_dc.v(4942)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\fifo_dc\rtl\lscc_fifo_dc.v:4946:29:4946:41:@N:CG333:@XP_MSG">lscc_fifo_dc.v(4946)</a><!@TM:1733855773> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v:94:11:94:24:@N:CG334:@XP_MSG">pmi_mac.v(94)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v:109:11:109:23:@N:CG333:@XP_MSG">pmi_mac.v(109)</a><!@TM:1733855773> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\common\mult_add_sub_sum\rtl\lscc_mult_add_sub_sum.v:210:13:210:26:@N:CG334:@XP_MSG">lscc_mult_add_sub_sum.v(210)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\common\mult_add_sub_sum\rtl\lscc_mult_add_sub_sum.v:227:13:227:25:@N:CG333:@XP_MSG">lscc_mult_add_sub_sum.v(227)</a><!@TM:1733855773> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v:84:11:84:24:@N:CG334:@XP_MSG">pmi_multaddsubsum.v(84)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v:93:11:93:23:@N:CG333:@XP_MSG">pmi_multaddsubsum.v(93)</a><!@TM:1733855773> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v:91:11:91:24:@N:CG334:@XP_MSG">pmi_multaddsub.v(91)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v:100:11:100:23:@N:CG333:@XP_MSG">pmi_multaddsub.v(100)</a><!@TM:1733855773> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v:87:11:87:24:@N:CG334:@XP_MSG">pmi_mult.v(87)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v:96:11:96:23:@N:CG333:@XP_MSG">pmi_mult.v(96)</a><!@TM:1733855773> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\ram_dp\rtl\lscc_ram_dp.v:1059:25:1059:38:@N:CG334:@XP_MSG">lscc_ram_dp.v(1059)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\ram_dp\rtl\lscc_ram_dp.v:1063:25:1063:37:@N:CG333:@XP_MSG">lscc_ram_dp.v(1063)</a><!@TM:1733855773> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\ram_dp\rtl\lscc_ram_dp.v:1094:29:1094:42:@N:CG334:@XP_MSG">lscc_ram_dp.v(1094)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\ram_dp\rtl\lscc_ram_dp.v:1098:29:1098:41:@N:CG333:@XP_MSG">lscc_ram_dp.v(1098)</a><!@TM:1733855773> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\ram_dq\rtl\lscc_ram_dq.v:1481:25:1481:38:@N:CG334:@XP_MSG">lscc_ram_dq.v(1481)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\ram_dq\rtl\lscc_ram_dq.v:1487:25:1487:37:@N:CG333:@XP_MSG">lscc_ram_dq.v(1487)</a><!@TM:1733855773> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\rom\rtl\lscc_rom.v:969:25:969:38:@N:CG334:@XP_MSG">lscc_rom.v(969)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\rom\rtl\lscc_rom.v:975:25:975:37:@N:CG333:@XP_MSG">lscc_rom.v(975)</a><!@TM:1733855773> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v:146:11:146:24:@N:CG334:@XP_MSG">pmi_ram_dp_be.v(146)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v:155:11:155:23:@N:CG333:@XP_MSG">pmi_ram_dp_be.v(155)</a><!@TM:1733855773> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v:87:11:87:24:@N:CG334:@XP_MSG">pmi_ram_dq_be.v(87)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v:95:11:95:23:@N:CG333:@XP_MSG">pmi_ram_dq_be.v(95)</a><!@TM:1733855773> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_dsp.v" (library work)
@I::"Z:\es4\Final-20241122T182447Z-001\Final\mypll\rtl\mypll.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 110MB)


Process completed successfully.
# Tue Dec 10 13:36:04 2024

###########################################################]
###########################################################[
@N: : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\top.vhd:9:7:9:10:@N::@XP_MSG">top.vhd(9)</a><!@TM:1733855773> | Top entity is set to top.
Options changed - recompiling
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\NES_controller.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\vga.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\up_arrow_rom.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\right_arrow_rom.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\left_arrow_rom.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\down_arrow_rom.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\randomizer.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen_helper.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen_helper2.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\blue_heart_rom.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\red_heart_rom.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\blank_heart_rom.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\right_blank_rom.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\up_blank_rom.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\down_blank_rom.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\left_blank_rom.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\start_screen_rom.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\blank_helper.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\arrows_pkg.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\blank_helper2.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\heart_helper.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\states_pkg.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\red_win_rom.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\blue_win_rom.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\fullscreen_helper.vhd'. 
<font color=#A52A2A>@W:<a href="@W:CD433:@XP_HELP">CD433</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\fullscreen_helper.vhd:72:7:72:8:@W:CD433:@XP_MSG">fullscreen_helper.vhd(72)</a><!@TM:1733855773> | No design units in file</font>
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\arrow_selector.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\Blank_Arrow_Selector.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\heart_selector.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\states.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1733855773> | Using the VHDL 2008 Standard for file 'Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\top.vhd'. 
VHDL syntax check successful!
Options changed - recompiling
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\lscc\radiant\2023.1\synpbase\lib\vhd2008\std1164.vhd:889:16:889:18:@N:CD231:@XP_MSG">std1164.vhd(889)</a><!@TM:1733855773> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\top.vhd:9:7:9:10:@N:CD630:@XP_MSG">top.vhd(9)</a><!@TM:1733855773> | Synthesizing work.top.synth.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\states_pkg.vhd:6:34:6:36:@N:CD233:@XP_MSG">states_pkg.vhd(6)</a><!@TM:1733855773> | Using sequential encoding for type state_machine_states.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\top.vhd:119:7:119:16:@W:CD638:@XP_MSG">top.vhd(119)</a><!@TM:1733855773> | Signal arrow_out is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\NES_controller.vhd:5:7:5:21:@N:CD630:@XP_MSG">NES_controller.vhd(5)</a><!@TM:1733855773> | Synthesizing work.nes_controller.synth.
Post processing for work.nes_controller.synth
Running optimization stage 1 on NES_controller .......
@A:<a href="@A:CL107:@XP_HELP">CL107</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\NES_controller.vhd:74:8:74:10:@A:CL107:@XP_MSG">NES_controller.vhd(74)</a><!@TM:1733855773> | Too many clocks (> 8) for set/reset analysis of shift2, try building latch inside process
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\NES_controller.vhd:74:8:74:10:@W:CL117:@XP_MSG">NES_controller.vhd(74)</a><!@TM:1733855773> | Latch generated from process for signal shift2(7 downto 0); possible missing assignment in an if or case statement.</font>
Finished optimization stage 1 on NES_controller (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen.vhd:9:7:9:18:@N:CD630:@XP_MSG">pattern_gen.vhd(9)</a><!@TM:1733855773> | Synthesizing work.pattern_gen.synth.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen.vhd:151:7:151:20:@W:CD638:@XP_MSG">pattern_gen.vhd(151)</a><!@TM:1733855773> | Signal blank_enables is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen.vhd:168:7:168:20:@W:CD638:@XP_MSG">pattern_gen.vhd(168)</a><!@TM:1733855773> | Signal arrow_to_show is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen.vhd:175:7:175:15:@W:CD638:@XP_MSG">pattern_gen.vhd(175)</a><!@TM:1733855773> | Signal newarrow is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen.vhd:179:7:179:23:@W:CD638:@XP_MSG">pattern_gen.vhd(179)</a><!@TM:1733855773> | Signal heart_rom_coords_6 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen.vhd:179:7:179:23:@W:CD638:@XP_MSG">pattern_gen.vhd(179)</a><!@TM:1733855773> | Signal heart_rom_coords_7 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen.vhd:181:7:181:18:@W:CD638:@XP_MSG">pattern_gen.vhd(181)</a><!@TM:1733855773> | Signal heart_color is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen.vhd:187:7:187:23:@W:CD638:@XP_MSG">pattern_gen.vhd(187)</a><!@TM:1733855773> | Signal start_screen_rgb is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen.vhd:188:7:188:18:@W:CD638:@XP_MSG">pattern_gen.vhd(188)</a><!@TM:1733855773> | Signal red_win_rgb is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen.vhd:189:7:189:19:@W:CD638:@XP_MSG">pattern_gen.vhd(189)</a><!@TM:1733855773> | Signal blue_win_rgb is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen.vhd:190:7:190:15:@W:CD638:@XP_MSG">pattern_gen.vhd(190)</a><!@TM:1733855773> | Signal rom_addr is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\heart_helper.vhd:5:7:5:19:@N:CD630:@XP_MSG">heart_helper.vhd(5)</a><!@TM:1733855773> | Synthesizing work.heart_helper.synth.
Post processing for work.heart_helper.synth
Running optimization stage 1 on heart_helper .......
Finished optimization stage 1 on heart_helper (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 104MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\blank_helper2.vhd:5:7:5:20:@N:CD630:@XP_MSG">blank_helper2.vhd(5)</a><!@TM:1733855773> | Synthesizing work.blank_helper2.synth.
Post processing for work.blank_helper2.synth
Running optimization stage 1 on blank_helper2 .......
Finished optimization stage 1 on blank_helper2 (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 104MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen_helper2.vhd:5:7:5:26:@N:CD630:@XP_MSG">pattern_gen_helper2.vhd(5)</a><!@TM:1733855773> | Synthesizing work.pattern_gen_helper2.synth.
Post processing for work.pattern_gen_helper2.synth
Running optimization stage 1 on pattern_gen_helper2 .......
Finished optimization stage 1 on pattern_gen_helper2 (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 105MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\blank_helper.vhd:5:7:5:19:@N:CD630:@XP_MSG">blank_helper.vhd(5)</a><!@TM:1733855773> | Synthesizing work.blank_helper.synth.
Post processing for work.blank_helper.synth
Running optimization stage 1 on blank_helper .......
Finished optimization stage 1 on blank_helper (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 105MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen_helper.vhd:5:7:5:25:@N:CD630:@XP_MSG">pattern_gen_helper.vhd(5)</a><!@TM:1733855773> | Synthesizing work.pattern_gen_helper.synth.
Post processing for work.pattern_gen_helper.synth
Running optimization stage 1 on pattern_gen_helper .......
Finished optimization stage 1 on pattern_gen_helper (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 105MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\heart_selector.vhd:5:7:5:21:@N:CD630:@XP_MSG">heart_selector.vhd(5)</a><!@TM:1733855773> | Synthesizing work.heart_selector.behavioral.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\blank_heart_rom.vhd:5:7:5:22:@N:CD630:@XP_MSG">blank_heart_rom.vhd(5)</a><!@TM:1733855773> | Synthesizing work.blank_heart_rom.behavioral.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\blank_heart_rom.vhd:274:12:274:26:@N:CD604:@XP_MSG">blank_heart_rom.vhd(274)</a><!@TM:1733855773> | OTHERS clause is not synthesized.
Post processing for work.blank_heart_rom.behavioral
Running optimization stage 1 on Blank_Heart_Rom .......
Finished optimization stage 1 on Blank_Heart_Rom (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 105MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\red_heart_rom.vhd:5:7:5:20:@N:CD630:@XP_MSG">red_heart_rom.vhd(5)</a><!@TM:1733855773> | Synthesizing work.red_heart_rom.behavioral.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\red_heart_rom.vhd:274:12:274:26:@N:CD604:@XP_MSG">red_heart_rom.vhd(274)</a><!@TM:1733855773> | OTHERS clause is not synthesized.
Post processing for work.red_heart_rom.behavioral
Running optimization stage 1 on Red_Heart_Rom .......
Finished optimization stage 1 on Red_Heart_Rom (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 106MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\blue_heart_rom.vhd:5:7:5:21:@N:CD630:@XP_MSG">blue_heart_rom.vhd(5)</a><!@TM:1733855773> | Synthesizing work.blue_heart_rom.behavioral.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\blue_heart_rom.vhd:274:12:274:26:@N:CD604:@XP_MSG">blue_heart_rom.vhd(274)</a><!@TM:1733855773> | OTHERS clause is not synthesized.
Post processing for work.blue_heart_rom.behavioral
Running optimization stage 1 on Blue_Heart_Rom .......
Finished optimization stage 1 on Blue_Heart_Rom (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 106MB)
Post processing for work.heart_selector.behavioral
Running optimization stage 1 on Heart_Selector .......
Finished optimization stage 1 on Heart_Selector (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 107MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\Blank_Arrow_Selector.vhd:5:7:5:27:@N:CD630:@XP_MSG">Blank_Arrow_Selector.vhd(5)</a><!@TM:1733855773> | Synthesizing work.blank_arrow_selector.behavioral.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\Blank_Arrow_Selector.vhd:79:12:79:16:@W:CD434:@XP_MSG">Blank_Arrow_Selector.vhd(79)</a><!@TM:1733855773> | Signal addr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\left_blank_rom.vhd:5:7:5:21:@N:CD630:@XP_MSG">left_blank_rom.vhd(5)</a><!@TM:1733855773> | Synthesizing work.left_blank_rom.behavioral.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\left_blank_rom.vhd:274:12:274:26:@N:CD604:@XP_MSG">left_blank_rom.vhd(274)</a><!@TM:1733855773> | OTHERS clause is not synthesized.
Post processing for work.left_blank_rom.behavioral
Running optimization stage 1 on Left_Blank_Rom .......
Finished optimization stage 1 on Left_Blank_Rom (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 107MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\down_blank_rom.vhd:5:7:5:21:@N:CD630:@XP_MSG">down_blank_rom.vhd(5)</a><!@TM:1733855773> | Synthesizing work.down_blank_rom.behavioral.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\down_blank_rom.vhd:274:12:274:26:@N:CD604:@XP_MSG">down_blank_rom.vhd(274)</a><!@TM:1733855773> | OTHERS clause is not synthesized.
Post processing for work.down_blank_rom.behavioral
Running optimization stage 1 on Down_Blank_Rom .......
Finished optimization stage 1 on Down_Blank_Rom (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 107MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\right_blank_rom.vhd:5:7:5:22:@N:CD630:@XP_MSG">right_blank_rom.vhd(5)</a><!@TM:1733855773> | Synthesizing work.right_blank_rom.behavioral.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\right_blank_rom.vhd:274:12:274:26:@N:CD604:@XP_MSG">right_blank_rom.vhd(274)</a><!@TM:1733855773> | OTHERS clause is not synthesized.
Post processing for work.right_blank_rom.behavioral
Running optimization stage 1 on Right_Blank_Rom .......
Finished optimization stage 1 on Right_Blank_Rom (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 108MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\up_blank_rom.vhd:5:7:5:19:@N:CD630:@XP_MSG">up_blank_rom.vhd(5)</a><!@TM:1733855773> | Synthesizing work.up_blank_rom.behavioral.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\up_blank_rom.vhd:274:12:274:26:@N:CD604:@XP_MSG">up_blank_rom.vhd(274)</a><!@TM:1733855773> | OTHERS clause is not synthesized.
Post processing for work.up_blank_rom.behavioral
Running optimization stage 1 on Up_Blank_Rom .......
Finished optimization stage 1 on Up_Blank_Rom (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 108MB)
Post processing for work.blank_arrow_selector.behavioral
Running optimization stage 1 on Blank_Arrow_Selector .......
Finished optimization stage 1 on Blank_Arrow_Selector (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 108MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\arrow_selector.vhd:5:7:5:21:@N:CD630:@XP_MSG">arrow_selector.vhd(5)</a><!@TM:1733855773> | Synthesizing work.arrow_selector.behavioral.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\arrow_selector.vhd:79:12:79:16:@W:CD434:@XP_MSG">arrow_selector.vhd(79)</a><!@TM:1733855773> | Signal addr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\left_arrow_rom.vhd:5:7:5:21:@N:CD630:@XP_MSG">left_arrow_rom.vhd(5)</a><!@TM:1733855773> | Synthesizing work.left_arrow_rom.behavioral.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\left_arrow_rom.vhd:274:12:274:26:@N:CD604:@XP_MSG">left_arrow_rom.vhd(274)</a><!@TM:1733855773> | OTHERS clause is not synthesized.
Post processing for work.left_arrow_rom.behavioral
Running optimization stage 1 on Left_Arrow_Rom .......
Finished optimization stage 1 on Left_Arrow_Rom (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 109MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\down_arrow_rom.vhd:5:7:5:21:@N:CD630:@XP_MSG">down_arrow_rom.vhd(5)</a><!@TM:1733855773> | Synthesizing work.down_arrow_rom.behavioral.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\down_arrow_rom.vhd:274:12:274:26:@N:CD604:@XP_MSG">down_arrow_rom.vhd(274)</a><!@TM:1733855773> | OTHERS clause is not synthesized.
Post processing for work.down_arrow_rom.behavioral
Running optimization stage 1 on Down_Arrow_Rom .......
Finished optimization stage 1 on Down_Arrow_Rom (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 109MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\right_arrow_rom.vhd:5:7:5:22:@N:CD630:@XP_MSG">right_arrow_rom.vhd(5)</a><!@TM:1733855773> | Synthesizing work.right_arrow_rom.behavioral.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\right_arrow_rom.vhd:274:12:274:26:@N:CD604:@XP_MSG">right_arrow_rom.vhd(274)</a><!@TM:1733855773> | OTHERS clause is not synthesized.
Post processing for work.right_arrow_rom.behavioral
Running optimization stage 1 on Right_Arrow_Rom .......
Finished optimization stage 1 on Right_Arrow_Rom (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 109MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\up_arrow_rom.vhd:5:7:5:19:@N:CD630:@XP_MSG">up_arrow_rom.vhd(5)</a><!@TM:1733855773> | Synthesizing work.up_arrow_rom.behavioral.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\up_arrow_rom.vhd:274:12:274:26:@N:CD604:@XP_MSG">up_arrow_rom.vhd(274)</a><!@TM:1733855773> | OTHERS clause is not synthesized.
Post processing for work.up_arrow_rom.behavioral
Running optimization stage 1 on Up_Arrow_Rom .......
Finished optimization stage 1 on Up_Arrow_Rom (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 110MB)
Post processing for work.arrow_selector.behavioral
Running optimization stage 1 on Arrow_Selector .......
Finished optimization stage 1 on Arrow_Selector (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 110MB)
Post processing for work.pattern_gen.synth
Running optimization stage 1 on pattern_gen .......
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen.vhd:179:7:179:23:@W:CL252:@XP_MSG">pattern_gen.vhd(179)</a><!@TM:1733855773> | Bit 0 of signal heart_rom_coords_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen.vhd:179:7:179:23:@W:CL252:@XP_MSG">pattern_gen.vhd(179)</a><!@TM:1733855773> | Bit 1 of signal heart_rom_coords_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen.vhd:179:7:179:23:@W:CL252:@XP_MSG">pattern_gen.vhd(179)</a><!@TM:1733855773> | Bit 2 of signal heart_rom_coords_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen.vhd:179:7:179:23:@W:CL252:@XP_MSG">pattern_gen.vhd(179)</a><!@TM:1733855773> | Bit 3 of signal heart_rom_coords_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen.vhd:179:7:179:23:@W:CL252:@XP_MSG">pattern_gen.vhd(179)</a><!@TM:1733855773> | Bit 4 of signal heart_rom_coords_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen.vhd:179:7:179:23:@W:CL252:@XP_MSG">pattern_gen.vhd(179)</a><!@TM:1733855773> | Bit 5 of signal heart_rom_coords_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen.vhd:179:7:179:23:@W:CL252:@XP_MSG">pattern_gen.vhd(179)</a><!@TM:1733855773> | Bit 6 of signal heart_rom_coords_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen.vhd:179:7:179:23:@W:CL252:@XP_MSG">pattern_gen.vhd(179)</a><!@TM:1733855773> | Bit 7 of signal heart_rom_coords_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen.vhd:179:7:179:23:@W:CL252:@XP_MSG">pattern_gen.vhd(179)</a><!@TM:1733855773> | Bit 0 of signal heart_rom_coords_7 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen.vhd:179:7:179:23:@W:CL252:@XP_MSG">pattern_gen.vhd(179)</a><!@TM:1733855773> | Bit 1 of signal heart_rom_coords_7 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen.vhd:179:7:179:23:@W:CL252:@XP_MSG">pattern_gen.vhd(179)</a><!@TM:1733855773> | Bit 2 of signal heart_rom_coords_7 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen.vhd:179:7:179:23:@W:CL252:@XP_MSG">pattern_gen.vhd(179)</a><!@TM:1733855773> | Bit 3 of signal heart_rom_coords_7 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen.vhd:179:7:179:23:@W:CL252:@XP_MSG">pattern_gen.vhd(179)</a><!@TM:1733855773> | Bit 4 of signal heart_rom_coords_7 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen.vhd:179:7:179:23:@W:CL252:@XP_MSG">pattern_gen.vhd(179)</a><!@TM:1733855773> | Bit 5 of signal heart_rom_coords_7 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen.vhd:179:7:179:23:@W:CL252:@XP_MSG">pattern_gen.vhd(179)</a><!@TM:1733855773> | Bit 6 of signal heart_rom_coords_7 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen.vhd:179:7:179:23:@W:CL252:@XP_MSG">pattern_gen.vhd(179)</a><!@TM:1733855773> | Bit 7 of signal heart_rom_coords_7 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen.vhd:364:19:364:21:@W:CL117:@XP_MSG">pattern_gen.vhd(364)</a><!@TM:1733855773> | Latch generated from process for signal current_displaying(2 downto 0); possible missing assignment in an if or case statement.</font>
Finished optimization stage 1 on pattern_gen (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 110MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\vga.vhd:6:7:6:10:@N:CD630:@XP_MSG">vga.vhd(6)</a><!@TM:1733855773> | Synthesizing work.vga.synth.
Post processing for work.vga.synth
Running optimization stage 1 on vga .......
Finished optimization stage 1 on vga (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 111MB)
Running optimization stage 1 on mypll .......
Finished optimization stage 1 on mypll (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 111MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\states.vhd:11:7:11:13:@N:CD630:@XP_MSG">states.vhd(11)</a><!@TM:1733855773> | Synthesizing work.states.synth.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\states_pkg.vhd:6:34:6:36:@N:CD233:@XP_MSG">states_pkg.vhd(6)</a><!@TM:1733855773> | Using sequential encoding for type state_machine_states.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\states.vhd:97:3:97:17:@N:CD604:@XP_MSG">states.vhd(97)</a><!@TM:1733855773> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\states.vhd:38:0:38:7:@W:CG296:@XP_MSG">states.vhd(38)</a><!@TM:1733855773> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\states.vhd:50:5:50:12:@W:CG290:@XP_MSG">states.vhd(50)</a><!@TM:1733855773> | Referenced variable datatwo is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\states.vhd:42:5:42:12:@W:CG290:@XP_MSG">states.vhd(42)</a><!@TM:1733855773> | Referenced variable dataone is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\states.vhd:27:7:27:15:@W:CD638:@XP_MSG">states.vhd(27)</a><!@TM:1733855773> | Signal rom_addr is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.states.synth
Running optimization stage 1 on states .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\states.vhd:18:2:18:15:@W:CL240:@XP_MSG">states.vhd(18)</a><!@TM:1733855773> | Signal current_state is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\states.vhd:50:1:50:3:@W:CL117:@XP_MSG">states.vhd(50)</a><!@TM:1733855773> | Latch generated from process for signal button_pressed(1 downto 0); possible missing assignment in an if or case statement.</font>
Finished optimization stage 1 on states (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 111MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:10:7:10:11:@N:CD630:@XP_MSG">game.vhd(10)</a><!@TM:1733855773> | Synthesizing work.game.synth.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\states_pkg.vhd:6:34:6:36:@N:CD233:@XP_MSG">states_pkg.vhd(6)</a><!@TM:1733855773> | Using sequential encoding for type state_machine_states.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:46:7:46:14:@W:CD638:@XP_MSG">game.vhd(46)</a><!@TM:1733855773> | Signal failone is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:47:7:47:14:@W:CD638:@XP_MSG">game.vhd(47)</a><!@TM:1733855773> | Signal failtwo is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\randomizer.vhd:5:7:5:17:@N:CD630:@XP_MSG">randomizer.vhd(5)</a><!@TM:1733855773> | Synthesizing work.randomizer.synth.
Running optimization stage 1 on HSOSC .......
Finished optimization stage 1 on HSOSC (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 111MB)
Post processing for work.randomizer.synth
Running optimization stage 1 on randomizer .......
Finished optimization stage 1 on randomizer (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 111MB)
Post processing for work.game.synth
Running optimization stage 1 on game .......
Finished optimization stage 1 on game (CPU Time 0h:00m:00s, Memory Used current: 117MB peak: 118MB)
Post processing for work.top.synth
Running optimization stage 1 on top .......
Finished optimization stage 1 on top (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 118MB)
Running optimization stage 2 on HSOSC .......
Finished optimization stage 2 on HSOSC (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 118MB)
Running optimization stage 2 on randomizer .......
Finished optimization stage 2 on randomizer (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 118MB)
Running optimization stage 2 on game .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:64:4:64:6:@N:CL189:@XP_MSG">game.vhd(64)</a><!@TM:1733855773> | Register bit arrow_y_poss_0(9) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:64:4:64:6:@N:CL189:@XP_MSG">game.vhd(64)</a><!@TM:1733855773> | Register bit arrow_y_poss_4(9) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:64:4:64:6:@N:CL189:@XP_MSG">game.vhd(64)</a><!@TM:1733855773> | Register bit arrow_y_poss_1(9) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:64:4:64:6:@N:CL189:@XP_MSG">game.vhd(64)</a><!@TM:1733855773> | Register bit arrow_y_poss_5(9) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:64:4:64:6:@N:CL189:@XP_MSG">game.vhd(64)</a><!@TM:1733855773> | Register bit arrow_y_poss_2(9) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:64:4:64:6:@N:CL189:@XP_MSG">game.vhd(64)</a><!@TM:1733855773> | Register bit arrow_y_poss_6(9) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:64:4:64:6:@N:CL189:@XP_MSG">game.vhd(64)</a><!@TM:1733855773> | Register bit arrow_y_poss_3(9) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:64:4:64:6:@N:CL189:@XP_MSG">game.vhd(64)</a><!@TM:1733855773> | Register bit arrow_y_poss_7(9) is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:64:4:64:6:@W:CL260:@XP_MSG">game.vhd(64)</a><!@TM:1733855773> | Pruning register bit 9 of arrow_y_poss_7(9 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:64:4:64:6:@W:CL260:@XP_MSG">game.vhd(64)</a><!@TM:1733855773> | Pruning register bit 9 of arrow_y_poss_3(9 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:64:4:64:6:@W:CL260:@XP_MSG">game.vhd(64)</a><!@TM:1733855773> | Pruning register bit 9 of arrow_y_poss_6(9 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:64:4:64:6:@W:CL260:@XP_MSG">game.vhd(64)</a><!@TM:1733855773> | Pruning register bit 9 of arrow_y_poss_2(9 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:64:4:64:6:@W:CL260:@XP_MSG">game.vhd(64)</a><!@TM:1733855773> | Pruning register bit 9 of arrow_y_poss_5(9 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:64:4:64:6:@W:CL260:@XP_MSG">game.vhd(64)</a><!@TM:1733855773> | Pruning register bit 9 of arrow_y_poss_1(9 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:64:4:64:6:@W:CL260:@XP_MSG">game.vhd(64)</a><!@TM:1733855773> | Pruning register bit 9 of arrow_y_poss_4(9 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:64:4:64:6:@W:CL260:@XP_MSG">game.vhd(64)</a><!@TM:1733855773> | Pruning register bit 9 of arrow_y_poss_0(9 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:64:4:64:6:@N:CL189:@XP_MSG">game.vhd(64)</a><!@TM:1733855773> | Register bit arrow_y_poss_0(0) is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:64:4:64:6:@W:CL260:@XP_MSG">game.vhd(64)</a><!@TM:1733855773> | Pruning register bit 0 of arrow_y_poss_0(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:64:4:64:6:@N:CL189:@XP_MSG">game.vhd(64)</a><!@TM:1733855773> | Register bit arrow_y_poss_4(0) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:64:4:64:6:@N:CL189:@XP_MSG">game.vhd(64)</a><!@TM:1733855773> | Register bit arrow_y_poss_5(0) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:64:4:64:6:@N:CL189:@XP_MSG">game.vhd(64)</a><!@TM:1733855773> | Register bit arrow_y_poss_2(0) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:64:4:64:6:@N:CL189:@XP_MSG">game.vhd(64)</a><!@TM:1733855773> | Register bit arrow_y_poss_6(0) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:64:4:64:6:@N:CL189:@XP_MSG">game.vhd(64)</a><!@TM:1733855773> | Register bit arrow_y_poss_3(0) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:64:4:64:6:@N:CL189:@XP_MSG">game.vhd(64)</a><!@TM:1733855773> | Register bit arrow_y_poss_7(0) is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:64:4:64:6:@W:CL260:@XP_MSG">game.vhd(64)</a><!@TM:1733855773> | Pruning register bit 0 of arrow_y_poss_7(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:64:4:64:6:@W:CL260:@XP_MSG">game.vhd(64)</a><!@TM:1733855773> | Pruning register bit 0 of arrow_y_poss_3(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:64:4:64:6:@W:CL260:@XP_MSG">game.vhd(64)</a><!@TM:1733855773> | Pruning register bit 0 of arrow_y_poss_6(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:64:4:64:6:@W:CL260:@XP_MSG">game.vhd(64)</a><!@TM:1733855773> | Pruning register bit 0 of arrow_y_poss_2(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:64:4:64:6:@W:CL260:@XP_MSG">game.vhd(64)</a><!@TM:1733855773> | Pruning register bit 0 of arrow_y_poss_5(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:64:4:64:6:@W:CL260:@XP_MSG">game.vhd(64)</a><!@TM:1733855773> | Pruning register bit 0 of arrow_y_poss_4(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:19:2:19:12:@N:CL159:@XP_MSG">game.vhd(19)</a><!@TM:1733855773> | Input reset_game is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\game.vhd:20:2:20:15:@N:CL159:@XP_MSG">game.vhd(20)</a><!@TM:1733855773> | Input current_state is unused.
Finished optimization stage 2 on game (CPU Time 0h:00m:00s, Memory Used current: 127MB peak: 131MB)
Running optimization stage 2 on states .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\states.vhd:59:4:59:6:@N:CL201:@XP_MSG">states.vhd(59)</a><!@TM:1733855773> | Trying to extract state machine for register state_machine.
Extracted state machine for register state_machine
State machine has 3 reachable states with original encodings of:
   00
   01
   11
<font color=#A52A2A>@W:<a href="@W:CL249:@XP_HELP">CL249</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\states.vhd:59:4:59:6:@W:CL249:@XP_MSG">states.vhd(59)</a><!@TM:1733855773> | Initial value is not supported on state machine state_machine</font>
Finished optimization stage 2 on states (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 131MB)
Running optimization stage 2 on mypll .......
Finished optimization stage 2 on mypll (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 131MB)
Running optimization stage 2 on vga .......
Finished optimization stage 2 on vga (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 131MB)
Running optimization stage 2 on Up_Arrow_Rom .......
Finished optimization stage 2 on Up_Arrow_Rom (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 131MB)
Running optimization stage 2 on Right_Arrow_Rom .......
Finished optimization stage 2 on Right_Arrow_Rom (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 131MB)
Running optimization stage 2 on Down_Arrow_Rom .......
Finished optimization stage 2 on Down_Arrow_Rom (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 131MB)
Running optimization stage 2 on Left_Arrow_Rom .......
Finished optimization stage 2 on Left_Arrow_Rom (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 131MB)
Running optimization stage 2 on Arrow_Selector .......
Finished optimization stage 2 on Arrow_Selector (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 131MB)
Running optimization stage 2 on Up_Blank_Rom .......
Finished optimization stage 2 on Up_Blank_Rom (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 131MB)
Running optimization stage 2 on Right_Blank_Rom .......
Finished optimization stage 2 on Right_Blank_Rom (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 131MB)
Running optimization stage 2 on Down_Blank_Rom .......
Finished optimization stage 2 on Down_Blank_Rom (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 131MB)
Running optimization stage 2 on Left_Blank_Rom .......
Finished optimization stage 2 on Left_Blank_Rom (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 131MB)
Running optimization stage 2 on Blank_Arrow_Selector .......
Finished optimization stage 2 on Blank_Arrow_Selector (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 131MB)
Running optimization stage 2 on Blue_Heart_Rom .......
Finished optimization stage 2 on Blue_Heart_Rom (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 131MB)
Running optimization stage 2 on Red_Heart_Rom .......
Finished optimization stage 2 on Red_Heart_Rom (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 131MB)
Running optimization stage 2 on Blank_Heart_Rom .......
Finished optimization stage 2 on Blank_Heart_Rom (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 131MB)
Running optimization stage 2 on Heart_Selector .......
Finished optimization stage 2 on Heart_Selector (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 131MB)
Running optimization stage 2 on pattern_gen_helper .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen_helper.vhd:7:2:7:14:@N:CL159:@XP_MSG">pattern_gen_helper.vhd(7)</a><!@TM:1733855773> | Input arrow_enable is unused.
Finished optimization stage 2 on pattern_gen_helper (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 131MB)
Running optimization stage 2 on blank_helper .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\blank_helper.vhd:7:2:7:14:@N:CL159:@XP_MSG">blank_helper.vhd(7)</a><!@TM:1733855773> | Input arrow_enable is unused.
Finished optimization stage 2 on blank_helper (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 131MB)
Running optimization stage 2 on pattern_gen_helper2 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen_helper2.vhd:7:2:7:14:@N:CL159:@XP_MSG">pattern_gen_helper2.vhd(7)</a><!@TM:1733855773> | Input arrow_enable is unused.
Finished optimization stage 2 on pattern_gen_helper2 (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 131MB)
Running optimization stage 2 on blank_helper2 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\blank_helper2.vhd:7:2:7:14:@N:CL159:@XP_MSG">blank_helper2.vhd(7)</a><!@TM:1733855773> | Input arrow_enable is unused.
Finished optimization stage 2 on blank_helper2 (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 131MB)
Running optimization stage 2 on heart_helper .......
Finished optimization stage 2 on heart_helper (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 131MB)
Running optimization stage 2 on pattern_gen .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\source\impl_1\pattern_gen.vhd:12:2:12:7:@N:CL159:@XP_MSG">pattern_gen.vhd(12)</a><!@TM:1733855773> | Input valid is unused.
Finished optimization stage 2 on pattern_gen (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 131MB)
Running optimization stage 2 on NES_controller .......
Finished optimization stage 2 on NES_controller (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 131MB)
Running optimization stage 2 on top .......
Finished optimization stage 2 on top (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 131MB)

For a summary of runtime per design unit, please see file:
==========================================================
Linked File:  <a href="Z:\es4\Final-20241122T182447Z-001\Final\impl_1\synwork\layer0.duruntime:@XP_FILE">layer0.duruntime</a>



At c_vhdl Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 123MB peak: 131MB)


Process completed successfully.
# Tue Dec 10 13:36:11 2024

###########################################################]
###########################################################[
@I::"C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v" (library work)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\common\adder_subtractor\rtl\lscc_add_sub.v:313:13:313:26:@N:CG334:@XP_MSG">lscc_add_sub.v(313)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\common\adder_subtractor\rtl\lscc_add_sub.v:333:13:333:25:@N:CG333:@XP_MSG">lscc_add_sub.v(333)</a><!@TM:1733855773> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/adder/rtl\lscc_adder.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v:92:11:92:24:@N:CG334:@XP_MSG">pmi_complex_mult.v(92)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v:101:11:101:23:@N:CG333:@XP_MSG">pmi_complex_mult.v(101)</a><!@TM:1733855773> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\common\counter\rtl\lscc_cntr.v:129:13:129:26:@N:CG334:@XP_MSG">lscc_cntr.v(129)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\common\counter\rtl\lscc_cntr.v:143:13:143:25:@N:CG333:@XP_MSG">lscc_cntr.v(143)</a><!@TM:1733855773> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\fifo\rtl\lscc_fifo.v:3267:17:3267:30:@N:CG334:@XP_MSG">lscc_fifo.v(3267)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\fifo\rtl\lscc_fifo.v:3274:17:3274:29:@N:CG333:@XP_MSG">lscc_fifo.v(3274)</a><!@TM:1733855773> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\fifo_dc\rtl\lscc_fifo_dc.v:4907:25:4907:38:@N:CG334:@XP_MSG">lscc_fifo_dc.v(4907)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\fifo_dc\rtl\lscc_fifo_dc.v:4911:25:4911:37:@N:CG333:@XP_MSG">lscc_fifo_dc.v(4911)</a><!@TM:1733855773> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\fifo_dc\rtl\lscc_fifo_dc.v:4942:29:4942:42:@N:CG334:@XP_MSG">lscc_fifo_dc.v(4942)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\fifo_dc\rtl\lscc_fifo_dc.v:4946:29:4946:41:@N:CG333:@XP_MSG">lscc_fifo_dc.v(4946)</a><!@TM:1733855773> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v:94:11:94:24:@N:CG334:@XP_MSG">pmi_mac.v(94)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v:109:11:109:23:@N:CG333:@XP_MSG">pmi_mac.v(109)</a><!@TM:1733855773> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\common\mult_add_sub_sum\rtl\lscc_mult_add_sub_sum.v:210:13:210:26:@N:CG334:@XP_MSG">lscc_mult_add_sub_sum.v(210)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\common\mult_add_sub_sum\rtl\lscc_mult_add_sub_sum.v:227:13:227:25:@N:CG333:@XP_MSG">lscc_mult_add_sub_sum.v(227)</a><!@TM:1733855773> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v:84:11:84:24:@N:CG334:@XP_MSG">pmi_multaddsubsum.v(84)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v:93:11:93:23:@N:CG333:@XP_MSG">pmi_multaddsubsum.v(93)</a><!@TM:1733855773> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v:91:11:91:24:@N:CG334:@XP_MSG">pmi_multaddsub.v(91)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v:100:11:100:23:@N:CG333:@XP_MSG">pmi_multaddsub.v(100)</a><!@TM:1733855773> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v:87:11:87:24:@N:CG334:@XP_MSG">pmi_mult.v(87)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v:96:11:96:23:@N:CG333:@XP_MSG">pmi_mult.v(96)</a><!@TM:1733855773> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\ram_dp\rtl\lscc_ram_dp.v:1059:25:1059:38:@N:CG334:@XP_MSG">lscc_ram_dp.v(1059)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\ram_dp\rtl\lscc_ram_dp.v:1063:25:1063:37:@N:CG333:@XP_MSG">lscc_ram_dp.v(1063)</a><!@TM:1733855773> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\ram_dp\rtl\lscc_ram_dp.v:1094:29:1094:42:@N:CG334:@XP_MSG">lscc_ram_dp.v(1094)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\ram_dp\rtl\lscc_ram_dp.v:1098:29:1098:41:@N:CG333:@XP_MSG">lscc_ram_dp.v(1098)</a><!@TM:1733855773> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\ram_dq\rtl\lscc_ram_dq.v:1481:25:1481:38:@N:CG334:@XP_MSG">lscc_ram_dq.v(1481)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\ram_dq\rtl\lscc_ram_dq.v:1487:25:1487:37:@N:CG333:@XP_MSG">lscc_ram_dq.v(1487)</a><!@TM:1733855773> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\rom\rtl\lscc_rom.v:969:25:969:38:@N:CG334:@XP_MSG">lscc_rom.v(969)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\..\avant\rom\rtl\lscc_rom.v:975:25:975:37:@N:CG333:@XP_MSG">lscc_rom.v(975)</a><!@TM:1733855773> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v:146:11:146:24:@N:CG334:@XP_MSG">pmi_ram_dp_be.v(146)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v:155:11:155:23:@N:CG333:@XP_MSG">pmi_ram_dp_be.v(155)</a><!@TM:1733855773> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v:87:11:87:24:@N:CG334:@XP_MSG">pmi_ram_dq_be.v(87)</a><!@TM:1733855773> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v:95:11:95:23:@N:CG333:@XP_MSG">pmi_ram_dq_be.v(95)</a><!@TM:1733855773> | Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_dsp.v" (library work)
@I::"Z:\es4\Final-20241122T182447Z-001\Final\mypll\rtl\mypll.v" (library work)
Verilog syntax check successful!
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v:438:7:438:12:@N:CG364:@XP_MSG">ice40up.v(438)</a><!@TM:1733855773> | Synthesizing module PLL_B in library work.
Running optimization stage 1 on PLL_B .......
Finished optimization stage 1 on PLL_B (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 112MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\mypll\rtl\mypll.v:105:7:105:27:@N:CG364:@XP_MSG">mypll.v(105)</a><!@TM:1733855773> | Synthesizing module mypll_ipgen_lscc_pll in library work.

	DIVR=8'b00110000
	DIVF=16'b0011011000110110
	DIVQ=8'b00110101
	DELAY_PORT_WIDTH=32'b00000000000000000000000000000100
	FEEDBACK_PATH=48'b010100110100100101001101010100000100110001000101
	FILTER_RANGE=8'b00110001
	DELAY_ADJUSTMENT_MODE_FEEDBACK=40'b0100011001001001010110000100010101000100
	FDA_FEEDBACK=8'b00110000
	DELAY_ADJUSTMENT_MODE_RELATIVE=40'b0100011001001001010110000100010101000100
	FDA_RELATIVE=8'b00110000
	SHIFTREG_DIV_MODE=8'b00110000
	PLLOUT_SELECT_PORTA=48'b010001110100010101001110010000110100110001001011
	PLLOUT_SELECT_PORTB=48'b010001110100010101001110010000110100110001001011
	EXTERNAL_DIVIDE_FACTOR=32'b01001110010011110100111001000101
	ENABLE_ICEGATE_PORTA=8'b00110000
	ENABLE_ICEGATE_PORTB=8'b00110000
	FREQUENCY_PIN_REFERENCECLK=72'b001100010011001000101110001100000011000000110000001100000011000000110000
   Generated name = mypll_ipgen_lscc_pll_Z1_layer1
Running optimization stage 1 on mypll_ipgen_lscc_pll_Z1_layer1 .......
Finished optimization stage 1 on mypll_ipgen_lscc_pll_Z1_layer1 (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 112MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\mypll\rtl\mypll.v:11:7:11:12:@N:CG364:@XP_MSG">mypll.v(11)</a><!@TM:1733855773> | Synthesizing module mypll in library work.
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\mypll\rtl\mypll.v:46:23:46:24:@W:CG781:@XP_MSG">mypll.v(46)</a><!@TM:1733855773> | Input sclk_i on instance lscc_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\mypll\rtl\mypll.v:47:22:47:23:@W:CG781:@XP_MSG">mypll.v(47)</a><!@TM:1733855773> | Input sdi_i on instance lscc_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
Running optimization stage 1 on mypll .......
Finished optimization stage 1 on mypll (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 112MB)
Running optimization stage 2 on mypll .......
Finished optimization stage 2 on mypll (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 112MB)
Running optimization stage 2 on mypll_ipgen_lscc_pll_Z1_layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\mypll\rtl\mypll.v:130:10:130:20:@N:CL159:@XP_MSG">mypll.v(130)</a><!@TM:1733855773> | Input feedback_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="Z:\es4\Final-20241122T182447Z-001\Final\mypll\rtl\mypll.v:131:37:131:52:@N:CL159:@XP_MSG">mypll.v(131)</a><!@TM:1733855773> | Input dynamic_delay_i is unused.
Finished optimization stage 2 on mypll_ipgen_lscc_pll_Z1_layer1 (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 112MB)
Running optimization stage 2 on PLL_B .......
Finished optimization stage 2 on PLL_B (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)

For a summary of runtime per design unit, please see file:
==========================================================
Linked File:  <a href="Z:\es4\Final-20241122T182447Z-001\Final\impl_1\synwork\layer1.duruntime:@XP_FILE">layer1.duruntime</a>



At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)


Process completed successfully.
# Tue Dec 10 13:36:12 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: LAB223F

Implementation : impl_1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @</a>

@N: : <!@TM:1733855773> | Running in 64-bit mode 
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\randomizer.vhd:26:4:26:7:@W:Z198:@XP_MSG">randomizer.vhd(26)</a><!@TM:1733855773> | Unbound component HSOSC of instance osc </font>

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
Linked File:  <a href="Z:\es4\Final-20241122T182447Z-001\Final\impl_1\synwork\Final_impl_1_comp.linkerlog:@XP_FILE">Final_impl_1_comp.linkerlog</a>
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 92MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Dec 10 13:36:13 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="Z:\es4\Final-20241122T182447Z-001\Final\impl_1\synwork\Final_impl_1_comp.rt.csv:@XP_FILE">Final_impl_1_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:07s; Memory used current: 23MB peak: 24MB)

Process took 0h:00m:10s realtime, 0h:00m:07s cputime

Process completed successfully.
# Tue Dec 10 13:36:13 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1733855762>
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: LAB223F

Implementation : impl_1
<a name=compilerReport11></a>Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @</a>

@N: : <!@TM:1733855775> | Running in 64-bit mode 
File Z:\es4\Final-20241122T182447Z-001\Final\impl_1\synwork\Final_impl_1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 93MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Dec 10 13:36:15 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1733855762>
# Tue Dec 10 13:36:16 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: LAB223F

Implementation : impl_1
<a name=mapperReport18></a>Synopsys Lattice Technology Pre-mapping, Version map202303lat, Build 062R, Built May 29 2023 11:06:50, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 138MB)

Reading constraint file: Z:\es4\Final-20241122T182447Z-001\Final\impl_1\Final_impl_1_cpe.ldc
Linked File:  <a href="Z:\es4\Final-20241122T182447Z-001\Final\impl_1\Final_impl_1_scck.rpt:@XP_FILE">Final_impl_1_scck.rpt</a>
See clock summary report "Z:\es4\Final-20241122T182447Z-001\Final\impl_1\Final_impl_1_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1733855780> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1733855780> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1733855780> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)

NConnInternalConnection caching is on
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\randomizer.vhd:39:2:39:4:@W:FX1172:@XP_MSG">randomizer.vhd(39)</a><!@TM:1733855780> | User-specified initial value defined for instance game1.my_randomizer.countSlow[23:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\randomizer.vhd:32:8:32:10:@W:FX1172:@XP_MSG">randomizer.vhd(32)</a><!@TM:1733855780> | User-specified initial value defined for instance game1.my_randomizer.counter[1:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@W:FX1172:@XP_MSG">game.vhd(64)</a><!@TM:1733855780> | User-specified initial value defined for instance game1.arrow_enables[0:7] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@W:FX1172:@XP_MSG">game.vhd(64)</a><!@TM:1733855780> | User-specified initial value defined for instance game1.pressedArrowTwo[3:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@W:FX1172:@XP_MSG">game.vhd(64)</a><!@TM:1733855780> | User-specified initial value defined for instance game1.pressedArrowOne[3:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@W:FX1172:@XP_MSG">game.vhd(64)</a><!@TM:1733855780> | User-specified initial value defined for instance game1.guardTwo[23:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@W:FX1172:@XP_MSG">game.vhd(64)</a><!@TM:1733855780> | User-specified initial value defined for instance game1.guardOne[23:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@W:FX1172:@XP_MSG">game.vhd(64)</a><!@TM:1733855780> | User-specified initial value defined for instance game1.arrow_types_7[3:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@W:FX1172:@XP_MSG">game.vhd(64)</a><!@TM:1733855780> | User-specified initial value defined for instance game1.arrow_types_6[3:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@W:FX1172:@XP_MSG">game.vhd(64)</a><!@TM:1733855780> | User-specified initial value defined for instance game1.arrow_types_3[3:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@W:FX1172:@XP_MSG">game.vhd(64)</a><!@TM:1733855780> | User-specified initial value defined for instance game1.arrow_types_2[3:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@W:FX1172:@XP_MSG">game.vhd(64)</a><!@TM:1733855780> | User-specified initial value defined for instance game1.checkFailTwo is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@W:FX1172:@XP_MSG">game.vhd(64)</a><!@TM:1733855780> | User-specified initial value defined for instance game1.checkFailOne is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@W:FX1172:@XP_MSG">game.vhd(64)</a><!@TM:1733855780> | User-specified initial value defined for instance game1.arrow_types_5[3:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@W:FX1172:@XP_MSG">game.vhd(64)</a><!@TM:1733855780> | User-specified initial value defined for instance game1.arrow_types_4[3:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@W:FX1172:@XP_MSG">game.vhd(64)</a><!@TM:1733855780> | User-specified initial value defined for instance game1.arrow_types_1[3:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@W:FX1172:@XP_MSG">game.vhd(64)</a><!@TM:1733855780> | User-specified initial value defined for instance game1.arrow_y_poss_7[8:1] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@W:FX1172:@XP_MSG">game.vhd(64)</a><!@TM:1733855780> | User-specified initial value defined for instance game1.arrow_y_poss_6[8:1] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@W:FX1172:@XP_MSG">game.vhd(64)</a><!@TM:1733855780> | User-specified initial value defined for instance game1.arrow_y_poss_3[8:1] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@W:FX1172:@XP_MSG">game.vhd(64)</a><!@TM:1733855780> | User-specified initial value defined for instance game1.arrow_y_poss_2[8:1] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@W:FX1172:@XP_MSG">game.vhd(64)</a><!@TM:1733855780> | User-specified initial value defined for instance game1.arrow_types_0[3:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@W:FX1172:@XP_MSG">game.vhd(64)</a><!@TM:1733855780> | User-specified initial value defined for instance game1.arrow_y_poss_5[8:1] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@W:FX1172:@XP_MSG">game.vhd(64)</a><!@TM:1733855780> | User-specified initial value defined for instance game1.arrow_y_poss_1[8:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@W:FX1172:@XP_MSG">game.vhd(64)</a><!@TM:1733855780> | User-specified initial value defined for instance game1.arrow_y_poss_4[8:1] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@W:FX1172:@XP_MSG">game.vhd(64)</a><!@TM:1733855780> | User-specified initial value defined for instance game1.arrow_y_poss_0[8:1] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@W:FX1172:@XP_MSG">game.vhd(64)</a><!@TM:1733855780> | User-specified initial value defined for instance game1.livesTwo[1:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@W:FX1172:@XP_MSG">game.vhd(64)</a><!@TM:1733855780> | User-specified initial value defined for instance game1.livesOne[1:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@W:FX1172:@XP_MSG">game.vhd(64)</a><!@TM:1733855780> | User-specified initial value defined for instance game1.newArrowCounter[24:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@W:FX1172:@XP_MSG">game.vhd(64)</a><!@TM:1733855780> | User-specified initial value defined for instance game1.dropCounter[19:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@W:FX1172:@XP_MSG">game.vhd(64)</a><!@TM:1733855780> | User-specified initial value defined for instance game1.game_end is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\states.vhd:59:4:59:6:@W:FX1172:@XP_MSG">states.vhd(59)</a><!@TM:1733855780> | User-specified initial value defined for instance state_machine1.reset_game is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\pattern_gen.vhd:364:19:364:21:@W:FX1172:@XP_MSG">pattern_gen.vhd(364)</a><!@TM:1733855780> | User-specified initial value defined for instance mypattern.current_displaying[0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\pattern_gen.vhd:364:19:364:21:@W:FX1172:@XP_MSG">pattern_gen.vhd(364)</a><!@TM:1733855780> | User-specified initial value defined for instance mypattern.current_displaying[1] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\pattern_gen.vhd:364:19:364:21:@W:FX1172:@XP_MSG">pattern_gen.vhd(364)</a><!@TM:1733855780> | User-specified initial value defined for instance mypattern.current_displaying[2] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\nes_controller.vhd:46:8:46:10:@W:FX1172:@XP_MSG">nes_controller.vhd(46)</a><!@TM:1733855780> | User-specified initial value defined for instance controllerTwo.counter[19:0] is being ignored due to limitations in architecture. </font>

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 190MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 191MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 191MB peak: 191MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 191MB peak: 191MB)

@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\top.vhd:151:1:151:15:@N:BN115:@XP_MSG">top.vhd(151)</a><!@TM:1733855780> | Removing instance state_machine1 (in view: work.top(synth)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\states.vhd:59:4:59:6:@N:BN362:@XP_MSG">states.vhd(59)</a><!@TM:1733855780> | Removing sequential instance reset_game (in view: work.states(synth)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:BN362:@XP_MSG">game.vhd(64)</a><!@TM:1733855780> | Removing sequential instance game_end (in view: work.game(synth)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\states.vhd:59:4:59:6:@N:BN362:@XP_MSG">states.vhd(59)</a><!@TM:1733855780> | Removing sequential instance state_machine[0:2] (in view: work.states(synth)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\states.vhd:50:1:50:3:@N:BN362:@XP_MSG">states.vhd(50)</a><!@TM:1733855780> | Removing sequential instance button_pressed[1] (in view: work.states(synth)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\states.vhd:50:1:50:3:@N:BN362:@XP_MSG">states.vhd(50)</a><!@TM:1733855780> | Removing sequential instance button_pressed[0] (in view: work.states(synth)) of type view:PrimLib.latr(prim) because it does not drive other instances.

Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 193MB peak: 193MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 193MB peak: 193MB)

@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1733855780> | Applying syn_allowed_resources blockrams=30 on top level netlist top  

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 193MB peak: 194MB)



<a name=mapperReport19></a>Clock Summary</a>
******************

          Start                                                         Requested     Requested     Clock        Clock                     Clock
Level     Clock                                                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                        200.0 MHz     5.000         system       system_clkgroup           0    
                                                                                                                                                
0 -       mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_0_1     300  
                                                                                                                                                
0 -       NES_controller_0|op_le_un7_outclock_inferred_clock            200.0 MHz     5.000         inferred     Inferred_clkgroup_0_4     16   
                                                                                                                                                
0 -       NES_controller_1|op_le_un7_outclock_inferred_clock            200.0 MHz     5.000         inferred     Inferred_clkgroup_0_6     16   
                                                                                                                                                
0 -       pattern_gen|op_or_6_result_2_inferred_clock                   200.0 MHz     5.000         inferred     Inferred_clkgroup_0_7     3    
                                                                                                                                                
0 -       randomizer|clk_inferred_clock                                 200.0 MHz     5.000         inferred     Inferred_clkgroup_0_2     2    
================================================================================================================================================



Clock Load Summary
***********************

                                                              Clock     Source                                             Clock Pin                              Non-clock Pin     Non-clock Pin                       
Clock                                                         Load      Pin                                                Seq Example                            Seq Example       Comb Example                        
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                        0         -                                                  -                                      -                 -                                   
                                                                                                                                                                                                                        
mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock     300       pllinst.lscc_pll_inst.u_PLL_B.OUTGLOBAL(PLL_B)     controllerTwo.counter[19:0].C          -                 -                                   
                                                                                                                                                                                                                        
NES_controller_0|op_le_un7_outclock_inferred_clock            16        controllerTwo.op_le\.un7_outclock.OUT(lt)          controllerTwo.shift[7:0].C             -                 controllerTwo.un5_outlatch.I[0](inv)
                                                                                                                                                                                                                        
NES_controller_1|op_le_un7_outclock_inferred_clock            16        controllerOne.op_le\.un7_outclock.OUT(lt)          controllerOne.shift[7:0].C             -                 controllerOne.un5_outlatch.I[0](inv)
                                                                                                                                                                                                                        
pattern_gen|op_or_6_result_2_inferred_clock                   3         mypattern.op_or\.6\.result_2.OUT(or)               mypattern.current_displaying[2].C      -                 rgb[2:0].B[0](mux)                  
                                                                                                                                                                                                                        
randomizer|clk_inferred_clock                                 2         game1.my_randomizer.osc.CLKHF(HSOSC)               game1.my_randomizer.counter[1:0].C     -                 -                                   
========================================================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\randomizer.vhd:39:2:39:4:@W:MT530:@XP_MSG">randomizer.vhd(39)</a><!@TM:1733855780> | Found inferred clock mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock which controls 300 sequential elements including game1.my_randomizer.countSlow[23:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\randomizer.vhd:32:8:32:10:@W:MT530:@XP_MSG">randomizer.vhd(32)</a><!@TM:1733855780> | Found inferred clock randomizer|clk_inferred_clock which controls 2 sequential elements including game1.my_randomizer.counter[1:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\nes_controller.vhd:74:8:74:10:@W:MT530:@XP_MSG">nes_controller.vhd(74)</a><!@TM:1733855780> | Found inferred clock NES_controller_0|op_le_un7_outclock_inferred_clock which controls 16 sequential elements including controllerTwo.out_data[7:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\nes_controller.vhd:74:8:74:10:@W:MT530:@XP_MSG">nes_controller.vhd(74)</a><!@TM:1733855780> | Found inferred clock NES_controller_1|op_le_un7_outclock_inferred_clock which controls 16 sequential elements including controllerOne.out_data[7:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\pattern_gen.vhd:364:19:364:21:@W:MT530:@XP_MSG">pattern_gen.vhd(364)</a><!@TM:1733855780> | Found inferred clock pattern_gen|op_or_6_result_2_inferred_clock which controls 3 sequential elements including mypattern.current_displaying[0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport20></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 2 clock pin(s) of sequential element(s)
6 gated/generated clock tree(s) driving 335 clock pin(s) of sequential element(s)
0 instances converted, 335 sequential instances remain driven by gated/generated clocks

=========================================== Non-Gated/Non-Generated Clocks ===========================================
Clock Tree ID     Driving Element                   Drive Element Type     Fanout     Sample Instance                 
----------------------------------------------------------------------------------------------------------------------
<a href="@|L:Z:\es4\Final-20241122T182447Z-001\Final\impl_1\synwork\Final_impl_1_prem.srm@|S:game1.my_randomizer.osc.CLKHF@|E:game1.my_randomizer.counter[1:0]@|F:@syn_dgcc_clockid0_10==1@|M:ClockId_0_10 @XP_NAMES_BY_PROP">ClockId_0_10</a>      game1.my_randomizer.osc.CLKHF     HSOSC                  2          game1.my_randomizer.counter[1:0]
======================================================================================================================
=========================================================================== Gated/Generated Clocks ===========================================================================
Clock Tree ID     Driving Element                             Drive Element Type     Unconverted Fanout     Sample Instance                     Explanation                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|L:Z:\es4\Final-20241122T182447Z-001\Final\impl_1\synwork\Final_impl_1_prem.srm@|S:controllerTwo.op_le\.un7_outclock.OUT@|E:controllerTwo.out_data[7:0]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       controllerTwo.op_le\.un7_outclock.OUT       lt                     8                      controllerTwo.out_data[7:0]         Clock Optimization not enabled
<a href="@|L:Z:\es4\Final-20241122T182447Z-001\Final\impl_1\synwork\Final_impl_1_prem.srm@|S:controllerTwo.clock.OUT@|E:controllerTwo.shift[7:0]@|F:@syn_dgcc_clockid0_1==1@|M:ClockId_0_1 @XP_NAMES_BY_PROP">ClockId_0_1</a>       controllerTwo.clock.OUT                     and                    8                      controllerTwo.shift[7:0]            Clock Optimization not enabled
<a href="@|L:Z:\es4\Final-20241122T182447Z-001\Final\impl_1\synwork\Final_impl_1_prem.srm@|S:pllinst.lscc_pll_inst.u_PLL_B.OUTGLOBAL@|E:game1.arrow_enables[0:7]@|F:@syn_dgcc_clockid0_6==1@|M:ClockId_0_6 @XP_NAMES_BY_PROP">ClockId_0_6</a>       pllinst.lscc_pll_inst.u_PLL_B.OUTGLOBAL     PLL_B                  300                    game1.arrow_enables[0:7]            Clock Optimization not enabled
<a href="@|L:Z:\es4\Final-20241122T182447Z-001\Final\impl_1\synwork\Final_impl_1_prem.srm@|S:controllerOne.op_le\.un7_outclock.OUT@|E:controllerOne.out_data[7:0]@|F:@syn_dgcc_clockid0_7==1@|M:ClockId_0_7 @XP_NAMES_BY_PROP">ClockId_0_7</a>       controllerOne.op_le\.un7_outclock.OUT       lt                     8                      controllerOne.out_data[7:0]         Clock Optimization not enabled
<a href="@|L:Z:\es4\Final-20241122T182447Z-001\Final\impl_1\synwork\Final_impl_1_prem.srm@|S:controllerOne.clock.OUT@|E:controllerOne.shift[7:0]@|F:@syn_dgcc_clockid0_8==1@|M:ClockId_0_8 @XP_NAMES_BY_PROP">ClockId_0_8</a>       controllerOne.clock.OUT                     and                    8                      controllerOne.shift[7:0]            Clock Optimization not enabled
<a href="@|L:Z:\es4\Final-20241122T182447Z-001\Final\impl_1\synwork\Final_impl_1_prem.srm@|S:mypattern.op_or\.6\.result_2.OUT@|E:mypattern.current_displaying[0]@|F:@syn_dgcc_clockid0_9==1@|M:ClockId_0_9 @XP_NAMES_BY_PROP">ClockId_0_9</a>       mypattern.op_or\.6\.result_2.OUT            or                     3                      mypattern.current_displaying[0]     Clock Optimization not enabled
==============================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1733855780> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1733855780> | Writing default property annotation file Z:\es4\Final-20241122T182447Z-001\Final\impl_1\Final_impl_1.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 193MB peak: 194MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 194MB peak: 194MB)


Finished constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 195MB peak: 195MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 110MB peak: 196MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Tue Dec 10 13:36:19 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1733855762>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1733855762>
# Tue Dec 10 13:36:20 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: LAB223F

Implementation : impl_1
<a name=mapperReport33></a>Synopsys Lattice Technology Mapper, Version map202303lat, Build 062R, Built May 29 2023 11:06:50, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1733855792> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1733855792> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1733855792> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 138MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 138MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 138MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 187MB peak: 187MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\nes_controller.vhd:46:8:46:10:@W:BN132:@XP_MSG">nes_controller.vhd(46)</a><!@TM:1733855792> | Removing sequential instance controllerTwo.counter[19:0] because it is equivalent to instance controllerOne.counter[19:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\lscc\radiant\2023.1\synpbase\lib\vhd2008\numeric.vhd:2101:9:2101:12:@W:BN132:@XP_MSG">numeric.vhd(2101)</a><!@TM:1733855792> | Removing user instance controllerTwo.op_gt.un3_outclock because it is equivalent to instance controllerOne.op_gt.un3_outclock. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\nes_controller.vhd:56:10:56:12:@W:BN132:@XP_MSG">nes_controller.vhd(56)</a><!@TM:1733855792> | Removing user instance controllerOne.op_gt.un3_outclock_i because it is equivalent to instance controllerTwo.op_gt.un3_outclock_i. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\lscc\radiant\2023.1\synpbase\lib\vhd2008\numeric.vhd:2079:9:2079:13:@W:BN132:@XP_MSG">numeric.vhd(2079)</a><!@TM:1733855792> | Removing user instance controllerTwo.op_le.un7_outclock because it is equivalent to instance controllerOne.op_le.un7_outclock. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 193MB peak: 193MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\nes_controller.vhd:46:8:46:10:@N:MO231:@XP_MSG">nes_controller.vhd(46)</a><!@TM:1733855792> | Found counter in view:work.top(synth) instance controllerOne.counter[19:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:MO231:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Found counter in view:work.game(synth) instance guardTwo[23:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:MO231:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Found counter in view:work.game(synth) instance guardOne[23:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:MO231:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Found counter in view:work.game(synth) instance newArrowCounter[24:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:MO231:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Found counter in view:work.game(synth) instance dropCounter[19:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\randomizer.vhd:39:2:39:4:@N:MO231:@XP_MSG">randomizer.vhd(39)</a><!@TM:1733855792> | Found counter in view:work.randomizer(synth) instance countSlow[23:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 195MB peak: 195MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@W:BN132:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Removing sequential instance game1.dropCounter[19:0] because it is equivalent to instance controllerOne.counter[19:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 209MB peak: 209MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 202MB peak: 210MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 203MB peak: 210MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 204MB peak: 210MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 204MB peak: 210MB)

<font color=#A52A2A>@W:<a href="@W:FX553:@XP_HELP">FX553</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\right_arrow_rom.vhd:17:8:17:12:@W:FX553:@XP_MSG">right_arrow_rom.vhd(17)</a><!@TM:1733855792> | Could not implement Block ROM for mypattern.my_arrow_selector.Right_Arrow_Rom_inst.data_out_1[11:0].</font>
<font color=#A52A2A>@W:<a href="@W:FX553:@XP_HELP">FX553</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\right_blank_rom.vhd:17:8:17:12:@W:FX553:@XP_MSG">right_blank_rom.vhd(17)</a><!@TM:1733855792> | Could not implement Block ROM for mypattern.my_blank_selector.Right_Arrow_Rom_inst.data_out_1_0[11:0].</font>
<font color=#A52A2A>@W:<a href="@W:FX553:@XP_HELP">FX553</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\red_heart_rom.vhd:17:8:17:12:@W:FX553:@XP_MSG">red_heart_rom.vhd(17)</a><!@TM:1733855792> | Could not implement Block ROM for mypattern.my_heart_selector.Red_Heart_Rom_inst.data_out_1_0[8:0].</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\red_heart_rom.vhd:17:8:17:12:@N:MO106:@XP_MSG">red_heart_rom.vhd(17)</a><!@TM:1733855792> | Found ROM mypattern.my_heart_selector.Red_Heart_Rom_inst.data_out_1_0[8:0] (in view: work.top(synth)) with 256 words by 9 bits.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\right_blank_rom.vhd:17:8:17:12:@N:MO106:@XP_MSG">right_blank_rom.vhd(17)</a><!@TM:1733855792> | Found ROM mypattern.my_blank_selector.Right_Arrow_Rom_inst.data_out_1_0[11:0] (in view: work.top(synth)) with 256 words by 12 bits.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\right_arrow_rom.vhd:17:8:17:12:@N:MO106:@XP_MSG">right_arrow_rom.vhd(17)</a><!@TM:1733855792> | Found ROM mypattern.my_arrow_selector.Right_Arrow_Rom_inst.data_out_1[11:0] (in view: work.top(synth)) with 256 words by 12 bits.

Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 207MB peak: 210MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 267MB peak: 267MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		   -13.95ns		1274 /       277
   2		0h:00m:04s		   -13.95ns		1259 /       277
   3		0h:00m:04s		   -13.95ns		1259 /       277
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_6[7] (in view: work.top(synth)) with 19 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_6[3] (in view: work.top(synth)) with 16 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_6[2] (in view: work.top(synth)) with 15 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_4[2] (in view: work.top(synth)) with 11 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_4[3] (in view: work.top(synth)) with 12 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_6[8] (in view: work.top(synth)) with 12 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_1[6] (in view: work.top(synth)) with 15 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_1[5] (in view: work.top(synth)) with 17 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_3[8] (in view: work.top(synth)) with 8 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_3[6] (in view: work.top(synth)) with 13 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_4[1] (in view: work.top(synth)) with 11 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_3[7] (in view: work.top(synth)) with 11 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_0[5] (in view: work.top(synth)) with 12 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_3[5] (in view: work.top(synth)) with 14 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_3[3] (in view: work.top(synth)) with 9 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_3[2] (in view: work.top(synth)) with 11 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_3[4] (in view: work.top(synth)) with 12 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_0[3] (in view: work.top(synth)) with 8 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_5[2] (in view: work.top(synth)) with 8 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_0[2] (in view: work.top(synth)) with 10 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_1[8] (in view: work.top(synth)) with 10 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_5[3] (in view: work.top(synth)) with 9 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_1[3] (in view: work.top(synth)) with 8 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_1[2] (in view: work.top(synth)) with 10 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_0[6] (in view: work.top(synth)) with 10 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_5[4] (in view: work.top(synth)) with 8 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_5[6] (in view: work.top(synth)) with 10 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_0[4] (in view: work.top(synth)) with 11 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_0[7] (in view: work.top(synth)) with 8 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_1[7] (in view: work.top(synth)) with 13 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_5[7] (in view: work.top(synth)) with 8 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_0[1] (in view: work.top(synth)) with 12 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_1[1] (in view: work.top(synth)) with 11 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\game.vhd:64:4:64:6:@N:FX271:@XP_MSG">game.vhd(64)</a><!@TM:1733855792> | Replicating instance game1.arrow_y_poss_5[1] (in view: work.top(synth)) with 10 loads 1 time to improve timing.
Timing driven replication report
Added 34 Registers via timing driven replication
Added 34 LUTs via timing driven replication

   4		0h:00m:05s		   -11.18ns		1411 /       311
   5		0h:00m:05s		   -11.18ns		1416 /       311
   6		0h:00m:05s		   -11.18ns		1416 /       311


   7		0h:00m:05s		   -10.53ns		1417 /       311
   8		0h:00m:05s		   -10.53ns		1417 /       311
   9		0h:00m:05s		   -10.53ns		1418 /       311

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 277MB peak: 277MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 277MB peak: 277MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 277MB peak: 277MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 277MB peak: 278MB)


Start Writing Netlists (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 225MB peak: 278MB)

Writing Analyst data base Z:\es4\Final-20241122T182447Z-001\Final\impl_1\synwork\Final_impl_1_m.srm
Warning: Found 19 combinational loops!
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net controllerOne.outDataNesOne[7]</font> 
1) instance shift_RNI8B9A[7] (in view: work.NES_controller_1(netlist)), output net outDataNesOne[7] (in view: work.NES_controller_1(netlist))
    net        controllerOne.outDataNesOne[7]
    input  pin controllerOne.shift_RNI8B9A[7]/B
    instance   controllerOne.shift_RNI8B9A[7] (cell LUT4)
    output pin controllerOne.shift_RNI8B9A[7]/Z
    net        game1.shift_RNI8B9A_0[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net controllerOne.outDataNesOne[6]</font> 
2) instance shift_RNI7A9A[6] (in view: work.NES_controller_1(netlist)), output net outDataNesOne[6] (in view: work.NES_controller_1(netlist))
    net        controllerOne.outDataNesOne[6]
    input  pin controllerOne.shift_RNI7A9A[6]/B
    instance   controllerOne.shift_RNI7A9A[6] (cell LUT4)
    output pin controllerOne.shift_RNI7A9A[6]/Z
    net        game1.shift_RNI7A9A_0[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net controllerOne.outDataNesOne[5]</font> 
3) instance shift_RNI699A[5] (in view: work.NES_controller_1(netlist)), output net outDataNesOne[5] (in view: work.NES_controller_1(netlist))
    net        controllerOne.outDataNesOne[5]
    input  pin controllerOne.shift_RNI699A[5]/B
    instance   controllerOne.shift_RNI699A[5] (cell LUT4)
    output pin controllerOne.shift_RNI699A[5]/Z
    net        game1.shift_RNI699A_0[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net controllerOne.outDataNesOne[3]</font> 
4) instance shift_RNI479A[3] (in view: work.NES_controller_1(netlist)), output net outDataNesOne[3] (in view: work.NES_controller_1(netlist))
    net        controllerOne.outDataNesOne[3]
    input  pin controllerOne.shift_RNI479A[3]/B
    instance   controllerOne.shift_RNI479A[3] (cell LUT4)
    output pin controllerOne.shift_RNI479A[3]/Z
    net        game1.shift_RNI479A_0[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net controllerOne.outDataNesOne[4]</font> 
5) instance shift_RNI589A[4] (in view: work.NES_controller_1(netlist)), output net outDataNesOne[4] (in view: work.NES_controller_1(netlist))
    net        controllerOne.outDataNesOne[4]
    input  pin controllerOne.shift_RNI589A[4]/B
    instance   controllerOne.shift_RNI589A[4] (cell LUT4)
    output pin controllerOne.shift_RNI589A[4]/Z
    net        game1.shift_RNI589A_0[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net controllerOne.outDataNesOne[0]</font> 
6) instance shift_RNI149A[0] (in view: work.NES_controller_1(netlist)), output net outDataNesOne[0] (in view: work.NES_controller_1(netlist))
    net        controllerOne.outDataNesOne[0]
    input  pin controllerOne.shift_RNI149A[0]/B
    instance   controllerOne.shift_RNI149A[0] (cell LUT4)
    output pin controllerOne.shift_RNI149A[0]/Z
    net        game1.shift_RNI149A_0[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net controllerOne.outDataNesOne[1]</font> 
7) instance shift_RNI259A[1] (in view: work.NES_controller_1(netlist)), output net outDataNesOne[1] (in view: work.NES_controller_1(netlist))
    net        controllerOne.outDataNesOne[1]
    input  pin controllerOne.shift_RNI259A[1]/B
    instance   controllerOne.shift_RNI259A[1] (cell LUT4)
    output pin controllerOne.shift_RNI259A[1]/Z
    net        game1.shift_RNI259A_0[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net controllerOne.outDataNesOne[2]</font> 
8) instance shift_RNI369A[2] (in view: work.NES_controller_1(netlist)), output net outDataNesOne[2] (in view: work.NES_controller_1(netlist))
    net        controllerOne.outDataNesOne[2]
    input  pin controllerOne.shift_RNI369A[2]/B
    instance   controllerOne.shift_RNI369A[2] (cell LUT4)
    output pin controllerOne.shift_RNI369A[2]/Z
    net        game1.shift_RNI369A_0[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net controllerTwo.outDataNesTwo[2]</font> 
9) instance shift_RNIJLTA[2] (in view: work.NES_controller_0(netlist)), output net outDataNesTwo[2] (in view: work.NES_controller_0(netlist))
    net        controllerTwo.outDataNesTwo[2]
    input  pin controllerTwo.shift_RNIJLTA[2]/B
    instance   controllerTwo.shift_RNIJLTA[2] (cell LUT4)
    output pin controllerTwo.shift_RNIJLTA[2]/Z
    net        game1.shift_RNIJLTA_0[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net controllerTwo.outDataNesTwo[3]</font> 
10) instance shift_RNIKMTA[3] (in view: work.NES_controller_0(netlist)), output net outDataNesTwo[3] (in view: work.NES_controller_0(netlist))
    net        controllerTwo.outDataNesTwo[3]
    input  pin controllerTwo.shift_RNIKMTA[3]/B
    instance   controllerTwo.shift_RNIKMTA[3] (cell LUT4)
    output pin controllerTwo.shift_RNIKMTA[3]/Z
    net        game1.shift_RNIKMTA_0[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net controllerTwo.outDataNesTwo[0]</font> 
11) instance shift_RNIHJTA[0] (in view: work.NES_controller_0(netlist)), output net outDataNesTwo[0] (in view: work.NES_controller_0(netlist))
    net        controllerTwo.outDataNesTwo[0]
    input  pin controllerTwo.shift_RNIHJTA[0]/B
    instance   controllerTwo.shift_RNIHJTA[0] (cell LUT4)
    output pin controllerTwo.shift_RNIHJTA[0]/Z
    net        game1.shift_RNIHJTA_0[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net controllerTwo.outDataNesTwo[1]</font> 
12) instance shift_RNIIKTA[1] (in view: work.NES_controller_0(netlist)), output net outDataNesTwo[1] (in view: work.NES_controller_0(netlist))
    net        controllerTwo.outDataNesTwo[1]
    input  pin controllerTwo.shift_RNIIKTA[1]/B
    instance   controllerTwo.shift_RNIIKTA[1] (cell LUT4)
    output pin controllerTwo.shift_RNIIKTA[1]/Z
    net        game1.shift_RNIIKTA_0[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net controllerTwo.outDataNesTwo[4]</font> 
13) instance shift_RNILNTA[4] (in view: work.NES_controller_0(netlist)), output net outDataNesTwo[4] (in view: work.NES_controller_0(netlist))
    net        controllerTwo.outDataNesTwo[4]
    input  pin controllerTwo.shift_RNILNTA[4]/B
    instance   controllerTwo.shift_RNILNTA[4] (cell LUT4)
    output pin controllerTwo.shift_RNILNTA[4]/Z
    net        game1.shift_RNILNTA_0[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net controllerTwo.outDataNesTwo[5]</font> 
14) instance shift_RNIMOTA[5] (in view: work.NES_controller_0(netlist)), output net outDataNesTwo[5] (in view: work.NES_controller_0(netlist))
    net        controllerTwo.outDataNesTwo[5]
    input  pin controllerTwo.shift_RNIMOTA[5]/B
    instance   controllerTwo.shift_RNIMOTA[5] (cell LUT4)
    output pin controllerTwo.shift_RNIMOTA[5]/Z
    net        game1.shift_RNIMOTA_0[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net controllerTwo.outDataNesTwo[6]</font> 
15) instance shift_RNINPTA[6] (in view: work.NES_controller_0(netlist)), output net outDataNesTwo[6] (in view: work.NES_controller_0(netlist))
    net        controllerTwo.outDataNesTwo[6]
    input  pin controllerTwo.shift_RNINPTA[6]/B
    instance   controllerTwo.shift_RNINPTA[6] (cell LUT4)
    output pin controllerTwo.shift_RNINPTA[6]/Z
    net        game1.shift_RNINPTA_0[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net controllerTwo.outDataNesTwo[7]</font> 
16) instance shift_RNIOQTA[7] (in view: work.NES_controller_0(netlist)), output net outDataNesTwo[7] (in view: work.NES_controller_0(netlist))
    net        controllerTwo.outDataNesTwo[7]
    input  pin controllerTwo.shift_RNIOQTA[7]/B
    instance   controllerTwo.shift_RNIOQTA[7] (cell LUT4)
    output pin controllerTwo.shift_RNIOQTA[7]/Z
    net        game1.shift_RNIOQTA_0[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net mypattern.current_displaying[2]</font> 
17) instance op_or\.6\.result_2_inferred_clock_RNI9HJK2 (in view: work.pattern_gen(netlist)), output net current_displaying[2] (in view: work.pattern_gen(netlist))
    net        mypattern.current_displaying[2]
    input  pin mypattern.op_or\.6\.result_2_inferred_clock_RNICMD11/D
    instance   mypattern.op_or\.6\.result_2_inferred_clock_RNICMD11 (cell LUT4)
    output pin mypattern.op_or\.6\.result_2_inferred_clock_RNICMD11/Z
    net        mypattern.current_displaying_latch[2]
    input  pin mypattern.op_or\.6\.result_2_inferred_clock_RNI9HJK2/B
    instance   mypattern.op_or\.6\.result_2_inferred_clock_RNI9HJK2 (cell LUT4)
    output pin mypattern.op_or\.6\.result_2_inferred_clock_RNI9HJK2/Z
    net        mypattern.current_displaying[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net mypattern.current_displaying[1]</font> 
18) instance op_or\.6\.result_2_inferred_clock_RNI6CP74 (in view: work.pattern_gen(netlist)), output net current_displaying[1] (in view: work.pattern_gen(netlist))
    net        mypattern.current_displaying[1]
    input  pin mypattern.op_or\.6\.result_2_inferred_clock_RNI6CP74/B
    instance   mypattern.op_or\.6\.result_2_inferred_clock_RNI6CP74 (cell LUT4)
    output pin mypattern.op_or\.6\.result_2_inferred_clock_RNI6CP74/Z
    net        mypattern.current_displaying[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net mypattern.current_displaying[0]</font> 
19) instance op_or\.6\.result_2_inferred_clock_RNI4AH16 (in view: work.pattern_gen(netlist)), output net current_displaying[0] (in view: work.pattern_gen(netlist))
    net        mypattern.current_displaying[0]
    input  pin mypattern.op_or\.6\.result_2_inferred_clock_RNIQMLR3/B
    instance   mypattern.op_or\.6\.result_2_inferred_clock_RNIQMLR3 (cell LUT4)
    output pin mypattern.op_or\.6\.result_2_inferred_clock_RNIQMLR3/Z
    net        mypattern.current_displaying_latch[0]
    input  pin mypattern.op_or\.6\.result_2_inferred_clock_RNI4AH16/B
    instance   mypattern.op_or\.6\.result_2_inferred_clock_RNI4AH16 (cell LUT4)
    output pin mypattern.op_or\.6\.result_2_inferred_clock_RNI4AH16/Z
    net        mypattern.current_displaying[0]
End of loops

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 275MB peak: 278MB)

Writing Verilog Simulation files
<font color=#A52A2A>@W:<a href="@W:BW110:@XP_HELP">BW110</a> : <!@TM:1733855792> | Renaming port randomizer due to collision with Verilog/ System Verilog reserved word </font> 
    rand[3:0] --> rand_Z[3:0]

Writing scf file... (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:07s; Memory used current: 276MB peak: 278MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1733855792> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1733855792> | Synopsys Constraint File capacitance units using default value of 1pF  
<font color=#A52A2A>@W:<a href="@W:BW150:@XP_HELP">BW150</a> : <!@TM:1733855792> | Clock NES_controller_0|clock_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated</font> 
<font color=#A52A2A>@W:<a href="@W:BW150:@XP_HELP">BW150</a> : <!@TM:1733855792> | Clock NES_controller_1|clock_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated</font> 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:07s; Memory used current: 276MB peak: 278MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:07s; Memory used current: 276MB peak: 278MB)


Start final timing analysis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 271MB peak: 278MB)

Warning: Found 19 combinational loops!
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net controllerOne.outDataNesOne[7]</font> 
1) instance shift_RNI8B9A[7] (in view: work.NES_controller_1(netlist)), output net outDataNesOne[7] (in view: work.NES_controller_1(netlist))
    net        controllerOne.outDataNesOne[7]
    input  pin controllerOne.shift_RNI8B9A[7]/B
    instance   controllerOne.shift_RNI8B9A[7] (cell LUT4)
    output pin controllerOne.shift_RNI8B9A[7]/Z
    net        game1.shift_RNI8B9A_0[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net controllerOne.outDataNesOne[6]</font> 
2) instance shift_RNI7A9A[6] (in view: work.NES_controller_1(netlist)), output net outDataNesOne[6] (in view: work.NES_controller_1(netlist))
    net        controllerOne.outDataNesOne[6]
    input  pin controllerOne.shift_RNI7A9A[6]/B
    instance   controllerOne.shift_RNI7A9A[6] (cell LUT4)
    output pin controllerOne.shift_RNI7A9A[6]/Z
    net        game1.shift_RNI7A9A_0[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net controllerOne.outDataNesOne[5]</font> 
3) instance shift_RNI699A[5] (in view: work.NES_controller_1(netlist)), output net outDataNesOne[5] (in view: work.NES_controller_1(netlist))
    net        controllerOne.outDataNesOne[5]
    input  pin controllerOne.shift_RNI699A[5]/B
    instance   controllerOne.shift_RNI699A[5] (cell LUT4)
    output pin controllerOne.shift_RNI699A[5]/Z
    net        game1.shift_RNI699A_0[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net controllerOne.outDataNesOne[3]</font> 
4) instance shift_RNI479A[3] (in view: work.NES_controller_1(netlist)), output net outDataNesOne[3] (in view: work.NES_controller_1(netlist))
    net        controllerOne.outDataNesOne[3]
    input  pin controllerOne.shift_RNI479A[3]/B
    instance   controllerOne.shift_RNI479A[3] (cell LUT4)
    output pin controllerOne.shift_RNI479A[3]/Z
    net        game1.shift_RNI479A_0[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net controllerOne.outDataNesOne[4]</font> 
5) instance shift_RNI589A[4] (in view: work.NES_controller_1(netlist)), output net outDataNesOne[4] (in view: work.NES_controller_1(netlist))
    net        controllerOne.outDataNesOne[4]
    input  pin controllerOne.shift_RNI589A[4]/B
    instance   controllerOne.shift_RNI589A[4] (cell LUT4)
    output pin controllerOne.shift_RNI589A[4]/Z
    net        game1.shift_RNI589A_0[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net controllerOne.outDataNesOne[0]</font> 
6) instance shift_RNI149A[0] (in view: work.NES_controller_1(netlist)), output net outDataNesOne[0] (in view: work.NES_controller_1(netlist))
    net        controllerOne.outDataNesOne[0]
    input  pin controllerOne.shift_RNI149A[0]/B
    instance   controllerOne.shift_RNI149A[0] (cell LUT4)
    output pin controllerOne.shift_RNI149A[0]/Z
    net        game1.shift_RNI149A_0[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net controllerOne.outDataNesOne[1]</font> 
7) instance shift_RNI259A[1] (in view: work.NES_controller_1(netlist)), output net outDataNesOne[1] (in view: work.NES_controller_1(netlist))
    net        controllerOne.outDataNesOne[1]
    input  pin controllerOne.shift_RNI259A[1]/B
    instance   controllerOne.shift_RNI259A[1] (cell LUT4)
    output pin controllerOne.shift_RNI259A[1]/Z
    net        game1.shift_RNI259A_0[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net controllerOne.outDataNesOne[2]</font> 
8) instance shift_RNI369A[2] (in view: work.NES_controller_1(netlist)), output net outDataNesOne[2] (in view: work.NES_controller_1(netlist))
    net        controllerOne.outDataNesOne[2]
    input  pin controllerOne.shift_RNI369A[2]/B
    instance   controllerOne.shift_RNI369A[2] (cell LUT4)
    output pin controllerOne.shift_RNI369A[2]/Z
    net        game1.shift_RNI369A_0[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net controllerTwo.outDataNesTwo[2]</font> 
9) instance shift_RNIJLTA[2] (in view: work.NES_controller_0(netlist)), output net outDataNesTwo[2] (in view: work.NES_controller_0(netlist))
    net        controllerTwo.outDataNesTwo[2]
    input  pin controllerTwo.shift_RNIJLTA[2]/B
    instance   controllerTwo.shift_RNIJLTA[2] (cell LUT4)
    output pin controllerTwo.shift_RNIJLTA[2]/Z
    net        game1.shift_RNIJLTA_0[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net controllerTwo.outDataNesTwo[3]</font> 
10) instance shift_RNIKMTA[3] (in view: work.NES_controller_0(netlist)), output net outDataNesTwo[3] (in view: work.NES_controller_0(netlist))
    net        controllerTwo.outDataNesTwo[3]
    input  pin controllerTwo.shift_RNIKMTA[3]/B
    instance   controllerTwo.shift_RNIKMTA[3] (cell LUT4)
    output pin controllerTwo.shift_RNIKMTA[3]/Z
    net        game1.shift_RNIKMTA_0[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net controllerTwo.outDataNesTwo[0]</font> 
11) instance shift_RNIHJTA[0] (in view: work.NES_controller_0(netlist)), output net outDataNesTwo[0] (in view: work.NES_controller_0(netlist))
    net        controllerTwo.outDataNesTwo[0]
    input  pin controllerTwo.shift_RNIHJTA[0]/B
    instance   controllerTwo.shift_RNIHJTA[0] (cell LUT4)
    output pin controllerTwo.shift_RNIHJTA[0]/Z
    net        game1.shift_RNIHJTA_0[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net controllerTwo.outDataNesTwo[1]</font> 
12) instance shift_RNIIKTA[1] (in view: work.NES_controller_0(netlist)), output net outDataNesTwo[1] (in view: work.NES_controller_0(netlist))
    net        controllerTwo.outDataNesTwo[1]
    input  pin controllerTwo.shift_RNIIKTA[1]/B
    instance   controllerTwo.shift_RNIIKTA[1] (cell LUT4)
    output pin controllerTwo.shift_RNIIKTA[1]/Z
    net        game1.shift_RNIIKTA_0[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net controllerTwo.outDataNesTwo[4]</font> 
13) instance shift_RNILNTA[4] (in view: work.NES_controller_0(netlist)), output net outDataNesTwo[4] (in view: work.NES_controller_0(netlist))
    net        controllerTwo.outDataNesTwo[4]
    input  pin controllerTwo.shift_RNILNTA[4]/B
    instance   controllerTwo.shift_RNILNTA[4] (cell LUT4)
    output pin controllerTwo.shift_RNILNTA[4]/Z
    net        game1.shift_RNILNTA_0[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net controllerTwo.outDataNesTwo[5]</font> 
14) instance shift_RNIMOTA[5] (in view: work.NES_controller_0(netlist)), output net outDataNesTwo[5] (in view: work.NES_controller_0(netlist))
    net        controllerTwo.outDataNesTwo[5]
    input  pin controllerTwo.shift_RNIMOTA[5]/B
    instance   controllerTwo.shift_RNIMOTA[5] (cell LUT4)
    output pin controllerTwo.shift_RNIMOTA[5]/Z
    net        game1.shift_RNIMOTA_0[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net controllerTwo.outDataNesTwo[6]</font> 
15) instance shift_RNINPTA[6] (in view: work.NES_controller_0(netlist)), output net outDataNesTwo[6] (in view: work.NES_controller_0(netlist))
    net        controllerTwo.outDataNesTwo[6]
    input  pin controllerTwo.shift_RNINPTA[6]/B
    instance   controllerTwo.shift_RNINPTA[6] (cell LUT4)
    output pin controllerTwo.shift_RNINPTA[6]/Z
    net        game1.shift_RNINPTA_0[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net controllerTwo.outDataNesTwo[7]</font> 
16) instance shift_RNIOQTA[7] (in view: work.NES_controller_0(netlist)), output net outDataNesTwo[7] (in view: work.NES_controller_0(netlist))
    net        controllerTwo.outDataNesTwo[7]
    input  pin controllerTwo.shift_RNIOQTA[7]/B
    instance   controllerTwo.shift_RNIOQTA[7] (cell LUT4)
    output pin controllerTwo.shift_RNIOQTA[7]/Z
    net        game1.shift_RNIOQTA_0[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net mypattern.current_displaying[2]</font> 
17) instance op_or\.6\.result_2_inferred_clock_RNI9HJK2 (in view: work.pattern_gen(netlist)), output net current_displaying[2] (in view: work.pattern_gen(netlist))
    net        mypattern.current_displaying[2]
    input  pin mypattern.op_or\.6\.result_2_inferred_clock_RNICMD11/D
    instance   mypattern.op_or\.6\.result_2_inferred_clock_RNICMD11 (cell LUT4)
    output pin mypattern.op_or\.6\.result_2_inferred_clock_RNICMD11/Z
    net        mypattern.current_displaying_latch[2]
    input  pin mypattern.op_or\.6\.result_2_inferred_clock_RNI9HJK2/B
    instance   mypattern.op_or\.6\.result_2_inferred_clock_RNI9HJK2 (cell LUT4)
    output pin mypattern.op_or\.6\.result_2_inferred_clock_RNI9HJK2/Z
    net        mypattern.current_displaying[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net mypattern.current_displaying[1]</font> 
18) instance op_or\.6\.result_2_inferred_clock_RNI6CP74 (in view: work.pattern_gen(netlist)), output net current_displaying[1] (in view: work.pattern_gen(netlist))
    net        mypattern.current_displaying[1]
    input  pin mypattern.op_or\.6\.result_2_inferred_clock_RNI6CP74/B
    instance   mypattern.op_or\.6\.result_2_inferred_clock_RNI6CP74 (cell LUT4)
    output pin mypattern.op_or\.6\.result_2_inferred_clock_RNI6CP74/Z
    net        mypattern.current_displaying[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1733855792> | Found combinational loop during mapping at net mypattern.current_displaying[0]</font> 
19) instance op_or\.6\.result_2_inferred_clock_RNI4AH16 (in view: work.pattern_gen(netlist)), output net current_displaying[0] (in view: work.pattern_gen(netlist))
    net        mypattern.current_displaying[0]
    input  pin mypattern.op_or\.6\.result_2_inferred_clock_RNIQMLR3/B
    instance   mypattern.op_or\.6\.result_2_inferred_clock_RNIQMLR3 (cell LUT4)
    output pin mypattern.op_or\.6\.result_2_inferred_clock_RNIQMLR3/Z
    net        mypattern.current_displaying_latch[0]
    input  pin mypattern.op_or\.6\.result_2_inferred_clock_RNI4AH16/B
    instance   mypattern.op_or\.6\.result_2_inferred_clock_RNI4AH16 (cell LUT4)
    output pin mypattern.op_or\.6\.result_2_inferred_clock_RNI4AH16/Z
    net        mypattern.current_displaying[0]
End of loops
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="z:\es4\final-20241122t182447z-001\final\mypll\rtl\mypll.v:202:69:202:76:@W:MT246:@XP_MSG">mypll.v(202)</a><!@TM:1733855792> | Blackbox PLL_B is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="z:\es4\final-20241122t182447z-001\final\source\impl_1\randomizer.vhd:26:4:26:7:@W:MT246:@XP_MSG">randomizer.vhd(26)</a><!@TM:1733855792> | Blackbox HSOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1733855792> | Found inferred clock mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net pllinst.lscc_pll_inst.intclk.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1733855792> | Found inferred clock randomizer|clk_inferred_clock with period 5.00ns. Please declare a user-defined clock on net game1.my_randomizer.clk.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1733855792> | Found inferred clock NES_controller_0|op_le_un7_outclock_inferred_clock with period 5.00ns. Please declare a user-defined clock on net controllerTwo.un7_outclock.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1733855792> | Found inferred clock NES_controller_1|op_le_un7_outclock_inferred_clock with period 5.00ns. Please declare a user-defined clock on net controllerOne.un7_outclock.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1733855792> | Found inferred clock pattern_gen|op_or_6_result_2_inferred_clock with period 5.00ns. Please declare a user-defined clock on net mypattern.result_2.</font> 


<a name=timingReport34></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Tue Dec 10 13:36:30 2024
#


Top view:               top
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    Z:\es4\Final-20241122T182447Z-001\Final\impl_1\Final_impl_1_cpe.ldc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1733855792> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1733855792> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary35></a>Performance Summary</a>
*******************


Worst slack in design: -21.383

@N:<a href="@N:MT286:@XP_HELP">MT286</a> : <!@TM:1733855792> | System clock period 0.000 stretches to negative invalid value -- ignoring stretching. 
                                                              Requested     Estimated     Requested     Estimated                 Clock        Clock                
Starting Clock                                                Frequency     Frequency     Period        Period        Slack       Type         Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
NES_controller_0|op_le_un7_outclock_inferred_clock            200.0 MHz     284.2 MHz     5.000         3.519         1.481       inferred     Inferred_clkgroup_0_4
NES_controller_1|op_le_un7_outclock_inferred_clock            200.0 MHz     284.2 MHz     5.000         3.519         1.481       inferred     Inferred_clkgroup_0_6
mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock     200.0 MHz     37.9 MHz      5.000         26.383        -21.383     inferred     Inferred_clkgroup_0_1
pattern_gen|op_or_6_result_2_inferred_clock                   200.0 MHz     NA            5.000         NA            NA          inferred     Inferred_clkgroup_0_7
randomizer|clk_inferred_clock                                 200.0 MHz     211.9 MHz     5.000         4.718         0.282       inferred     Inferred_clkgroup_0_2
System                                                        200.0 MHz     143.8 MHz     5.000         6.952         -1.952      system       system_clkgroup      
====================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships36></a>Clock Relationships</a>
*******************

Clocks                                                                                                                |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                   Ending                                                     |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                     System                                                     |  5.000       5.000    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                     NES_controller_0|op_le_un7_outclock_inferred_clock         |  5.000       -1.952   |  No paths    -      |  No paths    -      |  No paths    -    
System                                                     NES_controller_1|op_le_un7_outclock_inferred_clock         |  5.000       -1.952   |  No paths    -      |  No paths    -      |  No paths    -    
mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock  System                                                     |  5.000       -5.224   |  No paths    -      |  No paths    -      |  No paths    -    
mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock  mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock  |  5.000       -21.383  |  No paths    -      |  No paths    -      |  No paths    -    
randomizer|clk_inferred_clock                              mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
randomizer|clk_inferred_clock                              randomizer|clk_inferred_clock                              |  5.000       0.282    |  No paths    -      |  No paths    -      |  No paths    -    
NES_controller_0|op_le_un7_outclock_inferred_clock         mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
NES_controller_0|op_le_un7_outclock_inferred_clock         NES_controller_0|op_le_un7_outclock_inferred_clock         |  5.000       1.481    |  No paths    -      |  No paths    -      |  No paths    -    
NES_controller_1|op_le_un7_outclock_inferred_clock         mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
NES_controller_1|op_le_un7_outclock_inferred_clock         NES_controller_1|op_le_un7_outclock_inferred_clock         |  5.000       1.481    |  No paths    -      |  No paths    -      |  No paths    -    
==============================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo37></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport38></a>Detailed Report for Clock: NES_controller_0|op_le_un7_outclock_inferred_clock</a>
====================================



<a name=startingSlack39></a>Starting Points with Worst Slack</a>
********************************

                           Starting                                                                                Arrival          
Instance                   Reference                                              Type        Pin     Net          Time        Slack
                           Clock                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------
controllerTwo.shift[0]     NES_controller_0|op_le_un7_outclock_inferred_clock     FD1P3DZ     Q       shift[0]     0.796       1.481
controllerTwo.shift[1]     NES_controller_0|op_le_un7_outclock_inferred_clock     FD1P3DZ     Q       shift[1]     0.796       1.481
controllerTwo.shift[2]     NES_controller_0|op_le_un7_outclock_inferred_clock     FD1P3DZ     Q       shift[2]     0.796       1.481
controllerTwo.shift[3]     NES_controller_0|op_le_un7_outclock_inferred_clock     FD1P3DZ     Q       shift[3]     0.796       1.481
controllerTwo.shift[4]     NES_controller_0|op_le_un7_outclock_inferred_clock     FD1P3DZ     Q       shift[4]     0.796       1.481
controllerTwo.shift[5]     NES_controller_0|op_le_un7_outclock_inferred_clock     FD1P3DZ     Q       shift[5]     0.796       1.481
controllerTwo.shift[6]     NES_controller_0|op_le_un7_outclock_inferred_clock     FD1P3DZ     Q       shift[6]     0.796       1.481
====================================================================================================================================


<a name=endingSlack40></a>Ending Points with Worst Slack</a>
******************************

                           Starting                                                                                Required          
Instance                   Reference                                              Type        Pin     Net          Time         Slack
                           Clock                                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------
controllerTwo.shift[1]     NES_controller_0|op_le_un7_outclock_inferred_clock     FD1P3DZ     D       shift[0]     4.845        1.481
controllerTwo.shift[2]     NES_controller_0|op_le_un7_outclock_inferred_clock     FD1P3DZ     D       shift[1]     4.845        1.481
controllerTwo.shift[3]     NES_controller_0|op_le_un7_outclock_inferred_clock     FD1P3DZ     D       shift[2]     4.845        1.481
controllerTwo.shift[4]     NES_controller_0|op_le_un7_outclock_inferred_clock     FD1P3DZ     D       shift[3]     4.845        1.481
controllerTwo.shift[5]     NES_controller_0|op_le_un7_outclock_inferred_clock     FD1P3DZ     D       shift[4]     4.845        1.481
controllerTwo.shift[6]     NES_controller_0|op_le_un7_outclock_inferred_clock     FD1P3DZ     D       shift[5]     4.845        1.481
controllerTwo.shift[7]     NES_controller_0|op_le_un7_outclock_inferred_clock     FD1P3DZ     D       shift[6]     4.845        1.481
=====================================================================================================================================



<a name=worstPaths41></a>Worst Path Information</a>
<a href="Z:\es4\Final-20241122T182447Z-001\Final\impl_1\Final_impl_1.srr:srsfZ:\es4\Final-20241122T182447Z-001\Final\impl_1\Final_impl_1.srs:fp:138392:138662:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.481

    Number of logic level(s):                0
    Starting point:                          controllerTwo.shift[0] / Q
    Ending point:                            controllerTwo.shift[1] / D
    The start point is clocked by            NES_controller_0|op_le_un7_outclock_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            NES_controller_0|op_le_un7_outclock_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
controllerTwo.shift[0]     FD1P3DZ     Q        Out     0.796     0.796 r     -         
shift[0]                   Net         -        -       2.568     -           2         
controllerTwo.shift[1]     FD1P3DZ     D        In      -         3.364 r     -         
========================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport42></a>Detailed Report for Clock: NES_controller_1|op_le_un7_outclock_inferred_clock</a>
====================================



<a name=startingSlack43></a>Starting Points with Worst Slack</a>
********************************

                           Starting                                                                                Arrival          
Instance                   Reference                                              Type        Pin     Net          Time        Slack
                           Clock                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------
controllerOne.shift[0]     NES_controller_1|op_le_un7_outclock_inferred_clock     FD1P3DZ     Q       shift[0]     0.796       1.481
controllerOne.shift[1]     NES_controller_1|op_le_un7_outclock_inferred_clock     FD1P3DZ     Q       shift[1]     0.796       1.481
controllerOne.shift[2]     NES_controller_1|op_le_un7_outclock_inferred_clock     FD1P3DZ     Q       shift[2]     0.796       1.481
controllerOne.shift[3]     NES_controller_1|op_le_un7_outclock_inferred_clock     FD1P3DZ     Q       shift[3]     0.796       1.481
controllerOne.shift[4]     NES_controller_1|op_le_un7_outclock_inferred_clock     FD1P3DZ     Q       shift[4]     0.796       1.481
controllerOne.shift[5]     NES_controller_1|op_le_un7_outclock_inferred_clock     FD1P3DZ     Q       shift[5]     0.796       1.481
controllerOne.shift[6]     NES_controller_1|op_le_un7_outclock_inferred_clock     FD1P3DZ     Q       shift[6]     0.796       1.481
====================================================================================================================================


<a name=endingSlack44></a>Ending Points with Worst Slack</a>
******************************

                           Starting                                                                                Required          
Instance                   Reference                                              Type        Pin     Net          Time         Slack
                           Clock                                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------
controllerOne.shift[1]     NES_controller_1|op_le_un7_outclock_inferred_clock     FD1P3DZ     D       shift[0]     4.845        1.481
controllerOne.shift[2]     NES_controller_1|op_le_un7_outclock_inferred_clock     FD1P3DZ     D       shift[1]     4.845        1.481
controllerOne.shift[3]     NES_controller_1|op_le_un7_outclock_inferred_clock     FD1P3DZ     D       shift[2]     4.845        1.481
controllerOne.shift[4]     NES_controller_1|op_le_un7_outclock_inferred_clock     FD1P3DZ     D       shift[3]     4.845        1.481
controllerOne.shift[5]     NES_controller_1|op_le_un7_outclock_inferred_clock     FD1P3DZ     D       shift[4]     4.845        1.481
controllerOne.shift[6]     NES_controller_1|op_le_un7_outclock_inferred_clock     FD1P3DZ     D       shift[5]     4.845        1.481
controllerOne.shift[7]     NES_controller_1|op_le_un7_outclock_inferred_clock     FD1P3DZ     D       shift[6]     4.845        1.481
=====================================================================================================================================



<a name=worstPaths45></a>Worst Path Information</a>
<a href="Z:\es4\Final-20241122T182447Z-001\Final\impl_1\Final_impl_1.srr:srsfZ:\es4\Final-20241122T182447Z-001\Final\impl_1\Final_impl_1.srs:fp:143765:144035:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.481

    Number of logic level(s):                0
    Starting point:                          controllerOne.shift[0] / Q
    Ending point:                            controllerOne.shift[1] / D
    The start point is clocked by            NES_controller_1|op_le_un7_outclock_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            NES_controller_1|op_le_un7_outclock_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
controllerOne.shift[0]     FD1P3DZ     Q        Out     0.796     0.796 r     -         
shift[0]                   Net         -        -       2.568     -           2         
controllerOne.shift[1]     FD1P3DZ     D        In      -         3.364 r     -         
========================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport46></a>Detailed Report for Clock: mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock</a>
====================================



<a name=startingSlack47></a>Starting Points with Worst Slack</a>
********************************

                              Starting                                                                                              Arrival            
Instance                      Reference                                                     Type        Pin     Net                 Time        Slack  
                              Clock                                                                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------------------
controllerOne.counter[10]     mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock     FD1P3DZ     Q       dropCounter[10]     0.796       -21.383
controllerOne.counter[11]     mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock     FD1P3DZ     Q       dropCounter[11]     0.796       -21.311
controllerOne.counter[13]     mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock     FD1P3DZ     Q       dropCounter[13]     0.796       -21.290
controllerOne.counter[16]     mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock     FD1P3DZ     Q       dropCounter[16]     0.796       -21.280
controllerOne.counter[14]     mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock     FD1P3DZ     Q       dropCounter[14]     0.796       -21.218
controllerOne.counter[17]     mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock     FD1P3DZ     Q       dropCounter[17]     0.796       -21.187
controllerOne.counter[18]     mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock     FD1P3DZ     Q       dropCounter[18]     0.796       -21.187
controllerOne.counter[19]     mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock     FD1P3DZ     Q       dropCounter[19]     0.796       -21.094
controllerOne.counter[9]      mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock     FD1P3DZ     Q       dropCounter[9]      0.796       -19.454
controllerOne.counter[15]     mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock     FD1P3DZ     Q       dropCounter[15]     0.796       -19.382
=======================================================================================================================================================


<a name=endingSlack48></a>Ending Points with Worst Slack</a>
******************************

                                     Starting                                                                                                            Required            
Instance                             Reference                                                     Type        Pin     Net                               Time         Slack  
                                     Clock                                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
game1.arrow_y_poss_6_esr[8]          mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock     FD1P3IZ     SP      arrow_y_poss_6_0_sqmuxa_1_i_0     4.845        -11.366
game1.arrow_y_poss_6_fast_esr[8]     mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock     FD1P3IZ     SP      arrow_y_poss_6_0_sqmuxa_1_i_0     4.845        -11.366
game1.arrow_y_poss_7[1]              mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock     FD1P3IZ     D       arrow_y_poss_7_en[1]              4.845        -9.664 
game1.arrow_y_poss_7_esr[8]          mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock     FD1P3IZ     SP      arrow_y_poss_7_0_sqmuxa_1_i_0     4.845        -9.664 
game1.arrow_y_poss_7[2]              mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock     FD1P3IZ     D       arrow_y_poss_7_en[2]              4.845        -9.633 
game1.arrow_y_poss_7[3]              mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock     FD1P3IZ     D       arrow_y_poss_7_en[3]              4.845        -9.633 
game1.arrow_y_poss_7[4]              mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock     FD1P3IZ     D       arrow_y_poss_7_en[4]              4.845        -9.633 
game1.arrow_y_poss_7[5]              mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock     FD1P3IZ     D       arrow_y_poss_7_en[5]              4.845        -9.633 
game1.arrow_y_poss_7[6]              mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock     FD1P3IZ     D       arrow_y_poss_7_en[6]              4.845        -9.633 
game1.arrow_y_poss_5[1]              mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock     FD1P3IZ     D       arrow_y_poss_5_en[1]              4.845        -9.561 
=============================================================================================================================================================================



<a name=worstPaths49></a>Worst Path Information</a>
<a href="Z:\es4\Final-20241122T182447Z-001\Final\impl_1\Final_impl_1.srr:srsfZ:\es4\Final-20241122T182447Z-001\Final\impl_1\Final_impl_1.srs:fp:150959:155834:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      26.228
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -21.383

    Number of logic level(s):                12
    Starting point:                          controllerOne.counter[10] / Q
    Ending point:                            game1.checkFailOne / D
    The start point is clocked by            mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                           Pin      Pin               Arrival      No. of    
Name                                                         Type        Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
controllerOne.counter[10]                                    FD1P3DZ     Q        Out     0.796     0.796 f      -         
dropCounter[10]                                              Net         -        -       1.599     -            3         
game1.g0_4                                                   LUT4        A        In      -         2.395 f      -         
game1.g0_4                                                   LUT4        Z        Out     0.661     3.056 r      -         
g0_5                                                         Net         -        -       1.371     -            1         
game1.g0_1                                                   LUT4        C        In      -         4.427 r      -         
game1.g0_1                                                   LUT4        Z        Out     0.558     4.986 r      -         
N_23_mux                                                     Net         -        -       1.371     -            2         
game1.N_24_i                                                 LUT4        A        In      -         6.356 r      -         
game1.N_24_i                                                 LUT4        Z        Out     0.569     6.925 f      -         
N_24_i                                                       Net         -        -       1.371     -            4         
controllerOne.op_le\.un7_outclock_inferred_clock_RNI71K9     LUT4        A        In      -         8.296 f      -         
controllerOne.op_le\.un7_outclock_inferred_clock_RNI71K9     LUT4        Z        Out     0.661     8.957 r      -         
un7_outclock_i                                               Net         -        -       1.371     -            9         
controllerOne.shift_RNI8B9A[7]                               LUT4        A        In      -         10.329 r     -         
controllerOne.shift_RNI8B9A[7]                               LUT4        Z        Out     0.661     10.990 r     -         
outDataNesOne[7]                                             Net         -        -       1.371     -            5         
game1.pressedarrowone4_1                                     LUT4        A        In      -         12.361 r     -         
game1.pressedarrowone4_1                                     LUT4        Z        Out     0.661     13.023 r     -         
guardOnee_0_5                                                Net         -        -       1.371     -            2         
game1.pressedarrowone4                                       LUT4        A        In      -         14.393 r     -         
game1.pressedarrowone4                                       LUT4        Z        Out     0.661     15.055 r     -         
pressedarrowone4                                             Net         -        -       1.371     -            1         
game1.un1_pressedarrowone2_0                                 LUT4        B        In      -         16.426 r     -         
game1.un1_pressedarrowone2_0                                 LUT4        Z        Out     0.558     16.984 f     -         
un1_pressedarrowone2_0_0                                     Net         -        -       1.371     -            1         
game1.un1_pressedarrowone2                                   LUT4        C        In      -         18.355 f     -         
game1.un1_pressedarrowone2                                   LUT4        Z        Out     0.517     18.872 f     -         
un1_pressedarrowone2_0                                       Net         -        -       1.371     -            2         
game1.checkFailOne_RNO_2                                     LUT4        B        In      -         20.243 f     -         
game1.checkFailOne_RNO_2                                     LUT4        Z        Out     0.589     20.832 r     -         
checkFailOne_0_sqmuxa                                        Net         -        -       1.371     -            1         
game1.checkFailOne_RNO_1                                     LUT4        B        In      -         22.203 r     -         
game1.checkFailOne_RNO_1                                     LUT4        Z        Out     0.589     22.792 r     -         
un1_arrow_types_3_1_sqmuxa_1_0_i                             Net         -        -       1.371     -            1         
game1.checkFailOne_RNO                                       LUT4        C        In      -         24.163 r     -         
game1.checkFailOne_RNO                                       LUT4        Z        Out     0.558     24.721 r     -         
checkFailOne_set                                             Net         -        -       1.507     -            1         
game1.checkFailOne                                           FD1P3IZ     D        In      -         26.228 r     -         
===========================================================================================================================
Total path delay (propagation time + setup) of 26.383 is 8.196(31.1%) logic and 18.187(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      26.187
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -21.342

    Number of logic level(s):                12
    Starting point:                          controllerOne.counter[10] / Q
    Ending point:                            game1.checkFailOne / D
    The start point is clocked by            mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                           Pin      Pin               Arrival      No. of    
Name                                                         Type        Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
controllerOne.counter[10]                                    FD1P3DZ     Q        Out     0.796     0.796 f      -         
dropCounter[10]                                              Net         -        -       1.599     -            3         
game1.g0_4                                                   LUT4        A        In      -         2.395 f      -         
game1.g0_4                                                   LUT4        Z        Out     0.661     3.056 r      -         
g0_5                                                         Net         -        -       1.371     -            1         
game1.g0_1                                                   LUT4        C        In      -         4.427 r      -         
game1.g0_1                                                   LUT4        Z        Out     0.558     4.986 r      -         
N_23_mux                                                     Net         -        -       1.371     -            2         
game1.N_24_i                                                 LUT4        A        In      -         6.356 r      -         
game1.N_24_i                                                 LUT4        Z        Out     0.569     6.925 f      -         
N_24_i                                                       Net         -        -       1.371     -            4         
controllerOne.op_le\.un7_outclock_inferred_clock_RNI71K9     LUT4        A        In      -         8.296 f      -         
controllerOne.op_le\.un7_outclock_inferred_clock_RNI71K9     LUT4        Z        Out     0.661     8.957 r      -         
un7_outclock_i                                               Net         -        -       1.371     -            9         
controllerOne.shift_RNI369A[2]                               LUT4        A        In      -         10.329 r     -         
controllerOne.shift_RNI369A[2]                               LUT4        Z        Out     0.661     10.990 r     -         
outDataNesOne[2]                                             Net         -        -       1.371     -            6         
game1.pressedarrowone4_1_0                                   LUT4        A        In      -         12.361 r     -         
game1.pressedarrowone4_1_0                                   LUT4        Z        Out     0.661     13.023 r     -         
pressedarrowone4_1                                           Net         -        -       1.371     -            2         
game1.pressedarrowone5_3                                     LUT4        A        In      -         14.393 r     -         
game1.pressedarrowone5_3                                     LUT4        Z        Out     0.661     15.055 r     -         
pressedarrowone5_3                                           Net         -        -       1.371     -            1         
game1.un1_pressedarrowone2_0                                 LUT4        C        In      -         16.426 r     -         
game1.un1_pressedarrowone2_0                                 LUT4        Z        Out     0.517     16.943 f     -         
un1_pressedarrowone2_0_0                                     Net         -        -       1.371     -            1         
game1.un1_pressedarrowone2                                   LUT4        C        In      -         18.314 f     -         
game1.un1_pressedarrowone2                                   LUT4        Z        Out     0.517     18.831 f     -         
un1_pressedarrowone2_0                                       Net         -        -       1.371     -            2         
game1.checkFailOne_RNO_2                                     LUT4        B        In      -         20.202 f     -         
game1.checkFailOne_RNO_2                                     LUT4        Z        Out     0.589     20.791 r     -         
checkFailOne_0_sqmuxa                                        Net         -        -       1.371     -            1         
game1.checkFailOne_RNO_1                                     LUT4        B        In      -         22.162 r     -         
game1.checkFailOne_RNO_1                                     LUT4        Z        Out     0.589     22.751 r     -         
un1_arrow_types_3_1_sqmuxa_1_0_i                             Net         -        -       1.371     -            1         
game1.checkFailOne_RNO                                       LUT4        C        In      -         24.122 r     -         
game1.checkFailOne_RNO                                       LUT4        Z        Out     0.558     24.680 r     -         
checkFailOne_set                                             Net         -        -       1.507     -            1         
game1.checkFailOne                                           FD1P3IZ     D        In      -         26.187 r     -         
===========================================================================================================================
Total path delay (propagation time + setup) of 26.342 is 8.155(31.0%) logic and 18.187(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      26.156
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -21.311

    Number of logic level(s):                12
    Starting point:                          controllerOne.counter[11] / Q
    Ending point:                            game1.checkFailOne / D
    The start point is clocked by            mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                           Pin      Pin               Arrival      No. of    
Name                                                         Type        Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
controllerOne.counter[11]                                    FD1P3DZ     Q        Out     0.796     0.796 f      -         
dropCounter[11]                                              Net         -        -       1.599     -            3         
game1.g0_4                                                   LUT4        B        In      -         2.395 f      -         
game1.g0_4                                                   LUT4        Z        Out     0.589     2.984 r      -         
g0_5                                                         Net         -        -       1.371     -            1         
game1.g0_1                                                   LUT4        C        In      -         4.355 r      -         
game1.g0_1                                                   LUT4        Z        Out     0.558     4.913 r      -         
N_23_mux                                                     Net         -        -       1.371     -            2         
game1.N_24_i                                                 LUT4        A        In      -         6.284 r      -         
game1.N_24_i                                                 LUT4        Z        Out     0.569     6.853 f      -         
N_24_i                                                       Net         -        -       1.371     -            4         
controllerOne.op_le\.un7_outclock_inferred_clock_RNI71K9     LUT4        A        In      -         8.224 f      -         
controllerOne.op_le\.un7_outclock_inferred_clock_RNI71K9     LUT4        Z        Out     0.661     8.885 r      -         
un7_outclock_i                                               Net         -        -       1.371     -            9         
controllerOne.shift_RNI8B9A[7]                               LUT4        A        In      -         10.256 r     -         
controllerOne.shift_RNI8B9A[7]                               LUT4        Z        Out     0.661     10.918 r     -         
outDataNesOne[7]                                             Net         -        -       1.371     -            5         
game1.pressedarrowone4_1                                     LUT4        A        In      -         12.289 r     -         
game1.pressedarrowone4_1                                     LUT4        Z        Out     0.661     12.950 r     -         
guardOnee_0_5                                                Net         -        -       1.371     -            2         
game1.pressedarrowone4                                       LUT4        A        In      -         14.321 r     -         
game1.pressedarrowone4                                       LUT4        Z        Out     0.661     14.983 r     -         
pressedarrowone4                                             Net         -        -       1.371     -            1         
game1.un1_pressedarrowone2_0                                 LUT4        B        In      -         16.354 r     -         
game1.un1_pressedarrowone2_0                                 LUT4        Z        Out     0.558     16.912 f     -         
un1_pressedarrowone2_0_0                                     Net         -        -       1.371     -            1         
game1.un1_pressedarrowone2                                   LUT4        C        In      -         18.283 f     -         
game1.un1_pressedarrowone2                                   LUT4        Z        Out     0.517     18.800 f     -         
un1_pressedarrowone2_0                                       Net         -        -       1.371     -            2         
game1.checkFailOne_RNO_2                                     LUT4        B        In      -         20.171 f     -         
game1.checkFailOne_RNO_2                                     LUT4        Z        Out     0.589     20.760 r     -         
checkFailOne_0_sqmuxa                                        Net         -        -       1.371     -            1         
game1.checkFailOne_RNO_1                                     LUT4        B        In      -         22.131 r     -         
game1.checkFailOne_RNO_1                                     LUT4        Z        Out     0.589     22.720 r     -         
un1_arrow_types_3_1_sqmuxa_1_0_i                             Net         -        -       1.371     -            1         
game1.checkFailOne_RNO                                       LUT4        C        In      -         24.091 r     -         
game1.checkFailOne_RNO                                       LUT4        Z        Out     0.558     24.649 r     -         
checkFailOne_set                                             Net         -        -       1.507     -            1         
game1.checkFailOne                                           FD1P3IZ     D        In      -         26.156 r     -         
===========================================================================================================================
Total path delay (propagation time + setup) of 26.311 is 8.124(30.9%) logic and 18.187(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      26.156
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -21.311

    Number of logic level(s):                12
    Starting point:                          controllerOne.counter[10] / Q
    Ending point:                            game1.checkFailOne / D
    The start point is clocked by            mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                           Pin      Pin               Arrival      No. of    
Name                                                         Type        Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
controllerOne.counter[10]                                    FD1P3DZ     Q        Out     0.796     0.796 f      -         
dropCounter[10]                                              Net         -        -       1.599     -            3         
game1.g0_4                                                   LUT4        A        In      -         2.395 f      -         
game1.g0_4                                                   LUT4        Z        Out     0.661     3.056 r      -         
g0_5                                                         Net         -        -       1.371     -            1         
game1.g0_1                                                   LUT4        C        In      -         4.427 r      -         
game1.g0_1                                                   LUT4        Z        Out     0.558     4.986 r      -         
N_23_mux                                                     Net         -        -       1.371     -            2         
game1.N_24_i                                                 LUT4        A        In      -         6.356 r      -         
game1.N_24_i                                                 LUT4        Z        Out     0.569     6.925 f      -         
N_24_i                                                       Net         -        -       1.371     -            4         
controllerOne.op_le\.un7_outclock_inferred_clock_RNI71K9     LUT4        A        In      -         8.296 f      -         
controllerOne.op_le\.un7_outclock_inferred_clock_RNI71K9     LUT4        Z        Out     0.661     8.957 r      -         
un7_outclock_i                                               Net         -        -       1.371     -            9         
controllerOne.shift_RNI7A9A[6]                               LUT4        A        In      -         10.329 r     -         
controllerOne.shift_RNI7A9A[6]                               LUT4        Z        Out     0.661     10.990 r     -         
outDataNesOne[6]                                             Net         -        -       1.371     -            3         
game1.pressedarrowone4_1                                     LUT4        B        In      -         12.361 r     -         
game1.pressedarrowone4_1                                     LUT4        Z        Out     0.589     12.950 r     -         
guardOnee_0_5                                                Net         -        -       1.371     -            2         
game1.pressedarrowone4                                       LUT4        A        In      -         14.321 r     -         
game1.pressedarrowone4                                       LUT4        Z        Out     0.661     14.983 r     -         
pressedarrowone4                                             Net         -        -       1.371     -            1         
game1.un1_pressedarrowone2_0                                 LUT4        B        In      -         16.354 r     -         
game1.un1_pressedarrowone2_0                                 LUT4        Z        Out     0.558     16.912 f     -         
un1_pressedarrowone2_0_0                                     Net         -        -       1.371     -            1         
game1.un1_pressedarrowone2                                   LUT4        C        In      -         18.283 f     -         
game1.un1_pressedarrowone2                                   LUT4        Z        Out     0.517     18.800 f     -         
un1_pressedarrowone2_0                                       Net         -        -       1.371     -            2         
game1.checkFailOne_RNO_2                                     LUT4        B        In      -         20.171 f     -         
game1.checkFailOne_RNO_2                                     LUT4        Z        Out     0.589     20.760 r     -         
checkFailOne_0_sqmuxa                                        Net         -        -       1.371     -            1         
game1.checkFailOne_RNO_1                                     LUT4        B        In      -         22.131 r     -         
game1.checkFailOne_RNO_1                                     LUT4        Z        Out     0.589     22.720 r     -         
un1_arrow_types_3_1_sqmuxa_1_0_i                             Net         -        -       1.371     -            1         
game1.checkFailOne_RNO                                       LUT4        C        In      -         24.091 r     -         
game1.checkFailOne_RNO                                       LUT4        Z        Out     0.558     24.649 r     -         
checkFailOne_set                                             Net         -        -       1.507     -            1         
game1.checkFailOne                                           FD1P3IZ     D        In      -         26.156 r     -         
===========================================================================================================================
Total path delay (propagation time + setup) of 26.311 is 8.124(30.9%) logic and 18.187(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      26.156
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -21.311

    Number of logic level(s):                12
    Starting point:                          controllerOne.counter[10] / Q
    Ending point:                            game1.checkFailOne / D
    The start point is clocked by            mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                           Pin      Pin               Arrival      No. of    
Name                                                         Type        Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
controllerOne.counter[10]                                    FD1P3DZ     Q        Out     0.796     0.796 f      -         
dropCounter[10]                                              Net         -        -       1.599     -            3         
game1.g0_4                                                   LUT4        A        In      -         2.395 f      -         
game1.g0_4                                                   LUT4        Z        Out     0.661     3.056 r      -         
g0_5                                                         Net         -        -       1.371     -            1         
game1.g0_1                                                   LUT4        C        In      -         4.427 r      -         
game1.g0_1                                                   LUT4        Z        Out     0.558     4.986 r      -         
N_23_mux                                                     Net         -        -       1.371     -            2         
game1.N_24_i                                                 LUT4        A        In      -         6.356 r      -         
game1.N_24_i                                                 LUT4        Z        Out     0.569     6.925 f      -         
N_24_i                                                       Net         -        -       1.371     -            4         
controllerOne.op_le\.un7_outclock_inferred_clock_RNI71K9     LUT4        A        In      -         8.296 f      -         
controllerOne.op_le\.un7_outclock_inferred_clock_RNI71K9     LUT4        Z        Out     0.661     8.957 r      -         
un7_outclock_i                                               Net         -        -       1.371     -            9         
controllerOne.shift_RNI369A[2]                               LUT4        A        In      -         10.329 r     -         
controllerOne.shift_RNI369A[2]                               LUT4        Z        Out     0.661     10.990 r     -         
outDataNesOne[2]                                             Net         -        -       1.371     -            6         
game1.pressedarrowone4_1_0                                   LUT4        A        In      -         12.361 r     -         
game1.pressedarrowone4_1_0                                   LUT4        Z        Out     0.661     13.023 r     -         
pressedarrowone4_1                                           Net         -        -       1.371     -            2         
game1.pressedarrowone4                                       LUT4        B        In      -         14.393 r     -         
game1.pressedarrowone4                                       LUT4        Z        Out     0.589     14.983 r     -         
pressedarrowone4                                             Net         -        -       1.371     -            1         
game1.un1_pressedarrowone2_0                                 LUT4        B        In      -         16.354 r     -         
game1.un1_pressedarrowone2_0                                 LUT4        Z        Out     0.558     16.912 f     -         
un1_pressedarrowone2_0_0                                     Net         -        -       1.371     -            1         
game1.un1_pressedarrowone2                                   LUT4        C        In      -         18.283 f     -         
game1.un1_pressedarrowone2                                   LUT4        Z        Out     0.517     18.800 f     -         
un1_pressedarrowone2_0                                       Net         -        -       1.371     -            2         
game1.checkFailOne_RNO_2                                     LUT4        B        In      -         20.171 f     -         
game1.checkFailOne_RNO_2                                     LUT4        Z        Out     0.589     20.760 r     -         
checkFailOne_0_sqmuxa                                        Net         -        -       1.371     -            1         
game1.checkFailOne_RNO_1                                     LUT4        B        In      -         22.131 r     -         
game1.checkFailOne_RNO_1                                     LUT4        Z        Out     0.589     22.720 r     -         
un1_arrow_types_3_1_sqmuxa_1_0_i                             Net         -        -       1.371     -            1         
game1.checkFailOne_RNO                                       LUT4        C        In      -         24.091 r     -         
game1.checkFailOne_RNO                                       LUT4        Z        Out     0.558     24.649 r     -         
checkFailOne_set                                             Net         -        -       1.507     -            1         
game1.checkFailOne                                           FD1P3IZ     D        In      -         26.156 r     -         
===========================================================================================================================
Total path delay (propagation time + setup) of 26.311 is 8.124(30.9%) logic and 18.187(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport50></a>Detailed Report for Clock: randomizer|clk_inferred_clock</a>
====================================



<a name=startingSlack51></a>Starting Points with Worst Slack</a>
********************************

                                   Starting                                                             Arrival          
Instance                           Reference                         Type        Pin     Net            Time        Slack
                                   Clock                                                                                 
-------------------------------------------------------------------------------------------------------------------------
game1.my_randomizer.counter[0]     randomizer|clk_inferred_clock     FD1P3DZ     Q       CO0            0.796       0.282
game1.my_randomizer.counter[1]     randomizer|clk_inferred_clock     FD1P3DZ     Q       counter[1]     0.796       0.354
=========================================================================================================================


<a name=endingSlack52></a>Ending Points with Worst Slack</a>
******************************

                                   Starting                                                                 Required          
Instance                           Reference                         Type        Pin     Net                Time         Slack
                                   Clock                                                                                      
------------------------------------------------------------------------------------------------------------------------------
game1.my_randomizer.counter[0]     randomizer|clk_inferred_clock     FD1P3DZ     D       CO0_i              4.845        0.282
game1.my_randomizer.counter[1]     randomizer|clk_inferred_clock     FD1P3DZ     D       counter_RNO[1]     4.845        0.282
==============================================================================================================================



<a name=worstPaths53></a>Worst Path Information</a>
<a href="Z:\es4\Final-20241122T182447Z-001\Final\impl_1\Final_impl_1.srr:srsfZ:\es4\Final-20241122T182447Z-001\Final\impl_1\Final_impl_1.srs:fp:185672:186284:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.282

    Number of logic level(s):                1
    Starting point:                          game1.my_randomizer.counter[0] / Q
    Ending point:                            game1.my_randomizer.counter[1] / D
    The start point is clocked by            randomizer|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            randomizer|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
game1.my_randomizer.counter[0]         FD1P3DZ     Q        Out     0.796     0.796 r     -         
CO0                                    Net         -        -       1.599     -           6         
game1.my_randomizer.counter_RNO[1]     LUT4        A        In      -         2.395 r     -         
game1.my_randomizer.counter_RNO[1]     LUT4        Z        Out     0.661     3.056 r     -         
counter_RNO[1]                         Net         -        -       1.507     -           1         
game1.my_randomizer.counter[1]         FD1P3DZ     D        In      -         4.563 r     -         
====================================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport54></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack55></a>Starting Points with Worst Slack</a>
********************************

                                  Starting                                              Arrival           
Instance                          Reference     Type      Pin          Net              Time        Slack 
                                  Clock                                                                   
----------------------------------------------------------------------------------------------------------
dataNesOne_ibuf                   System        IB        O            dataNesOne_c     0.000       -1.952
dataNesTwo_ibuf                   System        IB        O            dataNesTwo_c     0.000       -1.952
pllinst.lscc_pll_inst.u_PLL_B     System        PLL_B     INTFBOUT     intfbout_w       0.000       5.000 
pllinst.lscc_pll_inst.u_PLL_B     System        PLL_B     OUTCORE      vgaclkout_c      0.000       5.000 
vgaclk_ibuf                       System        IB        O            vgaclk_c         0.000       5.000 
==========================================================================================================


<a name=endingSlack56></a>Ending Points with Worst Slack</a>
******************************

                                  Starting                                                    Required           
Instance                          Reference     Type        Pin              Net              Time         Slack 
                                  Clock                                                                          
-----------------------------------------------------------------------------------------------------------------
controllerTwo.shift[0]            System        FD1P3DZ     D                dataNesTwo_c     4.845        -1.952
controllerOne.shift[0]            System        FD1P3DZ     D                dataNesOne_c     4.845        -1.952
pllinst.lscc_pll_inst.u_PLL_B     System        PLL_B       FEEDBACK         intfbout_w       5.000        5.000 
pllinst.lscc_pll_inst.u_PLL_B     System        PLL_B       REFERENCECLK     vgaclk_c         5.000        5.000 
vgaclkout_obuf                    System        OB          I                vgaclkout_c      5.000        5.000 
=================================================================================================================



<a name=worstPaths57></a>Worst Path Information</a>
<a href="Z:\es4\Final-20241122T182447Z-001\Final\impl_1\Final_impl_1.srr:srsfZ:\es4\Final-20241122T182447Z-001\Final\impl_1\Final_impl_1.srs:fp:190313:190583:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      6.797
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.952

    Number of logic level(s):                0
    Starting point:                          dataNesOne_ibuf / O
    Ending point:                            controllerOne.shift[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            NES_controller_1|op_le_un7_outclock_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
dataNesOne_ibuf            IB          O        Out     0.000     0.000 r     -         
dataNesOne_c               Net         -        -       6.797     -           1         
controllerOne.shift[0]     FD1P3DZ     D        In      -         6.797 r     -         
========================================================================================
Total path delay (propagation time + setup) of 6.952 is 0.155(2.2%) logic and 6.797(97.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      6.797
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.952

    Number of logic level(s):                0
    Starting point:                          dataNesTwo_ibuf / O
    Ending point:                            controllerTwo.shift[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            NES_controller_0|op_le_un7_outclock_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
dataNesTwo_ibuf            IB          O        Out     0.000     0.000 r     -         
dataNesTwo_c               Net         -        -       6.797     -           1         
controllerTwo.shift[0]     FD1P3DZ     D        In      -         6.797 r     -         
========================================================================================
Total path delay (propagation time + setup) of 6.952 is 0.155(2.2%) logic and 6.797(97.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      0.000
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.000

    Number of logic level(s):                0
    Starting point:                          pllinst.lscc_pll_inst.u_PLL_B / INTFBOUT
    Ending point:                            pllinst.lscc_pll_inst.u_PLL_B / FEEDBACK
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                              Pin          Pin               Arrival     No. of    
Name                              Type      Name         Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
pllinst.lscc_pll_inst.u_PLL_B     PLL_B     INTFBOUT     Out     0.000     0.000 r     -         
intfbout_w                        Net       -            -       0.000     -           1         
pllinst.lscc_pll_inst.u_PLL_B     PLL_B     FEEDBACK     In      -         0.000 r     -         
=================================================================================================
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      0.000
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.000

    Number of logic level(s):                0
    Starting point:                          pllinst.lscc_pll_inst.u_PLL_B / OUTCORE
    Ending point:                            vgaclkout_obuf / I
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                              Pin         Pin               Arrival     No. of    
Name                              Type      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
pllinst.lscc_pll_inst.u_PLL_B     PLL_B     OUTCORE     Out     0.000     0.000 r     -         
vgaclkout_c                       Net       -           -       0.000     -           1         
vgaclkout_obuf                    OB        I           In      -         0.000 r     -         
================================================================================================
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      0.000
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.000

    Number of logic level(s):                0
    Starting point:                          vgaclk_ibuf / O
    Ending point:                            pllinst.lscc_pll_inst.u_PLL_B / REFERENCECLK
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                              Pin              Pin               Arrival     No. of    
Name                              Type      Name             Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
vgaclk_ibuf                       IB        O                Out     0.000     0.000 r     -         
vgaclk_c                          Net       -                -       0.000     -           1         
pllinst.lscc_pll_inst.u_PLL_B     PLL_B     REFERENCECLK     In      -         0.000 r     -         
=====================================================================================================
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:08s; Memory used current: 272MB peak: 278MB)


Finished timing report (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:08s; Memory used current: 272MB peak: 278MB)

---------------------------------------
<a name=resourceUsage58></a>Resource Usage Report for top </a>

Mapping to part: ice40up5ksg48i-6
Cell usage:
CCU2_B          239 uses
FD1P3DZ         201 uses
FD1P3IZ         110 uses
HSOSC           1 use
INV             38 uses
PLL_B           1 use
VHI             28 uses
VLO             28 uses
LUT4            1097 uses

I/O ports: 13
I/O primitives: 13
IB             3 uses
OB             10 uses

I/O Register bits:                  0
Register bits not including I/Os:   311 of 5280 (5%)
Total load per clock:
   mypll_ipgen_lscc_pll_Z1_layer1|outglobal_o_inferred_clock: 293
   randomizer|clk_inferred_clock: 2
   NES_controller_0|op_le_un7_outclock_inferred_clock: 2
   NES_controller_1|op_le_un7_outclock_inferred_clock: 2
   pattern_gen|op_or_6_result_2_inferred_clock: 4

@S |Mapping Summary:
Total  LUTs: 1097 (20%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed LUTs 1097 = 1097 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:08s; Memory used current: 71MB peak: 278MB)

Process took 0h:00m:11s realtime, 0h:00m:08s cputime
# Tue Dec 10 13:36:32 2024

###########################################################]

</pre></samp></body></html>
