<?xml version="1.0" encoding="utf-8"?>
<html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd">
    <head><title></title>
    </head>
<h1 id="_Content.name">SPAD_FCT_RPTR</h1>
<dl class="node-info"><dt>Absolute Address:</dt><dd id="_AbsAddr" class="address"></dd><dt>Base Offset:</dt><dd class="address">0x24</dd><dt>Size:</dt><dd class="address">0x4</dd></dl><h2>Description</h2>
<p>Read pointer for Sequential and 8-Byte Reverse access modes<p></p>
• The difference between read and write pointer shall not exceed Scratch Pad's size.<p></p>
• Read pointer always points to the address which contains the valid data for the next pop operation.<p></p>
1. If firmware wants to modify the FIFO pointers, it is required to program both read and write pointers.<p></p>
2. The write pointer shall be programmed before programming the read pointer 3. The access mode selection must be done before changing the pointer values.<p></p>
4. The read pointer may be invalid due to internal pipeline buffer (hardware automatically pops data to fill up the pipeline buffer) during Sequential or Reverse access mode. To obtain the correct read pointer value, the access mode must be changed to CPU access mode (which triggers FIFO data restore feature)<p></p>
</p>
<h2>Contents</h2>
<table><tr><th>Bits</th><th>Identifier</th><th>Access</th><th>Reset</th><th>Decoded</th><th>Name</th><th></th></tr>
<tr id="spad_fct_rptr"><td>[31:0]</td>
<td><a href="#spad_fct_rptr.desc">spad_fct_rptr</a></td>
<td>rw</td>
<td>0x0</td>
<td></td>
<td>-</td>
<td>H<a class="headerlink" href="#spad_fct_rptr" title="Permalink to this row"></a></td>
</tr>
</table><p><label>Encoded Register Value:</label></p>
<h2>Field Descriptions</h2>
<h3 id="spad_fct_rptr.desc">spad_fct_rptr<a class="headerlink" href="#spad_fct_rptr.desc" title="Permalink to this headline"></a></h3>

