*design* DebussyLib (btIdent Verdi3_K-2015.09-SP1-1)
Command arguments:
    +define+verilog
    -f file_list.f
        ../rtl/glitch_free.v
        ../test/glitch_free_tb.v
        ../rtl/cell_clock_gating.v

Highest level modules:
glitch_free_tb

Total	0 error(s),   0 warning(s)
