
State Machine - |DE10DAQ_TOP|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |DE10DAQ_TOP|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
Name state.READ_SEND_WAIT state.READ_SEND_ISSUE state.READ_DATA_WAIT state.READ_CMD_WAIT state.READ_ASSERT state.RETURN_PACKET state.WRITE_WAIT state.GET_WRITE_DATA state.GET_ADDR4 state.GET_ADDR3 state.GET_ADDR2 state.GET_ADDR1 state.GET_SIZE2 state.GET_SIZE1 state.GET_EXTRA state.0000 
state.0000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.GET_EXTRA 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.GET_SIZE1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.GET_SIZE2 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.GET_ADDR1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.GET_ADDR2 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.GET_ADDR3 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.GET_ADDR4 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.GET_WRITE_DATA 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.WRITE_WAIT 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.RETURN_PACKET 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.READ_ASSERT 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.READ_CMD_WAIT 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_DATA_WAIT 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_SEND_ISSUE 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_SEND_WAIT 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |DE10DAQ_TOP|FPGATop:FPGA0|DAQ_OnFPGA:EvSim|DAQ_Module:DAQ_System|Main_FSM:Finite_State_Machine|present_state
Name present_state.WaitingEmptyFifo present_state.EndOfRun present_state.Run present_state.PrepareForRun present_state.Config present_state.Idle 
present_state.Idle 0 0 0 0 0 0 
present_state.Config 0 0 0 0 1 1 
present_state.PrepareForRun 0 0 0 1 0 1 
present_state.Run 0 0 1 0 0 1 
present_state.EndOfRun 0 1 0 0 0 1 
present_state.WaitingEmptyFifo 1 0 0 0 0 1 

State Machine - |DE10DAQ_TOP|FPGATop:FPGA0|DAQ_OnFPGA:EvSim|DAQ_Module:DAQ_System|Local_TX:LocalEthernetTX|present_state
Name present_state.readEventBuilder present_state.EventBuilder_Length present_state.idle 
present_state.idle 0 0 0 
present_state.EventBuilder_Length 0 1 1 
present_state.readEventBuilder 1 0 1 

State Machine - |DE10DAQ_TOP|FPGATop:FPGA0|DAQ_OnFPGA:EvSim|DAQ_Module:DAQ_System|Event_Builder:EB|present_state
Name present_state.footer_2 present_state.footer_1 present_state.sequence present_state.ClkCounter present_state.BCOCounter present_state.trigCounter present_state.header_2 present_state.header_1 present_state.lengthDeclaration present_state.idle 
present_state.idle 0 0 0 0 0 0 0 0 0 0 
present_state.lengthDeclaration 0 0 0 0 0 0 0 0 1 1 
present_state.header_1 0 0 0 0 0 0 0 1 0 1 
present_state.header_2 0 0 0 0 0 0 1 0 0 1 
present_state.trigCounter 0 0 0 0 0 1 0 0 0 1 
present_state.BCOCounter 0 0 0 0 1 0 0 0 0 1 
present_state.ClkCounter 0 0 0 1 0 0 0 0 0 1 
present_state.sequence 0 0 1 0 0 0 0 0 0 1 
present_state.footer_1 0 1 0 0 0 0 0 0 0 1 
present_state.footer_2 1 0 0 0 0 0 0 0 0 1 

State Machine - |DE10DAQ_TOP|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |DE10DAQ_TOP|soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[2].state_machine_counter|state
Name state.STORE state.STOP state.START state.IDLE 
state.IDLE 0 0 0 0 
state.START 0 0 1 1 
state.STOP 0 1 0 1 
state.STORE 1 0 0 1 

State Machine - |DE10DAQ_TOP|soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[1].state_machine_counter|state
Name state.STORE state.STOP state.START state.IDLE 
state.IDLE 0 0 0 0 
state.START 0 0 1 1 
state.STOP 0 1 0 1 
state.STORE 1 0 0 1 

State Machine - |DE10DAQ_TOP|soc_system:u0|interrupt_latency_counter:ilc|state_machine_counter:state_machine[0].state_machine_counter|state
Name state.STORE state.STOP state.START state.IDLE 
state.IDLE 0 0 0 0 
state.START 0 0 1 1 
state.STOP 0 1 0 1 
state.STORE 1 0 0 1 

State Machine - |DE10DAQ_TOP|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |DE10DAQ_TOP|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:iofifocontrol_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |DE10DAQ_TOP|FPGATop:FPGA0|DAQ_OnFPGA:EvSim|present_state
Name present_state.writeFooter present_state.writeAddresses present_state.readHeader present_state.lengthToRead present_state.WriteState present_state.writeHeader present_state.writeLength present_state.idle 
present_state.idle 0 0 0 0 0 0 0 0 
present_state.writeLength 0 0 0 0 0 0 1 1 
present_state.writeHeader 0 0 0 0 0 1 0 1 
present_state.WriteState 0 0 0 0 1 0 0 1 
present_state.lengthToRead 0 0 0 1 0 0 0 1 
present_state.readHeader 0 0 1 0 0 0 0 1 
present_state.writeAddresses 0 1 0 0 0 0 0 1 
present_state.writeFooter 1 0 0 0 0 0 0 1 

State Machine - |DE10DAQ_TOP|FPGATop:FPGA0|DAQ_OnFPGA:EvSim|DAQ_Module:DAQ_System|Local_RX:LocalEthernet_RX|present_state
Name present_state.erase present_state.readFooter present_state.resetRegister present_state.writing present_state.dataToWrite present_state.addressToWrite present_state.footer2 present_state.footer1 present_state.readRegister present_state.waitToread present_state.addressToRead present_state.header2 present_state.header1 present_state.writeLength present_state.changeState present_state.catchState present_state.decode present_state.lengthCapture present_state.waiting present_state.idle 
present_state.idle 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
present_state.waiting 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
present_state.lengthCapture 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
present_state.decode 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
present_state.catchState 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
present_state.changeState 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
present_state.writeLength 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
present_state.header1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
present_state.header2 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
present_state.addressToRead 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
present_state.waitToread 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
present_state.readRegister 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
present_state.footer1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
present_state.footer2 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
present_state.addressToWrite 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
present_state.dataToWrite 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
present_state.writing 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
present_state.resetRegister 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
present_state.readFooter 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
present_state.erase 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |DE10DAQ_TOP|FPGATop:FPGA0|DAQ_OnFPGA:EvSim|DAQ_Module:DAQ_System|Local_TX:LocalEthernetTX|actual_state
Name actual_state.readLocalRX actual_state.LocalRX_Length actual_state.idle 
actual_state.idle 0 0 0 
actual_state.LocalRX_Length 0 1 1 
actual_state.readLocalRX 1 0 1 

State Machine - |DE10DAQ_TOP|FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Event_Simulator_dummy:ES_dummy|present_state
Name present_state.footer_3 present_state.footer_2 present_state.footer_1 present_state.sequence present_state.header_4 present_state.header_3 present_state.header_2 present_state.header_1 present_state.lengthDeclaration present_state.idle 
present_state.idle 0 0 0 0 0 0 0 0 0 0 
present_state.lengthDeclaration 0 0 0 0 0 0 0 0 1 1 
present_state.header_1 0 0 0 0 0 0 0 1 0 1 
present_state.header_2 0 0 0 0 0 0 1 0 0 1 
present_state.header_3 0 0 0 0 0 1 0 0 0 1 
present_state.header_4 0 0 0 0 1 0 0 0 0 1 
present_state.sequence 0 0 0 1 0 0 0 0 0 1 
present_state.footer_1 0 0 1 0 0 0 0 0 0 1 
present_state.footer_2 0 1 0 0 0 0 0 0 0 1 
present_state.footer_3 1 0 0 0 0 0 0 0 0 1 

State Machine - |DE10DAQ_TOP|FPGATop:FPGA0|DAQ_OnFPGA:EvSim|Event_Simulator:ES|present_state
Name present_state.footer_3 present_state.footer_2 present_state.footer_1 present_state.sequence present_state.header_4 present_state.header_3 present_state.header_2 present_state.header_1 present_state.lengthDeclaration present_state.idle 
present_state.idle 0 0 0 0 0 0 0 0 0 0 
present_state.lengthDeclaration 0 0 0 0 0 0 0 0 1 1 
present_state.header_1 0 0 0 0 0 0 0 1 0 1 
present_state.header_2 0 0 0 0 0 0 1 0 0 1 
present_state.header_3 0 0 0 0 0 1 0 0 0 1 
present_state.header_4 0 0 0 0 1 0 0 0 0 1 
present_state.sequence 0 0 0 1 0 0 0 0 0 1 
present_state.footer_1 0 0 1 0 0 0 0 0 0 1 
present_state.footer_2 0 1 0 0 0 0 0 0 0 1 
present_state.footer_3 1 0 0 0 0 0 0 0 0 1 

State Machine - |DE10DAQ_TOP|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
Name state.READ_SEND_WAIT state.READ_SEND_ISSUE state.READ_DATA_WAIT state.READ_CMD_WAIT state.READ_ASSERT state.RETURN_PACKET state.WRITE_WAIT state.GET_WRITE_DATA state.GET_ADDR4 state.GET_ADDR3 state.GET_ADDR2 state.GET_ADDR1 state.GET_SIZE2 state.GET_SIZE1 state.GET_EXTRA state.0000 
state.0000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.GET_EXTRA 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.GET_SIZE1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.GET_SIZE2 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.GET_ADDR1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.GET_ADDR2 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.GET_ADDR3 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.GET_ADDR4 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.GET_WRITE_DATA 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.WRITE_WAIT 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.RETURN_PACKET 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.READ_ASSERT 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.READ_CMD_WAIT 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_DATA_WAIT 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_SEND_ISSUE 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_SEND_WAIT 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |DE10DAQ_TOP|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |DE10DAQ_TOP|ADC_controller_IP:adc_0|ADC_controller_IP_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState
Name currState.pauseStateNoAddrIncr currState.initCtrlRegState currState.pauseState currState.doneState currState.transState currState.waitState currState.resetState 
currState.resetState 0 0 0 0 0 0 0 
currState.waitState 0 0 0 0 0 1 1 
currState.transState 0 0 0 0 1 0 1 
currState.doneState 0 0 0 1 0 0 1 
currState.pauseState 0 0 1 0 0 0 1 
currState.initCtrlRegState 0 1 0 0 0 0 1 
currState.pauseStateNoAddrIncr 1 0 0 0 0 0 1 

State Machine - |DE10DAQ_TOP|FPGATop:FPGA0|InputFifoControl:InCmd|nextState
Name nextState.WAITING nextState.BUSYSTATE nextState.WAITEND nextState.WAITFIRST nextState.IDLE 
nextState.IDLE 0 0 0 0 0 
nextState.WAITFIRST 0 0 0 1 1 
nextState.WAITEND 0 0 1 0 1 
nextState.BUSYSTATE 0 1 0 0 1 
nextState.WAITING 1 0 0 0 1 

State Machine - |DE10DAQ_TOP|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |DE10DAQ_TOP|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:version_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
Name state.ST_IDLE state.ST_UNCOMP_WR_SUBBURST state.ST_UNCOMP_TRANS state.ST_COMP_TRANS 
state.ST_IDLE 0 0 0 0 
state.ST_COMP_TRANS 1 0 0 1 
state.ST_UNCOMP_TRANS 1 0 1 0 
state.ST_UNCOMP_WR_SUBBURST 1 1 0 0 

State Machine - |DE10DAQ_TOP|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
Name read_state.ST_HEADER read_state.ST_READ_DATA read_state.ST_PADDED 
read_state.ST_HEADER 0 0 0 
read_state.ST_PADDED 1 0 1 
read_state.ST_READ_DATA 1 1 0 

State Machine - |DE10DAQ_TOP|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
Name write_state.ST_WRITE_DATA write_state.ST_HEADER_2 write_state.ST_HEADER_1 write_state.ST_BYPASS 
write_state.ST_BYPASS 0 0 0 0 
write_state.ST_HEADER_1 0 0 1 1 
write_state.ST_HEADER_2 0 1 0 1 
write_state.ST_WRITE_DATA 1 0 0 1 

State Machine - |DE10DAQ_TOP|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
Name read_state.ST_HEADER read_state.ST_READ_DATA read_state.ST_PADDED 
read_state.ST_HEADER 0 0 0 
read_state.ST_PADDED 1 0 1 
read_state.ST_READ_DATA 1 1 0 

State Machine - |DE10DAQ_TOP|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
Name write_state.ST_WRITE_DATA write_state.ST_HEADER_2 write_state.ST_HEADER_1 write_state.ST_BYPASS 
write_state.ST_BYPASS 0 0 0 0 
write_state.ST_HEADER_1 0 0 1 1 
write_state.ST_HEADER_2 0 1 0 1 
write_state.ST_WRITE_DATA 1 0 0 1 
