// Seed: 925740979
module module_0;
  wor id_1;
  assign id_1 = id_1;
  id_2(
      id_1, 1, id_3, id_3.id_3, id_1
  );
  assign id_3 = 1 * id_1;
  wire id_4;
  wire id_5, id_6, id_7;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1
);
  id_3 :
  assert property (@(id_3) id_1) id_3 <= id_1;
  assign id_0 = id_1;
  reg id_4, id_5 = 1;
  module_0();
  always id_5 <= 1;
  assign id_3 = 1;
endmodule
