(peripheral
    ; signature: 75ee171898571952
    (group-name SYSCFG)
    (address-block
        (offset 0x0)
        (size 0x30)
        (usage registers)
    )
    (description "System configuration controller")
    (register
        (name MEMRMP)
        (offset 0x0)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "memory remap register")
        (field
            (name FB_MODE)
            (bit-offset 8)
            (bit-width 1)
            (description "Flash Bank mode selection")
        )
        (field
            (name QFS)
            (bit-offset 3)
            (bit-width 1)
            (description "QUADSPI memory mapping swap")
        )
        (field
            (name MEM_MODE)
            (bit-offset 0)
            (bit-width 3)
            (description "Memory mapping selection")
        )
    )
    (register
        (name CFGR1)
        (offset 0x4)
        (size 0x20)
        (access read-write)
        (reset-value 0x7c000001)
        (description "configuration register 1")
        (field
            (name FPU_IE)
            (bit-offset 26)
            (bit-width 6)
            (description "Floating Point Unit interrupts enable bits")
        )
        (field
            (name I2C3_FMP)
            (bit-offset 22)
            (bit-width 1)
            (description "I2C3 Fast-mode Plus driving capability activation")
        )
        (field
            (name I2C2_FMP)
            (bit-offset 21)
            (bit-width 1)
            (description "I2C2 Fast-mode Plus driving capability activation")
        )
        (field
            (name I2C1_FMP)
            (bit-offset 20)
            (bit-width 1)
            (description "I2C1 Fast-mode Plus driving capability activation")
        )
        (field
            (name I2C_PB9_FMP)
            (bit-offset 19)
            (bit-width 1)
            (description "Fast-mode Plus (Fm+) driving capability activation on PB9")
        )
        (field
            (name I2C_PB8_FMP)
            (bit-offset 18)
            (bit-width 1)
            (description "Fast-mode Plus (Fm+) driving capability activation on PB8")
        )
        (field
            (name I2C_PB7_FMP)
            (bit-offset 17)
            (bit-width 1)
            (description "Fast-mode Plus (Fm+) driving capability activation on PB7")
        )
        (field
            (name I2C_PB6_FMP)
            (bit-offset 16)
            (bit-width 1)
            (description "Fast-mode Plus (Fm+) driving capability activation on PB6")
        )
        (field
            (name BOOSTEN)
            (bit-offset 8)
            (bit-width 1)
            (description "I/O analog switch voltage booster enable")
        )
        (field
            (name FWDIS)
            (bit-offset 0)
            (bit-width 1)
            (description "Firewall disable")
        )
    )
    (register
        (name EXTICR1)
        (offset 0x8)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "external interrupt configuration register 1")
        (field
            (name EXTI3)
            (bit-offset 12)
            (bit-width 3)
            (description "EXTI 3 configuration bits")
        )
        (field
            (name EXTI2)
            (bit-offset 8)
            (bit-width 3)
            (description "EXTI 2 configuration bits")
        )
        (field
            (name EXTI1)
            (bit-offset 4)
            (bit-width 3)
            (description "EXTI 1 configuration bits")
        )
        (field
            (name EXTI0)
            (bit-offset 0)
            (bit-width 3)
            (description "EXTI 0 configuration bits")
        )
    )
    (register
        (name EXTICR2)
        (offset 0xc)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "external interrupt configuration register 2")
        (field
            (name EXTI7)
            (bit-offset 12)
            (bit-width 3)
            (description "EXTI 7 configuration bits")
        )
        (field
            (name EXTI6)
            (bit-offset 8)
            (bit-width 3)
            (description "EXTI 6 configuration bits")
        )
        (field
            (name EXTI5)
            (bit-offset 4)
            (bit-width 3)
            (description "EXTI 5 configuration bits")
        )
        (field
            (name EXTI4)
            (bit-offset 0)
            (bit-width 3)
            (description "EXTI 4 configuration bits")
        )
    )
    (register
        (name EXTICR3)
        (offset 0x10)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "external interrupt configuration register 3")
        (field
            (name EXTI11)
            (bit-offset 12)
            (bit-width 3)
            (description "EXTI 11 configuration bits")
        )
        (field
            (name EXTI10)
            (bit-offset 8)
            (bit-width 3)
            (description "EXTI 10 configuration bits")
        )
        (field
            (name EXTI9)
            (bit-offset 4)
            (bit-width 3)
            (description "EXTI 9 configuration bits")
        )
        (field
            (name EXTI8)
            (bit-offset 0)
            (bit-width 3)
            (description "EXTI 8 configuration bits")
        )
    )
    (register
        (name EXTICR4)
        (offset 0x14)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (description "external interrupt configuration register 4")
        (field
            (name EXTI15)
            (bit-offset 12)
            (bit-width 3)
            (description "EXTI15 configuration bits")
        )
        (field
            (name EXTI14)
            (bit-offset 8)
            (bit-width 3)
            (description "EXTI14 configuration bits")
        )
        (field
            (name EXTI13)
            (bit-offset 4)
            (bit-width 3)
            (description "EXTI13 configuration bits")
        )
        (field
            (name EXTI12)
            (bit-offset 0)
            (bit-width 3)
            (description "EXTI12 configuration bits")
        )
    )
    (register
        (name SCSR)
        (offset 0x18)
        (size 0x20)
        (reset-value 0x0)
        (description "SCSR")
        (field
            (name SRAM2BSY)
            (bit-offset 1)
            (bit-width 1)
            (access read-only)
            (description "SRAM2 busy by erase operation")
        )
        (field
            (name SRAM2ER)
            (bit-offset 0)
            (bit-width 1)
            (access read-write)
            (description "SRAM2 Erase")
        )
    )
    (register
        (name CFGR2)
        (offset 0x1c)
        (size 0x20)
        (reset-value 0x0)
        (description "CFGR2")
        (field
            (name SPF)
            (bit-offset 8)
            (bit-width 1)
            (access read-write)
            (description "SRAM2 parity error flag")
        )
        (field
            (name ECCL)
            (bit-offset 3)
            (bit-width 1)
            (access write-only)
            (description "ECC Lock")
        )
        (field
            (name PVDL)
            (bit-offset 2)
            (bit-width 1)
            (access write-only)
            (description "PVD lock enable bit")
        )
        (field
            (name SPL)
            (bit-offset 1)
            (bit-width 1)
            (access write-only)
            (description "SRAM2 parity lock bit")
        )
        (field
            (name CLL)
            (bit-offset 0)
            (bit-width 1)
            (access write-only)
            (description "OCKUP (Hardfault) output enable bit")
        )
    )
    (register
        (name SWPR)
        (offset 0x20)
        (size 0x20)
        (access write-only)
        (reset-value 0x0)
        (description "SWPR")
        (field
            (name P31WP)
            (bit-offset 31)
            (bit-width 1)
            (description "SRAM2 page 31 write protection")
        )
        (field
            (name P30WP)
            (bit-offset 30)
            (bit-width 1)
            (description "P30WP")
        )
        (field
            (name P29WP)
            (bit-offset 29)
            (bit-width 1)
            (description "P29WP")
        )
        (field
            (name P28WP)
            (bit-offset 28)
            (bit-width 1)
            (description "P28WP")
        )
        (field
            (name P27WP)
            (bit-offset 27)
            (bit-width 1)
            (description "P27WP")
        )
        (field
            (name P26WP)
            (bit-offset 26)
            (bit-width 1)
            (description "P26WP")
        )
        (field
            (name P25WP)
            (bit-offset 25)
            (bit-width 1)
            (description "P25WP")
        )
        (field
            (name P24WP)
            (bit-offset 24)
            (bit-width 1)
            (description "P24WP")
        )
        (field
            (name P23WP)
            (bit-offset 23)
            (bit-width 1)
            (description "P23WP")
        )
        (field
            (name P22WP)
            (bit-offset 22)
            (bit-width 1)
            (description "P22WP")
        )
        (field
            (name P21WP)
            (bit-offset 21)
            (bit-width 1)
            (description "P21WP")
        )
        (field
            (name P20WP)
            (bit-offset 20)
            (bit-width 1)
            (description "P20WP")
        )
        (field
            (name P19WP)
            (bit-offset 19)
            (bit-width 1)
            (description "P19WP")
        )
        (field
            (name P18WP)
            (bit-offset 18)
            (bit-width 1)
            (description "P18WP")
        )
        (field
            (name P17WP)
            (bit-offset 17)
            (bit-width 1)
            (description "P17WP")
        )
        (field
            (name P16WP)
            (bit-offset 16)
            (bit-width 1)
            (description "P16WP")
        )
        (field
            (name P15WP)
            (bit-offset 15)
            (bit-width 1)
            (description "P15WP")
        )
        (field
            (name P14WP)
            (bit-offset 14)
            (bit-width 1)
            (description "P14WP")
        )
        (field
            (name P13WP)
            (bit-offset 13)
            (bit-width 1)
            (description "P13WP")
        )
        (field
            (name P12WP)
            (bit-offset 12)
            (bit-width 1)
            (description "P12WP")
        )
        (field
            (name P11WP)
            (bit-offset 11)
            (bit-width 1)
            (description "P11WP")
        )
        (field
            (name P10WP)
            (bit-offset 10)
            (bit-width 1)
            (description "P10WP")
        )
        (field
            (name P9WP)
            (bit-offset 9)
            (bit-width 1)
            (description "P9WP")
        )
        (field
            (name P8WP)
            (bit-offset 8)
            (bit-width 1)
            (description "P8WP")
        )
        (field
            (name P7WP)
            (bit-offset 7)
            (bit-width 1)
            (description "P7WP")
        )
        (field
            (name P6WP)
            (bit-offset 6)
            (bit-width 1)
            (description "P6WP")
        )
        (field
            (name P5WP)
            (bit-offset 5)
            (bit-width 1)
            (description "P5WP")
        )
        (field
            (name P4WP)
            (bit-offset 4)
            (bit-width 1)
            (description "P4WP")
        )
        (field
            (name P3WP)
            (bit-offset 3)
            (bit-width 1)
            (description "P3WP")
        )
        (field
            (name P2WP)
            (bit-offset 2)
            (bit-width 1)
            (description "P2WP")
        )
        (field
            (name P1WP)
            (bit-offset 1)
            (bit-width 1)
            (description "P1WP")
        )
        (field
            (name P0WP)
            (bit-offset 0)
            (bit-width 1)
            (description "P0WP")
        )
    )
    (register
        (name SKR)
        (offset 0x24)
        (size 0x20)
        (access write-only)
        (reset-value 0x0)
        (description "SKR")
        (field
            (name KEY)
            (bit-offset 0)
            (bit-width 8)
            (description "SRAM2 write protection key for software erase")
        )
    )
)
