/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [11:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_30z;
  reg [4:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [18:0] celloutsig_0_33z;
  reg [21:0] celloutsig_0_34z;
  wire [3:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  reg [7:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [17:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [19:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = !(celloutsig_0_8z ? celloutsig_0_5z[3] : celloutsig_0_19z);
  assign celloutsig_0_43z = !(celloutsig_0_11z ? celloutsig_0_35z[3] : celloutsig_0_21z);
  assign celloutsig_0_8z = !(celloutsig_0_0z ? celloutsig_0_2z : celloutsig_0_0z);
  assign celloutsig_0_16z = !(celloutsig_0_14z ? celloutsig_0_7z : celloutsig_0_5z[0]);
  assign celloutsig_0_20z = !(celloutsig_0_2z ? celloutsig_0_13z : celloutsig_0_4z[16]);
  assign celloutsig_0_0z = ~(in_data[65] ^ in_data[78]);
  assign celloutsig_1_0z = ~(in_data[133] ^ in_data[99]);
  assign celloutsig_1_6z = ~(celloutsig_1_4z[2] ^ celloutsig_1_0z);
  assign celloutsig_1_18z = ~(celloutsig_1_0z ^ celloutsig_1_6z);
  assign celloutsig_1_19z = ~(celloutsig_1_12z ^ celloutsig_1_11z);
  assign celloutsig_0_6z = ~(celloutsig_0_1z ^ in_data[63]);
  assign celloutsig_0_9z = ~(in_data[10] ^ celloutsig_0_2z);
  assign celloutsig_0_12z = ~(celloutsig_0_4z[11] ^ celloutsig_0_8z);
  assign celloutsig_0_14z = ~(celloutsig_0_7z ^ in_data[74]);
  assign celloutsig_0_17z = ~(celloutsig_0_8z ^ celloutsig_0_5z[1]);
  assign celloutsig_1_11z = ! { celloutsig_1_9z[8:3], celloutsig_1_8z };
  assign celloutsig_1_12z = ! { celloutsig_1_4z[2:1], celloutsig_1_0z, celloutsig_1_4z[2:1], celloutsig_1_0z };
  assign celloutsig_0_7z = ! { celloutsig_0_4z[17:12], celloutsig_0_0z };
  assign celloutsig_0_19z = ! { celloutsig_0_5z[3], celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_22z = ! { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_23z = ! { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_2z };
  assign celloutsig_0_24z = ! { celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_4z = { in_data[24:8], celloutsig_0_2z } % { 1'h1, in_data[36:30], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_42z = { celloutsig_0_26z[1], celloutsig_0_28z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_37z } % { 1'h1, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_36z, celloutsig_0_2z };
  assign celloutsig_0_5z = in_data[81:77] % { 1'h1, celloutsig_0_4z[10:7] };
  assign celloutsig_0_25z = { celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_24z } % { 1'h1, celloutsig_0_3z[6:0], celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_19z };
  assign celloutsig_0_26z = { in_data[64:62], celloutsig_0_18z, celloutsig_0_17z } % { 1'h1, celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_15z };
  assign celloutsig_0_33z = { celloutsig_0_25z[5:4], celloutsig_0_22z, celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_31z, celloutsig_0_16z, celloutsig_0_32z } % { 1'h1, in_data[55:38] };
  assign celloutsig_0_35z = celloutsig_0_31z[4:1] % { 1'h1, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_32z };
  assign celloutsig_1_4z[2:1] = celloutsig_1_1z[8] ? in_data[117:116] : { celloutsig_1_1z[17], celloutsig_1_0z };
  assign celloutsig_1_9z = celloutsig_1_3z ? { in_data[111:105], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_2z } : { in_data[179:177], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z[2:1], celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_30z = celloutsig_0_12z ? { celloutsig_0_4z[14:6], celloutsig_0_24z } : { celloutsig_0_25z[11:6], celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_13z };
  assign celloutsig_0_37z = celloutsig_0_34z[15:9] !== celloutsig_0_3z[7:1];
  assign celloutsig_1_5z = in_data[130:127] !== { in_data[124:122], celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_4z[2:1], celloutsig_1_4z[2:1], celloutsig_1_0z } !== celloutsig_1_1z[4:0];
  assign celloutsig_0_15z = { celloutsig_0_5z[2:0], celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_8z } !== { celloutsig_0_3z[5:1], celloutsig_0_6z };
  assign celloutsig_0_21z = { in_data[70:66], celloutsig_0_5z, celloutsig_0_6z } !== celloutsig_0_4z[11:1];
  assign celloutsig_1_2z = & in_data[180:177];
  assign celloutsig_1_8z = & { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z[17:15], in_data[180:177] };
  assign celloutsig_0_13z = & { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z[11] };
  assign celloutsig_0_18z = & { celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_2z = & { celloutsig_0_1z, in_data[30:22], celloutsig_0_0z };
  assign celloutsig_0_28z = & { celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_3z[4:2] };
  assign celloutsig_1_3z = | in_data[177:161];
  assign celloutsig_0_10z = | celloutsig_0_4z[14:11];
  assign celloutsig_0_11z = | { celloutsig_0_4z[15:0], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_1z = | in_data[39:24];
  assign celloutsig_0_32z = | { celloutsig_0_30z[8:6], celloutsig_0_30z, celloutsig_0_18z, celloutsig_0_4z };
  always_latch
    if (clkin_data[96]) celloutsig_1_1z = 20'h00000;
    else if (clkin_data[64]) celloutsig_1_1z = { in_data[139:121], celloutsig_1_0z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_3z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_3z = { in_data[14:13], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_31z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_31z = celloutsig_0_5z;
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_34z = 22'h000000;
    else if (!clkin_data[32]) celloutsig_0_34z = { celloutsig_0_33z[6:1], celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_1z };
  assign celloutsig_1_4z[0] = celloutsig_1_0z;
  assign { out_data[128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
