--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    5.179(R)|      SLOW  |   -1.589(R)|      FAST  |clock_IBUF_BUFG   |   0.000|
            |    4.777(F)|      SLOW  |   -2.260(F)|      FAST  |clock_IBUF_BUFG   |   0.000|
rx          |    2.112(R)|      SLOW  |   -1.010(R)|      FAST  |clock_IBUF_BUFG   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
PC_IFID<0>      |        13.879(F)|      SLOW  |         8.076(F)|      FAST  |pipelineClk_BUFG  |   0.000|
PC_IFID<1>      |        13.624(F)|      SLOW  |         7.931(F)|      FAST  |pipelineClk_BUFG  |   0.000|
PC_IFID<2>      |        13.682(F)|      SLOW  |         7.976(F)|      FAST  |pipelineClk_BUFG  |   0.000|
PC_IFID<3>      |        13.703(F)|      SLOW  |         8.000(F)|      FAST  |pipelineClk_BUFG  |   0.000|
PC_IFID<4>      |        13.559(F)|      SLOW  |         7.843(F)|      FAST  |pipelineClk_BUFG  |   0.000|
PC_IFID<5>      |        13.965(F)|      SLOW  |         8.099(F)|      FAST  |pipelineClk_BUFG  |   0.000|
PC_IFID<6>      |        13.769(F)|      SLOW  |         7.997(F)|      FAST  |pipelineClk_BUFG  |   0.000|
PC_IFID<7>      |        13.761(F)|      SLOW  |         7.983(F)|      FAST  |pipelineClk_BUFG  |   0.000|
PC_IFID<8>      |        13.560(F)|      SLOW  |         7.831(F)|      FAST  |pipelineClk_BUFG  |   0.000|
PC_IFID<9>      |        13.715(F)|      SLOW  |         7.943(F)|      FAST  |pipelineClk_BUFG  |   0.000|
current_state<0>|         8.521(F)|      SLOW  |         4.595(F)|      FAST  |clock_IBUF_BUFG   |   0.000|
current_state<1>|         8.920(F)|      SLOW  |         4.868(F)|      FAST  |clock_IBUF_BUFG   |   0.000|
current_state<2>|         8.900(F)|      SLOW  |         4.827(F)|      FAST  |clock_IBUF_BUFG   |   0.000|
dataSent        |         8.111(R)|      SLOW  |         4.310(R)|      FAST  |clock_IBUF_BUFG   |   0.000|
state_reg_tx<0> |         8.169(R)|      SLOW  |         4.296(R)|      FAST  |clock_IBUF_BUFG   |   0.000|
state_reg_tx<1> |         8.005(R)|      SLOW  |         4.237(R)|      FAST  |clock_IBUF_BUFG   |   0.000|
tx              |         7.708(R)|      SLOW  |         4.072(R)|      FAST  |clock_IBUF_BUFG   |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    4.769|    3.529|    8.464|    7.276|
---------------+---------+---------+---------+---------+


Analysis completed Fri Jun 17 12:20:24 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 289 MB



