# Info: [9566]: Logging project transcript to file G:/CAD/cad_lib/ps/ALU_behavior/ALU_behavior_impl_1/precision.log
# Info: [9566]: Logging suppressed messages transcript to file G:/CAD/cad_lib/ps/ALU_behavior/ALU_behavior_impl_1/precision.log.suppressed
# Info: [9550]: Activated implementation ALU_behavior_impl_1 in project G:/CAD/cad_lib/ps/ALU_behavior/ALU_behavior.psp.
new_impl -name ALU_behavior_impl_1
# Info: [15298]: Setting up the design to use synthesis library "maxv.syn"
# Info: [574]: The global max fanout is currently set to 1000 for Altera - MAX V .
# Info: [15324]: Setting Part to: "5M2210ZF324A".
# Info: [15325]: Setting Process to: "5".
# Info: [3022]: Reading file: C:/MentorGraphics/PS2015.2.10_64-bit/Mgc_home/pkgs/psr/techlibs/maxv.syn.
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.2.10_64-bit/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2015b.9
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015b.9
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Alu_op_pkg.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/ALU_entity.vhd" ...
# Info: [656]: Current working directory: G:/CAD/cad_lib/ps/ALU_behavior/ALU_behavior_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015b.9
# Info: [40000]: Last compiled on Oct 28 2015 15:50:07
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015b.9
# Info: [40000]: Last compiled on Oct 28 2015 16:23:48
# Info: [44512]: Initializing...
# Info: [44522]: Root Module cad_lib.ALU(behavior): Pre-processing...
# Warning: [45500]: "G:/CAD/cad_lib/hdl/Alu_op_pkg.vhd", line 18: No. of objects in encoding attribute set on enumerated type ALU_Op is not equal to no. of elements in enumerated type. Ignoring it...
# Info: [45143]: "G:/CAD/cad_lib/hdl/Alu_op_pkg.vhd", line 16: Enumerated type ALU_Op with 9 elements encoded as onehot.
# Info: [45144]: Encodings for ALU_Op values.
# Info: [40000]: value                              	                        ALU_Op[8-0]
# Info: [40000]: aADD                               	                     000000001
# Info: [40000]: aSUB                               	                     000000010
# Info: [40000]: aAND                               	                     000000100
# Info: [40000]: aOR                                	                     000001000
# Info: [40000]: aXOR                               	                     000010000
# Info: [40000]: aSL                                	                     000100000
# Info: [40000]: aSRL                               	                     001000000
# Info: [40000]: aSRA                               	                     010000000
# Info: [40000]: BAD                                	                     100000000
# Info: [44523]: Root Module cad_lib.ALU(behavior): Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 38.
# Info: [44835]: Total CPU time for compilation: 0.6 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [656]: Current working directory: G:/CAD/cad_lib/ps/ALU_behavior/ALU_behavior_impl_1.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
# Info: [656]: Current working directory: G:/CAD/cad_lib/ps/ALU_behavior/ALU_behavior_impl_1.
# Info: [15002]: Optimizing design view:.cad_lib.ALU.behavior
# Info: [3027]: Writing file: G:/CAD/cad_lib/ps/ALU_behavior/ALU_behavior_impl_1/ALU.edf.
# Info: Info, Writing xrf file 'G:/CAD/cad_lib/ps/ALU_behavior/ALU_behavior_impl_1/ALU.xrf'
# Info: [3027]: Writing file: G:/CAD/cad_lib/ps/ALU_behavior/ALU_behavior_impl_1/ALU.xrf.
# Info: -- Writing file G:/CAD/cad_lib/ps/ALU_behavior/ALU_behavior_impl_1/ALU.tcl
# Info: exq_pr_compile_project gen_vcf ALU 1
# Info: [659]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 3.7 s secs.
# Info: [11020]: Overall running time for synthesis: 5.2 s secs.
# Info:  HDL Designer Synthesis run finished
source G:/CAD/cad_lib/ps/ALU_behavior/hds/precision.tcl
# COMMAND: save_project
# Info: [9562]: Saved implementation ALU_behavior_impl_1 in project G:/CAD/cad_lib/ps/ALU_behavior/ALU_behavior.psp.
save_project
# COMMAND: close_project -discard
# Info: [9568]: Appending project transcript to file D:/CAD/cad_lib/ps/ALU_behavior/ALU_behavior_impl_1/precision.log
# Info: [9568]: Appending suppressed messages transcript to file D:/CAD/cad_lib/ps/ALU_behavior/ALU_behavior_impl_1/precision.log.suppressed
# Info: [15300]: Setting up the design to use synthesis library "maxv.syn"
# Info: [580]: The global max fanout is currently set to 1000 for Altera - MAX V .
# Info: [15326]: Setting Part to: "5M2210ZF324A".
# Info: [15327]: Setting Process to: "5".
# Warning: [3008]: Cannot find  file G:/CAD/cad_lib/hdl/Alu_op_pkg.vhd.
# Warning: [3008]: Cannot find  file G:/CAD/cad_lib/hdl/ALU_entity.vhd.
# Warning: [574]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/maxv.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [9552]: Activated implementation ALU_behavior_impl_1 in project D:/CAD/cad_lib/ps/ALU_behavior/ALU_behavior.psp.
# Info: [9531]: Created directory: D:/CAD/cad_lib/ps/ALU_behavior/ALU_behavior_impl_2.
# Info: [9557]: Created implementation ALU_behavior_impl_2 in project D:/CAD/cad_lib/ps/ALU_behavior/ALU_behavior.psp.
