LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164_ALL;
USE IEEE.STD_LOGIC_arith.all;

ENTITY ASSIGNMENT IS
PORT(x,Y :IN STD_LOGIC_VECTOR(3 DOWNTO 0);
     F:OUT STD_LOGIC_VECTOR(4 DOWNTO 0)
    )
END ASSIGNMENT;


ARCHITECTURE ASSIGNMENT_ARCH OF ASSIGNMENT IS

BEGIN
F<=X+Y;

END ASSIGNMENT_ARCH;