21|154|Public
50|$|A <b>clamping</b> <b>circuit</b> (also {{known as}} a clamper) will bind the upper or lower extreme of a {{waveform}} to a fixed DC voltage level. These circuits are also known as DC voltage restorers. Clampers can be constructed in {{both positive and negative}} polarities. When unbiased, clamping circuits will fix the voltage lower limit (or upper limit, in the case of negative clampers) to 0 Volts.These circuits clamp a peak of a waveform to a specific DC level compared with a capacitively coupled signal which swings about its average DC level.|$|E
40|$|This paper {{presents}} {{an analysis of}} the regeneration of zero-voltage-switching converter with resonant inductor, quasi-resonant converters, and full-bridge zero-voltage-switched PWM Converter. The design of a <b>clamping</b> <b>circuit</b> considering a saturable resonant inductor is presented and compared with the design of a <b>clamping</b> <b>circuit</b> with a linear resonant inductor. A diode model with reverse recovery is employed to simulate the effects...|$|E
40|$|In {{transformer}} isolated converters, a large voltage overshoot {{is present}} on the secondary side switching nodes at every switch transition. As {{is well known in}} the design of monolithically integrated high voltage circuits, the peak voltage stress in a circuit is the paramount parameter for an efficient implementation of smart-power circuits. A voltage <b>clamping</b> <b>circuit</b> that minimizes the voltage stress in the circuit is crucial for an efficient monolithic implementation of a synchronous rectifier in a smart-power technology. This paper presents a smart-power implementation of an asynchronous active <b>clamping</b> <b>circuit</b> on the same IC as a 12 V/ 3 A synchronous rectifier for a full bridge phase shifted dc-dc converter. The asynchronous <b>clamping</b> <b>circuit</b> minimizes the number and size of required external components to provide the voltage clamping, and optimizes the efficiency of the synchronous rectifier by accurately controlling the clamping operation...|$|E
5000|$|Similar <b>clamp</b> <b>circuits</b> {{are said}} to have been known before Baker's report. Kyttälä states, [...] "Although {{invention}} of the Baker <b>Clamp</b> <b>circuit</b> is credited to Richard H. Baker (US Patent 3,010,031) it was already common knowledge in 1953 and described in transistor introductory papers that were written by Richard F. Shea." [...] However, Shea's 1953 transistor text does not describe a similar <b>clamp</b> <b>circuit.</b> [...] Shea's 1957 text does describe the <b>clamp</b> <b>circuit</b> and references Baker's technical report.|$|R
40|$|Abstract—A new power-rail {{electrostatic}} discharge (ESD) <b>clamp</b> <b>circuit</b> for application in 3. 3 -V mixed-voltage input–output (I/O) interface is proposed and verified in a 130 -nm 1 -V/ 2. 5 -V CMOS process. The devices in this power-rail ESD <b>clamp</b> <b>circuit</b> are all 1 -V or 2. 5 -V low-voltage nMOS/pMOS devices, which are specially designed without suffering the gate-oxide reliability issue under 3. 3 -V I/O interface applications. A special ESD detection circuit realized with the low-voltage devices is designed and {{added in the}} power-rail ESD <b>clamp</b> <b>circuit</b> to improve ESD robustness of ESD clamp devices by substrate-triggered technique. The experimental results verified in a 130 -nm CMOS process have proven the excel-lent effectiveness of this new proposed power-rail ESD clamp cir-cuit. Index Terms—Electrostatic discharge (ESD), ESD protection circuit, high-voltage tolerant, power-rail ESD <b>clamp</b> <b>circuit,</b> substrate-triggered technique. I...|$|R
40|$|A new high-voltage-tolerant power-rail {{electrostatic}} discharge (ESD) <b>clamp</b> <b>circuit</b> {{with a special}} ESD detection circuit realized with only 1 ×VDD devices for 3 ×VDD-tolerant mixed-voltage I/O interfaces is proposed. The proposed power-rail ESD <b>clamp</b> <b>circuit</b> with excellent ESD protection effectiveness has been verified in a 0. 13 -ȝm CMOS process with only 1. 2 -V devices...|$|R
40|$|Simple {{converter}} structure, inherent {{short-circuit protection}} and regenerative capability {{are the most}} important advantages of current-source inverters (CSI’s) which have made them suitable for medium-voltage high-power drives. Usually in grid-connected gas turbine generators or pumped storage hydro power plants, efficient and reliable current-source load-commutated inverters (LCI’s) with thyristor switches are employed. Also, this type of CSI is widely used in very large drives with power ratings of tens of megawatts to supply wound-field synchronous motors (WFSM’s). However, LCI’s suffer from some disadvantages such as large torque pulsations, poor power factor, and start-up criticalities. In this paper, a novel multilevel-based CSI is proposed. The proposed converter consists of one LCI and one CSI bridge with self-turn-off switches along with a voltage <b>clamping</b> <b>circuit.</b> The CSI switches are forced commutated; hence, a voltage <b>clamping</b> <b>circuit</b> is employed to limit voltage spikes caused by current variations in inductive paths during commutation transients. Drastic reduction in harmonic distortion of stator current and improved fundamental power factor are achieved by the proposed topology. In addition, torque pulsations are reduced remarkably for normal and starting operating conditions. Comprehensive analysis of the proposed structure is presented and the design of converter components is elaborated. ...|$|E
40|$|An {{asynchronous}} {{active voltage}} clamp for the secondary side of switching DC-DC converters is proposed. The {{control of the}} proposed <b>clamping</b> <b>circuit</b> is independent from the main converter, thus allowing use of a physically small inductor and offering increased control over the clamping operation. Measurements on a 1 MHz implementation of the asynchronous active voltage clamp on the secondary side of a prototype 220 kHz phase shifted full bridge DC-DC converter confirm {{the effectiveness of the}} voltage clamping and the improved converter efficiency...|$|E
40|$|A high {{efficiency}} DC-DC converter for low PV voltage sources {{has been proposed}} in this paper. The proposed converter converts the low dc voltage to a high dc voltage with a high-efficiency. The proposed converter uses the active <b>clamping</b> <b>circuit</b> and voltage doubler rectifier {{in order to achieve}} a high step-up ratio and soft switching operation. The output diodes are turned off at zero-current, which can significantly reduce the switching power losses at high output voltage applications. A high-efficiency of 97. 5 % is achieved to generate 350 V high output voltage from 36 V low PV module voltages which can be connected to grid tie for ac application...|$|E
40|$|Abstract—CMOS {{technology}} has been widely used to produce many integrated circuits. However, the thinner gate oxide in nanoscale CMOS technology seriously increases the difficulty of electrostatic discharge (ESD) protection design. The power-rail ESD <b>clamp</b> <b>circuit</b> has been the key circuit to perform the whole-chip ESD protection scheme. Some ESD detection circuits were developed to trigger on ESD devices across the power rails to quickly discharge ESD current away from the internal cir-cuits. Therefore, on-chip ESD protection circuits must be designed with the consideration of standby leakage to minimize the power consumption {{and the possibility of}} malfunction to normal circuit operation. The design of power-rail ESD <b>clamp</b> <b>circuits</b> with low standby leakage current and high efficiency of layout area in nanoscale CMOS technology is reviewed in this paper. The comparisons among those power-rail ESD <b>clamp</b> <b>circuits</b> are also discussed. Index Terms—Electrostatic discharge (ESD), gate leakage, lay-out area, power-rail ESD <b>clamp</b> <b>circuit.</b> I...|$|R
40|$|Abstract—A {{multilevel}} inverter with H-bridge <b>clamp</b> <b>circuit</b> {{is proposed}} for single-phase three-wire (1 P 3 W) utility connected {{applications such as}} PV system. The proposed inverter consists of two n-level inverters and a H-bridge <b>clamp</b> <b>circuit.</b> The proposed inverter features high compatibility with next generation semiconductors because the uses of a high voltage H-bridge <b>clamp</b> <b>circuit</b> at grid frequency switching. The proposed inverter requires only 12 controllable switches to obtain a 5 -level output voltage. In conventional multi-level converters with grounded neutral point of the DC-bus, 16 switches are required. The control strategy is discussed in this paper. Moreover, a numerical parameter design method is considered and then verified by simulation. Finally, conduction loss of the <b>clamp</b> <b>circuit</b> is shown lower than that comparing with the conventional active neutral point clamped (ANPC) inverter using Super-junction MOSFET or SiC MOSFET. Keywords- Multi-level inverter, Single-phase three-wire (1 P 3 W) connection, SiC MOSFET, Photovoltaic(PV) systems...|$|R
5000|$|In 1956, Richard Baker {{described}} some discrete diode <b>clamp</b> <b>circuits</b> to keep transistors from saturating. The circuits are {{now known}} as Baker clamps. One of those <b>clamp</b> <b>circuits</b> used a single germanium diode to clamp a silicon transistor in a circuit configuration {{that is the same}} as the Schottky transistor. [...] The circuit relied on the germanium diode having a lower forward voltage drop than a silicon diode would have.|$|R
40|$|In {{the paper}} an {{interleaved}} soft switching dc-dc converter for applications in electric vehicle is proposed. The used topology raises {{the efficiency and}} the power density of the dc/dc converter minimizing switching losses by adopting a simple auxiliary active <b>clamping</b> <b>circuit.</b> Such auxiliary circuit is operational regardless of boost or buck mode of operation. The configuration guarantees fixed switching frequency, active clamped zero voltage switching operations of the main switches and bidirectional power flow. ZVS operations are guaranteed with wide load range. In the paper the operating principle, soft-switching conditions and steady state analysis are presented. A 27 kW prototype is designed and simulation results to verify the theoretical analysis are provided...|$|E
40|$|This paper {{presents}} {{the development of}} a resonant DC link inverter for an electric vehicle application. The resonant link frequency is approximately 70 kHz and the inverter drives a low voltage 2. 2 kW AC induction motor. The IGBT inverter operates off a 240 V DC supply and an active <b>clamping</b> <b>circuit</b> limits the resonant bus voltage to 500 V. A synchronized PWM scheme is used to modulate the resonant inverter. Experimental results showing the operation of the resonant inverter in motoring and regenerating modes are given. A performance comparison of hard switching and resonant inverters with respect to power losses and motor current THD is provided, and it is shown that at PWM frequencies greater than 10 kHz the resonant inverter is more efficient. 1...|$|E
40|$|Abstract- This paper {{presents}} a bidirectional 3 X dc-dc multiplier/divider that can interface the battery with the inverter dc bus for {{hybrid electric vehicle}} (HEV) traction drives. Compared with traditional multi-level dc-dc converter, this converter can have three output/input voltage ratios with smooth transition. The control method to limit the transient inrush current, {{as well as a}} novel regenerative <b>clamping</b> <b>circuit</b> for multi-level dc-dc converters is provided in this paper. By utilizing the parasitic inductance or the minimum inductance from an air core inductor, the size and weight of the converter can be significantly reduced. Its magnetic-less feature and high efficiency provide the potential of the high temperature operation with the future wide bandgap devices. Experimental results are given to verify the operating principle and the design concepts of this topology. I...|$|E
40|$|Abstract—This paper {{presents}} an active clamp is added in multioutput fly-back converter to achieve soft switching (Zero voltage switching). The selected fly-back topology operated in Continuous Conduction mode. Fly-back converter provides multiple output which are lower and higher voltages than input voltage. When the converter operates at hard switching {{there will be}} more switching losses, and there is also a transformer leakage inductance which results in voltage stress on main switch. To overcome this disadvantage an active <b>clamp</b> <b>circuit</b> is incorporated in to multioutput fly-back converter. With the help of active <b>clamp</b> <b>circuit,</b> the transformer leakage energy is recycled, and zero-voltage-switching (ZVS) for primary main switch is achieved. Keywords—Multioutput fly-back converter, active <b>clamp</b> <b>circuit,</b> continuous conduction mode, leakage inductance, ZVS(zero voltage switching I...|$|R
40|$|Abstract—Four power-rail electrostatic-discharge (ESD) <b>clamp</b> <b>circuits</b> with {{different}} ESD-transient detection circuits have been fabricated in a 0. 18 -μm CMOS process to investigate their sus-ceptibility against electrical fast-transient (EFT) tests. Under EFT tests, where the integrated circuits in a microelectronic system have been powered up, the feedback loop {{used in the}} power-rail ESD <b>clamp</b> <b>circuits</b> may lock the ESD-clamping NMOS in a “latch-on ” state. Such a latch-on ESD-clamping NMOS will con-duct a huge current between the power lines to perform a latchup-like failure after EFT tests. A modified power-rail ESD <b>clamp</b> <b>circuit</b> has been proposed to solve this latchuplike failure {{and to provide a}} high-enough chip-level ESD robustness. Index Terms—Electrical fast-transient (EFT) test, electromag-netic compatibility, electrostatic discharge (ESD), ESD protection circuit, latchup, system-level ESD stress. I...|$|R
5000|$|... #Caption: The {{standard}} two-diode Baker <b>clamp</b> <b>circuit,</b> {{which includes}} the feedback current I1 that reduces the base current Ib ...|$|R
40|$|A high {{efficiency}} interleaved ZVS active clamped current fed dc-dc converter is proposed {{in this paper}} specially used for fuel cell applications. As the fuel cell output is very low we {{are in need of}} a step up dc-dc converter. Here a current fed dc-dc converter is used. Two current fed dc-dc converters are interleaved by connecting their inputs in parallel and outputs in series. With this proposed methodology input current ripples in the fuel cell stacks can be reduced and a regulated output voltage ripples can be obtained. The active <b>clamping</b> <b>circuit</b> used in this model absorbs the turn off voltage spikes hence low voltage devices with low on state resistance can be used. Voltage doubler circuits will give double the output voltage than normal with smaller transformer turns ratio and flexibility. The proposed method is simulated in MATLAB for verifying the accuracy of the proposed design...|$|E
40|$|For {{determining}} the dynamic on-resistance Rdyn,on {{of a power}} transistor, the voltage and current waveforms have to be measured during the switching operation. In measurements of voltage waveforms, using an oscilloscope, the characteristics of an amplifier inside the oscilloscope are distorted when {{the range of the}} measurement channel is not set wide enough to measure both on-state and off-state voltage, resulting in failure to accurately measure the voltage waveforms. A novel voltage clamp circuit improving the accuracy of the transistor on-state voltage measurement is presented. The measurement accuracy is improved by clamping the off-state voltage across the transistor to a lower voltage that is still greater than the on-state voltage. Unlike traditional <b>clamping</b> <b>circuit,</b> the presented voltage clamp circuit does not introduce delay caused by RC time constants keeping the voltage waveform clear even during state transitions of the evaluated semiconductor device for frequencies up to 1 MHz...|$|E
40|$|This paper compares {{semiconductor}} {{losses of}} the galvanically isolated quasi-Z-source converter and full-bridge boost DC-DC converter with active <b>clamping</b> <b>circuit.</b> Operation principle of both converters is described. Short design guidelines are provided as well. Results of steady state analysis {{are used to}} calculate semiconductor power losses for both converters. Analytical expressions are derived {{for all types of}} semiconductor power losses present in these converters. The theoretical results were verified by means of numerical simulation performed in the PSIM simulation software. Its add-on module “Thermal module” was used to estimate semiconductor power losses using the datasheet parameters of the selected semiconductor devices. Results of calculations and simulation study were obtained for four operating points with different input voltage and constant input current to compare performance of the converters in renewable applications, like photovoltaic, where input voltage and power can vary significantly. Power loss breakdown is detailed and its dependence on the converter output power is analyzed. Recommendations are given {{for the use of the}} converter topologies in applications with low input voltage and relatively high input current...|$|E
40|$|This paper {{presents}} a high gain DC-DC converter {{which uses a}} <b>clamp</b> <b>circuit</b> to achieve soft switching. The proposed converter is designed to supply a high intensity discharge (HID) lamp used in automobile head lamps. The converter operates from a 12 V input supply and provides an output voltage of 120 V at 35 W output power. A <b>clamp</b> <b>circuit</b> consisting of a clamp capacitor, clamp switch and resonant inductor will help to achieve zero voltage switching (ZVS) of the both main and clamp switches. The practical performance of the converter was validated through experimental results. Results obtained from the prototype hardware prove that the converter meets the requirements of HID lamp application and {{can be a very}} good alternative to existing converters. Keyword: Automotive Applications <b>Clamp</b> <b>circuit</b> DC-DC converter HID lamp...|$|R
50|$|Another <b>clamp</b> <b>circuit</b> uses {{a single}} diode clamp. It reduces base drive as the {{transistor}} nears saturation, but {{it uses a}} resistor divider network.|$|R
40|$|The matrix {{converter}} current recirculating path {{during an}} open circuit condition {{is given in}} detail {{with the aim of}} contributing more expert knowledge to a fault detection system for matrix converter. Simulation results were obtained demonstrating how current recirculates in the matrix converter and the <b>clamp</b> <b>circuit</b> during an open-circuit fault. Healthy output phase currents can be canceled to zero due to current recirculating via the <b>clamp</b> <b>circuit.</b> This result could contribute expert knowledge to a fault detection system to avoid false fault detection and diagnosis...|$|R
40|$|An {{electronic}} {{differential analyzer}} capable of solving ordinary differential equations of orders through the sixth, both linear and nonlinear, is described. This analyzer has a high speed of operation and is extremely flexible with regard to equation parameters and initial conditions. This flexibility permits rapid investigation of wide ranges of equation solutions with regard to periodicity, instabil-ity, and discontinuities. It renders practicable the solution of end-point boundary-value problems, that is, problems in which the final rather than initial values are specified. Two new computing elements, an electronic function generator and an electronic multiplier, are employed in this differential analyzer. A diode <b>clamping</b> <b>circuit</b> permits the use of a-c coupled amplifiers. A number of representative differential equations of the linear and nonlinear types have been solved. Comparison of observed and calculated solutions reveals an accuracy of from 1 to 5 per cent, while the precision (or repeatibility) of the solutions ranges from 0. 002 to 0. 1 per cent. An analysis of the errors introduced into the differen-tial-equation solutions by the frequency limitations of the computing elements, such as the integrators and adders, has been made, {{and the results of}} this analysis have been verified experimentally...|$|E
40|$|The Zero-Voltage Switching (ZVS) two-inductor boost {{converter}} {{has been previously}} developed for the dc-dc conversion stage in a photovoltaic (PV) Module Integrated Converter (MIC). In order to apply Maximum Power Point Tracking (MPPT) to the PV module, the resonant dc-dc converter is required to operate with variable input output voltage ratios. It has been established that the variable load operation of the ZVS two-inductor {{boost converter}} {{can be achieved by}} variable frequency operation, where the three circuit parameters including the load factor, the timing factor and the delay angle are adjusted to maintain the resonant switching transition. However, the ratio of the maximum to the minimum output voltages of the ZVS two-inductor boost converter is limited to 2. 3 if the MOSFET voltage rating of 200 V is applied. In order to operate the converter with a wider output voltage range and without the penalty of the high MOSFET voltage stress, mechanisms which are able to control the MOSFET voltage below a certain level are required. This paper studies the variable frequency operation of the ZVS two-inductor boost converter with a simple voltage <b>clamping</b> <b>circuit...</b>|$|E
40|$|In {{the next}} future, hybrid {{electric}} vehicles and electric vehicles {{will be more}} and more hybridized using different electrical storage devices. Traditionally in a vehicle having many energy storage systems, several independent power electronic converters were utilized. Due to their reduced part count, control simplicity and better efficiency, multi-input dc-dc converters seem to be a promising choice in hybridizing energy systems, therefore in literature many solutions have been proposed. In the paper, a new bidirectional soft-switching multi-input dc-dc converter for automotive applications is proposed. Such configuration is obtained as combination of two individual half-bridge dc-dc converters feeding a common dc bus. The soft-switch capability is achieved adding a simple auxiliary active <b>clamping</b> <b>circuit</b> for each leg. Such auxiliary circuit is operational regardless of boost or buck mode operation. The configuration guarantees fixed switching frequency, active clamped zero voltage switching operations of the main switches and bidirectional power flow. ZVS operations are guaranteed with wide load range. Reverse recovery effects are minimized and the drop voltage occurred over the switches is significantly reduced. In the paper the operating principle, soft-switching conditions and steady state analysis are presented. A 500 W prototype has been built and experimental results to verify the theoretical analysis are provided...|$|E
40|$|Abstract—The {{holding voltage}} of the {{high-voltage}} devices in snapback breakdown condition {{has been found}} to be much smaller than the power supply voltage. Such characteristics will cause the LCD driver ICs to be susceptible to the latchup-like danger in the practical system applications, especially while these devices are used in the power-rail ESD <b>clamp</b> <b>circuit.</b> A new latchup-free design on the power-rail ESD <b>clamp</b> <b>circuit</b> with stacked-field-oxide structure is proposed and successfully verified in a 0. 25 - m 40 -V CMOS process to achieve the desired ESD level. The total holding voltage of the stacked-field-oxide structure in snapback breakdown condition can be larger than the power supply voltage. Therefore, latchup or latchup-like issues can be avoided by stacked-field-oxide structures for the IC applications with power supply of 40 V. Index Terms—Electrostatic discharge (ESD), power-rail ESD <b>clamp</b> <b>circuit,</b> latchup, transient latchup (TLU), transmission line pulsing (TLP). I...|$|R
40|$|Abstract- This paper {{introduces}} a {{full bridge converter}} with reduced circulating current and a reduction of the switch conduction and turn-off losses achieved by an energy recovery secondary <b>clamp</b> <b>circuit.</b> The proposed <b>clamp</b> <b>circuit</b> allows the converter to operate with wide input or output voltage range with minimum voltage stress across the output diodes. The paper describes an experimental 25 kW (1500 V, 16. 7 A) full bridge converter operating at 32 kHz switching frequency. Losses and efficiency of the experimental prototype compare favorably against the standard full bridge and previously proposed zero-voltage/zero-current switching configurations. I...|$|R
40|$|Abstract: This paper focusses on Matrix Converter (MC) {{protection}} strategies. In {{order to}} improve its ride-through capability, MC faults are classified and some software and hardware strategies are proposed. The influence of the <b>clamp</b> <b>circuit</b> in MC switches is analyzed, while a special emphasis {{is given to the}} blocking voltage of different MC topologies. Besides, the MC and doubly fed asynchronous induction machine (DFIM) interaction is theoretically studied in terms of the protection circuit and, finally, all the design parameters relating to a practical <b>clamp</b> <b>circuit</b> are defined in order to ensure its commercial use in full-scale applications. Key–Words: Matrix converter, clamp design, doubly fed asynchronous induction machine, DFIM, overvoltag...|$|R
40|$|This paper {{discusses}} a 48 -pulse Hbridge PWM inverter which utilizes a quasiresonant topology that {{is comprised}} of a <b>clamping</b> <b>circuit</b> and a resonant circuit, {{in order to achieve}} soft switching. The use of a multi-pulse inverter increases the quality of the output whereas the implementation of soft switching technique increases the overall efficiency of the inverter by decreasing switching losses that reach considerable values with the abundant number of switches and a switching frequency of the order of KHz. Furthermore, {{in order to be able}} to respond load variations a feedback loop is constructed with a PI controller to realize closed loop current control. The overall system is characterized by a multi-pulse inverter the input voltage of which is not a pure DC but a waveform that occasionally reaches zero level with the help of a quasiresonant circuit at the source side, and which can keep its current output at a predetermined level by varying the PWM gating signal's duty cycle with the help of a closed loop current control. This system is aimed to be a building block for FACTS devices such as Static Synchronous Series Compensator (SSSC). The motivation of designing a more efficient and dynamic inverter with high power quality is to construct more efficient and effective FACTS devices...|$|E
40|$|The {{implementation}} of an H-bridge inverter which is aimed to be a building block for Flexible AC Transmission Systems, namely Static Synchronous Series Compensator, is explained in detail The inverter is implemented with the ready-made module from Mitsubishi PS 21997 A quasi-resonant topology that {{is comprised of}} a <b>clamping</b> <b>circuit</b> and a resonant circuit, is also implemented {{in order to achieve}} soft switching and thus increase the overall efficiency of the inverter by decreasing switching losses that reach considerable values with the abundant number of switches and a switching frequency of the order of kHz The control loop is realized by means of a Digital Signal Processor in order to achieve synchronization with the power line and power flow control The overall system is characterized by a 6 -pulse inverter the input voltage of which is not a pure DC but a waveform that occasionally reaches zero level {{with the help of a}} quasi-resonant circuit at the source side, and which can keep detect the power line current and infect a voltage which is in full quadrature (90 degree phase difference) with it This system is aimed to be a building block for FACTS devices such as Static Synchronous Series Compensator (SSSC) The motivation of designing a more efficient and dynamic inverter with high power quality is to construct more efficient and effective FACTS device...|$|E
40|$|A dual-bias {{differential}} {{method is}} presented {{for increasing the}} detection range of a ternary barcode detection system. The system is provided with a second differential delay circuit with bias control to process optimally gray signals by lowering their averaged level using a <b>clamping</b> <b>circuit.</b> This {{is added to the}} primary conventional differential delay circuit without bias control and a comparator to process optimally black signals based on the envelope-differential fixed-period delay (EDFPD) detection technique. This method enables the system to detect over a longer range at high speeds while being capable of handling a large amount of information. The estimate results of gray and white code widths against the clamp bias made through the dynamic operation simulation of a differential circuit using SPICE were nearly consistent with the experimental results. Thereby we can conclude that the dynamic simulation is effective for estimation of an optimum clamp bias voltage. It was confirmed that the detection range of the system with a clamp bias voltage of ? 0. 4 V for a minimum bar width W = 0. 25 mm was 1. 4 times that of the conventional EDFPD detection technique. In addition, the system operated at a maximum scanning speed of 7. 7 times that of conventional CCD cameras under the practical detection range. The system with clamp bias control is expected to enable the real-time identification of goods on production lines and in automated warehouses. </span...|$|E
40|$|When a wind park is sited offshore, compact, {{lightweight}} and reliable components are important requirements. In this Master's thesis a wind {{energy conversion system}} has been proposed, where {{the objective is to}} meet the requirements of an offshore environment. The system consists of a permanent magnet generator, a reduced matrix converter, a high frequency transformer and a full-bridge converter. It is the reduced matrix converter which is the main focus of the thesis. The reduced matrix converter (RMC) provides direct AC-AC conversion without the need of a bulky DC link capacitor, it is thus a compact solution. It is built with six bi-directional switches. Each switch consists of two reverse blocking IGBTs in antiparallel. The reverse blocking IGBT is different from the conventional IGBT because it blocks voltage of both polarities. Due to the direct AC-AC conversion of the RMC it is necessary to implement a special protection scheme for the circuit. The scheme provides reliable operation of the RMC so the switches are not damaged. This is achieved by the introduction of a <b>clamp</b> <b>circuit.</b> The <b>clamp</b> <b>circuit</b> has been studied during normal operation and the operation during faults has been described. The entire WECS has been implemented in the simulation program PSIM to simulate behavior of the <b>clamp</b> <b>circuit</b> during normal operation and to calculate switching and <b>clamp</b> <b>circuit</b> losses. Both losses are related to the RMC, and are important {{for the study of the}} overall energy efficiency of the converter. Total losses have been compared for two different modulation techniques, these are carrier based modulation and space vector modulation. The simulation results indicated that space vector modulation is the most energy efficient solution for the system...|$|R
40|$|Abstract—Electrostatic {{discharge}} (ESD) protection {{design for}} mixed-voltage I/O interfaces {{has been one}} of the key challenges of system-on-a-chip (SOC) implementation in nano-scale CMOS pro-cesses. The on-chip ESD protection circuit for mixed-voltage I/O interfaces should meet the gate-oxide reliability constraints and prevent the undesired leakage current paths. This paper presents an overview on the design concept and circuit implementations of the ESD protection designs for mixed-voltage I/O interfaces without using the additional thick gate-oxide process. The ESD design constraints in mixed-voltage I/O interfaces, the classifi-cation and analysis of ESD protection designs for mixed-voltage I/O interfaces, and the designs of high-voltage-tolerant power-rail ESD <b>clamp</b> <b>circuit</b> are presented and discussed. Index Terms—Electrostatic discharge (ESD), ESD protection design, gate-oxide reliability, high-voltage tolerant, mixed-voltage I/O interfaces, power-rail ESD <b>clamp</b> <b>circuit.</b> I...|$|R
40|$|The paper {{describes}} {{the design of}} a microcomputer controlled matrix converter for an induction motor drive system. Special emphasis is given to the current commutation eliminating the need for any capacitor-based <b>clamp</b> <b>circuit</b> in the steady state operation and during the shutdown. Simulation results and experimental results are presented...|$|R
