

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Sun Apr 11 18:01:07 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          784
LUT:           2071
FF:            2295
DSP:              8
BRAM:             0
SRL:             13
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.276
CP achieved post-implementation:    8.605
Timing met
