12-07 20:45 MAIN           INFO     STARTING MIPS SIMULATOR
12-07 20:45 MIPS Simulator INFO     Starting simulator...
12-07 20:45 MIPS Parser    DEBUG    

12-07 20:45 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 0, 'inst': 'LI R4 260', 'opcode': 'LI', 'operand1': 'R4', 'operand2': '260', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 1, 'inst': 'LI R5 272', 'opcode': 'LI', 'operand1': 'R5', 'operand2': '272', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 2, 'inst': 'LI R1 8', 'opcode': 'LI', 'operand1': 'R1', 'operand2': '8', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 3, 'inst': 'LI R2 4', 'opcode': 'LI', 'operand1': 'R2', 'operand2': '4', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 4, 'inst': 'LI R3 0', 'opcode': 'LI', 'operand1': 'R3', 'operand2': '0', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 5, 'inst': 'GG: L.D F1 4(R4)', 'opcode': 'L.D', 'operand1': 'F1', 'operand2': '4(R4)', 'operand3': '', 'hasLabel': True, 'label': 'GG', 'type': <InstructionType.INV: 0>, 'unit': 'MEMORY', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 6, 'inst': 'L.D F2 8(R5)', 'opcode': 'L.D', 'operand1': 'F2', 'operand2': '8(R5)', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.INV: 0>, 'unit': 'MEMORY', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 7, 'inst': 'ADD.D F4 F6 F2', 'opcode': 'ADD.D', 'operand1': 'F4', 'operand2': 'F6', 'operand3': 'F2', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 8, 'inst': 'SUB.D F5 F7 F1', 'opcode': 'SUB.D', 'operand1': 'F5', 'operand2': 'F7', 'operand3': 'F1', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 9, 'inst': 'MUL.D F6 F1 F5', 'opcode': 'MUL.D', 'operand1': 'F6', 'operand2': 'F1', 'operand3': 'F5', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'MULTIPLIER', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 10, 'inst': 'ADD.D F7 F2 F6', 'opcode': 'ADD.D', 'operand1': 'F7', 'operand2': 'F2', 'operand3': 'F6', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 11, 'inst': 'ADD.D F6 F1 F7', 'opcode': 'ADD.D', 'operand1': 'F6', 'operand2': 'F1', 'operand3': 'F7', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 12, 'inst': 'DADDI R4 R4 20', 'opcode': 'DADDI', 'operand1': 'R4', 'operand2': 'R4', 'operand3': '20', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 13, 'inst': 'DADDI R5 R5 8', 'opcode': 'DADDI', 'operand1': 'R5', 'operand2': 'R5', 'operand3': '8', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 14, 'inst': 'DSUB R1 R1 R2', 'opcode': 'DSUB', 'operand1': 'R1', 'operand2': 'R1', 'operand3': 'R2', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 15, 'inst': 'BNE R1 R3 GG', 'opcode': 'BNE', 'operand1': 'R1', 'operand2': 'R3', 'operand3': 'GG', 'hasLabel': False, 'label': '', 'type': <InstructionType.CTRL: 3>, 'unit': 'BRANCH', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 16, 'inst': 'HLT', 'opcode': 'HLT', 'operand1': '', 'operand2': '', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.SPCL: 4>, 'unit': 'HALT', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 17, 'inst': 'HLT', 'opcode': 'HLT', 'operand1': '', 'operand2': '', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.SPCL: 4>, 'unit': 'HALT', 'isExecutionDone': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Parser    DEBUG    Total Number of instructions: 18

12-07 20:45 MIPS Parser    DEBUG    {'GG': 5}
12-07 20:45 MIPS Parser    DEBUG    Total Number of labels: 1

12-07 20:45 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'ADDER', 'totalUnits': 2, 'availableUnits': 2, 'totalCycleCounts': 2, 'availableCycleCounts': 2, 'instructionsOccupying': []}
12-07 20:45 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'MULTIPLIER', 'totalUnits': 2, 'availableUnits': 2, 'totalCycleCounts': 30, 'availableCycleCounts': 30, 'instructionsOccupying': []}
12-07 20:45 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'DIVIDER', 'totalUnits': 1, 'availableUnits': 1, 'totalCycleCounts': 50, 'availableCycleCounts': 50, 'instructionsOccupying': []}
12-07 20:45 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'INTEGER', 'totalUnits': 1, 'availableUnits': 1, 'totalCycleCounts': 1, 'availableCycleCounts': 1, 'instructionsOccupying': []}
12-07 20:45 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'MEMORY', 'totalUnits': 1, 'availableUnits': 1, 'totalCycleCounts': 2, 'availableCycleCounts': 2, 'instructionsOccupying': []}
12-07 20:45 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'BRANCH', 'totalUnits': 1, 'availableUnits': 1, 'totalCycleCounts': 1, 'availableCycleCounts': 1, 'instructionsOccupying': []}
12-07 20:45 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'HALT', 'totalUnits': 5, 'availableUnits': 5, 'totalCycleCounts': 1, 'availableCycleCounts': 1, 'instructionsOccupying': []}
12-07 20:45 MIPS Helper    DEBUG    I-Cache number of blocks:  4
12-07 20:45 MIPS Helper    DEBUG    I-Cache block size      :  4
12-07 20:45 MIPS Pipeline  DEBUG    Starting Pipeline...


12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 1
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [-1, -1, -1, -1], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Helper    DEBUG    I-Cache miss for instruction: 0
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 2
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    1
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 3
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    1
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 4
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    1
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 5
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    1
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 6
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    1
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 7
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    1
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 8
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    1
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 9
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    1
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 10
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    1
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 11
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    1
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 12
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    1
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 13
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Fetched instruction 0: LI R4 260 at clock cycle 13
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 14
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    1
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    0
12-07 20:45 MIPS Helper    DEBUG    Instruction 0 is occupying unit INTEGER
12-07 20:45 MIPS Pipeline  DEBUG    Issued instruction 0: LI R4 260 at clock cycle 14
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Fetched instruction 1: LI R5 272 at clock cycle 14
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 15
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    2
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    Read instruction 0: LI R4 260 at clock cycle 15
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    1
12-07 20:45 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 1
12-07 20:45 MIPS Pipeline  DEBUG    Structural Hazard for instruction 1. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 16
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R4': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    2
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    Executed instruction 0: LI R4 260 at clock cycle 16
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    1
12-07 20:45 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 1
12-07 20:45 MIPS Pipeline  DEBUG    Structural Hazard for instruction 1. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 17
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R4': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 260, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    2
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    [['0', 'LI R4 260', '13', '14', '15', '16', '17', 'Y', 'Y', 'N']]
12-07 20:45 MIPS Pipeline  DEBUG    Write Back completed for instruction 0: LI R4 260 at clock cycle 17
12-07 20:45 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 20:45 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 0, 'inst': 'LI R4 260', 'opcode': 'LI', 'operand1': 'R4', 'operand2': '260', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': True, 'IF': '13', 'ID': '14', 'IR': '15', 'EX': '16', 'WB': '17', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue After
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    1
12-07 20:45 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 1
12-07 20:45 MIPS Pipeline  DEBUG    Structural Hazard for instruction 1. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 18
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 260, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    2
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    1
12-07 20:45 MIPS Helper    DEBUG    Instruction 1 is occupying unit INTEGER
12-07 20:45 MIPS Pipeline  DEBUG    Issued instruction 1: LI R5 272 at clock cycle 18
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Fetched instruction 2: LI R1 8 at clock cycle 18
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 19
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 260, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    3
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    1
12-07 20:45 MIPS Pipeline  DEBUG    Read instruction 1: LI R5 272 at clock cycle 19
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    2
12-07 20:45 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 2
12-07 20:45 MIPS Pipeline  DEBUG    Structural Hazard for instruction 2. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 20
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R5': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 260, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    3
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    1
12-07 20:45 MIPS Pipeline  DEBUG    Executed instruction 1: LI R5 272 at clock cycle 20
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    2
12-07 20:45 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 2
12-07 20:45 MIPS Pipeline  DEBUG    Structural Hazard for instruction 2. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 21
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R5': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    3
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    1
12-07 20:45 MIPS Pipeline  DEBUG    [['0', 'LI R4 260', '13', '14', '15', '16', '17', 'Y', 'Y', 'N'], ['1', 'LI R5 272', '14', '18', '19', '20', '21', 'Y', 'Y', 'Y']]
12-07 20:45 MIPS Pipeline  DEBUG    Write Back completed for instruction 1: LI R5 272 at clock cycle 21
12-07 20:45 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 20:45 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 1, 'inst': 'LI R5 272', 'opcode': 'LI', 'operand1': 'R5', 'operand2': '272', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': True, 'IF': '14', 'ID': '18', 'IR': '19', 'EX': '20', 'WB': '21', 'Struct': 'Y', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue After
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    2
12-07 20:45 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 2
12-07 20:45 MIPS Pipeline  DEBUG    Structural Hazard for instruction 2. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 22
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    3
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    2
12-07 20:45 MIPS Helper    DEBUG    Instruction 2 is occupying unit INTEGER
12-07 20:45 MIPS Pipeline  DEBUG    Issued instruction 2: LI R1 8 at clock cycle 22
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Fetched instruction 3: LI R2 4 at clock cycle 22
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 23
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    4
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [-1, -1, -1, -1], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    2
12-07 20:45 MIPS Pipeline  DEBUG    Read instruction 2: LI R1 8 at clock cycle 23
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    3
12-07 20:45 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 3
12-07 20:45 MIPS Pipeline  DEBUG    Structural Hazard for instruction 3. Pipeline is stalled.
12-07 20:45 MIPS Helper    DEBUG    I-Cache miss for instruction: 4
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 24
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R1': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    4
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    2
12-07 20:45 MIPS Pipeline  DEBUG    Executed instruction 2: LI R1 8 at clock cycle 24
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    3
12-07 20:45 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 3
12-07 20:45 MIPS Pipeline  DEBUG    Structural Hazard for instruction 3. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 25
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R1': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 0, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    4
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    2
12-07 20:45 MIPS Pipeline  DEBUG    [['0', 'LI R4 260', '13', '14', '15', '16', '17', 'Y', 'Y', 'N'], ['1', 'LI R5 272', '14', '18', '19', '20', '21', 'Y', 'Y', 'Y'], ['2', 'LI R1 8', '18', '22', '23', '24', '25', 'Y', 'Y', 'Y']]
12-07 20:45 MIPS Pipeline  DEBUG    Write Back completed for instruction 2: LI R1 8 at clock cycle 25
12-07 20:45 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 20:45 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 2, 'inst': 'LI R1 8', 'opcode': 'LI', 'operand1': 'R1', 'operand2': '8', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': True, 'IF': '18', 'ID': '22', 'IR': '23', 'EX': '24', 'WB': '25', 'Struct': 'Y', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue After
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    3
12-07 20:45 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 3
12-07 20:45 MIPS Pipeline  DEBUG    Structural Hazard for instruction 3. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 26
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 0, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    4
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    3
12-07 20:45 MIPS Helper    DEBUG    Instruction 3 is occupying unit INTEGER
12-07 20:45 MIPS Pipeline  DEBUG    Issued instruction 3: LI R2 4 at clock cycle 26
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    23
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 27
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 0, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    4
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    3
12-07 20:45 MIPS Pipeline  DEBUG    Read instruction 3: LI R2 4 at clock cycle 27
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    23
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 28
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R2': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 0, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    4
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    3
12-07 20:45 MIPS Pipeline  DEBUG    Executed instruction 3: LI R2 4 at clock cycle 28
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    23
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 29
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R2': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    4
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    3
12-07 20:45 MIPS Pipeline  DEBUG    [['0', 'LI R4 260', '13', '14', '15', '16', '17', 'Y', 'Y', 'N'], ['1', 'LI R5 272', '14', '18', '19', '20', '21', 'Y', 'Y', 'Y'], ['2', 'LI R1 8', '18', '22', '23', '24', '25', 'Y', 'Y', 'Y'], ['3', 'LI R2 4', '22', '26', '27', '28', '29', 'Y', 'Y', 'Y']]
12-07 20:45 MIPS Pipeline  DEBUG    Write Back completed for instruction 3: LI R2 4 at clock cycle 29
12-07 20:45 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 20:45 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 3, 'inst': 'LI R2 4', 'opcode': 'LI', 'operand1': 'R2', 'operand2': '4', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': True, 'IF': '22', 'ID': '26', 'IR': '27', 'EX': '28', 'WB': '29', 'Struct': 'Y', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue After
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    23
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 30
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    4
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    23
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 31
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    4
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    23
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 32
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    4
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    23
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 33
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    4
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    23
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 34
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    4
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    23
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 35
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    4
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Fetched instruction 4: LI R3 0 at clock cycle 35
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 36
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    5
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    4
12-07 20:45 MIPS Helper    DEBUG    Instruction 4 is occupying unit INTEGER
12-07 20:45 MIPS Pipeline  DEBUG    Issued instruction 4: LI R3 0 at clock cycle 36
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Fetched instruction 5: GG: L.D F1 4(R4) at clock cycle 36
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 37
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    6
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    4
12-07 20:45 MIPS Pipeline  DEBUG    Read instruction 4: LI R3 0 at clock cycle 37
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    5
12-07 20:45 MIPS Helper    DEBUG    Instruction 5 is occupying unit MEMORY
12-07 20:45 MIPS Pipeline  DEBUG    Issued instruction 5: GG: L.D F1 4(R4) at clock cycle 37
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Fetched instruction 6: L.D F2 8(R5) at clock cycle 37
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 38
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R3': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    7
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    4
12-07 20:45 MIPS Pipeline  DEBUG    Executed instruction 4: LI R3 0 at clock cycle 38
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    5
12-07 20:45 MIPS Pipeline  DEBUG    Read instruction 5: GG: L.D F1 4(R4) at clock cycle 38
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    6
12-07 20:45 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 6
12-07 20:45 MIPS Pipeline  DEBUG    Structural Hazard for instruction 6. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 39
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R3': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    7
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    4
12-07 20:45 MIPS Pipeline  DEBUG    [['0', 'LI R4 260', '13', '14', '15', '16', '17', 'Y', 'Y', 'N'], ['1', 'LI R5 272', '14', '18', '19', '20', '21', 'Y', 'Y', 'Y'], ['2', 'LI R1 8', '18', '22', '23', '24', '25', 'Y', 'Y', 'Y'], ['3', 'LI R2 4', '22', '26', '27', '28', '29', 'Y', 'Y', 'Y'], ['4', 'LI R3 0', '35', '36', '37', '38', '39', 'Y', 'Y', 'N']]
12-07 20:45 MIPS Pipeline  DEBUG    Write Back completed for instruction 4: LI R3 0 at clock cycle 39
12-07 20:45 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 20:45 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 4, 'inst': 'LI R3 0', 'opcode': 'LI', 'operand1': 'R3', 'operand2': '0', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': True, 'IF': '35', 'ID': '36', 'IR': '37', 'EX': '38', 'WB': '39', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue After
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    5
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 5: GG: L.D F1 4(R4) at clock cycle 39
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    5
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    6
12-07 20:45 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 6
12-07 20:45 MIPS Pipeline  DEBUG    Structural Hazard for instruction 6. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 40
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    7
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    5
12-07 20:45 MIPS Helper    DEBUG    (Base, Offset): 
12-07 20:45 MIPS Helper    DEBUG    (260, 4)
12-07 20:45 MIPS Pipeline  DEBUG    Executed instruction 5: GG: L.D F1 4(R4) at clock cycle 40
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    6
12-07 20:45 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 6
12-07 20:45 MIPS Pipeline  DEBUG    Structural Hazard for instruction 6. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 41
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    7
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    5
12-07 20:45 MIPS Pipeline  DEBUG    [['0', 'LI R4 260', '13', '14', '15', '16', '17', 'Y', 'Y', 'N'], ['1', 'LI R5 272', '14', '18', '19', '20', '21', 'Y', 'Y', 'Y'], ['2', 'LI R1 8', '18', '22', '23', '24', '25', 'Y', 'Y', 'Y'], ['3', 'LI R2 4', '22', '26', '27', '28', '29', 'Y', 'Y', 'Y'], ['4', 'LI R3 0', '35', '36', '37', '38', '39', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '36', '37', '38', '40', '41', 'Y', 'Y', 'N']]
12-07 20:45 MIPS Pipeline  DEBUG    Write Back completed for instruction 5: GG: L.D F1 4(R4) at clock cycle 41
12-07 20:45 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 20:45 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 5, 'inst': 'GG: L.D F1 4(R4)', 'opcode': 'L.D', 'operand1': 'F1', 'operand2': '4(R4)', 'operand3': '', 'hasLabel': True, 'label': 'GG', 'type': <InstructionType.INV: 0>, 'unit': 'MEMORY', 'isExecutionDone': True, 'IF': '36', 'ID': '37', 'IR': '38', 'EX': '40', 'WB': '41', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue After
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    6
12-07 20:45 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 6
12-07 20:45 MIPS Pipeline  DEBUG    Structural Hazard for instruction 6. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 42
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    7
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    6
12-07 20:45 MIPS Helper    DEBUG    Instruction 6 is occupying unit MEMORY
12-07 20:45 MIPS Pipeline  DEBUG    Issued instruction 6: L.D F2 8(R5) at clock cycle 42
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Fetched instruction 7: ADD.D F4 F6 F2 at clock cycle 42
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 43
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    8
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [-1, -1, -1, -1], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    6
12-07 20:45 MIPS Pipeline  DEBUG    Read instruction 6: L.D F2 8(R5) at clock cycle 43
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    7
12-07 20:45 MIPS Helper    DEBUG    Instruction 7 is occupying unit ADDER
12-07 20:45 MIPS Pipeline  DEBUG    Issued instruction 7: ADD.D F4 F6 F2 at clock cycle 43
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 20:45 MIPS Helper    DEBUG    I-Cache miss for instruction: 8
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 44
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    8
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    6
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 6: L.D F2 8(R5) at clock cycle 44
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    6
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    7
12-07 20:45 MIPS Pipeline  DEBUG    Read instruction 7: ADD.D F4 F6 F2 at clock cycle 44
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    43
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 45
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F4': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    8
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    6, 7
12-07 20:45 MIPS Helper    DEBUG    (Base, Offset): 
12-07 20:45 MIPS Helper    DEBUG    (272, 8)
12-07 20:45 MIPS Pipeline  DEBUG    Executed instruction 6: L.D F2 8(R5) at clock cycle 45
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 7: ADD.D F4 F6 F2 at clock cycle 45
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    7
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    43
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 46
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F4': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    8
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    6
12-07 20:45 MIPS Pipeline  DEBUG    [['0', 'LI R4 260', '13', '14', '15', '16', '17', 'Y', 'Y', 'N'], ['1', 'LI R5 272', '14', '18', '19', '20', '21', 'Y', 'Y', 'Y'], ['2', 'LI R1 8', '18', '22', '23', '24', '25', 'Y', 'Y', 'Y'], ['3', 'LI R2 4', '22', '26', '27', '28', '29', 'Y', 'Y', 'Y'], ['4', 'LI R3 0', '35', '36', '37', '38', '39', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '36', '37', '38', '40', '41', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '37', '42', '43', '45', '46', 'Y', 'Y', 'Y']]
12-07 20:45 MIPS Pipeline  DEBUG    Write Back completed for instruction 6: L.D F2 8(R5) at clock cycle 46
12-07 20:45 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 20:45 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 6, 'inst': 'L.D F2 8(R5)', 'opcode': 'L.D', 'operand1': 'F2', 'operand2': '8(R5)', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.INV: 0>, 'unit': 'MEMORY', 'isExecutionDone': True, 'IF': '37', 'ID': '42', 'IR': '43', 'EX': '45', 'WB': '46', 'Struct': 'Y', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue After
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    7
12-07 20:45 MIPS Pipeline  DEBUG    Executed instruction 7: ADD.D F4 F6 F2 at clock cycle 46
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    43
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 47
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F4': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    8
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    7
12-07 20:45 MIPS Pipeline  DEBUG    [['0', 'LI R4 260', '13', '14', '15', '16', '17', 'Y', 'Y', 'N'], ['1', 'LI R5 272', '14', '18', '19', '20', '21', 'Y', 'Y', 'Y'], ['2', 'LI R1 8', '18', '22', '23', '24', '25', 'Y', 'Y', 'Y'], ['3', 'LI R2 4', '22', '26', '27', '28', '29', 'Y', 'Y', 'Y'], ['4', 'LI R3 0', '35', '36', '37', '38', '39', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '36', '37', '38', '40', '41', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '37', '42', '43', '45', '46', 'Y', 'Y', 'Y'], ['7', 'ADD.D F4 F6 F2', '42', '43', '44', '46', '47', 'Y', 'Y', 'N']]
12-07 20:45 MIPS Pipeline  DEBUG    Write Back completed for instruction 7: ADD.D F4 F6 F2 at clock cycle 47
12-07 20:45 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 20:45 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 7, 'inst': 'ADD.D F4 F6 F2', 'opcode': 'ADD.D', 'operand1': 'F4', 'operand2': 'F6', 'operand3': 'F2', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': True, 'IF': '42', 'ID': '43', 'IR': '44', 'EX': '46', 'WB': '47', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue After
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    43
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 48
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    8
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    43
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 49
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    8
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    43
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 50
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    8
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    43
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 51
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    8
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    43
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 52
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    8
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    43
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 53
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    8
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    43
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 54
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    8
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    43
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 55
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    8
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Fetched instruction 8: SUB.D F5 F7 F1 at clock cycle 55
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 56
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    8
12-07 20:45 MIPS Helper    DEBUG    Instruction 8 is occupying unit ADDER
12-07 20:45 MIPS Pipeline  DEBUG    Issued instruction 8: SUB.D F5 F7 F1 at clock cycle 56
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Fetched instruction 9: MUL.D F6 F1 F5 at clock cycle 56
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 57
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    8
12-07 20:45 MIPS Pipeline  DEBUG    Read instruction 8: SUB.D F5 F7 F1 at clock cycle 57
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Helper    DEBUG    Instruction 9 is occupying unit MULTIPLIER
12-07 20:45 MIPS Pipeline  DEBUG    Issued instruction 9: MUL.D F6 F1 F5 at clock cycle 57
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Fetched instruction 10: ADD.D F7 F2 F6 at clock cycle 57
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 58
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F5': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    8
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 8: SUB.D F5 F7 F1 at clock cycle 58
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    8
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 9. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Helper    DEBUG    Instruction 10 is occupying unit ADDER
12-07 20:45 MIPS Pipeline  DEBUG    Issued instruction 10: ADD.D F7 F2 F6 at clock cycle 58
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Fetched instruction 11: ADD.D F6 F1 F7 at clock cycle 58
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 59
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F5': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [-1, -1, -1, -1]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    8
12-07 20:45 MIPS Pipeline  DEBUG    Executed instruction 8: SUB.D F5 F7 F1 at clock cycle 59
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9, 10
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 9. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read instruction 10: ADD.D F7 F2 F6 at clock cycle 59
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Simulator DEBUG    Unit ADDER is not available for instruction 11
12-07 20:45 MIPS Pipeline  DEBUG    Structural Hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Helper    DEBUG    I-Cache miss for instruction: 12
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 60
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F5': 1, 'F7': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    8
12-07 20:45 MIPS Pipeline  DEBUG    [['0', 'LI R4 260', '13', '14', '15', '16', '17', 'Y', 'Y', 'N'], ['1', 'LI R5 272', '14', '18', '19', '20', '21', 'Y', 'Y', 'Y'], ['2', 'LI R1 8', '18', '22', '23', '24', '25', 'Y', 'Y', 'Y'], ['3', 'LI R2 4', '22', '26', '27', '28', '29', 'Y', 'Y', 'Y'], ['4', 'LI R3 0', '35', '36', '37', '38', '39', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '36', '37', '38', '40', '41', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '37', '42', '43', '45', '46', 'Y', 'Y', 'Y'], ['7', 'ADD.D F4 F6 F2', '42', '43', '44', '46', '47', 'Y', 'Y', 'N'], ['8', 'SUB.D F5 F7 F1', '55', '56', '57', '59', '60', 'Y', 'Y', 'N']]
12-07 20:45 MIPS Pipeline  DEBUG    Write Back completed for instruction 8: SUB.D F5 F7 F1 at clock cycle 60
12-07 20:45 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 20:45 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 8, 'inst': 'SUB.D F5 F7 F1', 'opcode': 'SUB.D', 'operand1': 'F5', 'operand2': 'F7', 'operand3': 'F1', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': True, 'IF': '55', 'ID': '56', 'IR': '57', 'EX': '59', 'WB': '60', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue After
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 10: ADD.D F7 F2 F6 at clock cycle 60
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 9. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Simulator DEBUG    Unit ADDER is not available for instruction 11
12-07 20:45 MIPS Pipeline  DEBUG    Structural Hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 61
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F7': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Executed instruction 10: ADD.D F7 F2 F6 at clock cycle 61
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read instruction 9: MUL.D F6 F1 F5 at clock cycle 61
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 62
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F7': 1, 'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 0, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    [['0', 'LI R4 260', '13', '14', '15', '16', '17', 'Y', 'Y', 'N'], ['1', 'LI R5 272', '14', '18', '19', '20', '21', 'Y', 'Y', 'Y'], ['2', 'LI R1 8', '18', '22', '23', '24', '25', 'Y', 'Y', 'Y'], ['3', 'LI R2 4', '22', '26', '27', '28', '29', 'Y', 'Y', 'Y'], ['4', 'LI R3 0', '35', '36', '37', '38', '39', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '36', '37', '38', '40', '41', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '37', '42', '43', '45', '46', 'Y', 'Y', 'Y'], ['7', 'ADD.D F4 F6 F2', '42', '43', '44', '46', '47', 'Y', 'Y', 'N'], ['8', 'SUB.D F5 F7 F1', '55', '56', '57', '59', '60', 'Y', 'Y', 'N'], ['10', 'ADD.D F7 F2 F6', '57', '58', '59', '61', '62', 'Y', 'Y', 'N']]
12-07 20:45 MIPS Pipeline  DEBUG    Write Back completed for instruction 10: ADD.D F7 F2 F6 at clock cycle 62
12-07 20:45 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 20:45 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 10, 'inst': 'ADD.D F7 F2 F6', 'opcode': 'ADD.D', 'operand1': 'F7', 'operand2': 'F2', 'operand3': 'F6', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': True, 'IF': '57', 'ID': '58', 'IR': '59', 'EX': '61', 'WB': '62', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue After
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 62
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 63
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 0, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 63
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 64
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 0, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 64
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 65
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 0, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 65
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 66
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 0, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 66
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 67
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 0, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 67
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 68
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 0, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 68
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 69
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 0, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 69
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 70
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 0, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 70
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 71
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 0, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 71
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 72
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 0, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 72
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 73
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 0, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 73
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 74
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 0, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 74
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 75
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 0, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 75
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 76
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 0, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 76
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 77
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 0, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 77
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 78
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 0, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 78
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 79
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 0, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 79
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 80
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 0, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 80
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 81
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 0, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 81
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 82
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 0, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 82
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 83
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 0, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 83
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 84
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 0, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 84
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 85
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 0, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 85
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 86
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 0, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 86
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 87
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 0, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 87
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 88
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 0, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 88
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 89
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 0, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 89
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 90
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 0, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 90
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 91
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 0, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Executed instruction 9: MUL.D F6 F1 F5 at clock cycle 91
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 92
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': -69696, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    [['0', 'LI R4 260', '13', '14', '15', '16', '17', 'Y', 'Y', 'N'], ['1', 'LI R5 272', '14', '18', '19', '20', '21', 'Y', 'Y', 'Y'], ['2', 'LI R1 8', '18', '22', '23', '24', '25', 'Y', 'Y', 'Y'], ['3', 'LI R2 4', '22', '26', '27', '28', '29', 'Y', 'Y', 'Y'], ['4', 'LI R3 0', '35', '36', '37', '38', '39', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '36', '37', '38', '40', '41', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '37', '42', '43', '45', '46', 'Y', 'Y', 'Y'], ['7', 'ADD.D F4 F6 F2', '42', '43', '44', '46', '47', 'Y', 'Y', 'N'], ['8', 'SUB.D F5 F7 F1', '55', '56', '57', '59', '60', 'Y', 'Y', 'N'], ['10', 'ADD.D F7 F2 F6', '57', '58', '59', '61', '62', 'Y', 'Y', 'N'], ['9', 'MUL.D F6 F1 F5', '56', '57', '61', '91', '92', 'Y', 'Y', 'N']]
12-07 20:45 MIPS Pipeline  DEBUG    Write Back completed for instruction 9: MUL.D F6 F1 F5 at clock cycle 92
12-07 20:45 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 20:45 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 9, 'inst': 'MUL.D F6 F1 F5', 'opcode': 'MUL.D', 'operand1': 'F6', 'operand2': 'F1', 'operand3': 'F5', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'MULTIPLIER', 'isExecutionDone': True, 'IF': '56', 'ID': '57', 'IR': '61', 'EX': '91', 'WB': '92', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue After
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 93
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': -69696, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Helper    DEBUG    Instruction 11 is occupying unit ADDER
12-07 20:45 MIPS Pipeline  DEBUG    Issued instruction 11: ADD.D F6 F1 F7 at clock cycle 93
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    93
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 94
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': -69696, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    Read instruction 11: ADD.D F6 F1 F7 at clock cycle 94
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    93
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 95
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': -69696, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 11: ADD.D F6 F1 F7 at clock cycle 95
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    93
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 96
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': -69696, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    Executed instruction 11: ADD.D F6 F1 F7 at clock cycle 96
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    93
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 97
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    [['0', 'LI R4 260', '13', '14', '15', '16', '17', 'Y', 'Y', 'N'], ['1', 'LI R5 272', '14', '18', '19', '20', '21', 'Y', 'Y', 'Y'], ['2', 'LI R1 8', '18', '22', '23', '24', '25', 'Y', 'Y', 'Y'], ['3', 'LI R2 4', '22', '26', '27', '28', '29', 'Y', 'Y', 'Y'], ['4', 'LI R3 0', '35', '36', '37', '38', '39', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '36', '37', '38', '40', '41', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '37', '42', '43', '45', '46', 'Y', 'Y', 'Y'], ['7', 'ADD.D F4 F6 F2', '42', '43', '44', '46', '47', 'Y', 'Y', 'N'], ['8', 'SUB.D F5 F7 F1', '55', '56', '57', '59', '60', 'Y', 'Y', 'N'], ['10', 'ADD.D F7 F2 F6', '57', '58', '59', '61', '62', 'Y', 'Y', 'N'], ['9', 'MUL.D F6 F1 F5', '56', '57', '61', '91', '92', 'Y', 'Y', 'N'], ['11', 'ADD.D F6 F1 F7', '58', '93', '94', '96', '97', 'Y', 'Y', 'Y']]
12-07 20:45 MIPS Pipeline  DEBUG    Write Back completed for instruction 11: ADD.D F6 F1 F7 at clock cycle 97
12-07 20:45 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 20:45 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 11, 'inst': 'ADD.D F6 F1 F7', 'opcode': 'ADD.D', 'operand1': 'F6', 'operand2': 'F1', 'operand3': 'F7', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': True, 'IF': '58', 'ID': '93', 'IR': '94', 'EX': '96', 'WB': '97', 'Struct': 'Y', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue After
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    93
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 98
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    93
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 99
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    93
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 100
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    93
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 101
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    93
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 102
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    93
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 103
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    93
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 104
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    93
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 105
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Fetched instruction 12: DADDI R4 R4 20 at clock cycle 105
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 106
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    13
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    12
12-07 20:45 MIPS Helper    DEBUG    Instruction 12 is occupying unit INTEGER
12-07 20:45 MIPS Pipeline  DEBUG    Issued instruction 12: DADDI R4 R4 20 at clock cycle 106
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Fetched instruction 13: DADDI R5 R5 8 at clock cycle 106
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 107
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    14
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    Read instruction 12: DADDI R4 R4 20 at clock cycle 107
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    13
12-07 20:45 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 13
12-07 20:45 MIPS Pipeline  DEBUG    Structural Hazard for instruction 13. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 108
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R4': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 260, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    14
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    Executed instruction 12: DADDI R4 R4 20 at clock cycle 108
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    13
12-07 20:45 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 13
12-07 20:45 MIPS Pipeline  DEBUG    Structural Hazard for instruction 13. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 109
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R4': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    14
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    [['0', 'LI R4 260', '13', '14', '15', '16', '17', 'Y', 'Y', 'N'], ['1', 'LI R5 272', '14', '18', '19', '20', '21', 'Y', 'Y', 'Y'], ['2', 'LI R1 8', '18', '22', '23', '24', '25', 'Y', 'Y', 'Y'], ['3', 'LI R2 4', '22', '26', '27', '28', '29', 'Y', 'Y', 'Y'], ['4', 'LI R3 0', '35', '36', '37', '38', '39', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '36', '37', '38', '40', '41', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '37', '42', '43', '45', '46', 'Y', 'Y', 'Y'], ['7', 'ADD.D F4 F6 F2', '42', '43', '44', '46', '47', 'Y', 'Y', 'N'], ['8', 'SUB.D F5 F7 F1', '55', '56', '57', '59', '60', 'Y', 'Y', 'N'], ['10', 'ADD.D F7 F2 F6', '57', '58', '59', '61', '62', 'Y', 'Y', 'N'], ['9', 'MUL.D F6 F1 F5', '56', '57', '61', '91', '92', 'Y', 'Y', 'N'], ['11', 'ADD.D F6 F1 F7', '58', '93', '94', '96', '97', 'Y', 'Y', 'Y'], ['12', 'DADDI R4 R4 20', '105', '106', '107', '108', '109', 'Y', 'Y', 'N']]
12-07 20:45 MIPS Pipeline  DEBUG    Write Back completed for instruction 12: DADDI R4 R4 20 at clock cycle 109
12-07 20:45 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 20:45 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 12, 'inst': 'DADDI R4 R4 20', 'opcode': 'DADDI', 'operand1': 'R4', 'operand2': 'R4', 'operand3': '20', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': True, 'IF': '105', 'ID': '106', 'IR': '107', 'EX': '108', 'WB': '109', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue After
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    13
12-07 20:45 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 13
12-07 20:45 MIPS Pipeline  DEBUG    Structural Hazard for instruction 13. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 110
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    14
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    13
12-07 20:45 MIPS Helper    DEBUG    Instruction 13 is occupying unit INTEGER
12-07 20:45 MIPS Pipeline  DEBUG    Issued instruction 13: DADDI R5 R5 8 at clock cycle 110
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Fetched instruction 14: DSUB R1 R1 R2 at clock cycle 110
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 111
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    15
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    13
12-07 20:45 MIPS Pipeline  DEBUG    Read instruction 13: DADDI R5 R5 8 at clock cycle 111
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    14
12-07 20:45 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 14
12-07 20:45 MIPS Pipeline  DEBUG    Structural Hazard for instruction 14. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 112
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R5': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 272, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    15
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    13
12-07 20:45 MIPS Pipeline  DEBUG    Executed instruction 13: DADDI R5 R5 8 at clock cycle 112
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    14
12-07 20:45 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 14
12-07 20:45 MIPS Pipeline  DEBUG    Structural Hazard for instruction 14. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 113
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R5': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    15
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    13
12-07 20:45 MIPS Pipeline  DEBUG    [['0', 'LI R4 260', '13', '14', '15', '16', '17', 'Y', 'Y', 'N'], ['1', 'LI R5 272', '14', '18', '19', '20', '21', 'Y', 'Y', 'Y'], ['2', 'LI R1 8', '18', '22', '23', '24', '25', 'Y', 'Y', 'Y'], ['3', 'LI R2 4', '22', '26', '27', '28', '29', 'Y', 'Y', 'Y'], ['4', 'LI R3 0', '35', '36', '37', '38', '39', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '36', '37', '38', '40', '41', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '37', '42', '43', '45', '46', 'Y', 'Y', 'Y'], ['7', 'ADD.D F4 F6 F2', '42', '43', '44', '46', '47', 'Y', 'Y', 'N'], ['8', 'SUB.D F5 F7 F1', '55', '56', '57', '59', '60', 'Y', 'Y', 'N'], ['10', 'ADD.D F7 F2 F6', '57', '58', '59', '61', '62', 'Y', 'Y', 'N'], ['9', 'MUL.D F6 F1 F5', '56', '57', '61', '91', '92', 'Y', 'Y', 'N'], ['11', 'ADD.D F6 F1 F7', '58', '93', '94', '96', '97', 'Y', 'Y', 'Y'], ['12', 'DADDI R4 R4 20', '105', '106', '107', '108', '109', 'Y', 'Y', 'N'], ['13', 'DADDI R5 R5 8', '106', '110', '111', '112', '113', 'Y', 'Y', 'Y']]
12-07 20:45 MIPS Pipeline  DEBUG    Write Back completed for instruction 13: DADDI R5 R5 8 at clock cycle 113
12-07 20:45 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 20:45 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 13, 'inst': 'DADDI R5 R5 8', 'opcode': 'DADDI', 'operand1': 'R5', 'operand2': 'R5', 'operand3': '8', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': True, 'IF': '106', 'ID': '110', 'IR': '111', 'EX': '112', 'WB': '113', 'Struct': 'Y', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue After
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    14
12-07 20:45 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 14
12-07 20:45 MIPS Pipeline  DEBUG    Structural Hazard for instruction 14. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 114
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    15
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    14
12-07 20:45 MIPS Helper    DEBUG    Instruction 14 is occupying unit INTEGER
12-07 20:45 MIPS Pipeline  DEBUG    Issued instruction 14: DSUB R1 R1 R2 at clock cycle 114
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Fetched instruction 15: BNE R1 R3 GG at clock cycle 114
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 115
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    16
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [0, 1, 2, 3], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    14
12-07 20:45 MIPS Pipeline  DEBUG    Read instruction 14: DSUB R1 R1 R2 at clock cycle 115
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    15
12-07 20:45 MIPS Helper    DEBUG    Instruction 15 is occupying unit BRANCH
12-07 20:45 MIPS Pipeline  DEBUG    Issued instruction 15: BNE R1 R3 GG at clock cycle 115
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 20:45 MIPS Helper    DEBUG    I-Cache miss for instruction: 16
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 116
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R1': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 8, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    16
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    14
12-07 20:45 MIPS Pipeline  DEBUG    Executed instruction 14: DSUB R1 R1 R2 at clock cycle 116
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    15
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 15. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    15
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    115
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 117
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R1': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    16
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    14
12-07 20:45 MIPS Pipeline  DEBUG    [['0', 'LI R4 260', '13', '14', '15', '16', '17', 'Y', 'Y', 'N'], ['1', 'LI R5 272', '14', '18', '19', '20', '21', 'Y', 'Y', 'Y'], ['2', 'LI R1 8', '18', '22', '23', '24', '25', 'Y', 'Y', 'Y'], ['3', 'LI R2 4', '22', '26', '27', '28', '29', 'Y', 'Y', 'Y'], ['4', 'LI R3 0', '35', '36', '37', '38', '39', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '36', '37', '38', '40', '41', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '37', '42', '43', '45', '46', 'Y', 'Y', 'Y'], ['7', 'ADD.D F4 F6 F2', '42', '43', '44', '46', '47', 'Y', 'Y', 'N'], ['8', 'SUB.D F5 F7 F1', '55', '56', '57', '59', '60', 'Y', 'Y', 'N'], ['10', 'ADD.D F7 F2 F6', '57', '58', '59', '61', '62', 'Y', 'Y', 'N'], ['9', 'MUL.D F6 F1 F5', '56', '57', '61', '91', '92', 'Y', 'Y', 'N'], ['11', 'ADD.D F6 F1 F7', '58', '93', '94', '96', '97', 'Y', 'Y', 'Y'], ['12', 'DADDI R4 R4 20', '105', '106', '107', '108', '109', 'Y', 'Y', 'N'], ['13', 'DADDI R5 R5 8', '106', '110', '111', '112', '113', 'Y', 'Y', 'Y'], ['14', 'DSUB R1 R1 R2', '110', '114', '115', '116', '117', 'Y', 'Y', 'Y']]
12-07 20:45 MIPS Pipeline  DEBUG    Write Back completed for instruction 14: DSUB R1 R1 R2 at clock cycle 117
12-07 20:45 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 20:45 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 14, 'inst': 'DSUB R1 R1 R2', 'opcode': 'DSUB', 'operand1': 'R1', 'operand2': 'R1', 'operand3': 'R2', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': True, 'IF': '110', 'ID': '114', 'IR': '115', 'EX': '116', 'WB': '117', 'Struct': 'Y', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue After
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    15
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 15. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    15
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    115
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 118
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    16
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    15
12-07 20:45 MIPS Pipeline  DEBUG    [['0', 'LI R4 260', '13', '14', '15', '16', '17', 'Y', 'Y', 'N'], ['1', 'LI R5 272', '14', '18', '19', '20', '21', 'Y', 'Y', 'Y'], ['2', 'LI R1 8', '18', '22', '23', '24', '25', 'Y', 'Y', 'Y'], ['3', 'LI R2 4', '22', '26', '27', '28', '29', 'Y', 'Y', 'Y'], ['4', 'LI R3 0', '35', '36', '37', '38', '39', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '36', '37', '38', '40', '41', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '37', '42', '43', '45', '46', 'Y', 'Y', 'Y'], ['7', 'ADD.D F4 F6 F2', '42', '43', '44', '46', '47', 'Y', 'Y', 'N'], ['8', 'SUB.D F5 F7 F1', '55', '56', '57', '59', '60', 'Y', 'Y', 'N'], ['10', 'ADD.D F7 F2 F6', '57', '58', '59', '61', '62', 'Y', 'Y', 'N'], ['9', 'MUL.D F6 F1 F5', '56', '57', '61', '91', '92', 'Y', 'Y', 'N'], ['11', 'ADD.D F6 F1 F7', '58', '93', '94', '96', '97', 'Y', 'Y', 'Y'], ['12', 'DADDI R4 R4 20', '105', '106', '107', '108', '109', 'Y', 'Y', 'N'], ['13', 'DADDI R5 R5 8', '106', '110', '111', '112', '113', 'Y', 'Y', 'Y'], ['14', 'DSUB R1 R1 R2', '110', '114', '115', '116', '117', 'Y', 'Y', 'Y'], ['15', 'BNE R1 R3 GG', '114', '115', '118', '0', '0', 'Y', 'Y', 'N']]
12-07 20:45 MIPS Pipeline  DEBUG    Read instruction 15: BNE R1 R3 GG at clock cycle 118
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    115
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 119
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    5
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    115
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 120
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    5
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    115
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 121
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    5
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    115
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 122
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    5
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    115
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 123
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    5
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    115
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 124
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    5
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    115
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 125
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    5
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    115
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 126
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    5
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    115
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 127
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    5
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Fetched instruction 5: GG: L.D F1 4(R4) at clock cycle 127
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 128
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    6
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    5
12-07 20:45 MIPS Helper    DEBUG    Instruction 5 is occupying unit MEMORY
12-07 20:45 MIPS Pipeline  DEBUG    Issued instruction 5: GG: L.D F1 4(R4) at clock cycle 128
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Fetched instruction 6: L.D F2 8(R5) at clock cycle 128
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 129
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    7
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    5
12-07 20:45 MIPS Pipeline  DEBUG    Read instruction 5: GG: L.D F1 4(R4) at clock cycle 129
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    6
12-07 20:45 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 6
12-07 20:45 MIPS Pipeline  DEBUG    Structural Hazard for instruction 6. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 130
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    7
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    5
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 5: GG: L.D F1 4(R4) at clock cycle 130
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    5
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    6
12-07 20:45 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 6
12-07 20:45 MIPS Pipeline  DEBUG    Structural Hazard for instruction 6. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 131
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 264, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    7
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    5
12-07 20:45 MIPS Helper    DEBUG    (Base, Offset): 
12-07 20:45 MIPS Helper    DEBUG    (280, 4)
12-07 20:45 MIPS Pipeline  DEBUG    Executed instruction 5: GG: L.D F1 4(R4) at clock cycle 131
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    6
12-07 20:45 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 6
12-07 20:45 MIPS Pipeline  DEBUG    Structural Hazard for instruction 6. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 132
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    7
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    5
12-07 20:45 MIPS Pipeline  DEBUG    [['0', 'LI R4 260', '13', '14', '15', '16', '17', 'Y', 'Y', 'N'], ['1', 'LI R5 272', '14', '18', '19', '20', '21', 'Y', 'Y', 'Y'], ['2', 'LI R1 8', '18', '22', '23', '24', '25', 'Y', 'Y', 'Y'], ['3', 'LI R2 4', '22', '26', '27', '28', '29', 'Y', 'Y', 'Y'], ['4', 'LI R3 0', '35', '36', '37', '38', '39', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '36', '37', '38', '40', '41', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '37', '42', '43', '45', '46', 'Y', 'Y', 'Y'], ['7', 'ADD.D F4 F6 F2', '42', '43', '44', '46', '47', 'Y', 'Y', 'N'], ['8', 'SUB.D F5 F7 F1', '55', '56', '57', '59', '60', 'Y', 'Y', 'N'], ['10', 'ADD.D F7 F2 F6', '57', '58', '59', '61', '62', 'Y', 'Y', 'N'], ['9', 'MUL.D F6 F1 F5', '56', '57', '61', '91', '92', 'Y', 'Y', 'N'], ['11', 'ADD.D F6 F1 F7', '58', '93', '94', '96', '97', 'Y', 'Y', 'Y'], ['12', 'DADDI R4 R4 20', '105', '106', '107', '108', '109', 'Y', 'Y', 'N'], ['13', 'DADDI R5 R5 8', '106', '110', '111', '112', '113', 'Y', 'Y', 'Y'], ['14', 'DSUB R1 R1 R2', '110', '114', '115', '116', '117', 'Y', 'Y', 'Y'], ['15', 'BNE R1 R3 GG', '114', '115', '118', '0', '0', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '127', '128', '129', '131', '132', 'Y', 'Y', 'N']]
12-07 20:45 MIPS Pipeline  DEBUG    Write Back completed for instruction 5: GG: L.D F1 4(R4) at clock cycle 132
12-07 20:45 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 20:45 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 5, 'inst': 'GG: L.D F1 4(R4)', 'opcode': 'L.D', 'operand1': 'F1', 'operand2': '4(R4)', 'operand3': '', 'hasLabel': True, 'label': 'GG', 'type': <InstructionType.INV: 0>, 'unit': 'MEMORY', 'isExecutionDone': True, 'IF': '127', 'ID': '128', 'IR': '129', 'EX': '131', 'WB': '132', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue After
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    6
12-07 20:45 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 6
12-07 20:45 MIPS Pipeline  DEBUG    Structural Hazard for instruction 6. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 133
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    7
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    6
12-07 20:45 MIPS Helper    DEBUG    Instruction 6 is occupying unit MEMORY
12-07 20:45 MIPS Pipeline  DEBUG    Issued instruction 6: L.D F2 8(R5) at clock cycle 133
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Fetched instruction 7: ADD.D F4 F6 F2 at clock cycle 133
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 134
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    8
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    6
12-07 20:45 MIPS Pipeline  DEBUG    Read instruction 6: L.D F2 8(R5) at clock cycle 134
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    7
12-07 20:45 MIPS Helper    DEBUG    Instruction 7 is occupying unit ADDER
12-07 20:45 MIPS Pipeline  DEBUG    Issued instruction 7: ADD.D F4 F6 F2 at clock cycle 134
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Fetched instruction 8: SUB.D F5 F7 F1 at clock cycle 134
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 135
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    6
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 6: L.D F2 8(R5) at clock cycle 135
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    6
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    7
12-07 20:45 MIPS Pipeline  DEBUG    Read instruction 7: ADD.D F4 F6 F2 at clock cycle 135
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    8
12-07 20:45 MIPS Helper    DEBUG    Instruction 8 is occupying unit ADDER
12-07 20:45 MIPS Pipeline  DEBUG    Issued instruction 8: SUB.D F5 F7 F1 at clock cycle 135
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Fetched instruction 9: MUL.D F6 F1 F5 at clock cycle 135
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 136
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F4': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 280, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    6, 7
12-07 20:45 MIPS Helper    DEBUG    (Base, Offset): 
12-07 20:45 MIPS Helper    DEBUG    (280, 8)
12-07 20:45 MIPS Pipeline  DEBUG    Executed instruction 6: L.D F2 8(R5) at clock cycle 136
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 7: ADD.D F4 F6 F2 at clock cycle 136
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    7
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    8
12-07 20:45 MIPS Pipeline  DEBUG    Read instruction 8: SUB.D F5 F7 F1 at clock cycle 136
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Helper    DEBUG    Instruction 9 is occupying unit MULTIPLIER
12-07 20:45 MIPS Pipeline  DEBUG    Issued instruction 9: MUL.D F6 F1 F5 at clock cycle 136
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Fetched instruction 10: ADD.D F7 F2 F6 at clock cycle 136
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 137
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F4': 1, 'F5': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 280, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    6
12-07 20:45 MIPS Pipeline  DEBUG    [['0', 'LI R4 260', '13', '14', '15', '16', '17', 'Y', 'Y', 'N'], ['1', 'LI R5 272', '14', '18', '19', '20', '21', 'Y', 'Y', 'Y'], ['2', 'LI R1 8', '18', '22', '23', '24', '25', 'Y', 'Y', 'Y'], ['3', 'LI R2 4', '22', '26', '27', '28', '29', 'Y', 'Y', 'Y'], ['4', 'LI R3 0', '35', '36', '37', '38', '39', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '36', '37', '38', '40', '41', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '37', '42', '43', '45', '46', 'Y', 'Y', 'Y'], ['7', 'ADD.D F4 F6 F2', '42', '43', '44', '46', '47', 'Y', 'Y', 'N'], ['8', 'SUB.D F5 F7 F1', '55', '56', '57', '59', '60', 'Y', 'Y', 'N'], ['10', 'ADD.D F7 F2 F6', '57', '58', '59', '61', '62', 'Y', 'Y', 'N'], ['9', 'MUL.D F6 F1 F5', '56', '57', '61', '91', '92', 'Y', 'Y', 'N'], ['11', 'ADD.D F6 F1 F7', '58', '93', '94', '96', '97', 'Y', 'Y', 'Y'], ['12', 'DADDI R4 R4 20', '105', '106', '107', '108', '109', 'Y', 'Y', 'N'], ['13', 'DADDI R5 R5 8', '106', '110', '111', '112', '113', 'Y', 'Y', 'Y'], ['14', 'DSUB R1 R1 R2', '110', '114', '115', '116', '117', 'Y', 'Y', 'Y'], ['15', 'BNE R1 R3 GG', '114', '115', '118', '0', '0', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '127', '128', '129', '131', '132', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '128', '133', '134', '136', '137', 'Y', 'Y', 'Y']]
12-07 20:45 MIPS Pipeline  DEBUG    Write Back completed for instruction 6: L.D F2 8(R5) at clock cycle 137
12-07 20:45 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 20:45 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 6, 'inst': 'L.D F2 8(R5)', 'opcode': 'L.D', 'operand1': 'F2', 'operand2': '8(R5)', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.INV: 0>, 'unit': 'MEMORY', 'isExecutionDone': True, 'IF': '128', 'ID': '133', 'IR': '134', 'EX': '136', 'WB': '137', 'Struct': 'Y', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue After
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    7, 8
12-07 20:45 MIPS Pipeline  DEBUG    Executed instruction 7: ADD.D F4 F6 F2 at clock cycle 137
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 8: SUB.D F5 F7 F1 at clock cycle 137
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    8
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 9. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Simulator DEBUG    Unit ADDER is not available for instruction 10
12-07 20:45 MIPS Pipeline  DEBUG    Structural Hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 138
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F4': 1, 'F5': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -264, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    7
12-07 20:45 MIPS Pipeline  DEBUG    [['0', 'LI R4 260', '13', '14', '15', '16', '17', 'Y', 'Y', 'N'], ['1', 'LI R5 272', '14', '18', '19', '20', '21', 'Y', 'Y', 'Y'], ['2', 'LI R1 8', '18', '22', '23', '24', '25', 'Y', 'Y', 'Y'], ['3', 'LI R2 4', '22', '26', '27', '28', '29', 'Y', 'Y', 'Y'], ['4', 'LI R3 0', '35', '36', '37', '38', '39', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '36', '37', '38', '40', '41', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '37', '42', '43', '45', '46', 'Y', 'Y', 'Y'], ['7', 'ADD.D F4 F6 F2', '42', '43', '44', '46', '47', 'Y', 'Y', 'N'], ['8', 'SUB.D F5 F7 F1', '55', '56', '57', '59', '60', 'Y', 'Y', 'N'], ['10', 'ADD.D F7 F2 F6', '57', '58', '59', '61', '62', 'Y', 'Y', 'N'], ['9', 'MUL.D F6 F1 F5', '56', '57', '61', '91', '92', 'Y', 'Y', 'N'], ['11', 'ADD.D F6 F1 F7', '58', '93', '94', '96', '97', 'Y', 'Y', 'Y'], ['12', 'DADDI R4 R4 20', '105', '106', '107', '108', '109', 'Y', 'Y', 'N'], ['13', 'DADDI R5 R5 8', '106', '110', '111', '112', '113', 'Y', 'Y', 'Y'], ['14', 'DSUB R1 R1 R2', '110', '114', '115', '116', '117', 'Y', 'Y', 'Y'], ['15', 'BNE R1 R3 GG', '114', '115', '118', '0', '0', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '127', '128', '129', '131', '132', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '128', '133', '134', '136', '137', 'Y', 'Y', 'Y'], ['7', 'ADD.D F4 F6 F2', '133', '134', '135', '137', '138', 'Y', 'Y', 'N']]
12-07 20:45 MIPS Pipeline  DEBUG    Write Back completed for instruction 7: ADD.D F4 F6 F2 at clock cycle 138
12-07 20:45 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 20:45 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 7, 'inst': 'ADD.D F4 F6 F2', 'opcode': 'ADD.D', 'operand1': 'F4', 'operand2': 'F6', 'operand3': 'F2', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': True, 'IF': '133', 'ID': '134', 'IR': '135', 'EX': '137', 'WB': '138', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue After
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    8
12-07 20:45 MIPS Pipeline  DEBUG    Executed instruction 8: SUB.D F5 F7 F1 at clock cycle 138
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 9. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Simulator DEBUG    Unit ADDER is not available for instruction 10
12-07 20:45 MIPS Pipeline  DEBUG    Structural Hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 139
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F5': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    8
12-07 20:45 MIPS Pipeline  DEBUG    [['0', 'LI R4 260', '13', '14', '15', '16', '17', 'Y', 'Y', 'N'], ['1', 'LI R5 272', '14', '18', '19', '20', '21', 'Y', 'Y', 'Y'], ['2', 'LI R1 8', '18', '22', '23', '24', '25', 'Y', 'Y', 'Y'], ['3', 'LI R2 4', '22', '26', '27', '28', '29', 'Y', 'Y', 'Y'], ['4', 'LI R3 0', '35', '36', '37', '38', '39', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '36', '37', '38', '40', '41', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '37', '42', '43', '45', '46', 'Y', 'Y', 'Y'], ['7', 'ADD.D F4 F6 F2', '42', '43', '44', '46', '47', 'Y', 'Y', 'N'], ['8', 'SUB.D F5 F7 F1', '55', '56', '57', '59', '60', 'Y', 'Y', 'N'], ['10', 'ADD.D F7 F2 F6', '57', '58', '59', '61', '62', 'Y', 'Y', 'N'], ['9', 'MUL.D F6 F1 F5', '56', '57', '61', '91', '92', 'Y', 'Y', 'N'], ['11', 'ADD.D F6 F1 F7', '58', '93', '94', '96', '97', 'Y', 'Y', 'Y'], ['12', 'DADDI R4 R4 20', '105', '106', '107', '108', '109', 'Y', 'Y', 'N'], ['13', 'DADDI R5 R5 8', '106', '110', '111', '112', '113', 'Y', 'Y', 'Y'], ['14', 'DSUB R1 R1 R2', '110', '114', '115', '116', '117', 'Y', 'Y', 'Y'], ['15', 'BNE R1 R3 GG', '114', '115', '118', '0', '0', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '127', '128', '129', '131', '132', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '128', '133', '134', '136', '137', 'Y', 'Y', 'Y'], ['7', 'ADD.D F4 F6 F2', '133', '134', '135', '137', '138', 'Y', 'Y', 'N'], ['8', 'SUB.D F5 F7 F1', '134', '135', '136', '138', '139', 'Y', 'Y', 'N']]
12-07 20:45 MIPS Pipeline  DEBUG    Write Back completed for instruction 8: SUB.D F5 F7 F1 at clock cycle 139
12-07 20:45 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 20:45 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 8, 'inst': 'SUB.D F5 F7 F1', 'opcode': 'SUB.D', 'operand1': 'F5', 'operand2': 'F7', 'operand3': 'F1', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': True, 'IF': '134', 'ID': '135', 'IR': '136', 'EX': '138', 'WB': '139', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue After
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 9. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Helper    DEBUG    Instruction 10 is occupying unit ADDER
12-07 20:45 MIPS Pipeline  DEBUG    Issued instruction 10: ADD.D F7 F2 F6 at clock cycle 139
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Fetched instruction 11: ADD.D F6 F1 F7 at clock cycle 139
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 140
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9, 10
12-07 20:45 MIPS Pipeline  DEBUG    Read instruction 9: MUL.D F6 F1 F5 at clock cycle 140
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 141
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 141
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 142
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 142
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 143
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 143
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 144
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 144
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 145
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 145
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 146
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 146
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 147
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 147
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 148
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 148
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 149
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 149
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 150
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 150
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 151
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 151
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 152
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 152
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 153
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 153
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 154
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 154
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 155
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 155
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 156
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 156
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 157
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 157
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 158
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 158
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 159
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 159
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 160
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 160
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 161
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 161
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 162
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 162
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 163
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 163
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 164
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 164
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 165
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 165
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 166
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 166
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 167
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 167
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 168
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 168
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 169
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 9: MUL.D F6 F1 F5 at clock cycle 169
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 170
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': 544, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    Executed instruction 9: MUL.D F6 F1 F5 at clock cycle 170
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 171
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': -1136, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    9
12-07 20:45 MIPS Pipeline  DEBUG    [['0', 'LI R4 260', '13', '14', '15', '16', '17', 'Y', 'Y', 'N'], ['1', 'LI R5 272', '14', '18', '19', '20', '21', 'Y', 'Y', 'Y'], ['2', 'LI R1 8', '18', '22', '23', '24', '25', 'Y', 'Y', 'Y'], ['3', 'LI R2 4', '22', '26', '27', '28', '29', 'Y', 'Y', 'Y'], ['4', 'LI R3 0', '35', '36', '37', '38', '39', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '36', '37', '38', '40', '41', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '37', '42', '43', '45', '46', 'Y', 'Y', 'Y'], ['7', 'ADD.D F4 F6 F2', '42', '43', '44', '46', '47', 'Y', 'Y', 'N'], ['8', 'SUB.D F5 F7 F1', '55', '56', '57', '59', '60', 'Y', 'Y', 'N'], ['10', 'ADD.D F7 F2 F6', '57', '58', '59', '61', '62', 'Y', 'Y', 'N'], ['9', 'MUL.D F6 F1 F5', '56', '57', '61', '91', '92', 'Y', 'Y', 'N'], ['11', 'ADD.D F6 F1 F7', '58', '93', '94', '96', '97', 'Y', 'Y', 'Y'], ['12', 'DADDI R4 R4 20', '105', '106', '107', '108', '109', 'Y', 'Y', 'N'], ['13', 'DADDI R5 R5 8', '106', '110', '111', '112', '113', 'Y', 'Y', 'Y'], ['14', 'DSUB R1 R1 R2', '110', '114', '115', '116', '117', 'Y', 'Y', 'Y'], ['15', 'BNE R1 R3 GG', '114', '115', '118', '0', '0', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '127', '128', '129', '131', '132', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '128', '133', '134', '136', '137', 'Y', 'Y', 'Y'], ['7', 'ADD.D F4 F6 F2', '133', '134', '135', '137', '138', 'Y', 'Y', 'N'], ['8', 'SUB.D F5 F7 F1', '134', '135', '136', '138', '139', 'Y', 'Y', 'N'], ['9', 'MUL.D F6 F1 F5', '135', '136', '140', '170', '171', 'Y', 'Y', 'N']]
12-07 20:45 MIPS Pipeline  DEBUG    Write Back completed for instruction 9: MUL.D F6 F1 F5 at clock cycle 171
12-07 20:45 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 20:45 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 9, 'inst': 'MUL.D F6 F1 F5', 'opcode': 'MUL.D', 'operand1': 'F6', 'operand2': 'F1', 'operand3': 'F5', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'MULTIPLIER', 'isExecutionDone': True, 'IF': '135', 'ID': '136', 'IR': '140', 'EX': '170', 'WB': '171', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue After
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 172
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': -1136, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Read instruction 10: ADD.D F7 F2 F6 at clock cycle 172
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Helper    DEBUG    Instruction 11 is occupying unit ADDER
12-07 20:45 MIPS Pipeline  DEBUG    Issued instruction 11: ADD.D F6 F1 F7 at clock cycle 172
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Fetched instruction 12: DADDI R4 R4 20 at clock cycle 172
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 173
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F7': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': -1136, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    13
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 10: ADD.D F7 F2 F6 at clock cycle 173
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    12
12-07 20:45 MIPS Helper    DEBUG    Instruction 12 is occupying unit INTEGER
12-07 20:45 MIPS Pipeline  DEBUG    Issued instruction 12: DADDI R4 R4 20 at clock cycle 173
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Fetched instruction 13: DADDI R5 R5 8 at clock cycle 173
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 174
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F7': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': -1136, 'F7': 280, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    14
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    Executed instruction 10: ADD.D F7 F2 F6 at clock cycle 174
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11, 12
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read instruction 12: DADDI R4 R4 20 at clock cycle 174
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    13
12-07 20:45 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 13
12-07 20:45 MIPS Pipeline  DEBUG    Structural Hazard for instruction 13. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 175
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F7': 1, 'R4': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 280, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': -1136, 'F7': -848, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    14
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    10
12-07 20:45 MIPS Pipeline  DEBUG    [['0', 'LI R4 260', '13', '14', '15', '16', '17', 'Y', 'Y', 'N'], ['1', 'LI R5 272', '14', '18', '19', '20', '21', 'Y', 'Y', 'Y'], ['2', 'LI R1 8', '18', '22', '23', '24', '25', 'Y', 'Y', 'Y'], ['3', 'LI R2 4', '22', '26', '27', '28', '29', 'Y', 'Y', 'Y'], ['4', 'LI R3 0', '35', '36', '37', '38', '39', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '36', '37', '38', '40', '41', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '37', '42', '43', '45', '46', 'Y', 'Y', 'Y'], ['7', 'ADD.D F4 F6 F2', '42', '43', '44', '46', '47', 'Y', 'Y', 'N'], ['8', 'SUB.D F5 F7 F1', '55', '56', '57', '59', '60', 'Y', 'Y', 'N'], ['10', 'ADD.D F7 F2 F6', '57', '58', '59', '61', '62', 'Y', 'Y', 'N'], ['9', 'MUL.D F6 F1 F5', '56', '57', '61', '91', '92', 'Y', 'Y', 'N'], ['11', 'ADD.D F6 F1 F7', '58', '93', '94', '96', '97', 'Y', 'Y', 'Y'], ['12', 'DADDI R4 R4 20', '105', '106', '107', '108', '109', 'Y', 'Y', 'N'], ['13', 'DADDI R5 R5 8', '106', '110', '111', '112', '113', 'Y', 'Y', 'Y'], ['14', 'DSUB R1 R1 R2', '110', '114', '115', '116', '117', 'Y', 'Y', 'Y'], ['15', 'BNE R1 R3 GG', '114', '115', '118', '0', '0', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '127', '128', '129', '131', '132', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '128', '133', '134', '136', '137', 'Y', 'Y', 'Y'], ['7', 'ADD.D F4 F6 F2', '133', '134', '135', '137', '138', 'Y', 'Y', 'N'], ['8', 'SUB.D F5 F7 F1', '134', '135', '136', '138', '139', 'Y', 'Y', 'N'], ['9', 'MUL.D F6 F1 F5', '135', '136', '140', '170', '171', 'Y', 'Y', 'N'], ['10', 'ADD.D F7 F2 F6', '136', '139', '172', '174', '175', 'Y', 'Y', 'Y']]
12-07 20:45 MIPS Pipeline  DEBUG    Write Back completed for instruction 10: ADD.D F7 F2 F6 at clock cycle 175
12-07 20:45 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 20:45 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 10, 'inst': 'ADD.D F7 F2 F6', 'opcode': 'ADD.D', 'operand1': 'F7', 'operand2': 'F2', 'operand3': 'F6', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': True, 'IF': '136', 'ID': '139', 'IR': '172', 'EX': '174', 'WB': '175', 'Struct': 'Y', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue After
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    Executed instruction 12: DADDI R4 R4 20 at clock cycle 175
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 11. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    13
12-07 20:45 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 13
12-07 20:45 MIPS Pipeline  DEBUG    Structural Hazard for instruction 13. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 176
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R4': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 300, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': -1136, 'F7': -848, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    14
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    [['0', 'LI R4 260', '13', '14', '15', '16', '17', 'Y', 'Y', 'N'], ['1', 'LI R5 272', '14', '18', '19', '20', '21', 'Y', 'Y', 'Y'], ['2', 'LI R1 8', '18', '22', '23', '24', '25', 'Y', 'Y', 'Y'], ['3', 'LI R2 4', '22', '26', '27', '28', '29', 'Y', 'Y', 'Y'], ['4', 'LI R3 0', '35', '36', '37', '38', '39', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '36', '37', '38', '40', '41', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '37', '42', '43', '45', '46', 'Y', 'Y', 'Y'], ['7', 'ADD.D F4 F6 F2', '42', '43', '44', '46', '47', 'Y', 'Y', 'N'], ['8', 'SUB.D F5 F7 F1', '55', '56', '57', '59', '60', 'Y', 'Y', 'N'], ['10', 'ADD.D F7 F2 F6', '57', '58', '59', '61', '62', 'Y', 'Y', 'N'], ['9', 'MUL.D F6 F1 F5', '56', '57', '61', '91', '92', 'Y', 'Y', 'N'], ['11', 'ADD.D F6 F1 F7', '58', '93', '94', '96', '97', 'Y', 'Y', 'Y'], ['12', 'DADDI R4 R4 20', '105', '106', '107', '108', '109', 'Y', 'Y', 'N'], ['13', 'DADDI R5 R5 8', '106', '110', '111', '112', '113', 'Y', 'Y', 'Y'], ['14', 'DSUB R1 R1 R2', '110', '114', '115', '116', '117', 'Y', 'Y', 'Y'], ['15', 'BNE R1 R3 GG', '114', '115', '118', '0', '0', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '127', '128', '129', '131', '132', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '128', '133', '134', '136', '137', 'Y', 'Y', 'Y'], ['7', 'ADD.D F4 F6 F2', '133', '134', '135', '137', '138', 'Y', 'Y', 'N'], ['8', 'SUB.D F5 F7 F1', '134', '135', '136', '138', '139', 'Y', 'Y', 'N'], ['9', 'MUL.D F6 F1 F5', '135', '136', '140', '170', '171', 'Y', 'Y', 'N'], ['10', 'ADD.D F7 F2 F6', '136', '139', '172', '174', '175', 'Y', 'Y', 'Y'], ['12', 'DADDI R4 R4 20', '172', '173', '174', '175', '176', 'Y', 'Y', 'N']]
12-07 20:45 MIPS Pipeline  DEBUG    Write Back completed for instruction 12: DADDI R4 R4 20 at clock cycle 176
12-07 20:45 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 20:45 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 12, 'inst': 'DADDI R4 R4 20', 'opcode': 'DADDI', 'operand1': 'R4', 'operand2': 'R4', 'operand3': '20', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': True, 'IF': '172', 'ID': '173', 'IR': '174', 'EX': '175', 'WB': '176', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue After
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    Read instruction 11: ADD.D F6 F1 F7 at clock cycle 176
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    13
12-07 20:45 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 13
12-07 20:45 MIPS Pipeline  DEBUG    Structural Hazard for instruction 13. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 177
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 300, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': -1136, 'F7': -848, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    14
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    Currently executing instruction 11: ADD.D F6 F1 F7 at clock cycle 177
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    13
12-07 20:45 MIPS Helper    DEBUG    Instruction 13 is occupying unit INTEGER
12-07 20:45 MIPS Pipeline  DEBUG    Issued instruction 13: DADDI R5 R5 8 at clock cycle 177
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Fetched instruction 14: DSUB R1 R1 R2 at clock cycle 177
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 178
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 300, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': -1136, 'F7': -848, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    15
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    Executed instruction 11: ADD.D F6 F1 F7 at clock cycle 178
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    13
12-07 20:45 MIPS Pipeline  DEBUG    Read instruction 13: DADDI R5 R5 8 at clock cycle 178
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    14
12-07 20:45 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 14
12-07 20:45 MIPS Pipeline  DEBUG    Structural Hazard for instruction 14. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 179
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'F6': 1, 'R5': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 300, 'R5': 280, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': -564, 'F7': -848, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    15
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    11
12-07 20:45 MIPS Pipeline  DEBUG    [['0', 'LI R4 260', '13', '14', '15', '16', '17', 'Y', 'Y', 'N'], ['1', 'LI R5 272', '14', '18', '19', '20', '21', 'Y', 'Y', 'Y'], ['2', 'LI R1 8', '18', '22', '23', '24', '25', 'Y', 'Y', 'Y'], ['3', 'LI R2 4', '22', '26', '27', '28', '29', 'Y', 'Y', 'Y'], ['4', 'LI R3 0', '35', '36', '37', '38', '39', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '36', '37', '38', '40', '41', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '37', '42', '43', '45', '46', 'Y', 'Y', 'Y'], ['7', 'ADD.D F4 F6 F2', '42', '43', '44', '46', '47', 'Y', 'Y', 'N'], ['8', 'SUB.D F5 F7 F1', '55', '56', '57', '59', '60', 'Y', 'Y', 'N'], ['10', 'ADD.D F7 F2 F6', '57', '58', '59', '61', '62', 'Y', 'Y', 'N'], ['9', 'MUL.D F6 F1 F5', '56', '57', '61', '91', '92', 'Y', 'Y', 'N'], ['11', 'ADD.D F6 F1 F7', '58', '93', '94', '96', '97', 'Y', 'Y', 'Y'], ['12', 'DADDI R4 R4 20', '105', '106', '107', '108', '109', 'Y', 'Y', 'N'], ['13', 'DADDI R5 R5 8', '106', '110', '111', '112', '113', 'Y', 'Y', 'Y'], ['14', 'DSUB R1 R1 R2', '110', '114', '115', '116', '117', 'Y', 'Y', 'Y'], ['15', 'BNE R1 R3 GG', '114', '115', '118', '0', '0', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '127', '128', '129', '131', '132', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '128', '133', '134', '136', '137', 'Y', 'Y', 'Y'], ['7', 'ADD.D F4 F6 F2', '133', '134', '135', '137', '138', 'Y', 'Y', 'N'], ['8', 'SUB.D F5 F7 F1', '134', '135', '136', '138', '139', 'Y', 'Y', 'N'], ['9', 'MUL.D F6 F1 F5', '135', '136', '140', '170', '171', 'Y', 'Y', 'N'], ['10', 'ADD.D F7 F2 F6', '136', '139', '172', '174', '175', 'Y', 'Y', 'Y'], ['12', 'DADDI R4 R4 20', '172', '173', '174', '175', '176', 'Y', 'Y', 'N'], ['11', 'ADD.D F6 F1 F7', '139', '172', '176', '178', '179', 'Y', 'Y', 'Y']]
12-07 20:45 MIPS Pipeline  DEBUG    Write Back completed for instruction 11: ADD.D F6 F1 F7 at clock cycle 179
12-07 20:45 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 20:45 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 11, 'inst': 'ADD.D F6 F1 F7', 'opcode': 'ADD.D', 'operand1': 'F6', 'operand2': 'F1', 'operand3': 'F7', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': True, 'IF': '139', 'ID': '172', 'IR': '176', 'EX': '178', 'WB': '179', 'Struct': 'Y', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue After
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    13
12-07 20:45 MIPS Pipeline  DEBUG    Executed instruction 13: DADDI R5 R5 8 at clock cycle 179
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    14
12-07 20:45 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 14
12-07 20:45 MIPS Pipeline  DEBUG    Structural Hazard for instruction 14. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 180
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R5': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 300, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': -564, 'F7': -848, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    15
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    13
12-07 20:45 MIPS Pipeline  DEBUG    [['0', 'LI R4 260', '13', '14', '15', '16', '17', 'Y', 'Y', 'N'], ['1', 'LI R5 272', '14', '18', '19', '20', '21', 'Y', 'Y', 'Y'], ['2', 'LI R1 8', '18', '22', '23', '24', '25', 'Y', 'Y', 'Y'], ['3', 'LI R2 4', '22', '26', '27', '28', '29', 'Y', 'Y', 'Y'], ['4', 'LI R3 0', '35', '36', '37', '38', '39', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '36', '37', '38', '40', '41', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '37', '42', '43', '45', '46', 'Y', 'Y', 'Y'], ['7', 'ADD.D F4 F6 F2', '42', '43', '44', '46', '47', 'Y', 'Y', 'N'], ['8', 'SUB.D F5 F7 F1', '55', '56', '57', '59', '60', 'Y', 'Y', 'N'], ['10', 'ADD.D F7 F2 F6', '57', '58', '59', '61', '62', 'Y', 'Y', 'N'], ['9', 'MUL.D F6 F1 F5', '56', '57', '61', '91', '92', 'Y', 'Y', 'N'], ['11', 'ADD.D F6 F1 F7', '58', '93', '94', '96', '97', 'Y', 'Y', 'Y'], ['12', 'DADDI R4 R4 20', '105', '106', '107', '108', '109', 'Y', 'Y', 'N'], ['13', 'DADDI R5 R5 8', '106', '110', '111', '112', '113', 'Y', 'Y', 'Y'], ['14', 'DSUB R1 R1 R2', '110', '114', '115', '116', '117', 'Y', 'Y', 'Y'], ['15', 'BNE R1 R3 GG', '114', '115', '118', '0', '0', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '127', '128', '129', '131', '132', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '128', '133', '134', '136', '137', 'Y', 'Y', 'Y'], ['7', 'ADD.D F4 F6 F2', '133', '134', '135', '137', '138', 'Y', 'Y', 'N'], ['8', 'SUB.D F5 F7 F1', '134', '135', '136', '138', '139', 'Y', 'Y', 'N'], ['9', 'MUL.D F6 F1 F5', '135', '136', '140', '170', '171', 'Y', 'Y', 'N'], ['10', 'ADD.D F7 F2 F6', '136', '139', '172', '174', '175', 'Y', 'Y', 'Y'], ['12', 'DADDI R4 R4 20', '172', '173', '174', '175', '176', 'Y', 'Y', 'N'], ['11', 'ADD.D F6 F1 F7', '139', '172', '176', '178', '179', 'Y', 'Y', 'Y'], ['13', 'DADDI R5 R5 8', '173', '177', '178', '179', '180', 'Y', 'Y', 'Y']]
12-07 20:45 MIPS Pipeline  DEBUG    Write Back completed for instruction 13: DADDI R5 R5 8 at clock cycle 180
12-07 20:45 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 20:45 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 13, 'inst': 'DADDI R5 R5 8', 'opcode': 'DADDI', 'operand1': 'R5', 'operand2': 'R5', 'operand3': '8', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': True, 'IF': '173', 'ID': '177', 'IR': '178', 'EX': '179', 'WB': '180', 'Struct': 'Y', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue After
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    14
12-07 20:45 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 14
12-07 20:45 MIPS Pipeline  DEBUG    Structural Hazard for instruction 14. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 181
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 300, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': -564, 'F7': -848, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    15
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    14
12-07 20:45 MIPS Helper    DEBUG    Instruction 14 is occupying unit INTEGER
12-07 20:45 MIPS Pipeline  DEBUG    Issued instruction 14: DSUB R1 R1 R2 at clock cycle 181
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Fetched instruction 15: BNE R1 R3 GG at clock cycle 181
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 182
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 300, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': -564, 'F7': -848, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    16
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    14
12-07 20:45 MIPS Pipeline  DEBUG    Read instruction 14: DSUB R1 R1 R2 at clock cycle 182
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    15
12-07 20:45 MIPS Helper    DEBUG    Instruction 15 is occupying unit BRANCH
12-07 20:45 MIPS Pipeline  DEBUG    Issued instruction 15: BNE R1 R3 GG at clock cycle 182
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Fetched instruction 16: HLT at clock cycle 182
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 183
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R1': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 4, 'R2': 4, 'R3': 0, 'R4': 300, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': -564, 'F7': -848, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    17
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [4, 5, 6, 7], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    14
12-07 20:45 MIPS Pipeline  DEBUG    Executed instruction 14: DSUB R1 R1 R2 at clock cycle 183
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    15
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 15. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    15
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    16
12-07 20:45 MIPS Helper    DEBUG    Instruction 16 is occupying unit HALT
12-07 20:45 MIPS Pipeline  DEBUG    Issued instruction 16: HLT at clock cycle 183
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue After: 
12-07 20:45 MIPS Helper    DEBUG    I-Cache miss for instruction: 17
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 184
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R1': 1}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 4, 'R3': 0, 'R4': 300, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': -564, 'F7': -848, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    17
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [17, 18, 19, 20], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    14
12-07 20:45 MIPS Pipeline  DEBUG    [['0', 'LI R4 260', '13', '14', '15', '16', '17', 'Y', 'Y', 'N'], ['1', 'LI R5 272', '14', '18', '19', '20', '21', 'Y', 'Y', 'Y'], ['2', 'LI R1 8', '18', '22', '23', '24', '25', 'Y', 'Y', 'Y'], ['3', 'LI R2 4', '22', '26', '27', '28', '29', 'Y', 'Y', 'Y'], ['4', 'LI R3 0', '35', '36', '37', '38', '39', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '36', '37', '38', '40', '41', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '37', '42', '43', '45', '46', 'Y', 'Y', 'Y'], ['7', 'ADD.D F4 F6 F2', '42', '43', '44', '46', '47', 'Y', 'Y', 'N'], ['8', 'SUB.D F5 F7 F1', '55', '56', '57', '59', '60', 'Y', 'Y', 'N'], ['10', 'ADD.D F7 F2 F6', '57', '58', '59', '61', '62', 'Y', 'Y', 'N'], ['9', 'MUL.D F6 F1 F5', '56', '57', '61', '91', '92', 'Y', 'Y', 'N'], ['11', 'ADD.D F6 F1 F7', '58', '93', '94', '96', '97', 'Y', 'Y', 'Y'], ['12', 'DADDI R4 R4 20', '105', '106', '107', '108', '109', 'Y', 'Y', 'N'], ['13', 'DADDI R5 R5 8', '106', '110', '111', '112', '113', 'Y', 'Y', 'Y'], ['14', 'DSUB R1 R1 R2', '110', '114', '115', '116', '117', 'Y', 'Y', 'Y'], ['15', 'BNE R1 R3 GG', '114', '115', '118', '0', '0', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '127', '128', '129', '131', '132', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '128', '133', '134', '136', '137', 'Y', 'Y', 'Y'], ['7', 'ADD.D F4 F6 F2', '133', '134', '135', '137', '138', 'Y', 'Y', 'N'], ['8', 'SUB.D F5 F7 F1', '134', '135', '136', '138', '139', 'Y', 'Y', 'N'], ['9', 'MUL.D F6 F1 F5', '135', '136', '140', '170', '171', 'Y', 'Y', 'N'], ['10', 'ADD.D F7 F2 F6', '136', '139', '172', '174', '175', 'Y', 'Y', 'Y'], ['12', 'DADDI R4 R4 20', '172', '173', '174', '175', '176', 'Y', 'Y', 'N'], ['11', 'ADD.D F6 F1 F7', '139', '172', '176', '178', '179', 'Y', 'Y', 'Y'], ['13', 'DADDI R5 R5 8', '173', '177', '178', '179', '180', 'Y', 'Y', 'Y'], ['14', 'DSUB R1 R1 R2', '177', '181', '182', '183', '184', 'Y', 'Y', 'Y']]
12-07 20:45 MIPS Pipeline  DEBUG    Write Back completed for instruction 14: DSUB R1 R1 R2 at clock cycle 184
12-07 20:45 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 20:45 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 14, 'inst': 'DSUB R1 R1 R2', 'opcode': 'DSUB', 'operand1': 'R1', 'operand2': 'R1', 'operand3': 'R2', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': True, 'IF': '177', 'ID': '181', 'IR': '182', 'EX': '183', 'WB': '184', 'Struct': 'Y', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue After
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    15, 16
12-07 20:45 MIPS Pipeline  DEBUG    RAW hazard for instruction 15. Pipeline is stalled.
12-07 20:45 MIPS Pipeline  DEBUG    Read instruction 16: HLT at clock cycle 184
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Simulator DEBUG    15
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    183
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 185
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 4, 'R3': 0, 'R4': 300, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': -564, 'F7': -848, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    17
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [17, 18, 19, 20], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    16
12-07 20:45 MIPS Pipeline  DEBUG    Executed instruction 16: HLT at clock cycle 185
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    15
12-07 20:45 MIPS Pipeline  DEBUG    [['0', 'LI R4 260', '13', '14', '15', '16', '17', 'Y', 'Y', 'N'], ['1', 'LI R5 272', '14', '18', '19', '20', '21', 'Y', 'Y', 'Y'], ['2', 'LI R1 8', '18', '22', '23', '24', '25', 'Y', 'Y', 'Y'], ['3', 'LI R2 4', '22', '26', '27', '28', '29', 'Y', 'Y', 'Y'], ['4', 'LI R3 0', '35', '36', '37', '38', '39', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '36', '37', '38', '40', '41', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '37', '42', '43', '45', '46', 'Y', 'Y', 'Y'], ['7', 'ADD.D F4 F6 F2', '42', '43', '44', '46', '47', 'Y', 'Y', 'N'], ['8', 'SUB.D F5 F7 F1', '55', '56', '57', '59', '60', 'Y', 'Y', 'N'], ['10', 'ADD.D F7 F2 F6', '57', '58', '59', '61', '62', 'Y', 'Y', 'N'], ['9', 'MUL.D F6 F1 F5', '56', '57', '61', '91', '92', 'Y', 'Y', 'N'], ['11', 'ADD.D F6 F1 F7', '58', '93', '94', '96', '97', 'Y', 'Y', 'Y'], ['12', 'DADDI R4 R4 20', '105', '106', '107', '108', '109', 'Y', 'Y', 'N'], ['13', 'DADDI R5 R5 8', '106', '110', '111', '112', '113', 'Y', 'Y', 'Y'], ['14', 'DSUB R1 R1 R2', '110', '114', '115', '116', '117', 'Y', 'Y', 'Y'], ['15', 'BNE R1 R3 GG', '114', '115', '118', '0', '0', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '127', '128', '129', '131', '132', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '128', '133', '134', '136', '137', 'Y', 'Y', 'Y'], ['7', 'ADD.D F4 F6 F2', '133', '134', '135', '137', '138', 'Y', 'Y', 'N'], ['8', 'SUB.D F5 F7 F1', '134', '135', '136', '138', '139', 'Y', 'Y', 'N'], ['9', 'MUL.D F6 F1 F5', '135', '136', '140', '170', '171', 'Y', 'Y', 'N'], ['10', 'ADD.D F7 F2 F6', '136', '139', '172', '174', '175', 'Y', 'Y', 'Y'], ['12', 'DADDI R4 R4 20', '172', '173', '174', '175', '176', 'Y', 'Y', 'N'], ['11', 'ADD.D F6 F1 F7', '139', '172', '176', '178', '179', 'Y', 'Y', 'Y'], ['13', 'DADDI R5 R5 8', '173', '177', '178', '179', '180', 'Y', 'Y', 'Y'], ['14', 'DSUB R1 R1 R2', '177', '181', '182', '183', '184', 'Y', 'Y', 'Y'], ['15', 'BNE R1 R3 GG', '181', '182', '185', '0', '0', 'Y', 'Y', 'N']]
12-07 20:45 MIPS Pipeline  DEBUG    Read instruction 15: BNE R1 R3 GG at clock cycle 185
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue After: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    183
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 186
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 4, 'R3': 0, 'R4': 300, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': -564, 'F7': -848, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    17
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [17, 18, 19, 20], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Simulator DEBUG    16
12-07 20:45 MIPS Pipeline  DEBUG    [['0', 'LI R4 260', '13', '14', '15', '16', '17', 'Y', 'Y', 'N'], ['1', 'LI R5 272', '14', '18', '19', '20', '21', 'Y', 'Y', 'Y'], ['2', 'LI R1 8', '18', '22', '23', '24', '25', 'Y', 'Y', 'Y'], ['3', 'LI R2 4', '22', '26', '27', '28', '29', 'Y', 'Y', 'Y'], ['4', 'LI R3 0', '35', '36', '37', '38', '39', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '36', '37', '38', '40', '41', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '37', '42', '43', '45', '46', 'Y', 'Y', 'Y'], ['7', 'ADD.D F4 F6 F2', '42', '43', '44', '46', '47', 'Y', 'Y', 'N'], ['8', 'SUB.D F5 F7 F1', '55', '56', '57', '59', '60', 'Y', 'Y', 'N'], ['10', 'ADD.D F7 F2 F6', '57', '58', '59', '61', '62', 'Y', 'Y', 'N'], ['9', 'MUL.D F6 F1 F5', '56', '57', '61', '91', '92', 'Y', 'Y', 'N'], ['11', 'ADD.D F6 F1 F7', '58', '93', '94', '96', '97', 'Y', 'Y', 'Y'], ['12', 'DADDI R4 R4 20', '105', '106', '107', '108', '109', 'Y', 'Y', 'N'], ['13', 'DADDI R5 R5 8', '106', '110', '111', '112', '113', 'Y', 'Y', 'Y'], ['14', 'DSUB R1 R1 R2', '110', '114', '115', '116', '117', 'Y', 'Y', 'Y'], ['15', 'BNE R1 R3 GG', '114', '115', '118', '0', '0', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '127', '128', '129', '131', '132', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '128', '133', '134', '136', '137', 'Y', 'Y', 'Y'], ['7', 'ADD.D F4 F6 F2', '133', '134', '135', '137', '138', 'Y', 'Y', 'N'], ['8', 'SUB.D F5 F7 F1', '134', '135', '136', '138', '139', 'Y', 'Y', 'N'], ['9', 'MUL.D F6 F1 F5', '135', '136', '140', '170', '171', 'Y', 'Y', 'N'], ['10', 'ADD.D F7 F2 F6', '136', '139', '172', '174', '175', 'Y', 'Y', 'Y'], ['12', 'DADDI R4 R4 20', '172', '173', '174', '175', '176', 'Y', 'Y', 'N'], ['11', 'ADD.D F6 F1 F7', '139', '172', '176', '178', '179', 'Y', 'Y', 'Y'], ['13', 'DADDI R5 R5 8', '173', '177', '178', '179', '180', 'Y', 'Y', 'Y'], ['14', 'DSUB R1 R1 R2', '177', '181', '182', '183', '184', 'Y', 'Y', 'Y'], ['15', 'BNE R1 R3 GG', '181', '182', '185', '0', '0', 'Y', 'Y', 'N'], ['16', 'HLT', '182', '183', '184', '185', '186', 'Y', 'Y', 'N']]
12-07 20:45 MIPS Pipeline  DEBUG    Write Back completed for instruction 16: HLT at clock cycle 186
12-07 20:45 MIPS Pipeline  DEBUG    Completed instruction: 
12-07 20:45 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 16, 'inst': 'HLT', 'opcode': 'HLT', 'operand1': '', 'operand2': '', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.SPCL: 4>, 'unit': 'HALT', 'isExecutionDone': True, 'IF': '182', 'ID': '183', 'IR': '184', 'EX': '185', 'WB': '186', 'Struct': 'N', 'WAW': 'Y', 'RAW': 'Y'}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue After
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    183
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 187
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 4, 'R3': 0, 'R4': 300, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': -564, 'F7': -848, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    17
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [17, 18, 19, 20], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    183
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 188
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 4, 'R3': 0, 'R4': 300, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': -564, 'F7': -848, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    17
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [17, 18, 19, 20], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    183
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 189
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 4, 'R3': 0, 'R4': 300, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': -564, 'F7': -848, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    17
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [17, 18, 19, 20], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    183
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 190
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 4, 'R3': 0, 'R4': 300, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': -564, 'F7': -848, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    17
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [17, 18, 19, 20], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    183
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 191
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 4, 'R3': 0, 'R4': 300, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': -564, 'F7': -848, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    17
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [17, 18, 19, 20], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    183
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 192
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 4, 'R3': 0, 'R4': 300, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': -564, 'F7': -848, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    17
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [17, 18, 19, 20], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    183
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 193
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 4, 'R3': 0, 'R4': 300, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': -564, 'F7': -848, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    17
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [17, 18, 19, 20], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    183
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 194
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 4, 'R3': 0, 'R4': 300, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': -564, 'F7': -848, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    17
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [17, 18, 19, 20], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    12
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    183
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    Clock Cycle: 195
12-07 20:45 MIPS Pipeline  DEBUG    Occupied Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {}
12-07 20:45 MIPS Pipeline  DEBUG    Registers Map: 
12-07 20:45 MIPS Pipeline  DEBUG    {'R0': 0, 'R1': 0, 'R2': 4, 'R3': 0, 'R4': 300, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 284, 'F2': 288, 'F3': 0, 'F4': 832, 'F5': -4, 'F6': -564, 'F7': -848, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-07 20:45 MIPS Pipeline  DEBUG    Program Counter: 
12-07 20:45 MIPS Pipeline  DEBUG    17
12-07 20:45 MIPS Pipeline  DEBUG    I-Cache: 
12-07 20:45 MIPS Pipeline  DEBUG    {0: [16, 17, 18, 19], 1: [17, 18, 19, 20], 2: [8, 9, 10, 11], 3: [12, 13, 14, 15]}
12-07 20:45 MIPS Pipeline  DEBUG    Write Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Read Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-07 20:45 MIPS Pipeline  DEBUG    Fetched instruction 17: HLT at clock cycle 195
12-07 20:45 MIPS Pipeline  DEBUG    iCachePenalty: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-07 20:45 MIPS Pipeline  DEBUG    0
12-07 20:45 MIPS Pipeline  DEBUG    

12-07 20:45 MIPS Pipeline  DEBUG    [['0', 'LI R4 260', '13', '14', '15', '16', '17', 'Y', 'Y', 'N'], ['1', 'LI R5 272', '14', '18', '19', '20', '21', 'Y', 'Y', 'Y'], ['2', 'LI R1 8', '18', '22', '23', '24', '25', 'Y', 'Y', 'Y'], ['3', 'LI R2 4', '22', '26', '27', '28', '29', 'Y', 'Y', 'Y'], ['4', 'LI R3 0', '35', '36', '37', '38', '39', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '36', '37', '38', '40', '41', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '37', '42', '43', '45', '46', 'Y', 'Y', 'Y'], ['7', 'ADD.D F4 F6 F2', '42', '43', '44', '46', '47', 'Y', 'Y', 'N'], ['8', 'SUB.D F5 F7 F1', '55', '56', '57', '59', '60', 'Y', 'Y', 'N'], ['10', 'ADD.D F7 F2 F6', '57', '58', '59', '61', '62', 'Y', 'Y', 'N'], ['9', 'MUL.D F6 F1 F5', '56', '57', '61', '91', '92', 'Y', 'Y', 'N'], ['11', 'ADD.D F6 F1 F7', '58', '93', '94', '96', '97', 'Y', 'Y', 'Y'], ['12', 'DADDI R4 R4 20', '105', '106', '107', '108', '109', 'Y', 'Y', 'N'], ['13', 'DADDI R5 R5 8', '106', '110', '111', '112', '113', 'Y', 'Y', 'Y'], ['14', 'DSUB R1 R1 R2', '110', '114', '115', '116', '117', 'Y', 'Y', 'Y'], ['15', 'BNE R1 R3 GG', '114', '115', '118', '0', '0', 'Y', 'Y', 'N'], ['5', 'GG: L.D F1 4(R4)', '127', '128', '129', '131', '132', 'Y', 'Y', 'N'], ['6', 'L.D F2 8(R5)', '128', '133', '134', '136', '137', 'Y', 'Y', 'Y'], ['7', 'ADD.D F4 F6 F2', '133', '134', '135', '137', '138', 'Y', 'Y', 'N'], ['8', 'SUB.D F5 F7 F1', '134', '135', '136', '138', '139', 'Y', 'Y', 'N'], ['9', 'MUL.D F6 F1 F5', '135', '136', '140', '170', '171', 'Y', 'Y', 'N'], ['10', 'ADD.D F7 F2 F6', '136', '139', '172', '174', '175', 'Y', 'Y', 'Y'], ['12', 'DADDI R4 R4 20', '172', '173', '174', '175', '176', 'Y', 'Y', 'N'], ['11', 'ADD.D F6 F1 F7', '139', '172', '176', '178', '179', 'Y', 'Y', 'Y'], ['13', 'DADDI R5 R5 8', '173', '177', '178', '179', '180', 'Y', 'Y', 'Y'], ['14', 'DSUB R1 R1 R2', '177', '181', '182', '183', '184', 'Y', 'Y', 'Y'], ['15', 'BNE R1 R3 GG', '181', '182', '185', '0', '0', 'Y', 'Y', 'N'], ['16', 'HLT', '182', '183', '184', '185', '186', 'Y', 'Y', 'N']]
