-- Test BenchVHDL for IBM SMS ALD group BranchLatchesAndIOConditions
-- Title: BranchLatchesAndIOConditions
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 7/13/2020 4:03:20 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity BranchLatchesAndIOConditions_tb is
end BranchLatchesAndIOConditions_tb;

architecture behavioral of BranchLatchesAndIOConditions_tb is

	-- Component Declaration for the Unit Under Test (UUT)

	component BranchLatchesAndIOConditions
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_LOGIC_GATE_E_1: in STD_LOGIC;
		PS_NEXT_TO_LAST_LOGIC_GATE: in STD_LOGIC;
		PS_BRANCH_TO_A_CONDITIONS: in STD_LOGIC;
		PS_NO_BRANCH_CONDITIONS: in STD_LOGIC;
		MS_1401_MODE: in STD_LOGIC;
		MS_PROGRAM_RESET_3: in STD_LOGIC;
		MS_PROGRAM_SET_BRANCH_CTRL: in STD_LOGIC;
		PS_E_CH_OVLP_IN_PROCESS: in STD_LOGIC;
		PS_ONE_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_F_CH_OVLP_IN_PROCESS: in STD_LOGIC;
		PS_TWO_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_COND_TEST_BRANCH_OP_CODE: in STD_LOGIC;
		PS_OP_MOD_SYM_FOR_I_O_STATUS: in STD_LOGIC;
		PS_SPECIAL_BRANCH_LATCH: in STD_LOGIC;
		PS_F_CH_NOT_READY: in STD_LOGIC;
		PS_F_CH_BUSY: in STD_LOGIC;
		PS_F_CH_CHECK: in STD_LOGIC;
		PS_BRANCH_ON_STATUS_CH_2: in STD_LOGIC;
		PS_F_CH_CONDITION: in STD_LOGIC;
		PS_F_CH_WRONG_LENGTH_RECORD: in STD_LOGIC;
		PS_F_CH_NO_TRANSFER_LATCH: in STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE: in STD_LOGIC;
		MS_F_CH_CORRECT_LENGTH_RECORD: in STD_LOGIC;
		PS_NO_BRANCH_OP_CODES: in STD_LOGIC;
		PS_I_RING_HDL_BUS: in STD_LOGIC_VECTOR (12 downTo 0);
		PS_OP_MOD_REG_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MS_BRANCH_TO_A_AR_LATCH: out STD_LOGIC;
		MS_NO_BRANCH_LATCH: out STD_LOGIC;
		PS_NO_BRANCH_LATCH: out STD_LOGIC;
		PS_BRANCH_TO_A_AR_LATCH: out STD_LOGIC;
		PS_BRANCH_TO_00001_ADDR_LAT: out STD_LOGIC;
		MS_BRANCH_TO_00001: out STD_LOGIC;
		PS_2ND_CND_A_BRANCH_JRJ: out STD_LOGIC;
		MS_OVERLAP_CH_2_NO_BRANCH: out STD_LOGIC);
	end component;

	-- Inputs

	signal FPGA_CLK: STD_LOGIC := '0';
	signal PS_LOGIC_GATE_E_1: STD_LOGIC := '0';
	signal PS_NEXT_TO_LAST_LOGIC_GATE: STD_LOGIC := '0';
	signal PS_BRANCH_TO_A_CONDITIONS: STD_LOGIC := '0';
	signal PS_NO_BRANCH_CONDITIONS: STD_LOGIC := '0';
	signal MS_1401_MODE: STD_LOGIC := '1';
	signal MS_PROGRAM_RESET_3: STD_LOGIC := '1';
	signal MS_PROGRAM_SET_BRANCH_CTRL: STD_LOGIC := '1';
	signal PS_E_CH_OVLP_IN_PROCESS: STD_LOGIC := '0';
	signal PS_ONE_SYMBOL_OP_MODIFIER: STD_LOGIC := '0';
	signal PS_F_CH_OVLP_IN_PROCESS: STD_LOGIC := '0';
	signal PS_TWO_SYMBOL_OP_MODIFIER: STD_LOGIC := '0';
	signal PS_COND_TEST_BRANCH_OP_CODE: STD_LOGIC := '0';
	signal PS_OP_MOD_SYM_FOR_I_O_STATUS: STD_LOGIC := '0';
	signal PS_SPECIAL_BRANCH_LATCH: STD_LOGIC := '0';
	signal PS_F_CH_NOT_READY: STD_LOGIC := '0';
	signal PS_F_CH_BUSY: STD_LOGIC := '0';
	signal PS_F_CH_CHECK: STD_LOGIC := '0';
	signal PS_BRANCH_ON_STATUS_CH_2: STD_LOGIC := '0';
	signal PS_F_CH_CONDITION: STD_LOGIC := '0';
	signal PS_F_CH_WRONG_LENGTH_RECORD: STD_LOGIC := '0';
	signal PS_F_CH_NO_TRANSFER_LATCH: STD_LOGIC := '0';
	signal PS_LAST_INSN_RO_CYCLE: STD_LOGIC := '0';
	signal MS_F_CH_CORRECT_LENGTH_RECORD: STD_LOGIC := '1';
	signal PS_NO_BRANCH_OP_CODES: STD_LOGIC := '0';
	signal PS_I_RING_HDL_BUS: STD_LOGIC_VECTOR (12 downTo 0) := "0000000000000";
	signal PS_OP_MOD_REG_BUS: STD_LOGIC_VECTOR (7 downTo 0) := "00000000";

	-- Outputs

	signal MS_BRANCH_TO_A_AR_LATCH: STD_LOGIC;
	signal MS_NO_BRANCH_LATCH: STD_LOGIC;
	signal PS_NO_BRANCH_LATCH: STD_LOGIC;
	signal PS_BRANCH_TO_A_AR_LATCH: STD_LOGIC;
	signal PS_BRANCH_TO_00001_ADDR_LAT: STD_LOGIC;
	signal MS_BRANCH_TO_00001: STD_LOGIC;
	signal PS_2ND_CND_A_BRANCH_JRJ: STD_LOGIC;
	signal MS_OVERLAP_CH_2_NO_BRANCH: STD_LOGIC;

-- START USER TEST BENCH DECLARATIONS

-- The user test bench declarations, if any, must be
-- placed AFTER the line starts with the first line of text 
-- with -- START USER TEST BENCH DECLARATIONS and ends
-- with the line containing -- END (and the rest of the line) below.
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

   constant HDL_C_BIT: integer := 7;
   constant HDL_WM_BIT: integer := 6;
   constant HDL_B_BIT: integer := 5;
   constant HDL_A_BIT: integer := 4;
   constant HDL_8_BIT: integer := 3;
   constant HDL_4_BIT: integer := 2;
   constant HDL_2_BIT: integer := 1;
   constant HDL_1_BIT: integer := 0;

procedure check1(
    checked: in STD_LOGIC;
    val: in STD_LOGIC;
    testname: in string;
    test: in string) is
    begin    
    assert checked = val report testname & " (" & test & ") failed." severity failure;
    end procedure;
      


   -- Your test bench declarations go here

-- END USER TEST BENCH DECLARATIONS
   

	begin

	-- Instantiate the Unit Under Test (UUT)

	UUT: BranchLatchesAndIOConditions port map(
		FPGA_CLK => FPGA_CLK,
		PS_LOGIC_GATE_E_1 => PS_LOGIC_GATE_E_1,
		PS_NEXT_TO_LAST_LOGIC_GATE => PS_NEXT_TO_LAST_LOGIC_GATE,
		PS_BRANCH_TO_A_CONDITIONS => PS_BRANCH_TO_A_CONDITIONS,
		PS_NO_BRANCH_CONDITIONS => PS_NO_BRANCH_CONDITIONS,
		MS_1401_MODE => MS_1401_MODE,
		MS_PROGRAM_RESET_3 => MS_PROGRAM_RESET_3,
		MS_PROGRAM_SET_BRANCH_CTRL => MS_PROGRAM_SET_BRANCH_CTRL,
		PS_E_CH_OVLP_IN_PROCESS => PS_E_CH_OVLP_IN_PROCESS,
		PS_ONE_SYMBOL_OP_MODIFIER => PS_ONE_SYMBOL_OP_MODIFIER,
		PS_F_CH_OVLP_IN_PROCESS => PS_F_CH_OVLP_IN_PROCESS,
		PS_TWO_SYMBOL_OP_MODIFIER => PS_TWO_SYMBOL_OP_MODIFIER,
		PS_COND_TEST_BRANCH_OP_CODE => PS_COND_TEST_BRANCH_OP_CODE,
		PS_OP_MOD_SYM_FOR_I_O_STATUS => PS_OP_MOD_SYM_FOR_I_O_STATUS,
		PS_SPECIAL_BRANCH_LATCH => PS_SPECIAL_BRANCH_LATCH,
		PS_F_CH_NOT_READY => PS_F_CH_NOT_READY,
		PS_F_CH_BUSY => PS_F_CH_BUSY,
		PS_F_CH_CHECK => PS_F_CH_CHECK,
		PS_BRANCH_ON_STATUS_CH_2 => PS_BRANCH_ON_STATUS_CH_2,
		PS_F_CH_CONDITION => PS_F_CH_CONDITION,
		PS_F_CH_WRONG_LENGTH_RECORD => PS_F_CH_WRONG_LENGTH_RECORD,
		PS_F_CH_NO_TRANSFER_LATCH => PS_F_CH_NO_TRANSFER_LATCH,
		PS_LAST_INSN_RO_CYCLE => PS_LAST_INSN_RO_CYCLE,
		MS_F_CH_CORRECT_LENGTH_RECORD => MS_F_CH_CORRECT_LENGTH_RECORD,
		PS_NO_BRANCH_OP_CODES => PS_NO_BRANCH_OP_CODES,
		PS_I_RING_HDL_BUS => PS_I_RING_HDL_BUS,
		PS_OP_MOD_REG_BUS => PS_OP_MOD_REG_BUS,
		MS_BRANCH_TO_A_AR_LATCH => MS_BRANCH_TO_A_AR_LATCH,
		MS_NO_BRANCH_LATCH => MS_NO_BRANCH_LATCH,
		PS_NO_BRANCH_LATCH => PS_NO_BRANCH_LATCH,
		PS_BRANCH_TO_A_AR_LATCH => PS_BRANCH_TO_A_AR_LATCH,
		PS_BRANCH_TO_00001_ADDR_LAT => PS_BRANCH_TO_00001_ADDR_LAT,
		MS_BRANCH_TO_00001 => MS_BRANCH_TO_00001,
		PS_2ND_CND_A_BRANCH_JRJ => PS_2ND_CND_A_BRANCH_JRJ,
		MS_OVERLAP_CH_2_NO_BRANCH => MS_OVERLAP_CH_2_NO_BRANCH);

-- START USER TEST BENCH PROCESS

-- The user test bench code MUST be placed between the
-- line that starts with the first line of text that
-- begins with "-- START USERS TEST BENCH PROCESS" 
-- and ends with "-- END"
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

-- 
-- TestBenchFPGAClock.vhdl
--
-- Process to simulate the FPGA clock for a VHDL test bench
--

fpga_clk_process: process

   constant clk_period : time := 10 ns;

   begin
      fpga_clk <= '0';
      wait for clk_period / 2;
      fpga_clk <= '1';
      wait for clk_period / 2;
   end process;

--
-- End of TestBenchFPGAClock.vhdl
--   

-- Place your test bench code in the uut_process

uut_process: process

   variable testName: string(1 to 18);
   variable subtest: integer;

   begin

   -- Your test bench code

   wait;
   end process;

-- The following is needed for older VHDL simulations to
-- terminate the simulation process.  If your environment
-- does not need it, it may be deleted.

stop_simulation: process
   begin
   wait for 100 us;  -- Determines how long your simulation runs
   assert false report "Simulation Ended NORMALLY" severity failure;
   end process;

-- END USER TEST BENCH PROCESS
   

END;
