set NETLIST_CACHE(BranchModule,cells) {{icon nor2 has_schematic} {icon nor3 {generate nor2 nor3 -ninputs 3} has_schematic} {schematic DoubleInverter} {schematic BranchEnable} {schematic Subtractor32bit} {schematic cell32trans} {schematic ReturnEnable} {schematic mux42132bbits} {schematic CallEnable} {icon nand2 has_schematic} {schematic BranchDecoder} {icon inverter has_schematic}}
set netlist_props verilog
set netlist_level 1000
set NETLIST_CACHE(BranchModule,version) MMI_SUE4.4.0
set NETLIST_CACHE(BranchModule) {{module BranchModule (BE, BRANCH_ENABLE, BRANCH_TARGET_ADDRESS, } {		BRANCH_TYPE, CE, IR, LS_ADDRESS, MDR_IN, N, P, R31_ADDRESS, RE, } {		SC_RESET_ENABLE, T3, T4, T6, Z, overflow);} {	input		BRANCH_ENABLE;} {	input		N;} {	input		P;} {	input		T3;} {	input		T4;} {	input		T6;} {	input		Z;} {	input	[2:0]	BRANCH_TYPE;} {	input	[2:0]	IR;} {	input	[31:0]	LS_ADDRESS;} {	input	[31:0]	MDR_IN;} {	input	[31:0]	R31_ADDRESS;} {	output		BE;} {	output		CE;} {	output		RE;} {	output		SC_RESET_ENABLE;} {	output		overflow;} {	output	[31:0]	BRANCH_TARGET_ADDRESS;} { } {	wire		net_11;} {	wire		net_12;} {	wire		CE_int;} {	wire	[1:0]	s;} {	wire		net_1;} {	wire		net_2;} {	wire		net_3;} {	wire		T3_int;} {	wire		BE_int;} {	wire		RE_int;} {	wire		net_4;} {	wire		net_5;} {	wire	[31:0]	net_6;} {	wire	[31:0]	latch;} {	wire		net_7;} {	wire		net_8;} {	wire		net_10;} {	wire		net_9;} { } {	BranchDecoder BranchDecoder(.CallU(net_1), .BC(net_2), .CallC(net_4), } {		.BU(net_5), .RetU(net_10), .RetC(net_11), .enable(BRANCH_ENABLE), } {		.s(BRANCH_TYPE[2:0]));} {	assign SC_RESET_ENABLE = !(BE_int || CE_int || RE_int);} {	BranchEnable BranchEnable(.BC(net_2), .BU(net_5), .P(P), } {		.IR(IR[2:0]), .T3(1'b1), .BE(BE_int), .Z(Z), .N(N));} {	CallEnable CallEnable(.CallU(net_1), .CallC(net_4), .P(P), } {		.CE(CE_int), .IR(IR[2:0]), .T3(1'b1), .Z(Z), .N(N));} {	ReturnEnable ReturnEnable(.RetU(net_10), .RetC(net_11), .P(P), } {		.IR(IR[2:0]), .T3(1'b1), .RE(RE_int), .Z(Z), .N(N));} {	Subtractor32bit Subtractor32bit(.out(net_6[31:0]), } {		.A(R31_ADDRESS[31:0]), .overflow(overflow));} {	assign #0 net_12 = !(T3_int && RE_int);} {	not #0 inv(net_7, net_12);} {	DoubleInverter DoubleInverter(.out(RE), .in(RE_int));} {	cell32trans cell32trans(.in(net_6[31:0]), .w(net_7), } {		.out(latch[31:0]));} {	mux42132bbits mux42132bbits(.y(BRANCH_TARGET_ADDRESS[31:0]), } {		.s(s[1:0]), .b(R31_ADDRESS[31:0]), .a(LS_ADDRESS[31:0]), } {		.d(MDR_IN[31:0]), .c(latch[31:0]));} {	DoubleInverter DoubleInverter_1(.out(CE), .in(CE_int));} {	DoubleInverter DoubleInverter_2(.out(BE), .in(BE_int));} {	assign #0 net_8 = !(CE_int && T3_int);} {	assign #0 net_9 = !(RE_int && T4);} {	assign #0 net_3 = !(RE_int && T6);} {	assign s[0] = !(net_8 || net_3);} {	assign s[1] = !(net_3 || net_9);} {	DoubleInverter DoubleInverter_3(.in(T3), .out(T3_int));} {} {endmodule		// BranchModule} {}}
set NETLIST_CACHE(BranchModule,names) {{1540 860 {0 DoubleInverter_2}} {2170 250 {0 net_6[31:0]}} {1920 410 {0 T3_int}} {1050 560 {1 N}} {1260 710 {1 SC_RESET_ENABLE}} {740 160 {0 net_2}} {1030 510 {0 P}} {1650 -200 {1 s[1]}} {2270 270 {0 cell32trans}} {1870 40 {0 MDR_IN[31:0]}} {1310 270 {1 CE_int}} {960 180 {0 net_5}} {1520 -220 {0 net_3}} {1610 -130 {0 s[0]}} {860 560 {1 IR[2:0]}} {1740 60 {1 s[1:0]}} {1730 250 {0 R31_ADDRESS[31:0]}} {900 730 {1 1'b1}} {1250 -250 {0 net_8}} {1310 70 {1 BE_int}} {1260 560 {0 CE_int}} {970 220 {0 IR[2:0]}} {1830 270 {0 Subtractor32bit}} {1650 -130 {1 s[0]}} {1070 -270 {1 CE_int}} {1030 210 {0 P}} {1640 660 {1 RE}} {1930 290 {0 overflow} {2 overflow}} {1480 660 {0 RE_int}} {960 200 {0 1'b1}} {1060 290 {0 CallEnable}} {970 460 {0 net_11}} {1520 -150 {0 net_8}} {1070 560 {1 Z}} {740 260 {0 net_11}} {970 380 {0 IR[2:0]}} {1610 660 {0 RE}} {740 180 {0 net_5}} {1260 650 {0 SC_RESET_ENABLE}} {970 310 {0 net_4}} {1050 510 {0 N}} {1690 490 {0 T3_int}} {2140 -20 {1 BRANCH_TARGET_ADDRESS[31:0]}} {1250 -180 {0 net_9}} {1160 -270 {0 CE_int}} {1870 60 {0 s[1:0]}} {1030 370 {0 P}} {1250 -110 {0 net_3}} {1160 -200 {0 RE_int}} {1640 750 {1 CE}} {1610 -20 {1 LS_ADDRESS[31:0]}} {1480 750 {0 CE_int}} {1170 270 {0 CE_int}} {1420 660 {1 RE_int}} {1610 750 {0 CE}} {1060 150 {0 BranchEnable}} {1060 -200 {1 RE_int}} {1280 560 {0 BE_int}} {1600 250 {1 R31_ADDRESS[31:0]}} {1640 840 {1 BE}} {1160 70 {0 BE_int}} {1560 30 {1 MDR_IN[31:0]}} {2070 -20 {0 BRANCH_TARGET_ADDRESS[31:0]}} {1160 -130 {0 RE_int}} {1480 840 {0 BE_int}} {1050 210 {0 N}} {1170 440 {0 RE_int}} {710 -230 {1 T3_int}} {2440 260 {1 latch[31:0]}} {2020 70 {0 mux42132bbits}} {1420 750 {1 CE_int}} {1610 840 {0 BE}} {970 480 {0 net_10}} {2040 430 {0 inv}} {2170 290 {0 net_7}} {1920 450 {0 RE_int}} {740 280 {0 net_10}} {1080 -160 {1 T4}} {740 210 {0 net_4}} {970 330 {0 net_1}} {1070 510 {0 Z}} {1060 -130 {1 RE_int}} {1050 370 {0 N}} {1560 490 {1 T3} {2 T3}} {540 170 {0 BRANCH_ENABLE} {2 BRANCH_ENABLE}} {2010 430 {0 net_12} {1 net_12}} {1420 840 {1 BE_int}} {2370 260 {0 latch[31:0]}} {1930 250 {0 net_6[31:0]}} {1730 370 {1 T3_int}} {970 500 {0 1'b1}} {1520 -180 {0 net_9}} {1160 -90 {0 T6}} {1520 -110 {0 net_3}} {1870 -20 {0 LS_ADDRESS[31:0]}} {1850 450 {1 RE_int}} {1030 560 {1 P}} {1540 680 {0 DoubleInverter}} {1070 440 {0 ReturnEnable}} {1870 0 {0 R31_ADDRESS[31:0]}} {1160 -230 {0 T3_int}} {1870 20 {0 latch[31:0]}} {2090 430 {0 net_7}} {1530 20 {1 latch[31:0]}} {1070 210 {0 Z}} {960 50 {0 IR[2:0]}} {1320 440 {1 RE_int}} {960 160 {0 net_2}} {1540 770 {0 DoubleInverter_1}} {1090 -90 {1 T6}} {740 230 {0 net_1}} {970 350 {0 1'b1}} {1740 490 {1 T3_int}} {1240 560 {0 RE_int}} {1070 370 {0 Z}} {540 200 {0 BRANCH_TYPE[2:0]} {2 BRANCH_TYPE[2:0]}} {1160 -160 {0 T4}} {640 220 {0 BranchDecoder}} {1620 510 {0 DoubleInverter_3}} {1610 -200 {0 s[1]}}}
set NETLIST_CACHE(BranchModule,wires) {{1930 250 2170 250 net_6[31:0]} {1850 450 1920 450 RE_int} {2130 290 2170 290 net_7} {1420 660 1480 660 RE_int} {1610 660 1640 660 RE} {2130 290 2130 430 net_7} {2090 430 2130 430 net_7} {2370 260 2440 260 latch[31:0]} {1610 250 1730 250 R31_ADDRESS[31:0]} {1600 250 1610 250 R31_ADDRESS[31:0]} {1420 750 1480 750 CE_int} {1420 840 1480 840 BE_int} {1610 840 1640 840 BE} {1610 750 1640 750 CE} {1730 410 1920 410 T3_int} {1730 370 1730 410 T3_int} {1740 60 1870 60 s[1:0]} {2070 -20 2140 -20 BRANCH_TARGET_ADDRESS[31:0]} {1690 490 1740 490 T3_int} {900 200 960 200 1'b1} {900 200 900 350 1'b1} {800 330 970 330 net_1} {900 350 970 350 1'b1} {810 310 970 310 net_4} {1030 210 1030 370 P} {790 460 970 460 net_11} {780 480 970 480 net_10} {900 500 970 500 1'b1} {1050 210 1050 370 N} {1050 370 1050 510 N} {1070 210 1070 370 Z} {1070 370 1070 510 Z} {1070 510 1070 560 Z} {1030 370 1030 510 P} {1030 510 1030 560 P} {1050 510 1050 560 N} {860 50 960 50 IR[2:0]} {860 50 860 220 IR[2:0]} {860 220 970 220 IR[2:0]} {860 380 970 380 IR[2:0]} {860 220 860 380 IR[2:0]} {860 380 860 560 IR[2:0]} {1280 70 1280 560 BE_int} {1170 270 1260 270 CE_int} {1240 440 1240 560 RE_int} {900 350 900 500 1'b1} {900 500 900 730 1'b1} {1260 650 1260 710 SC_RESET_ENABLE} {1260 270 1260 560 CE_int} {1170 440 1240 440 RE_int} {1240 440 1320 440 RE_int} {1260 270 1310 270 CE_int} {1160 70 1280 70 BE_int} {1280 70 1310 70 BE_int} {1070 -270 1160 -270 CE_int} {1060 -200 1160 -200 RE_int} {1060 -130 1160 -130 RE_int} {1420 -150 1520 -150 net_8} {1420 -250 1420 -150 net_8} {1250 -250 1420 -250 net_8} {1250 -180 1520 -180 net_9} {1500 -220 1500 -110 net_3} {1500 -220 1520 -220 net_3} {1500 -110 1520 -110 net_3} {1250 -110 1500 -110 net_3} {1610 -200 1650 -200 s[1]} {1610 -130 1650 -130 s[0]} {1080 -160 1160 -160 T4} {710 -230 1160 -230 T3_int} {1090 -90 1160 -90 T6} {740 160 960 160 net_2} {740 230 800 230 net_1} {800 230 800 330 net_1} {740 280 780 280 net_10} {780 280 780 480 net_10} {740 210 810 210 net_4} {810 210 810 310 net_4} {740 180 960 180 net_5} {740 260 790 260 net_11} {790 260 790 460 net_11} {1560 40 1870 40 MDR_IN[31:0]} {1560 30 1560 40 MDR_IN[31:0]} {1530 20 1870 20 latch[31:0]} {1610 0 1870 0 R31_ADDRESS[31:0]} {1610 0 1610 250 R31_ADDRESS[31:0]} {1610 -20 1870 -20 LS_ADDRESS[31:0]}}
