Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/TestBench_isim_beh.exe" -prj "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/TestBench_beh.prj" "work.TestBench" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Sign_Extend.v" into library work
Analyzing Verilog file "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Shift_Left_Two_32.v" into library work
Analyzing Verilog file "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Reg_File.v" into library work
Analyzing Verilog file "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/ProgramCounter.v" into library work
Analyzing Verilog file "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Pipe_Reg_IFID.v" into library work
Analyzing Verilog file "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Pipe_Reg.v" into library work
Analyzing Verilog file "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/MUX_4to1.v" into library work
Analyzing Verilog file "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/MUX_2to1.v" into library work
Analyzing Verilog file "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Instr_Memory.v" into library work
Analyzing Verilog file "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Hazard_detection_unit.v" into library work
Analyzing Verilog file "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Forwarding_unit.v" into library work
WARNING:HDLCompiler:370 - "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Forwarding_unit.v" Line 13: Empty port in module declaration
Analyzing Verilog file "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Decoder.v" into library work
Analyzing Verilog file "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Data_Memory.v" into library work
Analyzing Verilog file "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/ALU_Ctrl.v" into library work
Analyzing Verilog file "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/ALU.v" into library work
Analyzing Verilog file "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Adder.v" into library work
Analyzing Verilog file "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Pipe_CPU_1.v" into library work
Analyzing Verilog file "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Testbench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Pipe_CPU_1.v" Line 223: Port data2_i is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Pipe_CPU_1.v" Line 230: Port jr_i is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Pipe_CPU_1.v" Line 249: Port clk_i is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Pipe_CPU_1.v" Line 293: Port jr is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Pipe_CPU_1.v" Line 298: Port shamt is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Pipe_CPU_1.v" Line 348: Port clk_i is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Pipe_CPU_1.v" Line 375: Port clk_i is not connected to this instance
WARNING:HDLCompiler:189 - "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Pipe_CPU_1.v" Line 211: Size mismatch in connection of port <MemRead_IDEX_i>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Pipe_CPU_1.v" Line 226: Size mismatch in connection of port <select_i>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Pipe_CPU_1.v" Line 296: Size mismatch in connection of port <ALU_Ctrl_o>. Formal port size is 5-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Pipe_CPU_1.v" Line 335: Size mismatch in connection of port <data_o>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Pipe_CPU_1.v" Line 349: Size mismatch in connection of port <data_i>. Formal port size is 80-bit while actual signal size is 134-bit.
WARNING:HDLCompiler:189 - "D:/Users/afhwu0329/Desktop/Lab4/COLAB4/Pipe_CPU_1.v" Line 356: Size mismatch in connection of port <data_o>. Formal port size is 80-bit while actual signal size is 107-bit.
Completed static elaboration
Compiling module MUX_2to1
Compiling module ProgramCounter
Compiling module Instr_Memory
Compiling module Adder
Compiling module Pipe_Reg_IFID(size=64)
Compiling module Hazard_detection_unit
Compiling module Decoder
Compiling module MUX_4to1(size=12)
Compiling module Reg_File
Compiling module Sign_Extend
Compiling module Pipe_Reg(size=155)
Compiling module MUX_2to1(size=2)
Compiling module MUX_2to1(size=3)
Compiling module Shift_Left_Two_32
Compiling module ALU_Ctrl
Compiling module ALU
Compiling module MUX_4to1
Compiling module MUX_2to1(size=5)
Compiling module Forwarding_unit
Compiling module Pipe_Reg(size=80)
Compiling module Data_Memory
Compiling module Pipe_Reg(size=71)
Compiling module Pipe_CPU_1
Compiling module TestBench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 9 sub-compilation(s) to finish...
Compiled 25 Verilog Units
Built simulation executable D:/Users/afhwu0329/Desktop/Lab4/COLAB4/TestBench_isim_beh.exe
Fuse Memory Usage: 30512 KB
Fuse CPU Usage: 608 ms
