---
title: PowerPC
---
**[Home](Home "Home") \* [Hardware](Hardware "Hardware") \* PowerPC**



[ Die shot of PowerPC 603 <a id="cite-note-1" href="#cite-ref-1">[1]</a>
**PowerPC**, (Power (Performance optimization with enhanced RISC) Performance Computing)  

a [RISC](https://en.wikipedia.org/wiki/Reduced_instruction_set_computing) [architecture](https://en.wikipedia.org/wiki/Computer_architecture) and [ISA](https://en.wikipedia.org/wiki/Instruction_set) created by the 1991 [Apple](index.php?title=Apple&action=edit&redlink=1 "Apple (page does not exist)")–[IBM](index.php?title=IBM&action=edit&redlink=1 "IBM (page does not exist)")–[Motorola](index.php?title=Motorola&action=edit&redlink=1 "Motorola (page does not exist)") alliance dubbed [AIM](https://en.wikipedia.org/wiki/AIM_alliance), well known for being used by Apple's [Power Macintosh](Macintosh "Macintosh") lines from 1994 to 2006, IBM [supercomputers](https://en.wikipedia.org/wiki/Supercomputer), [servers](https://en.wikipedia.org/wiki/IBM_eServer) and [workstations](https://en.wikipedia.org/wiki/Workstation) i.e. [RS/6000](https://en.wikipedia.org/wiki/RS/6000), [Pegasos](https://en.wikipedia.org/wiki/Pegasos), various [Game consoles](https://en.wikipedia.org/wiki/Home_video_game_console) such as [Xbox 360](https://en.wikipedia.org/wiki/Xbox_360), [Wii](https://en.wikipedia.org/wiki/Wii), still used inside the [AmigaOne](Amiga "Amiga") and [AmigaOS 4](https://en.wikipedia.org/wiki/AmigaOS_4) PCs and [embedded systems](https://en.wikipedia.org/wiki/Embedded_system). 



## Generations


### G1 and G2


**PowerPC 600** was the first generation of PowerPC, launching the PowerPC 601 in 1993 followed by the second generation PowerPC **603**, PowerPC **604** and the first 64-bit PowerPC **620**. The 620 features a five stage [instruction pipeline](https://en.wikipedia.org/wiki/Instruction_pipelining) - four instructions issued per clock, instruction dispatch in order, [out-of-order execution](https://en.wikipedia.org/wiki/Out-of-order_execution), in-order completion - [branch prediction](https://en.wikipedia.org/wiki/Branch_predictor) with [speculative execution](https://en.wikipedia.org/wiki/Speculative_execution), 32k data and 32k instruction [cache](Memory "Memory") - 8 set associative, physically addressed - and [multiprocessor](https://en.wikipedia.org/wiki/Multiprocessing) support with [bus snooping](https://en.wikipedia.org/wiki/Bus_sniffing) for [cache coherency](https://en.wikipedia.org/wiki/Cache_coherence) ([MESI](https://en.wikipedia.org/wiki/MESI_protocol)). The 620 supports [atomic operations](https://en.wikipedia.org/wiki/Linearizability) ([read/modify/write](https://en.wikipedia.org/wiki/Read-modify-write)) with a pair of instructions, Load Word and Reserve (LWARX) and Store Conditional (STCX) <a id="cite-note-6" href="#cite-ref-6">[6]</a> <a id="cite-note-7" href="#cite-ref-7">[7]</a>.




### G3 and G4


Subsequent PowerPC designs were named and labeled by their apparent technology generation. That began with the **G3** which was an internal project name inside AIM for the development of what would become the 32-bit [PowerPC 750 family](https://en.wikipedia.org/wiki/PowerPC_7xx) <a id="cite-note-8" href="#cite-ref-8">[8]</a>. The fourth generation 32-bit [PowerPC G4](https://en.wikipedia.org/wiki/PowerPC_G4) (PowerPC 7400) debuted in August 1999 <a id="cite-note-9" href="#cite-ref-9">[9]</a>, and introduced [AltiVec](AltiVec "AltiVec") [SIMD](SIMD_and_SWAR_Techniques "SIMD and SWAR Techniques") .




G5
--


The 64-bit **PowerPC G5** (Apple) aka [PowerPC 970](https://en.wikipedia.org/wiki/PowerPC_970) was introduced in 2002. The PowerPC 970 is a single core derivative of the dual [POWER4](https://en.wikipedia.org/wiki/POWER4). It has a hardware [prefetch unit](https://en.wikipedia.org/wiki/Instruction_prefetch) and a three way [branch prediction unit](https://en.wikipedia.org/wiki/Branch_predictor), eight execution units: two [ALUs](Combinatorial_Logic#ALU "Combinatorial Logic"), two double precision floating-point units, two load/store units and two [AltiVec](AltiVec "AltiVec") [SIMD](SIMD_and_SWAR_Techniques "SIMD and SWAR Techniques") units. 



## Chess Programs


at times or exclusively dedicated to PowerPC 



* [Category PowerPC](Category:PowerPC "Category:PowerPC")


## Operating Systems


* [AmigaOS 4 from Wikipedia](https://en.wikipedia.org/wiki/AmigaOS_4)
* [Linux](Linux "Linux") <a id="cite-note-10" href="#cite-ref-10">[10]</a>
* [Mac OS](Mac_OS "Mac OS")
* [UNIX (AIX)](Unix "Unix")
* [WarpOS from Wikipedia](https://en.wikipedia.org/wiki/WarpOS)
* [Windows NT](Windows "Windows")


## See also


* [AltiVec](AltiVec "AltiVec")
* [Macintosh](Macintosh "Macintosh")


## Publications


* [M.C. Becker](https://www.researchgate.net/researcher/2091670479_MC_Becker), [C.R. Moore](https://www.researchgate.net/researcher/5596820_C_R_Moore), et al. (**1993**). *[The PowerPC 601 microprocessor](http://ieeexplore.ieee.org/xpl/login.jsp?tp=&arnumber=289646&url=http%3A%2F%2Fieeexplore.ieee.org%2Fxpls%2Fabs_all.jsp%3Farnumber%3D289646)*. IEEE Micro '93
* [M.S. Allen](https://www.researchgate.net/researcher/2091860528_MS_Allen), [M.C. Becker](https://www.researchgate.net/researcher/2091670479_MC_Becker) (**1993**). *Multiprocessing aspects of the PowerPC 601*. [IEEE](IEEE "IEEE") [CMPCON 1993](https://www.computer.org/csdl/proceedings/cmpcon/index.html)
* [Trung A. Diep](http://dl.acm.org/author_page.cfm?id=81100336743&coll=DL&dl=ACM&trk=0&cfid=625619328&cftoken=18837961), [Christopher Nelson](http://dl.acm.org/author_page.cfm?id=81314484981&coll=DL&dl=ACM&trk=0&cfid=625619328&cftoken=18837961), [John Paul Shen](http://dl.acm.org/author_page.cfm?id=81451600279&coll=DL&dl=ACM&trk=0&cfid=625619328&cftoken=18837961) (**1994**). *[Performance Evaluation of the PowerPC 620 Microarchitecture](http://dl.acm.org/author_page.cfm?id=81100336743&coll=DL&dl=ACM&trk=0&cfid=625619328&cftoken=18837961)*. [Carnegie Mellon University](Carnegie_Mellon_University "Carnegie Mellon University"), [pdf](https://www.ece.cmu.edu/research/publications/1994/CMU-ECE-1994-005.pdf)
* [D. Levitan](https://www.researchgate.net/profile/D_Levitan/publications), T. Thomas, P. Tu (**1995**). *The PowerPC 620 microprocessor: a high performance superscalar RISC microprocessor*. [IEEE](IEEE "IEEE") COMPCON '95
* [Michael Koerner](https://www.linkedin.com/in/michael-koerner-76027a4), [Ming Fai Chak](https://www.linkedin.com/in/chakmingfai), [Joe Ruthven](https://www.linkedin.com/in/joe-ruthven-7ba4204) (**1995**). *PowerPC - An Inside View*. [IBM](index.php?title=IBM&action=edit&redlink=1 "IBM (page does not exist)"), [pdf](http://www.ibmfiles.com/ibmfiles/powerpc/itso_powerpc_inside_view.pdf)


## Forum Posts


* [G4 & AltiVec](https://www.stmintz.com/ccc/index.php?id=71754) by [Will Singleton](Will_Singleton "Will Singleton"), [CCC](CCC "CCC"), October 04, 1999 » [AltiVec](AltiVec "AltiVec")
* [Mac G4 versus Pentium III](https://www.stmintz.com/ccc/index.php?id=78070) by Mark Andreoli, [CCC](CCC "CCC"), November 16, 1999 » [x86](X86 "X86")
* [PowerPC BitCounting Functions Speed](https://www.stmintz.com/ccc/index.php?id=106960) by [William Bryant](William_Bryant "William Bryant"), [CCC](CCC "CCC"), April 20, 2000 » [Population Count](Population_Count "Population Count")
* [powerpc 4 @ 1.3ghz](https://www.stmintz.com/ccc/index.php?id=192267) by Rajen Gupta, [CCC](CCC "CCC"), October 07, 2001
* [An efficiency comparison data point for x86 vs PowerPC](https://www.stmintz.com/ccc/index.php?id=312343) by [Steven Edwards](Steven_Edwards "Steven Edwards"), [CCC](CCC "CCC"), August 22, 2003
* [A data point for PowerPC bitboard program authors](https://www.stmintz.com/ccc/index.php?id=425020) by [Steven Edwards](Steven_Edwards "Steven Edwards"), [CCC](CCC "CCC"), May 09, 2005 » [BitScan](BitScan "BitScan")


## External Links


### Architectures


* [PowerPC from Wikipedia](https://en.wikipedia.org/wiki/PowerPC)
* [PowerPC Architecture Book, Version 2.02](http://www.ibm.com/developerworks/systems/library/es-archguide-v2.html) (IBM)
* [IBM POWER Instruction Set Architecture | Wikipedia](https://en.wikipedia.org/wiki/IBM_POWER_Instruction_Set_Architecture)
* [Power Architecture from Wikipedia](https://en.wikipedia.org/wiki/Power_Architecture)


### Processors


* [IBM POWER microprocessors from Wikipedia](https://en.wikipedia.org/wiki/IBM_POWER_microprocessors)


### 32-bit


* [PowerPC 600 from Wikipedia](https://en.wikipedia.org/wiki/PowerPC_600)
* [PowerPC 7xx from Wikipedia](https://en.wikipedia.org/wiki/PowerPC_7xx) (PowerPC G3)
* [Gekko (microprocessor) from Wikipedia](https://en.wikipedia.org/wiki/Gekko_%28microprocessor%29)
* [Broadway (microprocessor) from Wikipedia](https://en.wikipedia.org/wiki/Broadway_%28microprocessor%29)
* [MPC5xx from Wikipedia](https://en.wikipedia.org/wiki/MPC5xx)
* [PowerPC G4 from Wikipedia](https://en.wikipedia.org/wiki/PowerPC_G4)
* [PowerPC 400 from Wikipedia](https://en.wikipedia.org/wiki/PowerPC_400)
* [PowerPC e200 from Wikipedia](https://en.wikipedia.org/wiki/PowerPC_e200)


### 64-bit


* [PowerPC 620 from Wikipedia](https://en.wikipedia.org/wiki/PowerPC_600#PowerPC_620)
* [POWER3 from Wikipedia](https://en.wikipedia.org/wiki/POWER3)
* [PowerPC 970 from Wikipedia](https://en.wikipedia.org/wiki/PowerPC_970) (PowerPC G5)
* [Inside the IBM PowerPC 970 | Part I: Design Philosophy and Front End](http://arstechnica.com/features/2002/10/ppc970/) by [Jon Stokes](http://arstechnica.com/author/hannibal/), [Ars Technica](https://en.wikipedia.org/wiki/Ars_Technica), October 29, 2002
* [Inside the IBM PowerPC 970 | Part II: The Execution Core](http://archive.arstechnica.com/cpu/03q1/ppc970/ppc970-0.html) by [Jon Stokes](http://arstechnica.com/author/hannibal/), [Ars Technica](https://en.wikipedia.org/wiki/Ars_Technica)
* [POWER4 from Wikipedia](https://en.wikipedia.org/wiki/POWER4)
* [POWER5 from Wikipedia](https://en.wikipedia.org/wiki/POWER5)
* [Xenon (processor) from Wikipedia](https://en.wikipedia.org/wiki/Xenon_%28processor%29)


### Assembly


* [Simplified PowerPC Instruction Set](http://www.ds.ewi.tudelft.nl/vakken/in1006/instruction-set/)
* [IBM PowerPC assembly](https://www.ibm.com/developerworks/library/l-ppc/)
* [PowerPC Assembly tutorial](http://www.csd.uwo.ca/~mburrel/stuff/ppc-asm.html)


### Calling Conventions


* [32-bit PowerPC Function Calling Conventions](https://developer.apple.com/library/mac/documentation/DeveloperTools/Conceptual/LowLevelABI/100-32-bit_PowerPC_Function_Calling_Conventions/32bitPowerPC.html#//apple_ref/doc/uid/TP40002438-SW20) (Apple)
* [64-bit PowerPC Function Calling Conventions](https://developer.apple.com/library/mac/documentation/DeveloperTools/Conceptual/LowLevelABI/110-64-bit_PowerPC_Function_Calling_Conventions/64bitPowerPC.html) (Apple)


### MISC


* [Macintosh Programmer's Workshop from Wikipedia](https://en.wikipedia.org/wiki/Macintosh_Programmer%27s_Workshop) » [Macintosh](Macintosh "Macintosh")
* [Universal binary from Wikipedia](https://en.wikipedia.org/wiki/Universal_binary) » [x86](X86 "X86"), [x86-64](X86-64 "X86-64")


## References


1. <a id="cite-ref-1" href="#cite-note-1">[1]</a> [Die](https://en.wikipedia.org/wiki/Die_%28integrated_circuit%29) shot of [Motorola](index.php?title=Motorola&action=edit&redlink=1 "Motorola (page does not exist)") [PowerPC 603](https://en.wikipedia.org/wiki/PowerPC_600#PowerPC_603) microprocessor (XPC603FE75-2B), by [Pauli Rautakorpi](https://commons.wikimedia.org/wiki/User:Birdman86), April 29 2014, [CC BY 3.0](https://creativecommons.org/licenses/by/3.0/deed.en), [Wikimedia Commons](https://en.wikipedia.org/wiki/Wikimedia_Commons)
2. <a id="cite-ref-2" href="#cite-note-2">[2]</a> [IBM PowerPC assembly](https://www.ibm.com/developerworks/library/l-ppc/)
3. <a id="cite-ref-3" href="#cite-note-3">[3]</a> [PowerPC Assembly tutorial](http://www.csd.uwo.ca/~mburrel/stuff/ppc-asm.html)
4. <a id="cite-ref-4" href="#cite-note-4">[4]</a> [A data point for PowerPC bitboard program authors](https://www.stmintz.com/ccc/index.php?id=425020) by [Steven Edwards](Steven_Edwards "Steven Edwards"), [CCC](CCC "CCC"), May 09, 2005
5. <a id="cite-ref-5" href="#cite-note-5">[5]</a> [IBM Knowledge Center - cntlzd (Count Leading Zeros Double Word) instruction](https://www.ibm.com/support/knowledgecenter/ssw_aix_61/com.ibm.aix.alangref/idalangref_cntlzd_inst.htm)
6. <a id="cite-ref-6" href="#cite-note-6">[6]</a> [PowerPC 620 - Vorlesung Rechnerarchitektur, Heidelberg University](http://ra.ziti.uni-heidelberg.de/pages/lectures/fss10/ra/ext_info/powerpc620.pdf) (pdf)
7. <a id="cite-ref-7" href="#cite-note-7">[7]</a> [x86 equivalent for LWARX and STWCX](http://stackoverflow.com/questions/1147904/x86-equivalent-for-lwarx-and-stwcx) - [Stack Overflow](https://en.wikipedia.org/wiki/Stack_Overflow)
8. <a id="cite-ref-8" href="#cite-note-8">[8]</a> [PowerPC from Wikipedia](https://en.wikipedia.org/wiki/PowerPC)
9. <a id="cite-ref-9" href="#cite-note-9">[9]</a> [PowerPC G4 from Wikipedia](https://en.wikipedia.org/wiki/PowerPC_G4)
10. <a id="cite-ref-10" href="#cite-note-10">[10]</a> [MkLinux from Wikipedia](https://en.wikipedia.org/wiki/MkLinux)

**[Up one Level](Hardware "Hardware")**







 
