// <copyright file="AddressingModes.cs" company="Bad Mango Solutions">
// Copyright (c) Bad Mango Solutions. All rights reserved.
// </copyright>

namespace BadMango.Emulator.Emulation.Cpu;

using System.Runtime.CompilerServices;

using Core.Cpu;
using Core.Interfaces.Cpu;

/// <summary>
/// Provides addressing mode implementations for 6502-family CPUs.
/// </summary>
/// <remarks>
/// Each addressing mode is a function that computes an effective address given a CPU instance.
/// The CPU provides access to both state and memory through its interface.
/// This allows clean composition with instruction handlers.
/// Mode-aware behavior:
/// - In 65C02 mode: Standard 6502 behavior
/// - In 65816 emulation mode (E=1): 6502-compatible with stack pointer forced to page 1
/// - In 65816 native mode (E=0): Direct page relocatable, 16-bit registers possible, different cycle rules.
/// </remarks>
public static class AddressingModes
{
    /// <summary>
    /// Implied addressing - used for instructions that don't access memory.
    /// </summary>
    /// <param name="cpu">The CPU instance providing state and memory access.</param>
    /// <returns>Returns zero as a placeholder address since no memory access is needed.</returns>
    /// <remarks>
    /// Returns zero as a placeholder address. Instructions using this mode
    /// typically operate only on registers or the stack (e.g., NOP, CLC, SEI).
    /// Mode-agnostic: behavior is identical across all CPU modes.
    /// </remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public static Addr Implied(ICpu cpu)
    {
        ref var state = ref cpu.State;

        // No addressing needed, no PC increment, no cycles
        // Mode-agnostic
        if (state.IsDebuggerAttached)
        {
            state.EffectiveAddress = 0;
            state.OperandSize = 0;
            state.AddressingMode = CpuAddressingModes.Implied;
        }

        return 0;
    }

    /// <summary>
    /// Immediate addressing - returns the address of the immediate operand (PC).
    /// </summary>
    /// <param name="cpu">The CPU instance providing state and memory access.</param>
    /// <returns>The address of the immediate operand (current PC value).</returns>
    /// <remarks>
    /// Mode-aware behavior:
    /// - In emulation mode: Always fetches 8-bit immediate
    /// - In native mode with M=0: Would fetch 16-bit immediate (handled by instruction, not addressing mode)
    /// - In native mode with X=0: Would fetch 16-bit immediate for index operations.
    /// </remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public static Addr Immediate(ICpu cpu)
    {
        ref var state = ref cpu.State;
        Addr address = state.Registers.PC.GetDWord();
        state.Registers.PC.Advance();

        if (state.IsDebuggerAttached)
        {
            state.AddressingMode = CpuAddressingModes.Immediate;
        }

        return address;
    }

    /// <summary>
    /// Zero Page addressing - reads zero-page/direct-page address from PC.
    /// </summary>
    /// <param name="cpu">The CPU instance providing state and memory access.</param>
    /// <returns>The zero-page/direct-page address.</returns>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public static Addr ZeroPage(ICpu cpu)
    {
        ref var state = ref cpu.State;
        byte addrCycles = 0;
        byte zpOffset = cpu.Read8(state.Registers.PC.addr++);
        addrCycles++; // 1 cycle to fetch the ZP address

        Word directPage = state.Registers.D.GetWord();

        if ((directPage & 0xFF) != 0)
        {
            addrCycles++;
        }

        state.Cycles += addrCycles;
        Addr effectiveAddr = (Addr)(directPage + zpOffset);

        if (state.IsDebuggerAttached)
        {
            state.AddressingMode = CpuAddressingModes.ZeroPage;
            state.EffectiveAddress = effectiveAddr;
            state.OperandSize = 1;
            state.SetOperand(0, zpOffset);
            state.InstructionCycles += addrCycles;
        }

        return effectiveAddr;
    }

    /// <summary>
    /// Zero Page,X addressing - reads zero-page/direct-page address and adds X register.
    /// </summary>
    /// <param name="cpu">The CPU instance providing state and memory access.</param>
    /// <returns>The effective zero-page/direct-page address with X offset (wraps within direct page).</returns>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public static Addr ZeroPageX(ICpu cpu)
    {
        ref var state = ref cpu.State;
        byte addrCycles = 0;
        var pc = state.Registers.PC.GetAddr();
        state.Registers.PC.Advance();
        byte zpOffset = cpu.Read8(pc);
        addrCycles++; // 1 cycle to fetch ZP address

        Word directPage = state.Registers.D.GetWord();

        byte x = state.Registers.X.GetByte();
        byte effectiveOffset = (byte)(zpOffset + x);

        addrCycles++; // 1 cycle for indexing

        if ((directPage & 0xFF) != 0)
        {
            addrCycles++;
        }

        state.Cycles += addrCycles;
        Addr effectiveAddr = (Addr)(directPage + effectiveOffset);

        if (state.IsDebuggerAttached)
        {
            state.AddressingMode = CpuAddressingModes.ZeroPageX;
            state.EffectiveAddress = effectiveAddr;
            state.OperandSize = 1;
            state.SetOperand(0, zpOffset);
            state.InstructionCycles += addrCycles;
        }

        return effectiveAddr;
    }

    /// <summary>
    /// Zero Page,Y addressing - reads zero-page/direct-page address and adds Y register.
    /// </summary>
    /// <param name="cpu">The CPU instance providing state and memory access.</param>
    /// <returns>The effective zero-page/direct-page address with Y offset (wraps within direct page).</returns>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public static Addr ZeroPageY(ICpu cpu)
    {
        ref var state = ref cpu.State;
        byte addrCycles = 0;
        var pc = state.Registers.PC.GetAddr();
        state.Registers.PC.Advance();
        byte zpOffset = cpu.Read8(pc);
        addrCycles++; // 1 cycle to fetch ZP address

        Word directPage = state.Registers.D.GetWord();

        byte y = state.Registers.Y.GetByte();
        byte effectiveOffset = (byte)(zpOffset + y);

        addrCycles++; // 1 cycle for indexing

        if ((directPage & 0xFF) != 0)
        {
            addrCycles++;
        }

        state.Cycles += addrCycles;
        Addr effectiveAddr = (Addr)(directPage + effectiveOffset);

        if (state.IsDebuggerAttached)
        {
            state.AddressingMode = CpuAddressingModes.ZeroPageY;
            state.EffectiveAddress = effectiveAddr;
            state.OperandSize = 1;
            state.SetOperand(0, zpOffset);
            state.InstructionCycles += addrCycles;
        }

        return effectiveAddr;
    }

    /// <summary>
    /// Absolute addressing - reads 16-bit address from PC.
    /// </summary>
    /// <param name="cpu">The CPU instance providing state and memory access.</param>
    /// <returns>The 16-bit absolute address.</returns>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public static Addr Absolute(ICpu cpu)
    {
        ref var state = ref cpu.State;
        byte addrCycles = 0;
        Addr pc = state.Registers.PC.GetAddr();
        Addr address = cpu.Read16(pc);
        addrCycles += 2; // 2 cycles to fetch the 16-bit address
        state.Registers.PC.Advance(2);

        state.Cycles += addrCycles;

        Addr effectiveAddr = ((Addr)state.Registers.DBR << 16) | address;

        if (state.IsDebuggerAttached)
        {
            state.AddressingMode = CpuAddressingModes.Absolute;
            state.EffectiveAddress = effectiveAddr;
            state.OperandSize = 2;
            state.SetOperand(0, (byte)(address & 0xFF));
            state.SetOperand(1, (byte)((address >> 8) & 0xFF));
            state.InstructionCycles += addrCycles;
        }

        return effectiveAddr;
    }

    /// <summary>
    /// Absolute,X addressing - reads 16-bit address and adds X register.
    /// </summary>
    /// <param name="cpu">The CPU instance providing state and memory access.</param>
    /// <returns>The effective address with X offset.</returns>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public static Addr AbsoluteX(ICpu cpu)
    {
        ref var state = ref cpu.State;
        byte addrCycles = 0;
        Addr pc = state.Registers.PC.GetAddr();
        Addr baseAddr = cpu.Read16(pc);
        addrCycles += 2; // 2 cycles to fetch the 16-bit address
        state.Registers.PC.Advance(2);

        Addr effectiveAddr = baseAddr + state.Registers.X.GetDWord();

        if ((baseAddr & 0xFF00) != (effectiveAddr & 0xFF00))
        {
            addrCycles++;
        }

        state.Cycles += addrCycles;

        if (state.IsDebuggerAttached)
        {
            state.AddressingMode = CpuAddressingModes.AbsoluteX;
            state.EffectiveAddress = effectiveAddr;
            state.OperandSize = 2;
            state.SetOperand(0, (byte)(baseAddr & 0xFF));
            state.SetOperand(1, (byte)((baseAddr >> 8) & 0xFF));
            state.InstructionCycles += addrCycles;
        }

        return effectiveAddr;
    }

    /// <summary>
    /// Absolute,Y addressing - reads 16-bit address and adds Y register.
    /// </summary>
    /// <param name="cpu">The CPU instance providing state and memory access.</param>
    /// <returns>The effective address with Y offset.</returns>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public static Addr AbsoluteY(ICpu cpu)
    {
        ref var state = ref cpu.State;
        byte addrCycles = 0;
        Addr pc = state.Registers.PC.GetAddr();
        Addr baseAddr = cpu.Read16(pc);
        addrCycles += 2; // 2 cycles to fetch the 16-bit address
        state.Registers.PC.Advance(2);

        Addr effectiveAddr = baseAddr + state.Registers.Y.GetDWord();

        if ((baseAddr & 0xFF00) != (effectiveAddr & 0xFF00))
        {
            addrCycles++;
        }

        state.Cycles += addrCycles;

        if (state.IsDebuggerAttached)
        {
            state.AddressingMode = CpuAddressingModes.AbsoluteY;
            state.EffectiveAddress = effectiveAddr;
            state.OperandSize = 2;
            state.SetOperand(0, (byte)(baseAddr & 0xFF));
            state.SetOperand(1, (byte)((baseAddr >> 8) & 0xFF));
            state.InstructionCycles += addrCycles;
        }

        return effectiveAddr;
    }

    /// <summary>
    /// Indexed Indirect (Indirect,X) addressing - uses X-indexed zero-page pointer.
    /// </summary>
    /// <param name="cpu">The CPU instance providing state and memory access.</param>
    /// <returns>The effective address read from the X-indexed zero-page pointer.</returns>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public static Addr IndirectX(ICpu cpu)
    {
        ref var state = ref cpu.State;
        byte addrCycles = 0;
        var pc = state.Registers.PC.GetAddr();
        state.Registers.PC.Advance();
        byte zpOffset = cpu.Read8(pc);
        addrCycles++; // 1 cycle to fetch ZP address

        Word directPage = state.Registers.D.GetWord();

        byte x = state.Registers.X.GetByte();
        byte effectiveOffset = (byte)(zpOffset + x);

        addrCycles++; // 1 cycle for indexing

        if ((directPage & 0xFF) != 0)
        {
            addrCycles++;
        }

        Addr pointerAddr = (Addr)(directPage + effectiveOffset);
        Addr address = cpu.Read16(pointerAddr);

        addrCycles += 2; // 2 cycles to read pointer from ZP

        state.Cycles += addrCycles;

        if (state.IsDebuggerAttached)
        {
            state.AddressingMode = CpuAddressingModes.IndirectX;
            state.EffectiveAddress = address;
            state.OperandSize = 1;
            state.SetOperand(0, zpOffset);
            state.InstructionCycles += addrCycles;
        }

        return address;
    }

    /// <summary>
    /// Indirect Indexed (Indirect),Y addressing - uses zero-page pointer indexed by Y.
    /// </summary>
    /// <param name="cpu">The CPU instance providing state and memory access.</param>
    /// <returns>The effective address with Y offset applied to the zero-page pointer.</returns>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public static Addr IndirectY(ICpu cpu)
    {
        ref var state = ref cpu.State;
        byte addrCycles = 0;
        var pc = state.Registers.PC.GetAddr();
        state.Registers.PC.Advance();
        byte zpOffset = cpu.Read8(pc);
        addrCycles++; // 1 cycle to fetch ZP address

        Word directPage = state.Registers.D.GetWord();

        if ((directPage & 0xFF) != 0)
        {
            addrCycles++;
        }

        Addr pointerAddr = (Addr)(directPage + zpOffset);
        Addr baseAddr = cpu.Read16(pointerAddr);

        addrCycles += 2; // 2 cycles to read pointer from ZP

        byte y = state.Registers.Y.GetByte();
        Addr effectiveAddr = baseAddr + y;

        if ((baseAddr & 0xFF00) != (effectiveAddr & 0xFF00))
        {
            addrCycles++;
        }

        state.Cycles += addrCycles;

        if (state.IsDebuggerAttached)
        {
            state.AddressingMode = CpuAddressingModes.IndirectY;
            state.EffectiveAddress = effectiveAddr;
            state.OperandSize = 1;
            state.SetOperand(0, zpOffset);
            state.InstructionCycles += addrCycles;
        }

        return effectiveAddr;
    }

    /// <summary>
    /// Absolute,X addressing for write operations - always takes maximum cycles.
    /// </summary>
    /// <param name="cpu">The CPU instance providing state and memory access.</param>
    /// <returns>The effective address with X offset.</returns>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public static Addr AbsoluteXWrite(ICpu cpu)
    {
        ref var state = ref cpu.State;
        byte addrCycles = 0;
        Addr pc = state.Registers.PC.GetAddr();
        Addr baseAddr = cpu.Read16(pc);
        state.Registers.PC.Advance(2);
        Addr effectiveAddr = baseAddr + state.Registers.X.GetByte();
        addrCycles += 3; // 2 cycles to fetch address + 1 extra for write operations

        state.Cycles += addrCycles;

        if (state.IsDebuggerAttached)
        {
            state.AddressingMode = CpuAddressingModes.AbsoluteX;
            state.EffectiveAddress = effectiveAddr;
            state.OperandSize = 2;
            state.SetOperand(0, (byte)(baseAddr & 0xFF));
            state.SetOperand(1, (byte)((baseAddr >> 8) & 0xFF));
            state.InstructionCycles += addrCycles;
        }

        return effectiveAddr;
    }

    /// <summary>
    /// Absolute,Y addressing for write operations - always takes maximum cycles.
    /// </summary>
    /// <param name="cpu">The CPU instance providing state and memory access.</param>
    /// <returns>The effective address with Y offset.</returns>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public static Addr AbsoluteYWrite(ICpu cpu)
    {
        ref var state = ref cpu.State;
        byte addrCycles = 0;
        Addr pc = state.Registers.PC.GetAddr();
        Addr baseAddr = cpu.Read16(pc);
        state.Registers.PC.Advance(2);
        Addr effectiveAddr = baseAddr + state.Registers.Y.GetByte();
        addrCycles += 3; // 2 cycles to fetch address + 1 extra for write operations

        state.Cycles += addrCycles;

        if (state.IsDebuggerAttached)
        {
            state.AddressingMode = CpuAddressingModes.AbsoluteY;
            state.EffectiveAddress = effectiveAddr;
            state.OperandSize = 2;
            state.SetOperand(0, (byte)(baseAddr & 0xFF));
            state.SetOperand(1, (byte)((baseAddr >> 8) & 0xFF));
            state.InstructionCycles += addrCycles;
        }

        return effectiveAddr;
    }

    /// <summary>
    /// Indirect Indexed (Indirect),Y addressing for write operations - always takes maximum cycles.
    /// </summary>
    /// <param name="cpu">The CPU instance providing state and memory access.</param>
    /// <returns>The effective address with Y offset applied to the zero-page pointer.</returns>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public static Addr IndirectYWrite(ICpu cpu)
    {
        ref var state = ref cpu.State;
        byte addrCycles = 0;
        var pc = state.Registers.PC.GetAddr();
        state.Registers.PC.Advance();
        byte zpOffset = cpu.Read8(pc);
        addrCycles++; // 1 cycle to fetch ZP address

        Word directPage = state.Registers.D.GetWord();

        if ((directPage & 0xFF) != 0)
        {
            addrCycles++;
        }

        Addr pointerAddr = (Addr)(directPage + zpOffset);
        Addr baseAddr = cpu.Read16(pointerAddr);

        addrCycles += 2; // 2 cycles to read pointer from ZP

        byte y = state.Registers.Y.GetByte();
        Addr effectiveAddr = baseAddr + y;

        addrCycles++; // 1 extra cycle for write (always taken)

        state.Cycles += addrCycles;

        if (state.IsDebuggerAttached)
        {
            state.AddressingMode = CpuAddressingModes.IndirectY;
            state.EffectiveAddress = effectiveAddr;
            state.OperandSize = 1;
            state.SetOperand(0, zpOffset);
            state.InstructionCycles += addrCycles;
        }

        return effectiveAddr;
    }

    /// <summary>
    /// Accumulator addressing - used for shift/rotate operations on the accumulator.
    /// </summary>
    /// <param name="cpu">The CPU instance providing state and memory access.</param>
    /// <returns>Returns zero as a placeholder address since the operation is on the accumulator.</returns>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public static Addr Accumulator(ICpu cpu)
    {
        ref var state = ref cpu.State;

        if (state.IsDebuggerAttached)
        {
            state.AddressingMode = CpuAddressingModes.Accumulator;
            state.EffectiveAddress = 0;
            state.OperandSize = 0;
        }

        return 0;
    }

    /// <summary>
    /// Relative addressing - used for branch instructions.
    /// </summary>
    /// <param name="cpu">The CPU instance providing state and memory access.</param>
    /// <returns>The target address for the branch (PC + signed offset).</returns>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public static Addr Relative(ICpu cpu)
    {
        ref var state = ref cpu.State;
        byte addrCycles = 0;
        var pc = state.Registers.PC.GetAddr();
        state.Registers.PC.Advance();
        sbyte offset = (sbyte)cpu.Read8(pc);
        addrCycles++; // 1 cycle to fetch the offset

        Addr targetAddr = (Addr)(state.Registers.PC.GetAddr() + offset);

        state.Cycles += addrCycles;

        if (state.IsDebuggerAttached)
        {
            state.AddressingMode = CpuAddressingModes.Relative;
            state.EffectiveAddress = targetAddr;
            state.OperandSize = 1;
            state.SetOperand(0, (byte)offset);
            state.InstructionCycles += addrCycles;
        }

        return targetAddr;
    }

    /// <summary>
    /// Indirect addressing - reads a 16-bit address from memory location.
    /// </summary>
    /// <param name="cpu">The CPU instance providing state and memory access.</param>
    /// <returns>The address read from the indirect pointer.</returns>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public static Addr Indirect(ICpu cpu)
    {
        ref var state = ref cpu.State;
        byte addrCycles = 0;
        Addr pc = state.Registers.PC.GetAddr();
        Addr pointerAddr = cpu.Read16(pc);
        addrCycles += 2; // 2 cycles to fetch pointer address
        state.Registers.PC.Advance(2);

        Addr targetAddr = cpu.Read16(pointerAddr);

        addrCycles += 2; // 2 cycles to read target

        state.Cycles += addrCycles;

        if (state.IsDebuggerAttached)
        {
            state.AddressingMode = CpuAddressingModes.Indirect;
            state.EffectiveAddress = targetAddr;
            state.OperandSize = 2;
            state.SetOperand(0, (byte)(pointerAddr & 0xFF));
            state.SetOperand(1, (byte)((pointerAddr >> 8) & 0xFF));
            state.InstructionCycles += addrCycles;
        }

        return targetAddr;
    }
}
