--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/h/o/hollands/6.111-final-project/Rectilinearizer/Rectilinearizer.ise
-intstyle ise -v 3 -s 4 -xml zbt_6111_sample zbt_6111_sample.ncd -o
zbt_6111_sample.twr zbt_6111_sample.pcf -ucf labkit.ucf

Design file:              zbt_6111_sample.ncd
Physical constraint file: zbt_6111_sample.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
-------------+------------+------------+------------------+--------+
             |  Setup to  |  Hold to   |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
button0      |   -1.285(R)|    2.725(R)|clk               |   0.000|
button1      |   -0.475(R)|    1.866(R)|clk               |   0.000|
button2      |   -0.038(R)|    1.838(R)|clk               |   0.000|
button3      |    0.212(R)|    2.383(R)|clk               |   0.000|
button_down  |    0.279(R)|    1.788(R)|clk               |   0.000|
button_enter |    5.235(R)|   -1.393(R)|clk               |   0.000|
button_left  |    6.018(R)|    0.233(R)|clk               |   0.000|
button_right |   -0.155(R)|    1.520(R)|clk               |   0.000|
button_up    |   -0.156(R)|    1.917(R)|clk               |   0.000|
ram0_data<0> |    2.833(R)|   -2.561(R)|clk               |   0.000|
ram0_data<1> |    2.685(R)|   -2.413(R)|clk               |   0.000|
ram0_data<2> |    3.159(R)|   -2.887(R)|clk               |   0.000|
ram0_data<3> |    3.135(R)|   -2.863(R)|clk               |   0.000|
ram0_data<4> |    3.701(R)|   -3.429(R)|clk               |   0.000|
ram0_data<5> |    3.415(R)|   -3.143(R)|clk               |   0.000|
ram0_data<6> |    4.592(R)|   -4.320(R)|clk               |   0.000|
ram0_data<7> |    4.334(R)|   -4.062(R)|clk               |   0.000|
ram0_data<8> |    3.893(R)|   -3.621(R)|clk               |   0.000|
ram0_data<9> |    2.696(R)|   -2.424(R)|clk               |   0.000|
ram0_data<10>|    2.616(R)|   -2.344(R)|clk               |   0.000|
ram0_data<11>|    1.816(R)|   -1.544(R)|clk               |   0.000|
ram0_data<12>|    3.277(R)|   -3.005(R)|clk               |   0.000|
ram0_data<13>|    3.030(R)|   -2.758(R)|clk               |   0.000|
ram0_data<14>|    3.056(R)|   -2.784(R)|clk               |   0.000|
ram0_data<15>|    3.363(R)|   -3.091(R)|clk               |   0.000|
ram0_data<16>|    4.524(R)|   -4.252(R)|clk               |   0.000|
ram0_data<17>|    4.113(R)|   -3.841(R)|clk               |   0.000|
ram0_data<18>|    4.137(R)|   -3.865(R)|clk               |   0.000|
ram0_data<19>|    3.716(R)|   -3.479(R)|clk               |   0.000|
ram0_data<20>|    5.079(R)|   -0.394(R)|clk               |   0.000|
ram0_data<21>|    5.383(R)|   -1.091(R)|clk               |   0.000|
ram0_data<22>|    5.289(R)|   -2.564(R)|clk               |   0.000|
ram0_data<23>|    3.694(R)|   -1.287(R)|clk               |   0.000|
ram0_data<24>|    5.380(R)|   -1.327(R)|clk               |   0.000|
ram0_data<25>|    5.441(R)|   -3.576(R)|clk               |   0.000|
ram0_data<26>|    3.270(R)|   -0.469(R)|clk               |   0.000|
ram0_data<27>|    4.703(R)|   -1.160(R)|clk               |   0.000|
ram0_data<28>|    3.314(R)|   -0.988(R)|clk               |   0.000|
ram0_data<29>|    5.038(R)|   -3.549(R)|clk               |   0.000|
ram1_data<0> |    3.189(R)|   -2.917(R)|clk               |   0.000|
ram1_data<1> |    2.889(R)|   -2.617(R)|clk               |   0.000|
ram1_data<2> |    3.229(R)|   -2.957(R)|clk               |   0.000|
ram1_data<3> |    3.376(R)|   -3.104(R)|clk               |   0.000|
ram1_data<4> |    4.453(R)|   -4.181(R)|clk               |   0.000|
ram1_data<5> |    3.244(R)|   -2.972(R)|clk               |   0.000|
ram1_data<6> |    3.784(R)|   -3.512(R)|clk               |   0.000|
ram1_data<7> |    3.923(R)|   -3.651(R)|clk               |   0.000|
ram1_data<8> |    2.706(R)|   -2.434(R)|clk               |   0.000|
ram1_data<9> |    2.396(R)|   -2.124(R)|clk               |   0.000|
ram1_data<10>|    2.611(R)|   -2.339(R)|clk               |   0.000|
ram1_data<11>|    2.522(R)|   -2.250(R)|clk               |   0.000|
ram1_data<12>|    3.287(R)|   -3.015(R)|clk               |   0.000|
ram1_data<13>|    3.913(R)|   -3.641(R)|clk               |   0.000|
ram1_data<14>|    4.040(R)|   -3.768(R)|clk               |   0.000|
ram1_data<15>|    4.628(R)|   -4.356(R)|clk               |   0.000|
ram1_data<16>|    3.646(R)|   -3.374(R)|clk               |   0.000|
ram1_data<17>|    2.878(R)|   -2.606(R)|clk               |   0.000|
ram1_data<18>|    3.733(R)|   -3.461(R)|clk               |   0.000|
ram1_data<19>|    3.269(R)|   -3.032(R)|clk               |   0.000|
ram1_data<20>|    5.771(R)|   -1.646(R)|clk               |   0.000|
ram1_data<21>|    5.255(R)|   -1.449(R)|clk               |   0.000|
ram1_data<22>|    5.151(R)|   -1.992(R)|clk               |   0.000|
ram1_data<23>|    7.988(R)|   -4.822(R)|clk               |   0.000|
ram1_data<24>|    5.030(R)|   -2.630(R)|clk               |   0.000|
ram1_data<25>|    4.863(R)|   -2.286(R)|clk               |   0.000|
ram1_data<26>|    3.877(R)|   -1.656(R)|clk               |   0.000|
ram1_data<27>|    5.348(R)|   -0.762(R)|clk               |   0.000|
ram1_data<28>|    2.297(R)|   -1.202(R)|clk               |   0.000|
ram1_data<29>|    4.489(R)|   -0.701(R)|clk               |   0.000|
switch<0>    |    5.475(R)|   -5.068(R)|clk               |   0.000|
switch<1>    |    5.420(R)|   -5.013(R)|clk               |   0.000|
switch<2>    |    4.559(R)|   -4.152(R)|clk               |   0.000|
switch<3>    |    3.650(R)|   -3.243(R)|clk               |   0.000|
switch<4>    |    5.535(R)|   -5.128(R)|clk               |   0.000|
switch<5>    |    4.881(R)|   -4.474(R)|clk               |   0.000|
switch<6>    |    4.324(R)|   -3.917(R)|clk               |   0.000|
switch<7>    |    6.246(R)|   -1.867(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock tv_in_line_clock1
---------------+------------+------------+-----------------------+--------+
               |  Setup to  |  Hold to   |                       | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s)      | Phase  |
---------------+------------+------------+-----------------------+--------+
tv_in_ycrcb<10>|    6.540(R)|   -0.252(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<11>|    6.448(R)|   -0.691(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<12>|    4.257(R)|    0.537(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<13>|    5.012(R)|    0.424(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<14>|    3.463(R)|    0.661(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<15>|    4.206(R)|    0.594(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<16>|    3.816(R)|    0.038(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<17>|    3.917(R)|   -0.160(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<18>|    4.163(R)|   -0.767(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<19>|    4.536(R)|   -0.498(R)|tv_in_line_clock1_BUFGP|   0.000|
---------------+------------+------------+-----------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
clock_feedback_out|   12.563(R)|rc/ram_clock      |   0.000|
                  |   12.563(F)|rc/ram_clock      |   0.000|
disp_ce_b         |   10.677(R)|clk               |   0.000|
disp_clock        |   11.606(R)|clk               |   0.000|
disp_data_out     |   10.481(R)|clk               |   0.000|
disp_reset_b      |   10.269(R)|clk               |   0.000|
disp_rs           |    9.468(R)|clk               |   0.000|
led<1>            |   17.267(R)|clk               |   0.000|
led<2>            |   19.126(R)|clk               |   0.000|
led<3>            |   19.306(R)|clk               |   0.000|
led<4>            |   19.366(R)|clk               |   0.000|
led<5>            |   20.091(R)|clk               |   0.000|
led<6>            |   19.474(R)|clk               |   0.000|
led<7>            |   20.586(R)|clk               |   0.000|
ram0_address<0>   |   18.605(R)|clk               |   0.000|
ram0_address<1>   |   17.003(R)|clk               |   0.000|
ram0_address<2>   |   18.242(R)|clk               |   0.000|
ram0_address<3>   |   16.664(R)|clk               |   0.000|
ram0_address<4>   |   18.798(R)|clk               |   0.000|
ram0_address<5>   |   18.715(R)|clk               |   0.000|
ram0_address<6>   |   17.252(R)|clk               |   0.000|
ram0_address<7>   |   17.142(R)|clk               |   0.000|
ram0_address<8>   |   18.366(R)|clk               |   0.000|
ram0_address<9>   |   18.091(R)|clk               |   0.000|
ram0_address<10>  |   17.379(R)|clk               |   0.000|
ram0_address<11>  |   17.975(R)|clk               |   0.000|
ram0_address<12>  |   17.066(R)|clk               |   0.000|
ram0_address<13>  |   18.650(R)|clk               |   0.000|
ram0_address<14>  |   18.259(R)|clk               |   0.000|
ram0_address<15>  |   19.486(R)|clk               |   0.000|
ram0_address<16>  |   19.120(R)|clk               |   0.000|
ram0_address<17>  |   17.835(R)|clk               |   0.000|
ram0_address<18>  |   18.935(R)|clk               |   0.000|
ram0_clk          |   12.460(R)|rc/ram_clock      |   0.000|
                  |   12.460(F)|rc/ram_clock      |   0.000|
ram0_data<0>      |   12.045(R)|clk               |   0.000|
ram0_data<1>      |   12.809(R)|clk               |   0.000|
ram0_data<2>      |   12.804(R)|clk               |   0.000|
ram0_data<3>      |   12.815(R)|clk               |   0.000|
ram0_data<4>      |   12.806(R)|clk               |   0.000|
ram0_data<5>      |   13.273(R)|clk               |   0.000|
ram0_data<6>      |   13.749(R)|clk               |   0.000|
ram0_data<7>      |   13.279(R)|clk               |   0.000|
ram0_data<8>      |   14.016(R)|clk               |   0.000|
ram0_data<9>      |   12.295(R)|clk               |   0.000|
ram0_data<10>     |   12.022(R)|clk               |   0.000|
ram0_data<11>     |   12.307(R)|clk               |   0.000|
ram0_data<12>     |   12.017(R)|clk               |   0.000|
ram0_data<13>     |   12.024(R)|clk               |   0.000|
ram0_data<14>     |   12.020(R)|clk               |   0.000|
ram0_data<15>     |   12.790(R)|clk               |   0.000|
ram0_data<16>     |   13.727(R)|clk               |   0.000|
ram0_data<17>     |   13.227(R)|clk               |   0.000|
ram0_data<18>     |   13.489(R)|clk               |   0.000|
ram0_data<19>     |   13.759(R)|clk               |   0.000|
ram0_data<20>     |   13.493(R)|clk               |   0.000|
ram0_data<21>     |   14.945(R)|clk               |   0.000|
ram0_data<22>     |   15.841(R)|clk               |   0.000|
ram0_data<23>     |   14.953(R)|clk               |   0.000|
ram0_data<24>     |   15.845(R)|clk               |   0.000|
ram0_data<25>     |   16.430(R)|clk               |   0.000|
ram0_data<26>     |   13.352(R)|clk               |   0.000|
ram0_data<27>     |   15.196(R)|clk               |   0.000|
ram0_data<28>     |   14.940(R)|clk               |   0.000|
ram0_data<29>     |   16.094(R)|clk               |   0.000|
ram0_data<30>     |   14.941(R)|clk               |   0.000|
ram0_data<31>     |   16.086(R)|clk               |   0.000|
ram0_data<32>     |   15.820(R)|clk               |   0.000|
ram0_data<33>     |   15.807(R)|clk               |   0.000|
ram0_data<34>     |   16.426(R)|clk               |   0.000|
ram0_data<35>     |   14.603(R)|clk               |   0.000|
ram0_we_b         |   18.041(R)|clk               |   0.000|
ram1_address<0>   |   20.536(R)|clk               |   0.000|
ram1_address<1>   |   20.438(R)|clk               |   0.000|
ram1_address<2>   |   20.858(R)|clk               |   0.000|
ram1_address<3>   |   20.703(R)|clk               |   0.000|
ram1_address<4>   |   21.749(R)|clk               |   0.000|
ram1_address<5>   |   21.170(R)|clk               |   0.000|
ram1_address<6>   |   21.496(R)|clk               |   0.000|
ram1_address<7>   |   21.572(R)|clk               |   0.000|
ram1_address<8>   |   21.941(R)|clk               |   0.000|
ram1_address<9>   |   21.293(R)|clk               |   0.000|
ram1_address<10>  |   20.715(R)|clk               |   0.000|
ram1_address<11>  |   20.798(R)|clk               |   0.000|
ram1_address<12>  |   21.416(R)|clk               |   0.000|
ram1_address<13>  |   20.529(R)|clk               |   0.000|
ram1_address<14>  |   21.468(R)|clk               |   0.000|
ram1_address<15>  |   22.382(R)|clk               |   0.000|
ram1_address<16>  |   22.451(R)|clk               |   0.000|
ram1_address<17>  |   21.697(R)|clk               |   0.000|
ram1_address<18>  |   22.180(R)|clk               |   0.000|
ram1_clk          |   12.465(R)|rc/ram_clock      |   0.000|
                  |   12.465(F)|rc/ram_clock      |   0.000|
ram1_data<0>      |   10.510(R)|clk               |   0.000|
ram1_data<1>      |   10.501(R)|clk               |   0.000|
ram1_data<2>      |   10.513(R)|clk               |   0.000|
ram1_data<3>      |    9.390(R)|clk               |   0.000|
ram1_data<4>      |    9.697(R)|clk               |   0.000|
ram1_data<5>      |   10.192(R)|clk               |   0.000|
ram1_data<6>      |    9.402(R)|clk               |   0.000|
ram1_data<7>      |   10.468(R)|clk               |   0.000|
ram1_data<8>      |   10.950(R)|clk               |   0.000|
ram1_data<9>      |   10.216(R)|clk               |   0.000|
ram1_data<10>     |   10.531(R)|clk               |   0.000|
ram1_data<11>     |    9.412(R)|clk               |   0.000|
ram1_data<12>     |   10.536(R)|clk               |   0.000|
ram1_data<13>     |    9.417(R)|clk               |   0.000|
ram1_data<14>     |   10.490(R)|clk               |   0.000|
ram1_data<15>     |   10.486(R)|clk               |   0.000|
ram1_data<16>     |   10.496(R)|clk               |   0.000|
ram1_data<17>     |   10.955(R)|clk               |   0.000|
ram1_data<18>     |   11.116(R)|clk               |   0.000|
ram1_data<19>     |   11.122(R)|clk               |   0.000|
ram1_data<20>     |   10.837(R)|clk               |   0.000|
ram1_data<21>     |   12.330(R)|clk               |   0.000|
ram1_data<22>     |   12.021(R)|clk               |   0.000|
ram1_data<23>     |   12.336(R)|clk               |   0.000|
ram1_data<24>     |   12.035(R)|clk               |   0.000|
ram1_data<25>     |   12.325(R)|clk               |   0.000|
ram1_data<26>     |   11.280(R)|clk               |   0.000|
ram1_data<27>     |   10.943(R)|clk               |   0.000|
ram1_data<28>     |   10.864(R)|clk               |   0.000|
ram1_data<29>     |   11.087(R)|clk               |   0.000|
ram1_data<30>     |   10.855(R)|clk               |   0.000|
ram1_data<31>     |   11.168(R)|clk               |   0.000|
ram1_data<32>     |   10.864(R)|clk               |   0.000|
ram1_data<33>     |   11.172(R)|clk               |   0.000|
ram1_data<34>     |   12.333(R)|clk               |   0.000|
ram1_data<35>     |   10.801(R)|clk               |   0.000|
ram1_we_b         |   15.732(R)|clk               |   0.000|
vga_out_blank_b   |   12.350(R)|clk               |   0.000|
vga_out_blue<0>   |   13.559(R)|clk               |   0.000|
vga_out_blue<1>   |   15.846(R)|clk               |   0.000|
vga_out_blue<2>   |   14.627(R)|clk               |   0.000|
vga_out_blue<3>   |   14.515(R)|clk               |   0.000|
vga_out_blue<4>   |   12.619(R)|clk               |   0.000|
vga_out_blue<5>   |   14.631(R)|clk               |   0.000|
vga_out_blue<6>   |   13.766(R)|clk               |   0.000|
vga_out_blue<7>   |   12.174(R)|clk               |   0.000|
vga_out_green<0>  |   14.045(R)|clk               |   0.000|
vga_out_green<1>  |   15.619(R)|clk               |   0.000|
vga_out_green<2>  |   14.021(R)|clk               |   0.000|
vga_out_green<3>  |   14.360(R)|clk               |   0.000|
vga_out_green<4>  |   14.034(R)|clk               |   0.000|
vga_out_green<5>  |   15.223(R)|clk               |   0.000|
vga_out_green<6>  |   14.054(R)|clk               |   0.000|
vga_out_green<7>  |   15.649(R)|clk               |   0.000|
vga_out_hsync     |   13.064(R)|clk               |   0.000|
vga_out_red<0>    |   13.157(R)|clk               |   0.000|
vga_out_red<1>    |   14.714(R)|clk               |   0.000|
vga_out_red<2>    |   14.828(R)|clk               |   0.000|
vga_out_red<3>    |   15.484(R)|clk               |   0.000|
vga_out_red<4>    |   13.953(R)|clk               |   0.000|
vga_out_red<5>    |   14.647(R)|clk               |   0.000|
vga_out_red<6>    |   14.689(R)|clk               |   0.000|
vga_out_red<7>    |   15.815(R)|clk               |   0.000|
vga_out_vsync     |   12.893(R)|clk               |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock clock_27mhz
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clock_27mhz      |   15.440|         |         |         |
tv_in_line_clock1|   13.494|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tv_in_line_clock1
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clock_27mhz      |    8.775|         |         |         |
tv_in_line_clock1|    6.058|         |         |         |
-----------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |tv_in_clock        |   14.187|
clock_27mhz    |vga_out_pixel_clock|   11.459|
switch<0>      |led<0>             |    6.410|
---------------+-------------------+---------+


Analysis completed Tue Dec  1 12:47:21 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 410 MB



