<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="349601fs"></ZoomEndTime>
      <Cursor1Time time="0fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="287"></NameColumnWidth>
      <ValueColumnWidth column_width="116"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="100" />
   <wvobject fp_name="/testbench/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/reg_heap/reg_space[39]" type="array">
      <obj_property name="ElementShortName">[39][7:0]</obj_property>
      <obj_property name="ObjectShortName">[39][7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/reg_heap/reg_space[38]" type="array">
      <obj_property name="ElementShortName">[38][7:0]</obj_property>
      <obj_property name="ObjectShortName">[38][7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/reg_heap/reg_space[37]" type="array">
      <obj_property name="ElementShortName">[37][7:0]</obj_property>
      <obj_property name="ObjectShortName">[37][7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/reg_heap/reg_space[36]" type="array">
      <obj_property name="ElementShortName">[36][7:0]</obj_property>
      <obj_property name="ObjectShortName">[36][7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/reg_heap/reg_space[35]" type="array">
      <obj_property name="ElementShortName">[35][7:0]</obj_property>
      <obj_property name="ObjectShortName">[35][7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/reg_heap/reg_space[34]" type="array">
      <obj_property name="ElementShortName">[34][7:0]</obj_property>
      <obj_property name="ObjectShortName">[34][7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/reg_heap/reg_space[33]" type="array">
      <obj_property name="ElementShortName">[33][7:0]</obj_property>
      <obj_property name="ObjectShortName">[33][7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/reg_heap/reg_space[32]" type="array">
      <obj_property name="ElementShortName">[32][7:0]</obj_property>
      <obj_property name="ObjectShortName">[32][7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/spcl_reg/hi_reg" type="array">
      <obj_property name="ElementShortName">hi_reg[31:0]</obj_property>
      <obj_property name="ObjectShortName">hi_reg[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      <obj_property name="CustomSignalColor">#FAAFBE</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/spcl_reg/lo_reg" type="array">
      <obj_property name="ElementShortName">lo_reg[31:0]</obj_property>
      <obj_property name="ObjectShortName">lo_reg[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      <obj_property name="CustomSignalColor">#FAAFBE</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/d_mem/d_mem_space[3]" type="array">
      <obj_property name="ElementShortName">[3][7:0]</obj_property>
      <obj_property name="ObjectShortName">[3][7:0]</obj_property>
      <obj_property name="CustomSignalColor">#00FFFF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/d_mem/d_mem_space[2]" type="array">
      <obj_property name="ElementShortName">[2][7:0]</obj_property>
      <obj_property name="ObjectShortName">[2][7:0]</obj_property>
      <obj_property name="CustomSignalColor">#00FFFF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/d_mem/d_mem_space[1]" type="array">
      <obj_property name="ElementShortName">[1][7:0]</obj_property>
      <obj_property name="ObjectShortName">[1][7:0]</obj_property>
      <obj_property name="CustomSignalColor">#00FFFF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/d_mem/d_mem_space[0]" type="array">
      <obj_property name="ElementShortName">[0][7:0]</obj_property>
      <obj_property name="ObjectShortName">[0][7:0]</obj_property>
      <obj_property name="CustomSignalColor">#00FFFF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/jc" type="logic">
      <obj_property name="ElementShortName">jc</obj_property>
      <obj_property name="ObjectShortName">jc</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/j_pc" type="array">
      <obj_property name="ElementShortName">j_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">j_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/pc1" type="array">
      <obj_property name="ElementShortName">pc1[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/inst1" type="array">
      <obj_property name="ElementShortName">inst1[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/pc2" type="array">
      <obj_property name="ElementShortName">pc2[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/inst2" type="array">
      <obj_property name="ElementShortName">inst2[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/wait1clk" type="logic">
      <obj_property name="ElementShortName">wait1clk</obj_property>
      <obj_property name="ObjectShortName">wait1clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/op_code1" type="array">
      <obj_property name="ElementShortName">op_code1[5:0]</obj_property>
      <obj_property name="ObjectShortName">op_code1[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/func_code1" type="array">
      <obj_property name="ElementShortName">func_code1[5:0]</obj_property>
      <obj_property name="ObjectShortName">func_code1[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/reg1_addr" type="array">
      <obj_property name="ElementShortName">reg1_addr[4:0]</obj_property>
      <obj_property name="ObjectShortName">reg1_addr[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/rt_addr1" type="array">
      <obj_property name="ElementShortName">rt_addr1[4:0]</obj_property>
      <obj_property name="ObjectShortName">rt_addr1[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/rd_addr1" type="array">
      <obj_property name="ElementShortName">rd_addr1[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd_addr1[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/rt_addr2" type="array">
      <obj_property name="ElementShortName">rt_addr2[4:0]</obj_property>
      <obj_property name="ObjectShortName">rt_addr2[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/rd_addr2" type="array">
      <obj_property name="ElementShortName">rd_addr2[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd_addr2[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/src_imm" type="array">
      <obj_property name="ElementShortName">src_imm[15:0]</obj_property>
      <obj_property name="ObjectShortName">src_imm[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/instr_index1" type="array">
      <obj_property name="ElementShortName">instr_index1[25:0]</obj_property>
      <obj_property name="ObjectShortName">instr_index1[25:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/instr_index2" type="array">
      <obj_property name="ElementShortName">instr_index2[25:0]</obj_property>
      <obj_property name="ObjectShortName">instr_index2[25:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/imm1" type="array">
      <obj_property name="ElementShortName">imm1[31:0]</obj_property>
      <obj_property name="ObjectShortName">imm1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/imm2" type="array">
      <obj_property name="ElementShortName">imm2[31:0]</obj_property>
      <obj_property name="ObjectShortName">imm2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/reg1_data1" type="array">
      <obj_property name="ElementShortName">reg1_data1[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg1_data1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/reg2_data1" type="array">
      <obj_property name="ElementShortName">reg2_data1[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg2_data1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/alu_c1" type="array">
      <obj_property name="ElementShortName">alu_c1[4:0]</obj_property>
      <obj_property name="ObjectShortName">alu_c1[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/br1" type="logic">
      <obj_property name="ElementShortName">br1</obj_property>
      <obj_property name="ObjectShortName">br1</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/j1" type="logic">
      <obj_property name="ElementShortName">j1</obj_property>
      <obj_property name="ObjectShortName">j1</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/reg_dc1" type="logic">
      <obj_property name="ElementShortName">reg_dc1</obj_property>
      <obj_property name="ObjectShortName">reg_dc1</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/alu_sc1" type="logic">
      <obj_property name="ElementShortName">alu_sc1</obj_property>
      <obj_property name="ObjectShortName">alu_sc1</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/reg_wc1" type="array">
      <obj_property name="ElementShortName">reg_wc1[1:0]</obj_property>
      <obj_property name="ObjectShortName">reg_wc1[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/dmem_we1" type="logic">
      <obj_property name="ElementShortName">dmem_we1</obj_property>
      <obj_property name="ObjectShortName">dmem_we1</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/dmem_we2" type="logic">
      <obj_property name="ElementShortName">dmem_we2</obj_property>
      <obj_property name="ObjectShortName">dmem_we2</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/reg_we1" type="logic">
      <obj_property name="ElementShortName">reg_we1</obj_property>
      <obj_property name="ObjectShortName">reg_we1</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/reg_we2" type="logic">
      <obj_property name="ElementShortName">reg_we2</obj_property>
      <obj_property name="ObjectShortName">reg_we2</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/reg_we4" type="logic">
      <obj_property name="ElementShortName">reg_we4</obj_property>
      <obj_property name="ObjectShortName">reg_we4</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/ext_type" type="logic">
      <obj_property name="ElementShortName">ext_type</obj_property>
      <obj_property name="ObjectShortName">ext_type</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/reg1_data2" type="array">
      <obj_property name="ElementShortName">reg1_data2[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg1_data2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/reg2_data2" type="array">
      <obj_property name="ElementShortName">reg2_data2[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg2_data2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/alu_c2" type="array">
      <obj_property name="ElementShortName">alu_c2[4:0]</obj_property>
      <obj_property name="ObjectShortName">alu_c2[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/br2" type="logic">
      <obj_property name="ElementShortName">br2</obj_property>
      <obj_property name="ObjectShortName">br2</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/j2" type="logic">
      <obj_property name="ElementShortName">j2</obj_property>
      <obj_property name="ObjectShortName">j2</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/reg_dc2" type="logic">
      <obj_property name="ElementShortName">reg_dc2</obj_property>
      <obj_property name="ObjectShortName">reg_dc2</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/alu_sc2" type="logic">
      <obj_property name="ElementShortName">alu_sc2</obj_property>
      <obj_property name="ObjectShortName">alu_sc2</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/reg_wc2" type="array">
      <obj_property name="ElementShortName">reg_wc2[1:0]</obj_property>
      <obj_property name="ObjectShortName">reg_wc2[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/dmem_mode1" type="array">
      <obj_property name="ElementShortName">dmem_mode1[2:0]</obj_property>
      <obj_property name="ObjectShortName">dmem_mode1[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/pc3" type="array">
      <obj_property name="ElementShortName">pc3[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc3[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/dmem_rdata2" type="array">
      <obj_property name="ElementShortName">dmem_rdata2[31:0]</obj_property>
      <obj_property name="ObjectShortName">dmem_rdata2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/alu_lo_res3" type="array">
      <obj_property name="ElementShortName">alu_lo_res3[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_lo_res3[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/alu_hi_res3" type="array">
      <obj_property name="ElementShortName">alu_hi_res3[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_hi_res3[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/reg_waddr2" type="array">
      <obj_property name="ElementShortName">reg_waddr2[4:0]</obj_property>
      <obj_property name="ObjectShortName">reg_waddr2[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/reg_wc4" type="array">
      <obj_property name="ElementShortName">reg_wc4[1:0]</obj_property>
      <obj_property name="ObjectShortName">reg_wc4[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/spcl_we1" type="logic">
      <obj_property name="ElementShortName">spcl_we1</obj_property>
      <obj_property name="ObjectShortName">spcl_we1</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/spcl_we4" type="logic">
      <obj_property name="ElementShortName">spcl_we4</obj_property>
      <obj_property name="ObjectShortName">spcl_we4</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/spcl_data1" type="array">
      <obj_property name="ElementShortName">spcl_data1[31:0]</obj_property>
      <obj_property name="ObjectShortName">spcl_data1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/spcl_data3" type="array">
      <obj_property name="ElementShortName">spcl_data3[31:0]</obj_property>
      <obj_property name="ObjectShortName">spcl_data3[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/spcl_data4" type="array">
      <obj_property name="ElementShortName">spcl_data4[31:0]</obj_property>
      <obj_property name="ObjectShortName">spcl_data4[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/reg1_wo_raw" type="array">
      <obj_property name="ElementShortName">reg1_wo_raw[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg1_wo_raw[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/reg2_wo_raw" type="array">
      <obj_property name="ElementShortName">reg2_wo_raw[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg2_wo_raw[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/reg_we3" type="logic">
      <obj_property name="ElementShortName">reg_we3</obj_property>
      <obj_property name="ObjectShortName">reg_we3</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/spcl_we2" type="logic">
      <obj_property name="ElementShortName">spcl_we2</obj_property>
      <obj_property name="ObjectShortName">spcl_we2</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/reg_wc3" type="array">
      <obj_property name="ElementShortName">reg_wc3[1:0]</obj_property>
      <obj_property name="ObjectShortName">reg_wc3[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/dmem_mode2" type="array">
      <obj_property name="ElementShortName">dmem_mode2[2:0]</obj_property>
      <obj_property name="ObjectShortName">dmem_mode2[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/reg_waddr1" type="array">
      <obj_property name="ElementShortName">reg_waddr1[4:0]</obj_property>
      <obj_property name="ObjectShortName">reg_waddr1[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/alu_lo_res1" type="array">
      <obj_property name="ElementShortName">alu_lo_res1[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_lo_res1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/alu_lo_res2" type="array">
      <obj_property name="ElementShortName">alu_lo_res2[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_lo_res2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/alu_hi_res1" type="array">
      <obj_property name="ElementShortName">alu_hi_res1[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_hi_res1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/alu_hi_res2" type="array">
      <obj_property name="ElementShortName">alu_hi_res2[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_hi_res2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/dmem_rdata1" type="array">
      <obj_property name="ElementShortName">dmem_rdata1[31:0]</obj_property>
      <obj_property name="ObjectShortName">dmem_rdata1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/spcl_data2" type="array">
      <obj_property name="ElementShortName">spcl_data2[31:0]</obj_property>
      <obj_property name="ObjectShortName">spcl_data2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/pc4" type="array">
      <obj_property name="ElementShortName">pc4[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc4[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/dmem_wdata" type="array">
      <obj_property name="ElementShortName">dmem_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">dmem_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/dmem_mode3" type="array">
      <obj_property name="ElementShortName">dmem_mode3[2:0]</obj_property>
      <obj_property name="ObjectShortName">dmem_mode3[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/dmem_we3" type="logic">
      <obj_property name="ElementShortName">dmem_we3</obj_property>
      <obj_property name="ObjectShortName">dmem_we3</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/spcl_we3" type="logic">
      <obj_property name="ElementShortName">spcl_we3</obj_property>
      <obj_property name="ObjectShortName">spcl_we3</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/spcl_wo_raw" type="array">
      <obj_property name="ElementShortName">spcl_wo_raw[31:0]</obj_property>
      <obj_property name="ObjectShortName">spcl_wo_raw[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/alu/i_alu_c" type="array">
      <obj_property name="ElementShortName">i_alu_c[4:0]</obj_property>
      <obj_property name="ObjectShortName">i_alu_c[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/alu/i_alu_sc" type="logic">
      <obj_property name="ElementShortName">i_alu_sc</obj_property>
      <obj_property name="ObjectShortName">i_alu_sc</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/alu/i_reg1_data" type="array">
      <obj_property name="ElementShortName">i_reg1_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">i_reg1_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/alu/i_reg2_data" type="array">
      <obj_property name="ElementShortName">i_reg2_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">i_reg2_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/alu/i_imm" type="array">
      <obj_property name="ElementShortName">i_imm[31:0]</obj_property>
      <obj_property name="ObjectShortName">i_imm[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/alu/o_lo_res" type="array">
      <obj_property name="ElementShortName">o_lo_res[31:0]</obj_property>
      <obj_property name="ObjectShortName">o_lo_res[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/alu/o_hi_res" type="array">
      <obj_property name="ElementShortName">o_hi_res[31:0]</obj_property>
      <obj_property name="ObjectShortName">o_hi_res[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/alu/in1" type="array">
      <obj_property name="ElementShortName">in1[31:0]</obj_property>
      <obj_property name="ObjectShortName">in1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/alu/in2" type="array">
      <obj_property name="ElementShortName">in2[31:0]</obj_property>
      <obj_property name="ObjectShortName">in2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/alu/s1" type="logic">
      <obj_property name="ElementShortName">s1</obj_property>
      <obj_property name="ObjectShortName">s1</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/alu/s2" type="logic">
      <obj_property name="ElementShortName">s2</obj_property>
      <obj_property name="ObjectShortName">s2</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cpu/alu/full_res" type="array">
      <obj_property name="ElementShortName">full_res[64:0]</obj_property>
      <obj_property name="ObjectShortName">full_res[64:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
</wave_config>
