/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [13:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [9:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [19:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~in_data[175];
  assign celloutsig_1_1z = ~((in_data[128] | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_7z = in_data[157] | ~(celloutsig_1_3z);
  assign celloutsig_1_3z = ~(in_data[96] ^ in_data[104]);
  assign celloutsig_1_18z = ~(celloutsig_1_15z ^ in_data[116]);
  reg [14:0] _05_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _05_ <= 15'h0000;
    else _05_ <= celloutsig_0_9z;
  assign out_data[46:32] = _05_;
  assign celloutsig_0_0z = in_data[70:57] & in_data[93:80];
  assign celloutsig_1_0z = in_data[135:119] <= in_data[159:143];
  assign celloutsig_1_12z = ! { celloutsig_1_4z[5:0], celloutsig_1_7z };
  assign celloutsig_1_4z = { in_data[113:105], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z } % { 1'h1, celloutsig_1_2z[10:0] };
  assign celloutsig_1_14z = { celloutsig_1_4z[9:8], celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_7z } % { 1'h1, in_data[117:114], celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_1z };
  assign celloutsig_0_4z = celloutsig_0_0z[8:1] != celloutsig_0_0z[7:0];
  assign celloutsig_1_13z = celloutsig_1_2z[5:0] != { celloutsig_1_2z[11:7], celloutsig_1_7z };
  assign celloutsig_1_6z = - { celloutsig_1_2z[8:3], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_8z = ~ { celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_11z = out_data[40:35] >> celloutsig_0_9z[5:0];
  assign celloutsig_0_9z = { celloutsig_0_1z[8:4], celloutsig_0_8z } - { celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[80:72] - celloutsig_0_0z[11:3];
  assign celloutsig_1_2z = in_data[148:137] - in_data[171:160];
  assign celloutsig_1_19z = celloutsig_1_2z[10:0] - { celloutsig_1_14z[8:0], celloutsig_1_3z, celloutsig_1_15z };
  assign celloutsig_1_15z = ~((celloutsig_1_7z & celloutsig_1_6z[5]) | (celloutsig_1_4z[9] & celloutsig_1_12z));
  assign { out_data[128], out_data[106:96], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z };
endmodule
