{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 30 23:42:54 2010 " "Info: Processing started: Fri Jul 30 23:42:54 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pwm_out -c pwm_out --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pwm_out -c pwm_out --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 14 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register count\[0\] register pwm_flag 160.26 MHz 6.24 ns Internal " "Info: Clock \"clk\" has Internal fmax of 160.26 MHz between source register \"count\[0\]\" and destination register \"pwm_flag\" (period= 6.24 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.009 ns + Longest register register " "Info: + Longest register to register delay is 6.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[0\] 1 REG LCFF_X33_Y9_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y9_N1; Fanout = 3; REG Node = 'count\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.580 ns) + CELL(0.621 ns) 2.201 ns Add0~1 2 COMB LCCOMB_X33_Y14_N2 2 " "Info: 2: + IC(1.580 ns) + CELL(0.621 ns) = 2.201 ns; Loc. = LCCOMB_X33_Y14_N2; Fanout = 2; COMB Node = 'Add0~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.201 ns" { count[0] Add0~1 } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.287 ns Add0~3 3 COMB LCCOMB_X33_Y14_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.287 ns; Loc. = LCCOMB_X33_Y14_N4; Fanout = 2; COMB Node = 'Add0~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~1 Add0~3 } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.373 ns Add0~5 4 COMB LCCOMB_X33_Y14_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.373 ns; Loc. = LCCOMB_X33_Y14_N6; Fanout = 2; COMB Node = 'Add0~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~3 Add0~5 } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.459 ns Add0~7 5 COMB LCCOMB_X33_Y14_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.459 ns; Loc. = LCCOMB_X33_Y14_N8; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~5 Add0~7 } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.545 ns Add0~9 6 COMB LCCOMB_X33_Y14_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.545 ns; Loc. = LCCOMB_X33_Y14_N10; Fanout = 2; COMB Node = 'Add0~9'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~7 Add0~9 } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.631 ns Add0~11 7 COMB LCCOMB_X33_Y14_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.631 ns; Loc. = LCCOMB_X33_Y14_N12; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~9 Add0~11 } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.821 ns Add0~13 8 COMB LCCOMB_X33_Y14_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.190 ns) = 2.821 ns; Loc. = LCCOMB_X33_Y14_N14; Fanout = 2; COMB Node = 'Add0~13'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { Add0~11 Add0~13 } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.907 ns Add0~15 9 COMB LCCOMB_X33_Y14_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.907 ns; Loc. = LCCOMB_X33_Y14_N16; Fanout = 2; COMB Node = 'Add0~15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~13 Add0~15 } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.993 ns Add0~17 10 COMB LCCOMB_X33_Y14_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.993 ns; Loc. = LCCOMB_X33_Y14_N18; Fanout = 2; COMB Node = 'Add0~17'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~15 Add0~17 } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.079 ns Add0~19 11 COMB LCCOMB_X33_Y14_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 3.079 ns; Loc. = LCCOMB_X33_Y14_N20; Fanout = 2; COMB Node = 'Add0~19'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~17 Add0~19 } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.165 ns Add0~21 12 COMB LCCOMB_X33_Y14_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 3.165 ns; Loc. = LCCOMB_X33_Y14_N22; Fanout = 2; COMB Node = 'Add0~21'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~19 Add0~21 } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.671 ns Add0~22 13 COMB LCCOMB_X33_Y14_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 3.671 ns; Loc. = LCCOMB_X33_Y14_N24; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add0~21 Add0~22 } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.621 ns) 5.395 ns LessThan0~17 14 COMB LCCOMB_X33_Y13_N26 1 " "Info: 14: + IC(1.103 ns) + CELL(0.621 ns) = 5.395 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 1; COMB Node = 'LessThan0~17'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { Add0~22 LessThan0~17 } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.901 ns LessThan0~18 15 COMB LCCOMB_X33_Y13_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.506 ns) = 5.901 ns; Loc. = LCCOMB_X33_Y13_N28; Fanout = 1; COMB Node = 'LessThan0~18'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { LessThan0~17 LessThan0~18 } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.009 ns pwm_flag 16 REG LCFF_X33_Y13_N29 1 " "Info: 16: + IC(0.000 ns) + CELL(0.108 ns) = 6.009 ns; Loc. = LCFF_X33_Y13_N29; Fanout = 1; REG Node = 'pwm_flag'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { LessThan0~18 pwm_flag } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.326 ns ( 55.35 % ) " "Info: Total cell delay = 3.326 ns ( 55.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.683 ns ( 44.65 % ) " "Info: Total interconnect delay = 2.683 ns ( 44.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.009 ns" { count[0] Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~22 LessThan0~17 LessThan0~18 pwm_flag } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.009 ns" { count[0] {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~22 {} LessThan0~17 {} LessThan0~18 {} pwm_flag {} } { 0.000ns 1.580ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.103ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.621ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.033 ns - Smallest " "Info: - Smallest clock skew is 0.033 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.857 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.276 ns clk~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.276 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.666 ns) 2.857 ns pwm_flag 3 REG LCFF_X33_Y13_N29 1 " "Info: 3: + IC(0.915 ns) + CELL(0.666 ns) = 2.857 ns; Loc. = LCFF_X33_Y13_N29; Fanout = 1; REG Node = 'pwm_flag'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clk~clkctrl pwm_flag } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.21 % ) " "Info: Total cell delay = 1.806 ns ( 63.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.051 ns ( 36.79 % ) " "Info: Total interconnect delay = 1.051 ns ( 36.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl pwm_flag } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} pwm_flag {} } { 0.000ns 0.000ns 0.136ns 0.915ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.824 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.276 ns clk~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.276 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.666 ns) 2.824 ns count\[0\] 3 REG LCFF_X33_Y9_N1 3 " "Info: 3: + IC(0.882 ns) + CELL(0.666 ns) = 2.824 ns; Loc. = LCFF_X33_Y9_N1; Fanout = 3; REG Node = 'count\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { clk~clkctrl count[0] } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.95 % ) " "Info: Total cell delay = 1.806 ns ( 63.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 36.05 % ) " "Info: Total interconnect delay = 1.018 ns ( 36.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { clk clk~clkctrl count[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { clk {} clk~combout {} clk~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.136ns 0.882ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl pwm_flag } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} pwm_flag {} } { 0.000ns 0.000ns 0.136ns 0.915ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { clk clk~clkctrl count[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { clk {} clk~combout {} clk~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.136ns 0.882ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.009 ns" { count[0] Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~22 LessThan0~17 LessThan0~18 pwm_flag } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.009 ns" { count[0] {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~22 {} LessThan0~17 {} LessThan0~18 {} pwm_flag {} } { 0.000ns 1.580ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.103ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.621ns 0.506ns 0.108ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl pwm_flag } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} pwm_flag {} } { 0.000ns 0.000ns 0.136ns 0.915ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { clk clk~clkctrl count[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { clk {} clk~combout {} clk~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.136ns 0.882ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pwm_count\[9\] key\[1\] clk 7.297 ns register " "Info: tsu for register \"pwm_count\[9\]\" (data pin = \"key\[1\]\", clock pin = \"clk\") is 7.297 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.199 ns + Longest pin register " "Info: + Longest pin to register delay is 10.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns key\[1\] 1 PIN PIN_61 1 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_61; Fanout = 1; PIN Node = 'key\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.355 ns) + CELL(0.370 ns) 8.729 ns pwm_count\[9\]~30 2 COMB LCCOMB_X33_Y14_N0 10 " "Info: 2: + IC(7.355 ns) + CELL(0.370 ns) = 8.729 ns; Loc. = LCCOMB_X33_Y14_N0; Fanout = 10; COMB Node = 'pwm_count\[9\]~30'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.725 ns" { key[1] pwm_count[9]~30 } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.855 ns) 10.199 ns pwm_count\[9\] 3 REG LCFF_X32_Y14_N31 2 " "Info: 3: + IC(0.615 ns) + CELL(0.855 ns) = 10.199 ns; Loc. = LCFF_X32_Y14_N31; Fanout = 2; REG Node = 'pwm_count\[9\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { pwm_count[9]~30 pwm_count[9] } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.229 ns ( 21.86 % ) " "Info: Total cell delay = 2.229 ns ( 21.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.970 ns ( 78.14 % ) " "Info: Total interconnect delay = 7.970 ns ( 78.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.199 ns" { key[1] pwm_count[9]~30 pwm_count[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.199 ns" { key[1] {} key[1]~combout {} pwm_count[9]~30 {} pwm_count[9] {} } { 0.000ns 0.000ns 7.355ns 0.615ns } { 0.000ns 1.004ns 0.370ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.862 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.276 ns clk~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.276 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 2.862 ns pwm_count\[9\] 3 REG LCFF_X32_Y14_N31 2 " "Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.862 ns; Loc. = LCFF_X32_Y14_N31; Fanout = 2; REG Node = 'pwm_count\[9\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { clk~clkctrl pwm_count[9] } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.10 % ) " "Info: Total cell delay = 1.806 ns ( 63.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.056 ns ( 36.90 % ) " "Info: Total interconnect delay = 1.056 ns ( 36.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clk clk~clkctrl pwm_count[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clk {} clk~combout {} clk~clkctrl {} pwm_count[9] {} } { 0.000ns 0.000ns 0.136ns 0.920ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.199 ns" { key[1] pwm_count[9]~30 pwm_count[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.199 ns" { key[1] {} key[1]~combout {} pwm_count[9]~30 {} pwm_count[9] {} } { 0.000ns 0.000ns 7.355ns 0.615ns } { 0.000ns 1.004ns 0.370ns 0.855ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clk clk~clkctrl pwm_count[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clk {} clk~combout {} clk~clkctrl {} pwm_count[9] {} } { 0.000ns 0.000ns 0.136ns 0.920ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk led pwm_flag 10.919 ns register " "Info: tco from clock \"clk\" to destination pin \"led\" through register \"pwm_flag\" is 10.919 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.857 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.276 ns clk~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.276 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.666 ns) 2.857 ns pwm_flag 3 REG LCFF_X33_Y13_N29 1 " "Info: 3: + IC(0.915 ns) + CELL(0.666 ns) = 2.857 ns; Loc. = LCFF_X33_Y13_N29; Fanout = 1; REG Node = 'pwm_flag'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clk~clkctrl pwm_flag } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.21 % ) " "Info: Total cell delay = 1.806 ns ( 63.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.051 ns ( 36.79 % ) " "Info: Total interconnect delay = 1.051 ns ( 36.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl pwm_flag } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} pwm_flag {} } { 0.000ns 0.000ns 0.136ns 0.915ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.758 ns + Longest register pin " "Info: + Longest register to pin delay is 7.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pwm_flag 1 REG LCFF_X33_Y13_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y13_N29; Fanout = 1; REG Node = 'pwm_flag'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_flag } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.472 ns) + CELL(3.286 ns) 7.758 ns led 2 PIN PIN_67 0 " "Info: 2: + IC(4.472 ns) + CELL(3.286 ns) = 7.758 ns; Loc. = PIN_67; Fanout = 0; PIN Node = 'led'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.758 ns" { pwm_flag led } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.286 ns ( 42.36 % ) " "Info: Total cell delay = 3.286 ns ( 42.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.472 ns ( 57.64 % ) " "Info: Total interconnect delay = 4.472 ns ( 57.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.758 ns" { pwm_flag led } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.758 ns" { pwm_flag {} led {} } { 0.000ns 4.472ns } { 0.000ns 3.286ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl pwm_flag } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} pwm_flag {} } { 0.000ns 0.000ns 0.136ns 0.915ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.758 ns" { pwm_flag led } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.758 ns" { pwm_flag {} led {} } { 0.000ns 4.472ns } { 0.000ns 3.286ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pwm_count\[7\] key\[0\] clk -5.664 ns register " "Info: th for register \"pwm_count\[7\]\" (data pin = \"key\[0\]\", clock pin = \"clk\") is -5.664 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.862 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.276 ns clk~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.276 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 2.862 ns pwm_count\[7\] 3 REG LCFF_X32_Y14_N27 3 " "Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.862 ns; Loc. = LCFF_X32_Y14_N27; Fanout = 3; REG Node = 'pwm_count\[7\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { clk~clkctrl pwm_count[7] } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.10 % ) " "Info: Total cell delay = 1.806 ns ( 63.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.056 ns ( 36.90 % ) " "Info: Total interconnect delay = 1.056 ns ( 36.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clk clk~clkctrl pwm_count[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clk {} clk~combout {} clk~clkctrl {} pwm_count[7] {} } { 0.000ns 0.000ns 0.136ns 0.920ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.832 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns key\[0\] 1 PIN PIN_69 18 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_69; Fanout = 18; PIN Node = 'key\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[0] } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.115 ns) + CELL(0.615 ns) 8.724 ns pwm_count\[7\]~24 2 COMB LCCOMB_X32_Y14_N26 1 " "Info: 2: + IC(7.115 ns) + CELL(0.615 ns) = 8.724 ns; Loc. = LCCOMB_X32_Y14_N26; Fanout = 1; COMB Node = 'pwm_count\[7\]~24'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.730 ns" { key[0] pwm_count[7]~24 } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.832 ns pwm_count\[7\] 3 REG LCFF_X32_Y14_N27 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.832 ns; Loc. = LCFF_X32_Y14_N27; Fanout = 3; REG Node = 'pwm_count\[7\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { pwm_count[7]~24 pwm_count[7] } "NODE_NAME" } } { "pwm_out.v" "" { Text "E:/全新电路板设计/基础核心板资料/FPGA纯硬件程序/实战训练33 PWM控制LED/pwm_out/pwm_out.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.717 ns ( 19.44 % ) " "Info: Total cell delay = 1.717 ns ( 19.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.115 ns ( 80.56 % ) " "Info: Total interconnect delay = 7.115 ns ( 80.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.832 ns" { key[0] pwm_count[7]~24 pwm_count[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.832 ns" { key[0] {} key[0]~combout {} pwm_count[7]~24 {} pwm_count[7] {} } { 0.000ns 0.000ns 7.115ns 0.000ns } { 0.000ns 0.994ns 0.615ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clk clk~clkctrl pwm_count[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clk {} clk~combout {} clk~clkctrl {} pwm_count[7] {} } { 0.000ns 0.000ns 0.136ns 0.920ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.832 ns" { key[0] pwm_count[7]~24 pwm_count[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.832 ns" { key[0] {} key[0]~combout {} pwm_count[7]~24 {} pwm_count[7] {} } { 0.000ns 0.000ns 7.115ns 0.000ns } { 0.000ns 0.994ns 0.615ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 30 23:42:54 2010 " "Info: Processing ended: Fri Jul 30 23:42:54 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
