// Seed: 144670131
module module_0 ();
  always @(posedge 1 or posedge 1);
  id_2(
      .id_0(1 & 1), .id_1(1)
  );
  wire id_3;
  wire id_4;
  wire id_5;
  wire id_6;
  assign module_1.id_47 = 0;
  initial assert (1);
  wire id_7, id_8, id_9;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    output uwire id_2,
    input tri1 id_3,
    input wire id_4,
    input supply1 id_5,
    input wor id_6,
    input wor id_7,
    input tri id_8,
    input tri0 id_9,
    output uwire id_10
);
  wor id_12 = 1 == 1;
  module_0 modCall_1 ();
  reg
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50,
      id_51,
      id_52,
      id_53,
      id_54,
      id_55,
      id_56,
      id_57,
      id_58,
      id_59,
      id_60,
      id_61,
      id_62,
      id_63,
      id_64,
      id_65,
      id_66,
      id_67,
      id_68,
      id_69,
      id_70,
      id_71;
  initial begin : LABEL_0
    id_57 <= 1;
  end
  xor primCall (id_0, id_1, id_12, id_3, id_4, id_5, id_6, id_7, id_8, id_9);
endmodule
