--------------------------------------------------------------------------------
Release 14.4 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml MulticycleMIPS.twx MulticycleMIPS.ncd -o MulticycleMIPS.twr
MulticycleMIPS.pcf -ucf MulticycleMIPS_restrictions.ucf

Design file:              MulticycleMIPS.ncd
Physical constraint file: MulticycleMIPS.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Rst         |    9.821(R)|      SLOW  |   -1.964(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Active<0>   |         8.612(R)|      SLOW  |         4.377(R)|      FAST  |Clk_BUFGP         |   0.000|
Active<1>   |         8.666(R)|      SLOW  |         4.426(R)|      FAST  |Clk_BUFGP         |   0.000|
Active<2>   |         8.520(R)|      SLOW  |         4.454(R)|      FAST  |Clk_BUFGP         |   0.000|
Active<3>   |         8.533(R)|      SLOW  |         4.468(R)|      FAST  |Clk_BUFGP         |   0.000|
Segment<1>  |        10.151(R)|      SLOW  |         5.023(R)|      FAST  |Clk_BUFGP         |   0.000|
Segment<2>  |        10.459(R)|      SLOW  |         5.280(R)|      FAST  |Clk_BUFGP         |   0.000|
Segment<3>  |        10.043(R)|      SLOW  |         4.976(R)|      FAST  |Clk_BUFGP         |   0.000|
Segment<4>  |         9.892(R)|      SLOW  |         4.920(R)|      FAST  |Clk_BUFGP         |   0.000|
Segment<5>  |        10.075(R)|      SLOW  |         5.005(R)|      FAST  |Clk_BUFGP         |   0.000|
Segment<6>  |         9.622(R)|      SLOW  |         4.637(R)|      FAST  |Clk_BUFGP         |   0.000|
Segment<7>  |         9.887(R)|      SLOW  |         4.941(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    4.650|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jun  6 18:57:31 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 398 MB



