# auto-generated by grc.converter

id: theseus_rfnoc_ducddc
label: 'RFNoC: DUCDDC'

parameters:
-   id: num_chans
    label: Num Channels
    dtype: int
    default: '1'
    options: ['1', '2']
    hide: part
-   id: input_rate
    label: Input Rate
    dtype: real
    default: samp_rate
-   id: output_rate
    label: Output Rate
    dtype: real
    default: samp_rate
-   id: interp
    label: Interpolation
    dtype: int
    default: '1'
-   id: decim
    label: Decimation
    dtype: int
    default: '1'
-   id: fullscale
    label: Full scale
    category: Advanced
    dtype: real
    default: '1.0'
    hide: part
-   id: type
    label: Host Data Type
    dtype: enum
    options: [fc32, sc16]
    option_labels: [Complex float32, Complex int16]
    option_attributes:
        type: [complex, sc16]
    hide: part
-   id: otw
    label: Device Format
    dtype: enum
    options: [sc16]
    option_labels: [Complex int16]
-   id: block_index
    label: Block Select
    category: RFNoC Config
    dtype: int
    default: '-1'
    hide: ${ ('part' if int(block_index) < 0 else 'none') }
-   id: device_index
    label: Device Select
    category: RFNoC Config
    dtype: int
    default: '-1'
    hide: ${ ('part' if int(device_index) < 0 else 'none') }
-   id: fpga_module_name
    label: FPGA Module Name
    category: RFNoC Config
    dtype: string
    default: noc_block_ducddc
    hide: all
-   id: grvlen
    label: Force Vector Length
    dtype: int
    default: '1'
    hide: ${ 'part' if grvlen == 1 else 'none' }

inputs:
-   domain: stream
    dtype: ${ type.type }
    vlen: ${ grvlen }
    multiplicity: ${ num_chans }

outputs:
-   domain: stream
    dtype: ${ type.type }
    vlen: ${ grvlen }
    multiplicity: ${ num_chans }
asserts:
- ${ output_rate == input_rate*interp/decim }

templates:
    imports: import theseus
    make: |
        ettus.rfnoc_generic(
            self.device3,
            uhd.stream_args( \# TX Stream Args
                cpu_format="$type",
                otw_format="$otw",
                args="input_rate={},output_rate={},fullscale={}".format(${input_rate}, ${output_rate}, ${fullscale}),
            ),
            uhd.stream_args( \# RX Stream Args
                cpu_format="$type",
                otw_format="$otw",
                args="",
            ),
            "DUCDDC", ${block_index}, ${device_index},
        )
        for chan in xrange(${num_chans}):
            self.${id}.set_arg("interp", float(${interp}), chan)
            self.${id}.set_arg("decim", float(${decim}), chan)
            self.${id}.set_arg("input_rate", float(${input_rate}), chan)
            self.${id}.set_arg("output_rate", float(${output_rate}), chan)
    callbacks:
    - set_arg("interp", float(${interp}))
    - set_arg("decim", float(${decim}))
    - set_arg("input_rate", float(${input_rate}))
    - set_arg("output_rate", float(${output_rate}))

file_format: 1
