ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"stm32h7xx_hal_msp.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB333:
  27              		.file 1 "Core/Src/stm32h7xx_hal_msp.c"
   1:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32h7xx_hal_msp.c **** /**
   3:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32h7xx_hal_msp.c ****   * @file         stm32h7xx_hal_msp.c
   5:Core/Src/stm32h7xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32h7xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32h7xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32h7xx_hal_msp.c ****   *
  10:Core/Src/stm32h7xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32h7xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32h7xx_hal_msp.c ****   *
  13:Core/Src/stm32h7xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32h7xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32h7xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32h7xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32h7xx_hal_msp.c ****   *
  18:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32h7xx_hal_msp.c ****   */
  20:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32h7xx_hal_msp.c **** 
  22:Core/Src/stm32h7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32h7xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32h7xx_hal_msp.c **** 
  26:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32h7xx_hal_msp.c **** 
  28:Core/Src/stm32h7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32h7xx_hal_msp.c **** 
  31:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 2


  32:Core/Src/stm32h7xx_hal_msp.c **** 
  33:Core/Src/stm32h7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32h7xx_hal_msp.c **** 
  36:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32h7xx_hal_msp.c **** 
  38:Core/Src/stm32h7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32h7xx_hal_msp.c **** 
  41:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32h7xx_hal_msp.c **** 
  43:Core/Src/stm32h7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32h7xx_hal_msp.c **** 
  46:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32h7xx_hal_msp.c **** 
  48:Core/Src/stm32h7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32h7xx_hal_msp.c **** 
  51:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32h7xx_hal_msp.c **** 
  53:Core/Src/stm32h7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32h7xx_hal_msp.c **** 
  56:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32h7xx_hal_msp.c **** 
  58:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32h7xx_hal_msp.c **** 
  60:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32h7xx_hal_msp.c **** 
  62:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32h7xx_hal_msp.c ****                                         /**
  64:Core/Src/stm32h7xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32h7xx_hal_msp.c ****   */
  66:Core/Src/stm32h7xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32h7xx_hal_msp.c **** {
  28              		.loc 1 67 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  40 0004 00AF     		add	r7, sp, #0
  41              	.LCFI2:
  42              		.cfi_def_cfa_register 7
  43              	.LBB2:
  68:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32h7xx_hal_msp.c **** 
  70:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32h7xx_hal_msp.c **** 
  72:Core/Src/stm32h7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 3


  44              		.loc 1 72 3
  45 0006 0A4B     		ldr	r3, .L2
  46 0008 D3F8F430 		ldr	r3, [r3, #244]
  47 000c 084A     		ldr	r2, .L2
  48 000e 43F00203 		orr	r3, r3, #2
  49 0012 C2F8F430 		str	r3, [r2, #244]
  50 0016 064B     		ldr	r3, .L2
  51 0018 D3F8F430 		ldr	r3, [r3, #244]
  52 001c 03F00203 		and	r3, r3, #2
  53 0020 7B60     		str	r3, [r7, #4]
  54 0022 7B68     		ldr	r3, [r7, #4]
  55              	.LBE2:
  73:Core/Src/stm32h7xx_hal_msp.c **** 
  74:Core/Src/stm32h7xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32h7xx_hal_msp.c **** 
  76:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32h7xx_hal_msp.c **** 
  78:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32h7xx_hal_msp.c **** }
  56              		.loc 1 79 1
  57 0024 00BF     		nop
  58 0026 0C37     		adds	r7, r7, #12
  59              	.LCFI3:
  60              		.cfi_def_cfa_offset 4
  61 0028 BD46     		mov	sp, r7
  62              	.LCFI4:
  63              		.cfi_def_cfa_register 13
  64              		@ sp needed
  65 002a 5DF8047B 		ldr	r7, [sp], #4
  66              	.LCFI5:
  67              		.cfi_restore 7
  68              		.cfi_def_cfa_offset 0
  69 002e 7047     		bx	lr
  70              	.L3:
  71              		.align	2
  72              	.L2:
  73 0030 00440258 		.word	1476543488
  74              		.cfi_endproc
  75              	.LFE333:
  77              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  78              		.align	1
  79              		.global	HAL_ADC_MspInit
  80              		.syntax unified
  81              		.thumb
  82              		.thumb_func
  84              	HAL_ADC_MspInit:
  85              	.LFB334:
  80:Core/Src/stm32h7xx_hal_msp.c **** 
  81:Core/Src/stm32h7xx_hal_msp.c **** /**
  82:Core/Src/stm32h7xx_hal_msp.c **** * @brief ADC MSP Initialization
  83:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32h7xx_hal_msp.c **** * @param hadc: ADC handle pointer
  85:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
  86:Core/Src/stm32h7xx_hal_msp.c **** */
  87:Core/Src/stm32h7xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  88:Core/Src/stm32h7xx_hal_msp.c **** {
  86              		.loc 1 88 1
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 4


  87              		.cfi_startproc
  88              		@ args = 0, pretend = 0, frame = 48
  89              		@ frame_needed = 1, uses_anonymous_args = 0
  90 0000 80B5     		push	{r7, lr}
  91              	.LCFI6:
  92              		.cfi_def_cfa_offset 8
  93              		.cfi_offset 7, -8
  94              		.cfi_offset 14, -4
  95 0002 8CB0     		sub	sp, sp, #48
  96              	.LCFI7:
  97              		.cfi_def_cfa_offset 56
  98 0004 00AF     		add	r7, sp, #0
  99              	.LCFI8:
 100              		.cfi_def_cfa_register 7
 101 0006 7860     		str	r0, [r7, #4]
  89:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 102              		.loc 1 89 20
 103 0008 07F11C03 		add	r3, r7, #28
 104 000c 0022     		movs	r2, #0
 105 000e 1A60     		str	r2, [r3]
 106 0010 5A60     		str	r2, [r3, #4]
 107 0012 9A60     		str	r2, [r3, #8]
 108 0014 DA60     		str	r2, [r3, #12]
 109 0016 1A61     		str	r2, [r3, #16]
  90:Core/Src/stm32h7xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 110              		.loc 1 90 10
 111 0018 7B68     		ldr	r3, [r7, #4]
 112 001a 1B68     		ldr	r3, [r3]
 113              		.loc 1 90 5
 114 001c 304A     		ldr	r2, .L8
 115 001e 9342     		cmp	r3, r2
 116 0020 46D1     		bne	.L5
 117              	.LBB3:
  91:Core/Src/stm32h7xx_hal_msp.c ****   {
  92:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  93:Core/Src/stm32h7xx_hal_msp.c **** 
  94:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  95:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ADC12_CLK_ENABLE();
 118              		.loc 1 96 5
 119 0022 304B     		ldr	r3, .L8+4
 120 0024 D3F8D830 		ldr	r3, [r3, #216]
 121 0028 2E4A     		ldr	r2, .L8+4
 122 002a 43F02003 		orr	r3, r3, #32
 123 002e C2F8D830 		str	r3, [r2, #216]
 124 0032 2C4B     		ldr	r3, .L8+4
 125 0034 D3F8D830 		ldr	r3, [r3, #216]
 126 0038 03F02003 		and	r3, r3, #32
 127 003c BB61     		str	r3, [r7, #24]
 128 003e BB69     		ldr	r3, [r7, #24]
 129              	.LBE3:
 130              	.LBB4:
  97:Core/Src/stm32h7xx_hal_msp.c **** 
  98:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 131              		.loc 1 98 5
 132 0040 284B     		ldr	r3, .L8+4
 133 0042 D3F8E030 		ldr	r3, [r3, #224]
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 5


 134 0046 274A     		ldr	r2, .L8+4
 135 0048 43F00103 		orr	r3, r3, #1
 136 004c C2F8E030 		str	r3, [r2, #224]
 137 0050 244B     		ldr	r3, .L8+4
 138 0052 D3F8E030 		ldr	r3, [r3, #224]
 139 0056 03F00103 		and	r3, r3, #1
 140 005a 7B61     		str	r3, [r7, #20]
 141 005c 7B69     		ldr	r3, [r7, #20]
 142              	.LBE4:
 143              	.LBB5:
  99:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 144              		.loc 1 99 5
 145 005e 214B     		ldr	r3, .L8+4
 146 0060 D3F8E030 		ldr	r3, [r3, #224]
 147 0064 1F4A     		ldr	r2, .L8+4
 148 0066 43F02003 		orr	r3, r3, #32
 149 006a C2F8E030 		str	r3, [r2, #224]
 150 006e 1D4B     		ldr	r3, .L8+4
 151 0070 D3F8E030 		ldr	r3, [r3, #224]
 152 0074 03F02003 		and	r3, r3, #32
 153 0078 3B61     		str	r3, [r7, #16]
 154 007a 3B69     		ldr	r3, [r7, #16]
 155              	.LBE5:
 100:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 101:Core/Src/stm32h7xx_hal_msp.c ****     PA7     ------> ADC1_INP7
 102:Core/Src/stm32h7xx_hal_msp.c ****     PF12     ------> ADC1_INP6
 103:Core/Src/stm32h7xx_hal_msp.c ****     */
 104:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 156              		.loc 1 104 25
 157 007c 8023     		movs	r3, #128
 158 007e FB61     		str	r3, [r7, #28]
 105:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 159              		.loc 1 105 26
 160 0080 0323     		movs	r3, #3
 161 0082 3B62     		str	r3, [r7, #32]
 106:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 162              		.loc 1 106 26
 163 0084 0023     		movs	r3, #0
 164 0086 7B62     		str	r3, [r7, #36]
 107:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 165              		.loc 1 107 5
 166 0088 07F11C03 		add	r3, r7, #28
 167 008c 1946     		mov	r1, r3
 168 008e 1648     		ldr	r0, .L8+8
 169 0090 FFF7FEFF 		bl	HAL_GPIO_Init
 108:Core/Src/stm32h7xx_hal_msp.c **** 
 109:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
 170              		.loc 1 109 25
 171 0094 4FF48053 		mov	r3, #4096
 172 0098 FB61     		str	r3, [r7, #28]
 110:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 173              		.loc 1 110 26
 174 009a 0323     		movs	r3, #3
 175 009c 3B62     		str	r3, [r7, #32]
 111:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 176              		.loc 1 111 26
 177 009e 0023     		movs	r3, #0
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 6


 178 00a0 7B62     		str	r3, [r7, #36]
 112:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 179              		.loc 1 112 5
 180 00a2 07F11C03 		add	r3, r7, #28
 181 00a6 1946     		mov	r1, r3
 182 00a8 1048     		ldr	r0, .L8+12
 183 00aa FFF7FEFF 		bl	HAL_GPIO_Init
 113:Core/Src/stm32h7xx_hal_msp.c **** 
 114:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 115:Core/Src/stm32h7xx_hal_msp.c **** 
 116:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 117:Core/Src/stm32h7xx_hal_msp.c ****   }
 118:Core/Src/stm32h7xx_hal_msp.c ****   else if(hadc->Instance==ADC3)
 119:Core/Src/stm32h7xx_hal_msp.c ****   {
 120:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspInit 0 */
 121:Core/Src/stm32h7xx_hal_msp.c **** 
 122:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC3_MspInit 0 */
 123:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 124:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ADC3_CLK_ENABLE();
 125:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspInit 1 */
 126:Core/Src/stm32h7xx_hal_msp.c **** 
 127:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC3_MspInit 1 */
 128:Core/Src/stm32h7xx_hal_msp.c ****   }
 129:Core/Src/stm32h7xx_hal_msp.c **** 
 130:Core/Src/stm32h7xx_hal_msp.c **** }
 184              		.loc 1 130 1
 185 00ae 13E0     		b	.L7
 186              	.L5:
 118:Core/Src/stm32h7xx_hal_msp.c ****   {
 187              		.loc 1 118 15
 188 00b0 7B68     		ldr	r3, [r7, #4]
 189 00b2 1B68     		ldr	r3, [r3]
 118:Core/Src/stm32h7xx_hal_msp.c ****   {
 190              		.loc 1 118 10
 191 00b4 0E4A     		ldr	r2, .L8+16
 192 00b6 9342     		cmp	r3, r2
 193 00b8 0ED1     		bne	.L7
 194              	.LBB6:
 124:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspInit 1 */
 195              		.loc 1 124 5
 196 00ba 0A4B     		ldr	r3, .L8+4
 197 00bc D3F8E030 		ldr	r3, [r3, #224]
 198 00c0 084A     		ldr	r2, .L8+4
 199 00c2 43F08073 		orr	r3, r3, #16777216
 200 00c6 C2F8E030 		str	r3, [r2, #224]
 201 00ca 064B     		ldr	r3, .L8+4
 202 00cc D3F8E030 		ldr	r3, [r3, #224]
 203 00d0 03F08073 		and	r3, r3, #16777216
 204 00d4 FB60     		str	r3, [r7, #12]
 205 00d6 FB68     		ldr	r3, [r7, #12]
 206              	.L7:
 207              	.LBE6:
 208              		.loc 1 130 1
 209 00d8 00BF     		nop
 210 00da 3037     		adds	r7, r7, #48
 211              	.LCFI9:
 212              		.cfi_def_cfa_offset 8
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 7


 213 00dc BD46     		mov	sp, r7
 214              	.LCFI10:
 215              		.cfi_def_cfa_register 13
 216              		@ sp needed
 217 00de 80BD     		pop	{r7, pc}
 218              	.L9:
 219              		.align	2
 220              	.L8:
 221 00e0 00200240 		.word	1073881088
 222 00e4 00440258 		.word	1476543488
 223 00e8 00000258 		.word	1476526080
 224 00ec 00140258 		.word	1476531200
 225 00f0 00600258 		.word	1476550656
 226              		.cfi_endproc
 227              	.LFE334:
 229              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 230              		.align	1
 231              		.global	HAL_ADC_MspDeInit
 232              		.syntax unified
 233              		.thumb
 234              		.thumb_func
 236              	HAL_ADC_MspDeInit:
 237              	.LFB335:
 131:Core/Src/stm32h7xx_hal_msp.c **** 
 132:Core/Src/stm32h7xx_hal_msp.c **** /**
 133:Core/Src/stm32h7xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 134:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 135:Core/Src/stm32h7xx_hal_msp.c **** * @param hadc: ADC handle pointer
 136:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 137:Core/Src/stm32h7xx_hal_msp.c **** */
 138:Core/Src/stm32h7xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 139:Core/Src/stm32h7xx_hal_msp.c **** {
 238              		.loc 1 139 1
 239              		.cfi_startproc
 240              		@ args = 0, pretend = 0, frame = 8
 241              		@ frame_needed = 1, uses_anonymous_args = 0
 242 0000 80B5     		push	{r7, lr}
 243              	.LCFI11:
 244              		.cfi_def_cfa_offset 8
 245              		.cfi_offset 7, -8
 246              		.cfi_offset 14, -4
 247 0002 82B0     		sub	sp, sp, #8
 248              	.LCFI12:
 249              		.cfi_def_cfa_offset 16
 250 0004 00AF     		add	r7, sp, #0
 251              	.LCFI13:
 252              		.cfi_def_cfa_register 7
 253 0006 7860     		str	r0, [r7, #4]
 140:Core/Src/stm32h7xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 254              		.loc 1 140 10
 255 0008 7B68     		ldr	r3, [r7, #4]
 256 000a 1B68     		ldr	r3, [r3]
 257              		.loc 1 140 5
 258 000c 124A     		ldr	r2, .L14
 259 000e 9342     		cmp	r3, r2
 260 0010 11D1     		bne	.L11
 141:Core/Src/stm32h7xx_hal_msp.c ****   {
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 8


 142:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 143:Core/Src/stm32h7xx_hal_msp.c **** 
 144:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 145:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 146:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ADC12_CLK_DISABLE();
 261              		.loc 1 146 5
 262 0012 124B     		ldr	r3, .L14+4
 263 0014 D3F8D830 		ldr	r3, [r3, #216]
 264 0018 104A     		ldr	r2, .L14+4
 265 001a 23F02003 		bic	r3, r3, #32
 266 001e C2F8D830 		str	r3, [r2, #216]
 147:Core/Src/stm32h7xx_hal_msp.c **** 
 148:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 149:Core/Src/stm32h7xx_hal_msp.c ****     PA7     ------> ADC1_INP7
 150:Core/Src/stm32h7xx_hal_msp.c ****     PF12     ------> ADC1_INP6
 151:Core/Src/stm32h7xx_hal_msp.c ****     */
 152:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_7);
 267              		.loc 1 152 5
 268 0022 8021     		movs	r1, #128
 269 0024 0E48     		ldr	r0, .L14+8
 270 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 153:Core/Src/stm32h7xx_hal_msp.c **** 
 154:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOF, GPIO_PIN_12);
 271              		.loc 1 154 5
 272 002a 4FF48051 		mov	r1, #4096
 273 002e 0D48     		ldr	r0, .L14+12
 274 0030 FFF7FEFF 		bl	HAL_GPIO_DeInit
 155:Core/Src/stm32h7xx_hal_msp.c **** 
 156:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 157:Core/Src/stm32h7xx_hal_msp.c **** 
 158:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 159:Core/Src/stm32h7xx_hal_msp.c ****   }
 160:Core/Src/stm32h7xx_hal_msp.c ****   else if(hadc->Instance==ADC3)
 161:Core/Src/stm32h7xx_hal_msp.c ****   {
 162:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspDeInit 0 */
 163:Core/Src/stm32h7xx_hal_msp.c **** 
 164:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC3_MspDeInit 0 */
 165:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 166:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ADC3_CLK_DISABLE();
 167:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspDeInit 1 */
 168:Core/Src/stm32h7xx_hal_msp.c **** 
 169:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC3_MspDeInit 1 */
 170:Core/Src/stm32h7xx_hal_msp.c ****   }
 171:Core/Src/stm32h7xx_hal_msp.c **** 
 172:Core/Src/stm32h7xx_hal_msp.c **** }
 275              		.loc 1 172 1
 276 0034 0CE0     		b	.L13
 277              	.L11:
 160:Core/Src/stm32h7xx_hal_msp.c ****   {
 278              		.loc 1 160 15
 279 0036 7B68     		ldr	r3, [r7, #4]
 280 0038 1B68     		ldr	r3, [r3]
 160:Core/Src/stm32h7xx_hal_msp.c ****   {
 281              		.loc 1 160 10
 282 003a 0B4A     		ldr	r2, .L14+16
 283 003c 9342     		cmp	r3, r2
 284 003e 07D1     		bne	.L13
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 9


 166:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspDeInit 1 */
 285              		.loc 1 166 5
 286 0040 064B     		ldr	r3, .L14+4
 287 0042 D3F8E030 		ldr	r3, [r3, #224]
 288 0046 054A     		ldr	r2, .L14+4
 289 0048 23F08073 		bic	r3, r3, #16777216
 290 004c C2F8E030 		str	r3, [r2, #224]
 291              	.L13:
 292              		.loc 1 172 1
 293 0050 00BF     		nop
 294 0052 0837     		adds	r7, r7, #8
 295              	.LCFI14:
 296              		.cfi_def_cfa_offset 8
 297 0054 BD46     		mov	sp, r7
 298              	.LCFI15:
 299              		.cfi_def_cfa_register 13
 300              		@ sp needed
 301 0056 80BD     		pop	{r7, pc}
 302              	.L15:
 303              		.align	2
 304              	.L14:
 305 0058 00200240 		.word	1073881088
 306 005c 00440258 		.word	1476543488
 307 0060 00000258 		.word	1476526080
 308 0064 00140258 		.word	1476531200
 309 0068 00600258 		.word	1476550656
 310              		.cfi_endproc
 311              	.LFE335:
 313              		.section	.bss.HAL_RCC_FDCAN_CLK_ENABLED,"aw",%nobits
 314              		.align	2
 317              	HAL_RCC_FDCAN_CLK_ENABLED:
 318 0000 00000000 		.space	4
 319              		.section	.text.HAL_FDCAN_MspInit,"ax",%progbits
 320              		.align	1
 321              		.global	HAL_FDCAN_MspInit
 322              		.syntax unified
 323              		.thumb
 324              		.thumb_func
 326              	HAL_FDCAN_MspInit:
 327              	.LFB336:
 173:Core/Src/stm32h7xx_hal_msp.c **** 
 174:Core/Src/stm32h7xx_hal_msp.c **** static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;
 175:Core/Src/stm32h7xx_hal_msp.c **** 
 176:Core/Src/stm32h7xx_hal_msp.c **** /**
 177:Core/Src/stm32h7xx_hal_msp.c **** * @brief FDCAN MSP Initialization
 178:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 179:Core/Src/stm32h7xx_hal_msp.c **** * @param hfdcan: FDCAN handle pointer
 180:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 181:Core/Src/stm32h7xx_hal_msp.c **** */
 182:Core/Src/stm32h7xx_hal_msp.c **** void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
 183:Core/Src/stm32h7xx_hal_msp.c **** {
 328              		.loc 1 183 1
 329              		.cfi_startproc
 330              		@ args = 0, pretend = 0, frame = 48
 331              		@ frame_needed = 1, uses_anonymous_args = 0
 332 0000 80B5     		push	{r7, lr}
 333              	.LCFI16:
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 10


 334              		.cfi_def_cfa_offset 8
 335              		.cfi_offset 7, -8
 336              		.cfi_offset 14, -4
 337 0002 8CB0     		sub	sp, sp, #48
 338              	.LCFI17:
 339              		.cfi_def_cfa_offset 56
 340 0004 00AF     		add	r7, sp, #0
 341              	.LCFI18:
 342              		.cfi_def_cfa_register 7
 343 0006 7860     		str	r0, [r7, #4]
 184:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 344              		.loc 1 184 20
 345 0008 07F11C03 		add	r3, r7, #28
 346 000c 0022     		movs	r2, #0
 347 000e 1A60     		str	r2, [r3]
 348 0010 5A60     		str	r2, [r3, #4]
 349 0012 9A60     		str	r2, [r3, #8]
 350 0014 DA60     		str	r2, [r3, #12]
 351 0016 1A61     		str	r2, [r3, #16]
 185:Core/Src/stm32h7xx_hal_msp.c ****   if(hfdcan->Instance==FDCAN1)
 352              		.loc 1 185 12
 353 0018 7B68     		ldr	r3, [r7, #4]
 354 001a 1B68     		ldr	r3, [r3]
 355              		.loc 1 185 5
 356 001c 3E4A     		ldr	r2, .L22
 357 001e 9342     		cmp	r3, r2
 358 0020 38D1     		bne	.L17
 186:Core/Src/stm32h7xx_hal_msp.c ****   {
 187:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspInit 0 */
 188:Core/Src/stm32h7xx_hal_msp.c **** 
 189:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END FDCAN1_MspInit 0 */
 190:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 191:Core/Src/stm32h7xx_hal_msp.c ****     HAL_RCC_FDCAN_CLK_ENABLED++;
 359              		.loc 1 191 30
 360 0022 3E4B     		ldr	r3, .L22+4
 361 0024 1B68     		ldr	r3, [r3]
 362 0026 0133     		adds	r3, r3, #1
 363 0028 3C4A     		ldr	r2, .L22+4
 364 002a 1360     		str	r3, [r2]
 192:Core/Src/stm32h7xx_hal_msp.c ****     if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 365              		.loc 1 192 33
 366 002c 3B4B     		ldr	r3, .L22+4
 367 002e 1B68     		ldr	r3, [r3]
 368              		.loc 1 192 7
 369 0030 012B     		cmp	r3, #1
 370 0032 0ED1     		bne	.L18
 371              	.LBB7:
 193:Core/Src/stm32h7xx_hal_msp.c ****       __HAL_RCC_FDCAN_CLK_ENABLE();
 372              		.loc 1 193 7
 373 0034 3A4B     		ldr	r3, .L22+8
 374 0036 D3F8EC30 		ldr	r3, [r3, #236]
 375 003a 394A     		ldr	r2, .L22+8
 376 003c 43F48073 		orr	r3, r3, #256
 377 0040 C2F8EC30 		str	r3, [r2, #236]
 378 0044 364B     		ldr	r3, .L22+8
 379 0046 D3F8EC30 		ldr	r3, [r3, #236]
 380 004a 03F48073 		and	r3, r3, #256
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 11


 381 004e BB61     		str	r3, [r7, #24]
 382 0050 BB69     		ldr	r3, [r7, #24]
 383              	.L18:
 384              	.LBE7:
 385              	.LBB8:
 194:Core/Src/stm32h7xx_hal_msp.c ****     }
 195:Core/Src/stm32h7xx_hal_msp.c **** 
 196:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 386              		.loc 1 196 5
 387 0052 334B     		ldr	r3, .L22+8
 388 0054 D3F8E030 		ldr	r3, [r3, #224]
 389 0058 314A     		ldr	r2, .L22+8
 390 005a 43F00103 		orr	r3, r3, #1
 391 005e C2F8E030 		str	r3, [r2, #224]
 392 0062 2F4B     		ldr	r3, .L22+8
 393 0064 D3F8E030 		ldr	r3, [r3, #224]
 394 0068 03F00103 		and	r3, r3, #1
 395 006c 7B61     		str	r3, [r7, #20]
 396 006e 7B69     		ldr	r3, [r7, #20]
 397              	.LBE8:
 197:Core/Src/stm32h7xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 198:Core/Src/stm32h7xx_hal_msp.c ****     PA11     ------> FDCAN1_RX
 199:Core/Src/stm32h7xx_hal_msp.c ****     PA12     ------> FDCAN1_TX
 200:Core/Src/stm32h7xx_hal_msp.c ****     */
 201:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 398              		.loc 1 201 25
 399 0070 4FF4C053 		mov	r3, #6144
 400 0074 FB61     		str	r3, [r7, #28]
 202:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 401              		.loc 1 202 26
 402 0076 0223     		movs	r3, #2
 403 0078 3B62     		str	r3, [r7, #32]
 203:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 404              		.loc 1 203 26
 405 007a 0123     		movs	r3, #1
 406 007c 7B62     		str	r3, [r7, #36]
 204:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 407              		.loc 1 204 27
 408 007e 0323     		movs	r3, #3
 409 0080 BB62     		str	r3, [r7, #40]
 205:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 410              		.loc 1 205 31
 411 0082 0923     		movs	r3, #9
 412 0084 FB62     		str	r3, [r7, #44]
 206:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 413              		.loc 1 206 5
 414 0086 07F11C03 		add	r3, r7, #28
 415 008a 1946     		mov	r1, r3
 416 008c 2548     		ldr	r0, .L22+12
 417 008e FFF7FEFF 		bl	HAL_GPIO_Init
 207:Core/Src/stm32h7xx_hal_msp.c **** 
 208:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspInit 1 */
 209:Core/Src/stm32h7xx_hal_msp.c **** 
 210:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END FDCAN1_MspInit 1 */
 211:Core/Src/stm32h7xx_hal_msp.c ****   }
 212:Core/Src/stm32h7xx_hal_msp.c ****   else if(hfdcan->Instance==FDCAN2)
 213:Core/Src/stm32h7xx_hal_msp.c ****   {
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 12


 214:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN2_MspInit 0 */
 215:Core/Src/stm32h7xx_hal_msp.c **** 
 216:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END FDCAN2_MspInit 0 */
 217:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 218:Core/Src/stm32h7xx_hal_msp.c ****     HAL_RCC_FDCAN_CLK_ENABLED++;
 219:Core/Src/stm32h7xx_hal_msp.c ****     if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 220:Core/Src/stm32h7xx_hal_msp.c ****       __HAL_RCC_FDCAN_CLK_ENABLE();
 221:Core/Src/stm32h7xx_hal_msp.c ****     }
 222:Core/Src/stm32h7xx_hal_msp.c **** 
 223:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 224:Core/Src/stm32h7xx_hal_msp.c ****     /**FDCAN2 GPIO Configuration
 225:Core/Src/stm32h7xx_hal_msp.c ****     PB12     ------> FDCAN2_RX
 226:Core/Src/stm32h7xx_hal_msp.c ****     PB13     ------> FDCAN2_TX
 227:Core/Src/stm32h7xx_hal_msp.c ****     */
 228:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 229:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 230:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 231:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 232:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 233:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 234:Core/Src/stm32h7xx_hal_msp.c **** 
 235:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN2_MspInit 1 */
 236:Core/Src/stm32h7xx_hal_msp.c **** 
 237:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END FDCAN2_MspInit 1 */
 238:Core/Src/stm32h7xx_hal_msp.c ****   }
 239:Core/Src/stm32h7xx_hal_msp.c **** 
 240:Core/Src/stm32h7xx_hal_msp.c **** }
 418              		.loc 1 240 1
 419 0092 3CE0     		b	.L21
 420              	.L17:
 212:Core/Src/stm32h7xx_hal_msp.c ****   {
 421              		.loc 1 212 17
 422 0094 7B68     		ldr	r3, [r7, #4]
 423 0096 1B68     		ldr	r3, [r3]
 212:Core/Src/stm32h7xx_hal_msp.c ****   {
 424              		.loc 1 212 10
 425 0098 234A     		ldr	r2, .L22+16
 426 009a 9342     		cmp	r3, r2
 427 009c 37D1     		bne	.L21
 218:Core/Src/stm32h7xx_hal_msp.c ****     if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 428              		.loc 1 218 30
 429 009e 1F4B     		ldr	r3, .L22+4
 430 00a0 1B68     		ldr	r3, [r3]
 431 00a2 0133     		adds	r3, r3, #1
 432 00a4 1D4A     		ldr	r2, .L22+4
 433 00a6 1360     		str	r3, [r2]
 219:Core/Src/stm32h7xx_hal_msp.c ****       __HAL_RCC_FDCAN_CLK_ENABLE();
 434              		.loc 1 219 33
 435 00a8 1C4B     		ldr	r3, .L22+4
 436 00aa 1B68     		ldr	r3, [r3]
 219:Core/Src/stm32h7xx_hal_msp.c ****       __HAL_RCC_FDCAN_CLK_ENABLE();
 437              		.loc 1 219 7
 438 00ac 012B     		cmp	r3, #1
 439 00ae 0ED1     		bne	.L20
 440              	.LBB9:
 220:Core/Src/stm32h7xx_hal_msp.c ****     }
 441              		.loc 1 220 7
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 13


 442 00b0 1B4B     		ldr	r3, .L22+8
 443 00b2 D3F8EC30 		ldr	r3, [r3, #236]
 444 00b6 1A4A     		ldr	r2, .L22+8
 445 00b8 43F48073 		orr	r3, r3, #256
 446 00bc C2F8EC30 		str	r3, [r2, #236]
 447 00c0 174B     		ldr	r3, .L22+8
 448 00c2 D3F8EC30 		ldr	r3, [r3, #236]
 449 00c6 03F48073 		and	r3, r3, #256
 450 00ca 3B61     		str	r3, [r7, #16]
 451 00cc 3B69     		ldr	r3, [r7, #16]
 452              	.L20:
 453              	.LBE9:
 454              	.LBB10:
 223:Core/Src/stm32h7xx_hal_msp.c ****     /**FDCAN2 GPIO Configuration
 455              		.loc 1 223 5
 456 00ce 144B     		ldr	r3, .L22+8
 457 00d0 D3F8E030 		ldr	r3, [r3, #224]
 458 00d4 124A     		ldr	r2, .L22+8
 459 00d6 43F00203 		orr	r3, r3, #2
 460 00da C2F8E030 		str	r3, [r2, #224]
 461 00de 104B     		ldr	r3, .L22+8
 462 00e0 D3F8E030 		ldr	r3, [r3, #224]
 463 00e4 03F00203 		and	r3, r3, #2
 464 00e8 FB60     		str	r3, [r7, #12]
 465 00ea FB68     		ldr	r3, [r7, #12]
 466              	.LBE10:
 228:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 467              		.loc 1 228 25
 468 00ec 4FF44053 		mov	r3, #12288
 469 00f0 FB61     		str	r3, [r7, #28]
 229:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 470              		.loc 1 229 26
 471 00f2 0223     		movs	r3, #2
 472 00f4 3B62     		str	r3, [r7, #32]
 230:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 473              		.loc 1 230 26
 474 00f6 0123     		movs	r3, #1
 475 00f8 7B62     		str	r3, [r7, #36]
 231:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 476              		.loc 1 231 27
 477 00fa 0323     		movs	r3, #3
 478 00fc BB62     		str	r3, [r7, #40]
 232:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 479              		.loc 1 232 31
 480 00fe 0923     		movs	r3, #9
 481 0100 FB62     		str	r3, [r7, #44]
 233:Core/Src/stm32h7xx_hal_msp.c **** 
 482              		.loc 1 233 5
 483 0102 07F11C03 		add	r3, r7, #28
 484 0106 1946     		mov	r1, r3
 485 0108 0848     		ldr	r0, .L22+20
 486 010a FFF7FEFF 		bl	HAL_GPIO_Init
 487              	.L21:
 488              		.loc 1 240 1
 489 010e 00BF     		nop
 490 0110 3037     		adds	r7, r7, #48
 491              	.LCFI19:
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 14


 492              		.cfi_def_cfa_offset 8
 493 0112 BD46     		mov	sp, r7
 494              	.LCFI20:
 495              		.cfi_def_cfa_register 13
 496              		@ sp needed
 497 0114 80BD     		pop	{r7, pc}
 498              	.L23:
 499 0116 00BF     		.align	2
 500              	.L22:
 501 0118 00A00040 		.word	1073782784
 502 011c 00000000 		.word	HAL_RCC_FDCAN_CLK_ENABLED
 503 0120 00440258 		.word	1476543488
 504 0124 00000258 		.word	1476526080
 505 0128 00A40040 		.word	1073783808
 506 012c 00040258 		.word	1476527104
 507              		.cfi_endproc
 508              	.LFE336:
 510              		.section	.text.HAL_FDCAN_MspDeInit,"ax",%progbits
 511              		.align	1
 512              		.global	HAL_FDCAN_MspDeInit
 513              		.syntax unified
 514              		.thumb
 515              		.thumb_func
 517              	HAL_FDCAN_MspDeInit:
 518              	.LFB337:
 241:Core/Src/stm32h7xx_hal_msp.c **** 
 242:Core/Src/stm32h7xx_hal_msp.c **** /**
 243:Core/Src/stm32h7xx_hal_msp.c **** * @brief FDCAN MSP De-Initialization
 244:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 245:Core/Src/stm32h7xx_hal_msp.c **** * @param hfdcan: FDCAN handle pointer
 246:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 247:Core/Src/stm32h7xx_hal_msp.c **** */
 248:Core/Src/stm32h7xx_hal_msp.c **** void HAL_FDCAN_MspDeInit(FDCAN_HandleTypeDef* hfdcan)
 249:Core/Src/stm32h7xx_hal_msp.c **** {
 519              		.loc 1 249 1
 520              		.cfi_startproc
 521              		@ args = 0, pretend = 0, frame = 8
 522              		@ frame_needed = 1, uses_anonymous_args = 0
 523 0000 80B5     		push	{r7, lr}
 524              	.LCFI21:
 525              		.cfi_def_cfa_offset 8
 526              		.cfi_offset 7, -8
 527              		.cfi_offset 14, -4
 528 0002 82B0     		sub	sp, sp, #8
 529              	.LCFI22:
 530              		.cfi_def_cfa_offset 16
 531 0004 00AF     		add	r7, sp, #0
 532              	.LCFI23:
 533              		.cfi_def_cfa_register 7
 534 0006 7860     		str	r0, [r7, #4]
 250:Core/Src/stm32h7xx_hal_msp.c ****   if(hfdcan->Instance==FDCAN1)
 535              		.loc 1 250 12
 536 0008 7B68     		ldr	r3, [r7, #4]
 537 000a 1B68     		ldr	r3, [r3]
 538              		.loc 1 250 5
 539 000c 1C4A     		ldr	r2, .L30
 540 000e 9342     		cmp	r3, r2
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 15


 541 0010 16D1     		bne	.L25
 251:Core/Src/stm32h7xx_hal_msp.c ****   {
 252:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspDeInit 0 */
 253:Core/Src/stm32h7xx_hal_msp.c **** 
 254:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END FDCAN1_MspDeInit 0 */
 255:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 256:Core/Src/stm32h7xx_hal_msp.c ****     HAL_RCC_FDCAN_CLK_ENABLED--;
 542              		.loc 1 256 30
 543 0012 1C4B     		ldr	r3, .L30+4
 544 0014 1B68     		ldr	r3, [r3]
 545 0016 013B     		subs	r3, r3, #1
 546 0018 1A4A     		ldr	r2, .L30+4
 547 001a 1360     		str	r3, [r2]
 257:Core/Src/stm32h7xx_hal_msp.c ****     if(HAL_RCC_FDCAN_CLK_ENABLED==0){
 548              		.loc 1 257 33
 549 001c 194B     		ldr	r3, .L30+4
 550 001e 1B68     		ldr	r3, [r3]
 551              		.loc 1 257 7
 552 0020 002B     		cmp	r3, #0
 553 0022 07D1     		bne	.L26
 258:Core/Src/stm32h7xx_hal_msp.c ****       __HAL_RCC_FDCAN_CLK_DISABLE();
 554              		.loc 1 258 7
 555 0024 184B     		ldr	r3, .L30+8
 556 0026 D3F8EC30 		ldr	r3, [r3, #236]
 557 002a 174A     		ldr	r2, .L30+8
 558 002c 23F48073 		bic	r3, r3, #256
 559 0030 C2F8EC30 		str	r3, [r2, #236]
 560              	.L26:
 259:Core/Src/stm32h7xx_hal_msp.c ****     }
 260:Core/Src/stm32h7xx_hal_msp.c **** 
 261:Core/Src/stm32h7xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 262:Core/Src/stm32h7xx_hal_msp.c ****     PA11     ------> FDCAN1_RX
 263:Core/Src/stm32h7xx_hal_msp.c ****     PA12     ------> FDCAN1_TX
 264:Core/Src/stm32h7xx_hal_msp.c ****     */
 265:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 561              		.loc 1 265 5
 562 0034 4FF4C051 		mov	r1, #6144
 563 0038 1448     		ldr	r0, .L30+12
 564 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
 266:Core/Src/stm32h7xx_hal_msp.c **** 
 267:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspDeInit 1 */
 268:Core/Src/stm32h7xx_hal_msp.c **** 
 269:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END FDCAN1_MspDeInit 1 */
 270:Core/Src/stm32h7xx_hal_msp.c ****   }
 271:Core/Src/stm32h7xx_hal_msp.c ****   else if(hfdcan->Instance==FDCAN2)
 272:Core/Src/stm32h7xx_hal_msp.c ****   {
 273:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN2_MspDeInit 0 */
 274:Core/Src/stm32h7xx_hal_msp.c **** 
 275:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END FDCAN2_MspDeInit 0 */
 276:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 277:Core/Src/stm32h7xx_hal_msp.c ****     HAL_RCC_FDCAN_CLK_ENABLED--;
 278:Core/Src/stm32h7xx_hal_msp.c ****     if(HAL_RCC_FDCAN_CLK_ENABLED==0){
 279:Core/Src/stm32h7xx_hal_msp.c ****       __HAL_RCC_FDCAN_CLK_DISABLE();
 280:Core/Src/stm32h7xx_hal_msp.c ****     }
 281:Core/Src/stm32h7xx_hal_msp.c **** 
 282:Core/Src/stm32h7xx_hal_msp.c ****     /**FDCAN2 GPIO Configuration
 283:Core/Src/stm32h7xx_hal_msp.c ****     PB12     ------> FDCAN2_RX
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 16


 284:Core/Src/stm32h7xx_hal_msp.c ****     PB13     ------> FDCAN2_TX
 285:Core/Src/stm32h7xx_hal_msp.c ****     */
 286:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13);
 287:Core/Src/stm32h7xx_hal_msp.c **** 
 288:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN2_MspDeInit 1 */
 289:Core/Src/stm32h7xx_hal_msp.c **** 
 290:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END FDCAN2_MspDeInit 1 */
 291:Core/Src/stm32h7xx_hal_msp.c ****   }
 292:Core/Src/stm32h7xx_hal_msp.c **** 
 293:Core/Src/stm32h7xx_hal_msp.c **** }
 565              		.loc 1 293 1
 566 003e 1AE0     		b	.L29
 567              	.L25:
 271:Core/Src/stm32h7xx_hal_msp.c ****   {
 568              		.loc 1 271 17
 569 0040 7B68     		ldr	r3, [r7, #4]
 570 0042 1B68     		ldr	r3, [r3]
 271:Core/Src/stm32h7xx_hal_msp.c ****   {
 571              		.loc 1 271 10
 572 0044 124A     		ldr	r2, .L30+16
 573 0046 9342     		cmp	r3, r2
 574 0048 15D1     		bne	.L29
 277:Core/Src/stm32h7xx_hal_msp.c ****     if(HAL_RCC_FDCAN_CLK_ENABLED==0){
 575              		.loc 1 277 30
 576 004a 0E4B     		ldr	r3, .L30+4
 577 004c 1B68     		ldr	r3, [r3]
 578 004e 013B     		subs	r3, r3, #1
 579 0050 0C4A     		ldr	r2, .L30+4
 580 0052 1360     		str	r3, [r2]
 278:Core/Src/stm32h7xx_hal_msp.c ****       __HAL_RCC_FDCAN_CLK_DISABLE();
 581              		.loc 1 278 33
 582 0054 0B4B     		ldr	r3, .L30+4
 583 0056 1B68     		ldr	r3, [r3]
 278:Core/Src/stm32h7xx_hal_msp.c ****       __HAL_RCC_FDCAN_CLK_DISABLE();
 584              		.loc 1 278 7
 585 0058 002B     		cmp	r3, #0
 586 005a 07D1     		bne	.L28
 279:Core/Src/stm32h7xx_hal_msp.c ****     }
 587              		.loc 1 279 7
 588 005c 0A4B     		ldr	r3, .L30+8
 589 005e D3F8EC30 		ldr	r3, [r3, #236]
 590 0062 094A     		ldr	r2, .L30+8
 591 0064 23F48073 		bic	r3, r3, #256
 592 0068 C2F8EC30 		str	r3, [r2, #236]
 593              	.L28:
 286:Core/Src/stm32h7xx_hal_msp.c **** 
 594              		.loc 1 286 5
 595 006c 4FF44051 		mov	r1, #12288
 596 0070 0848     		ldr	r0, .L30+20
 597 0072 FFF7FEFF 		bl	HAL_GPIO_DeInit
 598              	.L29:
 599              		.loc 1 293 1
 600 0076 00BF     		nop
 601 0078 0837     		adds	r7, r7, #8
 602              	.LCFI24:
 603              		.cfi_def_cfa_offset 8
 604 007a BD46     		mov	sp, r7
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 17


 605              	.LCFI25:
 606              		.cfi_def_cfa_register 13
 607              		@ sp needed
 608 007c 80BD     		pop	{r7, pc}
 609              	.L31:
 610 007e 00BF     		.align	2
 611              	.L30:
 612 0080 00A00040 		.word	1073782784
 613 0084 00000000 		.word	HAL_RCC_FDCAN_CLK_ENABLED
 614 0088 00440258 		.word	1476543488
 615 008c 00000258 		.word	1476526080
 616 0090 00A40040 		.word	1073783808
 617 0094 00040258 		.word	1476527104
 618              		.cfi_endproc
 619              	.LFE337:
 621              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 622              		.align	1
 623              		.global	HAL_I2C_MspInit
 624              		.syntax unified
 625              		.thumb
 626              		.thumb_func
 628              	HAL_I2C_MspInit:
 629              	.LFB338:
 294:Core/Src/stm32h7xx_hal_msp.c **** 
 295:Core/Src/stm32h7xx_hal_msp.c **** /**
 296:Core/Src/stm32h7xx_hal_msp.c **** * @brief I2C MSP Initialization
 297:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 298:Core/Src/stm32h7xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 299:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 300:Core/Src/stm32h7xx_hal_msp.c **** */
 301:Core/Src/stm32h7xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 302:Core/Src/stm32h7xx_hal_msp.c **** {
 630              		.loc 1 302 1
 631              		.cfi_startproc
 632              		@ args = 0, pretend = 0, frame = 232
 633              		@ frame_needed = 1, uses_anonymous_args = 0
 634 0000 80B5     		push	{r7, lr}
 635              	.LCFI26:
 636              		.cfi_def_cfa_offset 8
 637              		.cfi_offset 7, -8
 638              		.cfi_offset 14, -4
 639 0002 BAB0     		sub	sp, sp, #232
 640              	.LCFI27:
 641              		.cfi_def_cfa_offset 240
 642 0004 00AF     		add	r7, sp, #0
 643              	.LCFI28:
 644              		.cfi_def_cfa_register 7
 645 0006 7860     		str	r0, [r7, #4]
 303:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 646              		.loc 1 303 20
 647 0008 07F1D403 		add	r3, r7, #212
 648 000c 0022     		movs	r2, #0
 649 000e 1A60     		str	r2, [r3]
 650 0010 5A60     		str	r2, [r3, #4]
 651 0012 9A60     		str	r2, [r3, #8]
 652 0014 DA60     		str	r2, [r3, #12]
 653 0016 1A61     		str	r2, [r3, #16]
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 18


 304:Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 654              		.loc 1 304 28
 655 0018 07F11803 		add	r3, r7, #24
 656 001c BC22     		movs	r2, #188
 657 001e 0021     		movs	r1, #0
 658 0020 1846     		mov	r0, r3
 659 0022 FFF7FEFF 		bl	memset
 305:Core/Src/stm32h7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 660              		.loc 1 305 10
 661 0026 7B68     		ldr	r3, [r7, #4]
 662 0028 1B68     		ldr	r3, [r3]
 663              		.loc 1 305 5
 664 002a 494A     		ldr	r2, .L38
 665 002c 9342     		cmp	r3, r2
 666 002e 43D1     		bne	.L33
 306:Core/Src/stm32h7xx_hal_msp.c ****   {
 307:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 308:Core/Src/stm32h7xx_hal_msp.c **** 
 309:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 310:Core/Src/stm32h7xx_hal_msp.c **** 
 311:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 312:Core/Src/stm32h7xx_hal_msp.c ****   */
 313:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 667              		.loc 1 313 46
 668 0030 0823     		movs	r3, #8
 669 0032 BB61     		str	r3, [r7, #24]
 314:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 670              		.loc 1 314 46
 671 0034 0023     		movs	r3, #0
 672 0036 C7F89830 		str	r3, [r7, #152]
 315:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 673              		.loc 1 315 9
 674 003a 07F11803 		add	r3, r7, #24
 675 003e 1846     		mov	r0, r3
 676 0040 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 677 0044 0346     		mov	r3, r0
 678              		.loc 1 315 8
 679 0046 002B     		cmp	r3, #0
 680 0048 01D0     		beq	.L34
 316:Core/Src/stm32h7xx_hal_msp.c ****     {
 317:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 681              		.loc 1 317 7
 682 004a FFF7FEFF 		bl	Error_Handler
 683              	.L34:
 684              	.LBB11:
 318:Core/Src/stm32h7xx_hal_msp.c ****     }
 319:Core/Src/stm32h7xx_hal_msp.c **** 
 320:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 685              		.loc 1 320 5
 686 004e 414B     		ldr	r3, .L38+4
 687 0050 D3F8E030 		ldr	r3, [r3, #224]
 688 0054 3F4A     		ldr	r2, .L38+4
 689 0056 43F00203 		orr	r3, r3, #2
 690 005a C2F8E030 		str	r3, [r2, #224]
 691 005e 3D4B     		ldr	r3, .L38+4
 692 0060 D3F8E030 		ldr	r3, [r3, #224]
 693 0064 03F00203 		and	r3, r3, #2
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 19


 694 0068 7B61     		str	r3, [r7, #20]
 695 006a 7B69     		ldr	r3, [r7, #20]
 696              	.LBE11:
 321:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 322:Core/Src/stm32h7xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 323:Core/Src/stm32h7xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 324:Core/Src/stm32h7xx_hal_msp.c ****     */
 325:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 697              		.loc 1 325 25
 698 006c 4FF44073 		mov	r3, #768
 699 0070 C7F8D430 		str	r3, [r7, #212]
 326:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 700              		.loc 1 326 26
 701 0074 1223     		movs	r3, #18
 702 0076 C7F8D830 		str	r3, [r7, #216]
 327:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 703              		.loc 1 327 26
 704 007a 0123     		movs	r3, #1
 705 007c C7F8DC30 		str	r3, [r7, #220]
 328:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 706              		.loc 1 328 27
 707 0080 0023     		movs	r3, #0
 708 0082 C7F8E030 		str	r3, [r7, #224]
 329:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 709              		.loc 1 329 31
 710 0086 0423     		movs	r3, #4
 711 0088 C7F8E430 		str	r3, [r7, #228]
 330:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 712              		.loc 1 330 5
 713 008c 07F1D403 		add	r3, r7, #212
 714 0090 1946     		mov	r1, r3
 715 0092 3148     		ldr	r0, .L38+8
 716 0094 FFF7FEFF 		bl	HAL_GPIO_Init
 717              	.LBB12:
 331:Core/Src/stm32h7xx_hal_msp.c **** 
 332:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 333:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 718              		.loc 1 333 5
 719 0098 2E4B     		ldr	r3, .L38+4
 720 009a D3F8E830 		ldr	r3, [r3, #232]
 721 009e 2D4A     		ldr	r2, .L38+4
 722 00a0 43F40013 		orr	r3, r3, #2097152
 723 00a4 C2F8E830 		str	r3, [r2, #232]
 724 00a8 2A4B     		ldr	r3, .L38+4
 725 00aa D3F8E830 		ldr	r3, [r3, #232]
 726 00ae 03F40013 		and	r3, r3, #2097152
 727 00b2 3B61     		str	r3, [r7, #16]
 728 00b4 3B69     		ldr	r3, [r7, #16]
 729              	.LBE12:
 334:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 335:Core/Src/stm32h7xx_hal_msp.c **** 
 336:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 337:Core/Src/stm32h7xx_hal_msp.c ****   }
 338:Core/Src/stm32h7xx_hal_msp.c ****   else if(hi2c->Instance==I2C4)
 339:Core/Src/stm32h7xx_hal_msp.c ****   {
 340:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C4_MspInit 0 */
 341:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 20


 342:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END I2C4_MspInit 0 */
 343:Core/Src/stm32h7xx_hal_msp.c **** 
 344:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 345:Core/Src/stm32h7xx_hal_msp.c ****   */
 346:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 347:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 348:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 349:Core/Src/stm32h7xx_hal_msp.c ****     {
 350:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 351:Core/Src/stm32h7xx_hal_msp.c ****     }
 352:Core/Src/stm32h7xx_hal_msp.c **** 
 353:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 354:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C4 GPIO Configuration
 355:Core/Src/stm32h7xx_hal_msp.c ****     PD12     ------> I2C4_SCL
 356:Core/Src/stm32h7xx_hal_msp.c ****     PD13     ------> I2C4_SDA
 357:Core/Src/stm32h7xx_hal_msp.c ****     */
 358:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 359:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 360:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 361:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 362:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 363:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 364:Core/Src/stm32h7xx_hal_msp.c **** 
 365:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 366:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_I2C4_CLK_ENABLE();
 367:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C4_MspInit 1 */
 368:Core/Src/stm32h7xx_hal_msp.c **** 
 369:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END I2C4_MspInit 1 */
 370:Core/Src/stm32h7xx_hal_msp.c ****   }
 371:Core/Src/stm32h7xx_hal_msp.c **** 
 372:Core/Src/stm32h7xx_hal_msp.c **** }
 730              		.loc 1 372 1
 731 00b6 47E0     		b	.L37
 732              	.L33:
 338:Core/Src/stm32h7xx_hal_msp.c ****   {
 733              		.loc 1 338 15
 734 00b8 7B68     		ldr	r3, [r7, #4]
 735 00ba 1B68     		ldr	r3, [r3]
 338:Core/Src/stm32h7xx_hal_msp.c ****   {
 736              		.loc 1 338 10
 737 00bc 274A     		ldr	r2, .L38+12
 738 00be 9342     		cmp	r3, r2
 739 00c0 42D1     		bne	.L37
 346:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 740              		.loc 1 346 46
 741 00c2 1023     		movs	r3, #16
 742 00c4 BB61     		str	r3, [r7, #24]
 347:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 743              		.loc 1 347 44
 744 00c6 0023     		movs	r3, #0
 745 00c8 C7F8AC30 		str	r3, [r7, #172]
 348:Core/Src/stm32h7xx_hal_msp.c ****     {
 746              		.loc 1 348 9
 747 00cc 07F11803 		add	r3, r7, #24
 748 00d0 1846     		mov	r0, r3
 749 00d2 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 750 00d6 0346     		mov	r3, r0
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 21


 348:Core/Src/stm32h7xx_hal_msp.c ****     {
 751              		.loc 1 348 8
 752 00d8 002B     		cmp	r3, #0
 753 00da 01D0     		beq	.L36
 350:Core/Src/stm32h7xx_hal_msp.c ****     }
 754              		.loc 1 350 7
 755 00dc FFF7FEFF 		bl	Error_Handler
 756              	.L36:
 757              	.LBB13:
 353:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C4 GPIO Configuration
 758              		.loc 1 353 5
 759 00e0 1C4B     		ldr	r3, .L38+4
 760 00e2 D3F8E030 		ldr	r3, [r3, #224]
 761 00e6 1B4A     		ldr	r2, .L38+4
 762 00e8 43F00803 		orr	r3, r3, #8
 763 00ec C2F8E030 		str	r3, [r2, #224]
 764 00f0 184B     		ldr	r3, .L38+4
 765 00f2 D3F8E030 		ldr	r3, [r3, #224]
 766 00f6 03F00803 		and	r3, r3, #8
 767 00fa FB60     		str	r3, [r7, #12]
 768 00fc FB68     		ldr	r3, [r7, #12]
 769              	.LBE13:
 358:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 770              		.loc 1 358 25
 771 00fe 4FF44053 		mov	r3, #12288
 772 0102 C7F8D430 		str	r3, [r7, #212]
 359:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 773              		.loc 1 359 26
 774 0106 1223     		movs	r3, #18
 775 0108 C7F8D830 		str	r3, [r7, #216]
 360:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 776              		.loc 1 360 26
 777 010c 0123     		movs	r3, #1
 778 010e C7F8DC30 		str	r3, [r7, #220]
 361:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 779              		.loc 1 361 27
 780 0112 0023     		movs	r3, #0
 781 0114 C7F8E030 		str	r3, [r7, #224]
 362:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 782              		.loc 1 362 31
 783 0118 0423     		movs	r3, #4
 784 011a C7F8E430 		str	r3, [r7, #228]
 363:Core/Src/stm32h7xx_hal_msp.c **** 
 785              		.loc 1 363 5
 786 011e 07F1D403 		add	r3, r7, #212
 787 0122 1946     		mov	r1, r3
 788 0124 0E48     		ldr	r0, .L38+16
 789 0126 FFF7FEFF 		bl	HAL_GPIO_Init
 790              	.LBB14:
 366:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C4_MspInit 1 */
 791              		.loc 1 366 5
 792 012a 0A4B     		ldr	r3, .L38+4
 793 012c D3F8F430 		ldr	r3, [r3, #244]
 794 0130 084A     		ldr	r2, .L38+4
 795 0132 43F08003 		orr	r3, r3, #128
 796 0136 C2F8F430 		str	r3, [r2, #244]
 797 013a 064B     		ldr	r3, .L38+4
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 22


 798 013c D3F8F430 		ldr	r3, [r3, #244]
 799 0140 03F08003 		and	r3, r3, #128
 800 0144 BB60     		str	r3, [r7, #8]
 801 0146 BB68     		ldr	r3, [r7, #8]
 802              	.L37:
 803              	.LBE14:
 804              		.loc 1 372 1
 805 0148 00BF     		nop
 806 014a E837     		adds	r7, r7, #232
 807              	.LCFI29:
 808              		.cfi_def_cfa_offset 8
 809 014c BD46     		mov	sp, r7
 810              	.LCFI30:
 811              		.cfi_def_cfa_register 13
 812              		@ sp needed
 813 014e 80BD     		pop	{r7, pc}
 814              	.L39:
 815              		.align	2
 816              	.L38:
 817 0150 00540040 		.word	1073763328
 818 0154 00440258 		.word	1476543488
 819 0158 00040258 		.word	1476527104
 820 015c 001C0058 		.word	1476402176
 821 0160 000C0258 		.word	1476529152
 822              		.cfi_endproc
 823              	.LFE338:
 825              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 826              		.align	1
 827              		.global	HAL_I2C_MspDeInit
 828              		.syntax unified
 829              		.thumb
 830              		.thumb_func
 832              	HAL_I2C_MspDeInit:
 833              	.LFB339:
 373:Core/Src/stm32h7xx_hal_msp.c **** 
 374:Core/Src/stm32h7xx_hal_msp.c **** /**
 375:Core/Src/stm32h7xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 376:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 377:Core/Src/stm32h7xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 378:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 379:Core/Src/stm32h7xx_hal_msp.c **** */
 380:Core/Src/stm32h7xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 381:Core/Src/stm32h7xx_hal_msp.c **** {
 834              		.loc 1 381 1
 835              		.cfi_startproc
 836              		@ args = 0, pretend = 0, frame = 8
 837              		@ frame_needed = 1, uses_anonymous_args = 0
 838 0000 80B5     		push	{r7, lr}
 839              	.LCFI31:
 840              		.cfi_def_cfa_offset 8
 841              		.cfi_offset 7, -8
 842              		.cfi_offset 14, -4
 843 0002 82B0     		sub	sp, sp, #8
 844              	.LCFI32:
 845              		.cfi_def_cfa_offset 16
 846 0004 00AF     		add	r7, sp, #0
 847              	.LCFI33:
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 23


 848              		.cfi_def_cfa_register 7
 849 0006 7860     		str	r0, [r7, #4]
 382:Core/Src/stm32h7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 850              		.loc 1 382 10
 851 0008 7B68     		ldr	r3, [r7, #4]
 852 000a 1B68     		ldr	r3, [r3]
 853              		.loc 1 382 5
 854 000c 184A     		ldr	r2, .L44
 855 000e 9342     		cmp	r3, r2
 856 0010 12D1     		bne	.L41
 383:Core/Src/stm32h7xx_hal_msp.c ****   {
 384:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 385:Core/Src/stm32h7xx_hal_msp.c **** 
 386:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 387:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 388:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 857              		.loc 1 388 5
 858 0012 184B     		ldr	r3, .L44+4
 859 0014 D3F8E830 		ldr	r3, [r3, #232]
 860 0018 164A     		ldr	r2, .L44+4
 861 001a 23F40013 		bic	r3, r3, #2097152
 862 001e C2F8E830 		str	r3, [r2, #232]
 389:Core/Src/stm32h7xx_hal_msp.c **** 
 390:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 391:Core/Src/stm32h7xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 392:Core/Src/stm32h7xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 393:Core/Src/stm32h7xx_hal_msp.c ****     */
 394:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 863              		.loc 1 394 5
 864 0022 4FF48071 		mov	r1, #256
 865 0026 1448     		ldr	r0, .L44+8
 866 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 395:Core/Src/stm32h7xx_hal_msp.c **** 
 396:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 867              		.loc 1 396 5
 868 002c 4FF40071 		mov	r1, #512
 869 0030 1148     		ldr	r0, .L44+8
 870 0032 FFF7FEFF 		bl	HAL_GPIO_DeInit
 397:Core/Src/stm32h7xx_hal_msp.c **** 
 398:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 399:Core/Src/stm32h7xx_hal_msp.c **** 
 400:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 401:Core/Src/stm32h7xx_hal_msp.c ****   }
 402:Core/Src/stm32h7xx_hal_msp.c ****   else if(hi2c->Instance==I2C4)
 403:Core/Src/stm32h7xx_hal_msp.c ****   {
 404:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C4_MspDeInit 0 */
 405:Core/Src/stm32h7xx_hal_msp.c **** 
 406:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END I2C4_MspDeInit 0 */
 407:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 408:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_I2C4_CLK_DISABLE();
 409:Core/Src/stm32h7xx_hal_msp.c **** 
 410:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C4 GPIO Configuration
 411:Core/Src/stm32h7xx_hal_msp.c ****     PD12     ------> I2C4_SCL
 412:Core/Src/stm32h7xx_hal_msp.c ****     PD13     ------> I2C4_SDA
 413:Core/Src/stm32h7xx_hal_msp.c ****     */
 414:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_12);
 415:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 24


 416:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_13);
 417:Core/Src/stm32h7xx_hal_msp.c **** 
 418:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C4_MspDeInit 1 */
 419:Core/Src/stm32h7xx_hal_msp.c **** 
 420:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END I2C4_MspDeInit 1 */
 421:Core/Src/stm32h7xx_hal_msp.c ****   }
 422:Core/Src/stm32h7xx_hal_msp.c **** 
 423:Core/Src/stm32h7xx_hal_msp.c **** }
 871              		.loc 1 423 1
 872 0036 16E0     		b	.L43
 873              	.L41:
 402:Core/Src/stm32h7xx_hal_msp.c ****   {
 874              		.loc 1 402 15
 875 0038 7B68     		ldr	r3, [r7, #4]
 876 003a 1B68     		ldr	r3, [r3]
 402:Core/Src/stm32h7xx_hal_msp.c ****   {
 877              		.loc 1 402 10
 878 003c 0F4A     		ldr	r2, .L44+12
 879 003e 9342     		cmp	r3, r2
 880 0040 11D1     		bne	.L43
 408:Core/Src/stm32h7xx_hal_msp.c **** 
 881              		.loc 1 408 5
 882 0042 0C4B     		ldr	r3, .L44+4
 883 0044 D3F8F430 		ldr	r3, [r3, #244]
 884 0048 0A4A     		ldr	r2, .L44+4
 885 004a 23F08003 		bic	r3, r3, #128
 886 004e C2F8F430 		str	r3, [r2, #244]
 414:Core/Src/stm32h7xx_hal_msp.c **** 
 887              		.loc 1 414 5
 888 0052 4FF48051 		mov	r1, #4096
 889 0056 0A48     		ldr	r0, .L44+16
 890 0058 FFF7FEFF 		bl	HAL_GPIO_DeInit
 416:Core/Src/stm32h7xx_hal_msp.c **** 
 891              		.loc 1 416 5
 892 005c 4FF40051 		mov	r1, #8192
 893 0060 0748     		ldr	r0, .L44+16
 894 0062 FFF7FEFF 		bl	HAL_GPIO_DeInit
 895              	.L43:
 896              		.loc 1 423 1
 897 0066 00BF     		nop
 898 0068 0837     		adds	r7, r7, #8
 899              	.LCFI34:
 900              		.cfi_def_cfa_offset 8
 901 006a BD46     		mov	sp, r7
 902              	.LCFI35:
 903              		.cfi_def_cfa_register 13
 904              		@ sp needed
 905 006c 80BD     		pop	{r7, pc}
 906              	.L45:
 907 006e 00BF     		.align	2
 908              	.L44:
 909 0070 00540040 		.word	1073763328
 910 0074 00440258 		.word	1476543488
 911 0078 00040258 		.word	1476527104
 912 007c 001C0058 		.word	1476402176
 913 0080 000C0258 		.word	1476529152
 914              		.cfi_endproc
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 25


 915              	.LFE339:
 917              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 918              		.align	1
 919              		.global	HAL_SPI_MspInit
 920              		.syntax unified
 921              		.thumb
 922              		.thumb_func
 924              	HAL_SPI_MspInit:
 925              	.LFB340:
 424:Core/Src/stm32h7xx_hal_msp.c **** 
 425:Core/Src/stm32h7xx_hal_msp.c **** /**
 426:Core/Src/stm32h7xx_hal_msp.c **** * @brief SPI MSP Initialization
 427:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 428:Core/Src/stm32h7xx_hal_msp.c **** * @param hspi: SPI handle pointer
 429:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 430:Core/Src/stm32h7xx_hal_msp.c **** */
 431:Core/Src/stm32h7xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 432:Core/Src/stm32h7xx_hal_msp.c **** {
 926              		.loc 1 432 1
 927              		.cfi_startproc
 928              		@ args = 0, pretend = 0, frame = 224
 929              		@ frame_needed = 1, uses_anonymous_args = 0
 930 0000 80B5     		push	{r7, lr}
 931              	.LCFI36:
 932              		.cfi_def_cfa_offset 8
 933              		.cfi_offset 7, -8
 934              		.cfi_offset 14, -4
 935 0002 B8B0     		sub	sp, sp, #224
 936              	.LCFI37:
 937              		.cfi_def_cfa_offset 232
 938 0004 00AF     		add	r7, sp, #0
 939              	.LCFI38:
 940              		.cfi_def_cfa_register 7
 941 0006 7860     		str	r0, [r7, #4]
 433:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 942              		.loc 1 433 20
 943 0008 07F1CC03 		add	r3, r7, #204
 944 000c 0022     		movs	r2, #0
 945 000e 1A60     		str	r2, [r3]
 946 0010 5A60     		str	r2, [r3, #4]
 947 0012 9A60     		str	r2, [r3, #8]
 948 0014 DA60     		str	r2, [r3, #12]
 949 0016 1A61     		str	r2, [r3, #16]
 434:Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 950              		.loc 1 434 28
 951 0018 07F11003 		add	r3, r7, #16
 952 001c BC22     		movs	r2, #188
 953 001e 0021     		movs	r1, #0
 954 0020 1846     		mov	r0, r3
 955 0022 FFF7FEFF 		bl	memset
 435:Core/Src/stm32h7xx_hal_msp.c ****   if(hspi->Instance==SPI5)
 956              		.loc 1 435 10
 957 0026 7B68     		ldr	r3, [r7, #4]
 958 0028 1B68     		ldr	r3, [r3]
 959              		.loc 1 435 5
 960 002a 254A     		ldr	r2, .L50
 961 002c 9342     		cmp	r3, r2
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 26


 962 002e 42D1     		bne	.L49
 436:Core/Src/stm32h7xx_hal_msp.c ****   {
 437:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI5_MspInit 0 */
 438:Core/Src/stm32h7xx_hal_msp.c **** 
 439:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI5_MspInit 0 */
 440:Core/Src/stm32h7xx_hal_msp.c **** 
 441:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 442:Core/Src/stm32h7xx_hal_msp.c ****   */
 443:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI5;
 963              		.loc 1 443 46
 964 0030 4FF40053 		mov	r3, #8192
 965 0034 3B61     		str	r3, [r7, #16]
 444:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 966              		.loc 1 444 45
 967 0036 0023     		movs	r3, #0
 968 0038 3B67     		str	r3, [r7, #112]
 445:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 969              		.loc 1 445 9
 970 003a 07F11003 		add	r3, r7, #16
 971 003e 1846     		mov	r0, r3
 972 0040 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 973 0044 0346     		mov	r3, r0
 974              		.loc 1 445 8
 975 0046 002B     		cmp	r3, #0
 976 0048 01D0     		beq	.L48
 446:Core/Src/stm32h7xx_hal_msp.c ****     {
 447:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 977              		.loc 1 447 7
 978 004a FFF7FEFF 		bl	Error_Handler
 979              	.L48:
 980              	.LBB15:
 448:Core/Src/stm32h7xx_hal_msp.c ****     }
 449:Core/Src/stm32h7xx_hal_msp.c **** 
 450:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 451:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_SPI5_CLK_ENABLE();
 981              		.loc 1 451 5
 982 004e 1D4B     		ldr	r3, .L50+4
 983 0050 D3F8F030 		ldr	r3, [r3, #240]
 984 0054 1B4A     		ldr	r2, .L50+4
 985 0056 43F48013 		orr	r3, r3, #1048576
 986 005a C2F8F030 		str	r3, [r2, #240]
 987 005e 194B     		ldr	r3, .L50+4
 988 0060 D3F8F030 		ldr	r3, [r3, #240]
 989 0064 03F48013 		and	r3, r3, #1048576
 990 0068 FB60     		str	r3, [r7, #12]
 991 006a FB68     		ldr	r3, [r7, #12]
 992              	.LBE15:
 993              	.LBB16:
 452:Core/Src/stm32h7xx_hal_msp.c **** 
 453:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 994              		.loc 1 453 5
 995 006c 154B     		ldr	r3, .L50+4
 996 006e D3F8E030 		ldr	r3, [r3, #224]
 997 0072 144A     		ldr	r2, .L50+4
 998 0074 43F02003 		orr	r3, r3, #32
 999 0078 C2F8E030 		str	r3, [r2, #224]
 1000 007c 114B     		ldr	r3, .L50+4
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 27


 1001 007e D3F8E030 		ldr	r3, [r3, #224]
 1002 0082 03F02003 		and	r3, r3, #32
 1003 0086 BB60     		str	r3, [r7, #8]
 1004 0088 BB68     		ldr	r3, [r7, #8]
 1005              	.LBE16:
 454:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI5 GPIO Configuration
 455:Core/Src/stm32h7xx_hal_msp.c ****     PF6     ------> SPI5_NSS
 456:Core/Src/stm32h7xx_hal_msp.c ****     PF7     ------> SPI5_SCK
 457:Core/Src/stm32h7xx_hal_msp.c ****     PF8     ------> SPI5_MISO
 458:Core/Src/stm32h7xx_hal_msp.c ****     PF9     ------> SPI5_MOSI
 459:Core/Src/stm32h7xx_hal_msp.c ****     */
 460:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 1006              		.loc 1 460 25
 1007 008a 4FF47073 		mov	r3, #960
 1008 008e C7F8CC30 		str	r3, [r7, #204]
 461:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1009              		.loc 1 461 26
 1010 0092 0223     		movs	r3, #2
 1011 0094 C7F8D030 		str	r3, [r7, #208]
 462:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1012              		.loc 1 462 26
 1013 0098 0023     		movs	r3, #0
 1014 009a C7F8D430 		str	r3, [r7, #212]
 463:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1015              		.loc 1 463 27
 1016 009e 0023     		movs	r3, #0
 1017 00a0 C7F8D830 		str	r3, [r7, #216]
 464:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 1018              		.loc 1 464 31
 1019 00a4 0523     		movs	r3, #5
 1020 00a6 C7F8DC30 		str	r3, [r7, #220]
 465:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 1021              		.loc 1 465 5
 1022 00aa 07F1CC03 		add	r3, r7, #204
 1023 00ae 1946     		mov	r1, r3
 1024 00b0 0548     		ldr	r0, .L50+8
 1025 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 1026              	.L49:
 466:Core/Src/stm32h7xx_hal_msp.c **** 
 467:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI5_MspInit 1 */
 468:Core/Src/stm32h7xx_hal_msp.c **** 
 469:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI5_MspInit 1 */
 470:Core/Src/stm32h7xx_hal_msp.c ****   }
 471:Core/Src/stm32h7xx_hal_msp.c **** 
 472:Core/Src/stm32h7xx_hal_msp.c **** }
 1027              		.loc 1 472 1
 1028 00b6 00BF     		nop
 1029 00b8 E037     		adds	r7, r7, #224
 1030              	.LCFI39:
 1031              		.cfi_def_cfa_offset 8
 1032 00ba BD46     		mov	sp, r7
 1033              	.LCFI40:
 1034              		.cfi_def_cfa_register 13
 1035              		@ sp needed
 1036 00bc 80BD     		pop	{r7, pc}
 1037              	.L51:
 1038 00be 00BF     		.align	2
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 28


 1039              	.L50:
 1040 00c0 00500140 		.word	1073827840
 1041 00c4 00440258 		.word	1476543488
 1042 00c8 00140258 		.word	1476531200
 1043              		.cfi_endproc
 1044              	.LFE340:
 1046              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 1047              		.align	1
 1048              		.global	HAL_SPI_MspDeInit
 1049              		.syntax unified
 1050              		.thumb
 1051              		.thumb_func
 1053              	HAL_SPI_MspDeInit:
 1054              	.LFB341:
 473:Core/Src/stm32h7xx_hal_msp.c **** 
 474:Core/Src/stm32h7xx_hal_msp.c **** /**
 475:Core/Src/stm32h7xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 476:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 477:Core/Src/stm32h7xx_hal_msp.c **** * @param hspi: SPI handle pointer
 478:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 479:Core/Src/stm32h7xx_hal_msp.c **** */
 480:Core/Src/stm32h7xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 481:Core/Src/stm32h7xx_hal_msp.c **** {
 1055              		.loc 1 481 1
 1056              		.cfi_startproc
 1057              		@ args = 0, pretend = 0, frame = 8
 1058              		@ frame_needed = 1, uses_anonymous_args = 0
 1059 0000 80B5     		push	{r7, lr}
 1060              	.LCFI41:
 1061              		.cfi_def_cfa_offset 8
 1062              		.cfi_offset 7, -8
 1063              		.cfi_offset 14, -4
 1064 0002 82B0     		sub	sp, sp, #8
 1065              	.LCFI42:
 1066              		.cfi_def_cfa_offset 16
 1067 0004 00AF     		add	r7, sp, #0
 1068              	.LCFI43:
 1069              		.cfi_def_cfa_register 7
 1070 0006 7860     		str	r0, [r7, #4]
 482:Core/Src/stm32h7xx_hal_msp.c ****   if(hspi->Instance==SPI5)
 1071              		.loc 1 482 10
 1072 0008 7B68     		ldr	r3, [r7, #4]
 1073 000a 1B68     		ldr	r3, [r3]
 1074              		.loc 1 482 5
 1075 000c 094A     		ldr	r2, .L55
 1076 000e 9342     		cmp	r3, r2
 1077 0010 0CD1     		bne	.L54
 483:Core/Src/stm32h7xx_hal_msp.c ****   {
 484:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI5_MspDeInit 0 */
 485:Core/Src/stm32h7xx_hal_msp.c **** 
 486:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI5_MspDeInit 0 */
 487:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 488:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_SPI5_CLK_DISABLE();
 1078              		.loc 1 488 5
 1079 0012 094B     		ldr	r3, .L55+4
 1080 0014 D3F8F030 		ldr	r3, [r3, #240]
 1081 0018 074A     		ldr	r2, .L55+4
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 29


 1082 001a 23F48013 		bic	r3, r3, #1048576
 1083 001e C2F8F030 		str	r3, [r2, #240]
 489:Core/Src/stm32h7xx_hal_msp.c **** 
 490:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI5 GPIO Configuration
 491:Core/Src/stm32h7xx_hal_msp.c ****     PF6     ------> SPI5_NSS
 492:Core/Src/stm32h7xx_hal_msp.c ****     PF7     ------> SPI5_SCK
 493:Core/Src/stm32h7xx_hal_msp.c ****     PF8     ------> SPI5_MISO
 494:Core/Src/stm32h7xx_hal_msp.c ****     PF9     ------> SPI5_MOSI
 495:Core/Src/stm32h7xx_hal_msp.c ****     */
 496:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOF, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9);
 1084              		.loc 1 496 5
 1085 0022 4FF47071 		mov	r1, #960
 1086 0026 0548     		ldr	r0, .L55+8
 1087 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1088              	.L54:
 497:Core/Src/stm32h7xx_hal_msp.c **** 
 498:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI5_MspDeInit 1 */
 499:Core/Src/stm32h7xx_hal_msp.c **** 
 500:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI5_MspDeInit 1 */
 501:Core/Src/stm32h7xx_hal_msp.c ****   }
 502:Core/Src/stm32h7xx_hal_msp.c **** 
 503:Core/Src/stm32h7xx_hal_msp.c **** }
 1089              		.loc 1 503 1
 1090 002c 00BF     		nop
 1091 002e 0837     		adds	r7, r7, #8
 1092              	.LCFI44:
 1093              		.cfi_def_cfa_offset 8
 1094 0030 BD46     		mov	sp, r7
 1095              	.LCFI45:
 1096              		.cfi_def_cfa_register 13
 1097              		@ sp needed
 1098 0032 80BD     		pop	{r7, pc}
 1099              	.L56:
 1100              		.align	2
 1101              	.L55:
 1102 0034 00500140 		.word	1073827840
 1103 0038 00440258 		.word	1476543488
 1104 003c 00140258 		.word	1476531200
 1105              		.cfi_endproc
 1106              	.LFE341:
 1108              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 1109              		.align	1
 1110              		.global	HAL_TIM_Base_MspInit
 1111              		.syntax unified
 1112              		.thumb
 1113              		.thumb_func
 1115              	HAL_TIM_Base_MspInit:
 1116              	.LFB342:
 504:Core/Src/stm32h7xx_hal_msp.c **** 
 505:Core/Src/stm32h7xx_hal_msp.c **** /**
 506:Core/Src/stm32h7xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 507:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 508:Core/Src/stm32h7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 509:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 510:Core/Src/stm32h7xx_hal_msp.c **** */
 511:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 512:Core/Src/stm32h7xx_hal_msp.c **** {
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 30


 1117              		.loc 1 512 1
 1118              		.cfi_startproc
 1119              		@ args = 0, pretend = 0, frame = 24
 1120              		@ frame_needed = 1, uses_anonymous_args = 0
 1121 0000 80B5     		push	{r7, lr}
 1122              	.LCFI46:
 1123              		.cfi_def_cfa_offset 8
 1124              		.cfi_offset 7, -8
 1125              		.cfi_offset 14, -4
 1126 0002 86B0     		sub	sp, sp, #24
 1127              	.LCFI47:
 1128              		.cfi_def_cfa_offset 32
 1129 0004 00AF     		add	r7, sp, #0
 1130              	.LCFI48:
 1131              		.cfi_def_cfa_register 7
 1132 0006 7860     		str	r0, [r7, #4]
 513:Core/Src/stm32h7xx_hal_msp.c ****   if(htim_base->Instance==TIM5)
 1133              		.loc 1 513 15
 1134 0008 7B68     		ldr	r3, [r7, #4]
 1135 000a 1B68     		ldr	r3, [r3]
 1136              		.loc 1 513 5
 1137 000c 364A     		ldr	r2, .L63
 1138 000e 9342     		cmp	r3, r2
 1139 0010 0FD1     		bne	.L58
 1140              	.LBB17:
 514:Core/Src/stm32h7xx_hal_msp.c ****   {
 515:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 516:Core/Src/stm32h7xx_hal_msp.c **** 
 517:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 0 */
 518:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 519:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 1141              		.loc 1 519 5
 1142 0012 364B     		ldr	r3, .L63+4
 1143 0014 D3F8E830 		ldr	r3, [r3, #232]
 1144 0018 344A     		ldr	r2, .L63+4
 1145 001a 43F00803 		orr	r3, r3, #8
 1146 001e C2F8E830 		str	r3, [r2, #232]
 1147 0022 324B     		ldr	r3, .L63+4
 1148 0024 D3F8E830 		ldr	r3, [r3, #232]
 1149 0028 03F00803 		and	r3, r3, #8
 1150 002c 7B61     		str	r3, [r7, #20]
 1151 002e 7B69     		ldr	r3, [r7, #20]
 1152              	.LBE17:
 520:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 521:Core/Src/stm32h7xx_hal_msp.c **** 
 522:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 1 */
 523:Core/Src/stm32h7xx_hal_msp.c ****   }
 524:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim_base->Instance==TIM15)
 525:Core/Src/stm32h7xx_hal_msp.c ****   {
 526:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 0 */
 527:Core/Src/stm32h7xx_hal_msp.c **** 
 528:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM15_MspInit 0 */
 529:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 530:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM15_CLK_ENABLE();
 531:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM15 interrupt Init */
 532:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM15_IRQn, 14, 0);
 533:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM15_IRQn);
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 31


 534:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 535:Core/Src/stm32h7xx_hal_msp.c **** 
 536:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM15_MspInit 1 */
 537:Core/Src/stm32h7xx_hal_msp.c ****   }
 538:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim_base->Instance==TIM16)
 539:Core/Src/stm32h7xx_hal_msp.c ****   {
 540:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 0 */
 541:Core/Src/stm32h7xx_hal_msp.c **** 
 542:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 0 */
 543:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 544:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_ENABLE();
 545:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt Init */
 546:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM16_IRQn, 12, 0);
 547:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM16_IRQn);
 548:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 549:Core/Src/stm32h7xx_hal_msp.c **** 
 550:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 1 */
 551:Core/Src/stm32h7xx_hal_msp.c ****   }
 552:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim_base->Instance==TIM17)
 553:Core/Src/stm32h7xx_hal_msp.c ****   {
 554:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 0 */
 555:Core/Src/stm32h7xx_hal_msp.c **** 
 556:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 0 */
 557:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 558:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM17_CLK_ENABLE();
 559:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt Init */
 560:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM17_IRQn, 13, 0);
 561:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM17_IRQn);
 562:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 563:Core/Src/stm32h7xx_hal_msp.c **** 
 564:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 1 */
 565:Core/Src/stm32h7xx_hal_msp.c ****   }
 566:Core/Src/stm32h7xx_hal_msp.c **** 
 567:Core/Src/stm32h7xx_hal_msp.c **** }
 1153              		.loc 1 567 1
 1154 0030 55E0     		b	.L62
 1155              	.L58:
 524:Core/Src/stm32h7xx_hal_msp.c ****   {
 1156              		.loc 1 524 20
 1157 0032 7B68     		ldr	r3, [r7, #4]
 1158 0034 1B68     		ldr	r3, [r3]
 524:Core/Src/stm32h7xx_hal_msp.c ****   {
 1159              		.loc 1 524 10
 1160 0036 2E4A     		ldr	r2, .L63+8
 1161 0038 9342     		cmp	r3, r2
 1162 003a 17D1     		bne	.L60
 1163              	.LBB18:
 530:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM15 interrupt Init */
 1164              		.loc 1 530 5
 1165 003c 2B4B     		ldr	r3, .L63+4
 1166 003e D3F8F030 		ldr	r3, [r3, #240]
 1167 0042 2A4A     		ldr	r2, .L63+4
 1168 0044 43F48033 		orr	r3, r3, #65536
 1169 0048 C2F8F030 		str	r3, [r2, #240]
 1170 004c 274B     		ldr	r3, .L63+4
 1171 004e D3F8F030 		ldr	r3, [r3, #240]
 1172 0052 03F48033 		and	r3, r3, #65536
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 32


 1173 0056 3B61     		str	r3, [r7, #16]
 1174 0058 3B69     		ldr	r3, [r7, #16]
 1175              	.LBE18:
 532:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM15_IRQn);
 1176              		.loc 1 532 5
 1177 005a 0022     		movs	r2, #0
 1178 005c 0E21     		movs	r1, #14
 1179 005e 7420     		movs	r0, #116
 1180 0060 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 533:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 1181              		.loc 1 533 5
 1182 0064 7420     		movs	r0, #116
 1183 0066 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1184              		.loc 1 567 1
 1185 006a 38E0     		b	.L62
 1186              	.L60:
 538:Core/Src/stm32h7xx_hal_msp.c ****   {
 1187              		.loc 1 538 20
 1188 006c 7B68     		ldr	r3, [r7, #4]
 1189 006e 1B68     		ldr	r3, [r3]
 538:Core/Src/stm32h7xx_hal_msp.c ****   {
 1190              		.loc 1 538 10
 1191 0070 204A     		ldr	r2, .L63+12
 1192 0072 9342     		cmp	r3, r2
 1193 0074 17D1     		bne	.L61
 1194              	.LBB19:
 544:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt Init */
 1195              		.loc 1 544 5
 1196 0076 1D4B     		ldr	r3, .L63+4
 1197 0078 D3F8F030 		ldr	r3, [r3, #240]
 1198 007c 1B4A     		ldr	r2, .L63+4
 1199 007e 43F40033 		orr	r3, r3, #131072
 1200 0082 C2F8F030 		str	r3, [r2, #240]
 1201 0086 194B     		ldr	r3, .L63+4
 1202 0088 D3F8F030 		ldr	r3, [r3, #240]
 1203 008c 03F40033 		and	r3, r3, #131072
 1204 0090 FB60     		str	r3, [r7, #12]
 1205 0092 FB68     		ldr	r3, [r7, #12]
 1206              	.LBE19:
 546:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM16_IRQn);
 1207              		.loc 1 546 5
 1208 0094 0022     		movs	r2, #0
 1209 0096 0C21     		movs	r1, #12
 1210 0098 7520     		movs	r0, #117
 1211 009a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 547:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 1212              		.loc 1 547 5
 1213 009e 7520     		movs	r0, #117
 1214 00a0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1215              		.loc 1 567 1
 1216 00a4 1BE0     		b	.L62
 1217              	.L61:
 552:Core/Src/stm32h7xx_hal_msp.c ****   {
 1218              		.loc 1 552 20
 1219 00a6 7B68     		ldr	r3, [r7, #4]
 1220 00a8 1B68     		ldr	r3, [r3]
 552:Core/Src/stm32h7xx_hal_msp.c ****   {
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 33


 1221              		.loc 1 552 10
 1222 00aa 134A     		ldr	r2, .L63+16
 1223 00ac 9342     		cmp	r3, r2
 1224 00ae 16D1     		bne	.L62
 1225              	.LBB20:
 558:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt Init */
 1226              		.loc 1 558 5
 1227 00b0 0E4B     		ldr	r3, .L63+4
 1228 00b2 D3F8F030 		ldr	r3, [r3, #240]
 1229 00b6 0D4A     		ldr	r2, .L63+4
 1230 00b8 43F48023 		orr	r3, r3, #262144
 1231 00bc C2F8F030 		str	r3, [r2, #240]
 1232 00c0 0A4B     		ldr	r3, .L63+4
 1233 00c2 D3F8F030 		ldr	r3, [r3, #240]
 1234 00c6 03F48023 		and	r3, r3, #262144
 1235 00ca BB60     		str	r3, [r7, #8]
 1236 00cc BB68     		ldr	r3, [r7, #8]
 1237              	.LBE20:
 560:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM17_IRQn);
 1238              		.loc 1 560 5
 1239 00ce 0022     		movs	r2, #0
 1240 00d0 0D21     		movs	r1, #13
 1241 00d2 7620     		movs	r0, #118
 1242 00d4 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 561:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 1243              		.loc 1 561 5
 1244 00d8 7620     		movs	r0, #118
 1245 00da FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1246              	.L62:
 1247              		.loc 1 567 1
 1248 00de 00BF     		nop
 1249 00e0 1837     		adds	r7, r7, #24
 1250              	.LCFI49:
 1251              		.cfi_def_cfa_offset 8
 1252 00e2 BD46     		mov	sp, r7
 1253              	.LCFI50:
 1254              		.cfi_def_cfa_register 13
 1255              		@ sp needed
 1256 00e4 80BD     		pop	{r7, pc}
 1257              	.L64:
 1258 00e6 00BF     		.align	2
 1259              	.L63:
 1260 00e8 000C0040 		.word	1073744896
 1261 00ec 00440258 		.word	1476543488
 1262 00f0 00400140 		.word	1073823744
 1263 00f4 00440140 		.word	1073824768
 1264 00f8 00480140 		.word	1073825792
 1265              		.cfi_endproc
 1266              	.LFE342:
 1268              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 1269              		.align	1
 1270              		.global	HAL_TIM_MspPostInit
 1271              		.syntax unified
 1272              		.thumb
 1273              		.thumb_func
 1275              	HAL_TIM_MspPostInit:
 1276              	.LFB343:
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 34


 568:Core/Src/stm32h7xx_hal_msp.c **** 
 569:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 570:Core/Src/stm32h7xx_hal_msp.c **** {
 1277              		.loc 1 570 1
 1278              		.cfi_startproc
 1279              		@ args = 0, pretend = 0, frame = 32
 1280              		@ frame_needed = 1, uses_anonymous_args = 0
 1281 0000 80B5     		push	{r7, lr}
 1282              	.LCFI51:
 1283              		.cfi_def_cfa_offset 8
 1284              		.cfi_offset 7, -8
 1285              		.cfi_offset 14, -4
 1286 0002 88B0     		sub	sp, sp, #32
 1287              	.LCFI52:
 1288              		.cfi_def_cfa_offset 40
 1289 0004 00AF     		add	r7, sp, #0
 1290              	.LCFI53:
 1291              		.cfi_def_cfa_register 7
 1292 0006 7860     		str	r0, [r7, #4]
 571:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1293              		.loc 1 571 20
 1294 0008 07F10C03 		add	r3, r7, #12
 1295 000c 0022     		movs	r2, #0
 1296 000e 1A60     		str	r2, [r3]
 1297 0010 5A60     		str	r2, [r3, #4]
 1298 0012 9A60     		str	r2, [r3, #8]
 1299 0014 DA60     		str	r2, [r3, #12]
 1300 0016 1A61     		str	r2, [r3, #16]
 572:Core/Src/stm32h7xx_hal_msp.c ****   if(htim->Instance==TIM5)
 1301              		.loc 1 572 10
 1302 0018 7B68     		ldr	r3, [r7, #4]
 1303 001a 1B68     		ldr	r3, [r3]
 1304              		.loc 1 572 5
 1305 001c 124A     		ldr	r2, .L68
 1306 001e 9342     		cmp	r3, r2
 1307 0020 1ED1     		bne	.L67
 1308              	.LBB21:
 573:Core/Src/stm32h7xx_hal_msp.c ****   {
 574:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspPostInit 0 */
 575:Core/Src/stm32h7xx_hal_msp.c **** 
 576:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM5_MspPostInit 0 */
 577:Core/Src/stm32h7xx_hal_msp.c **** 
 578:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1309              		.loc 1 578 5
 1310 0022 124B     		ldr	r3, .L68+4
 1311 0024 D3F8E030 		ldr	r3, [r3, #224]
 1312 0028 104A     		ldr	r2, .L68+4
 1313 002a 43F00103 		orr	r3, r3, #1
 1314 002e C2F8E030 		str	r3, [r2, #224]
 1315 0032 0E4B     		ldr	r3, .L68+4
 1316 0034 D3F8E030 		ldr	r3, [r3, #224]
 1317 0038 03F00103 		and	r3, r3, #1
 1318 003c BB60     		str	r3, [r7, #8]
 1319 003e BB68     		ldr	r3, [r7, #8]
 1320              	.LBE21:
 579:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 580:Core/Src/stm32h7xx_hal_msp.c ****     PA3     ------> TIM5_CH4
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 35


 581:Core/Src/stm32h7xx_hal_msp.c ****     */
 582:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 1321              		.loc 1 582 25
 1322 0040 0823     		movs	r3, #8
 1323 0042 FB60     		str	r3, [r7, #12]
 583:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1324              		.loc 1 583 26
 1325 0044 0223     		movs	r3, #2
 1326 0046 3B61     		str	r3, [r7, #16]
 584:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1327              		.loc 1 584 26
 1328 0048 0023     		movs	r3, #0
 1329 004a 7B61     		str	r3, [r7, #20]
 585:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1330              		.loc 1 585 27
 1331 004c 0023     		movs	r3, #0
 1332 004e BB61     		str	r3, [r7, #24]
 586:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 1333              		.loc 1 586 31
 1334 0050 0223     		movs	r3, #2
 1335 0052 FB61     		str	r3, [r7, #28]
 587:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1336              		.loc 1 587 5
 1337 0054 07F10C03 		add	r3, r7, #12
 1338 0058 1946     		mov	r1, r3
 1339 005a 0548     		ldr	r0, .L68+8
 1340 005c FFF7FEFF 		bl	HAL_GPIO_Init
 1341              	.L67:
 588:Core/Src/stm32h7xx_hal_msp.c **** 
 589:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspPostInit 1 */
 590:Core/Src/stm32h7xx_hal_msp.c **** 
 591:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM5_MspPostInit 1 */
 592:Core/Src/stm32h7xx_hal_msp.c ****   }
 593:Core/Src/stm32h7xx_hal_msp.c **** 
 594:Core/Src/stm32h7xx_hal_msp.c **** }
 1342              		.loc 1 594 1
 1343 0060 00BF     		nop
 1344 0062 2037     		adds	r7, r7, #32
 1345              	.LCFI54:
 1346              		.cfi_def_cfa_offset 8
 1347 0064 BD46     		mov	sp, r7
 1348              	.LCFI55:
 1349              		.cfi_def_cfa_register 13
 1350              		@ sp needed
 1351 0066 80BD     		pop	{r7, pc}
 1352              	.L69:
 1353              		.align	2
 1354              	.L68:
 1355 0068 000C0040 		.word	1073744896
 1356 006c 00440258 		.word	1476543488
 1357 0070 00000258 		.word	1476526080
 1358              		.cfi_endproc
 1359              	.LFE343:
 1361              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1362              		.align	1
 1363              		.global	HAL_TIM_Base_MspDeInit
 1364              		.syntax unified
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 36


 1365              		.thumb
 1366              		.thumb_func
 1368              	HAL_TIM_Base_MspDeInit:
 1369              	.LFB344:
 595:Core/Src/stm32h7xx_hal_msp.c **** /**
 596:Core/Src/stm32h7xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 597:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 598:Core/Src/stm32h7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 599:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 600:Core/Src/stm32h7xx_hal_msp.c **** */
 601:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 602:Core/Src/stm32h7xx_hal_msp.c **** {
 1370              		.loc 1 602 1
 1371              		.cfi_startproc
 1372              		@ args = 0, pretend = 0, frame = 8
 1373              		@ frame_needed = 1, uses_anonymous_args = 0
 1374 0000 80B5     		push	{r7, lr}
 1375              	.LCFI56:
 1376              		.cfi_def_cfa_offset 8
 1377              		.cfi_offset 7, -8
 1378              		.cfi_offset 14, -4
 1379 0002 82B0     		sub	sp, sp, #8
 1380              	.LCFI57:
 1381              		.cfi_def_cfa_offset 16
 1382 0004 00AF     		add	r7, sp, #0
 1383              	.LCFI58:
 1384              		.cfi_def_cfa_register 7
 1385 0006 7860     		str	r0, [r7, #4]
 603:Core/Src/stm32h7xx_hal_msp.c ****   if(htim_base->Instance==TIM5)
 1386              		.loc 1 603 15
 1387 0008 7B68     		ldr	r3, [r7, #4]
 1388 000a 1B68     		ldr	r3, [r3]
 1389              		.loc 1 603 5
 1390 000c 204A     		ldr	r2, .L76
 1391 000e 9342     		cmp	r3, r2
 1392 0010 08D1     		bne	.L71
 604:Core/Src/stm32h7xx_hal_msp.c ****   {
 605:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 606:Core/Src/stm32h7xx_hal_msp.c **** 
 607:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 608:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 609:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 1393              		.loc 1 609 5
 1394 0012 204B     		ldr	r3, .L76+4
 1395 0014 D3F8E830 		ldr	r3, [r3, #232]
 1396 0018 1E4A     		ldr	r2, .L76+4
 1397 001a 23F00803 		bic	r3, r3, #8
 1398 001e C2F8E830 		str	r3, [r2, #232]
 610:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 611:Core/Src/stm32h7xx_hal_msp.c **** 
 612:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 613:Core/Src/stm32h7xx_hal_msp.c ****   }
 614:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim_base->Instance==TIM15)
 615:Core/Src/stm32h7xx_hal_msp.c ****   {
 616:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspDeInit 0 */
 617:Core/Src/stm32h7xx_hal_msp.c **** 
 618:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM15_MspDeInit 0 */
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 37


 619:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 620:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM15_CLK_DISABLE();
 621:Core/Src/stm32h7xx_hal_msp.c **** 
 622:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM15 interrupt DeInit */
 623:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM15_IRQn);
 624:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspDeInit 1 */
 625:Core/Src/stm32h7xx_hal_msp.c **** 
 626:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM15_MspDeInit 1 */
 627:Core/Src/stm32h7xx_hal_msp.c ****   }
 628:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim_base->Instance==TIM16)
 629:Core/Src/stm32h7xx_hal_msp.c ****   {
 630:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 0 */
 631:Core/Src/stm32h7xx_hal_msp.c **** 
 632:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 0 */
 633:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 634:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_DISABLE();
 635:Core/Src/stm32h7xx_hal_msp.c **** 
 636:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt DeInit */
 637:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM16_IRQn);
 638:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 639:Core/Src/stm32h7xx_hal_msp.c **** 
 640:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 1 */
 641:Core/Src/stm32h7xx_hal_msp.c ****   }
 642:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim_base->Instance==TIM17)
 643:Core/Src/stm32h7xx_hal_msp.c ****   {
 644:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 0 */
 645:Core/Src/stm32h7xx_hal_msp.c **** 
 646:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM17_MspDeInit 0 */
 647:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 648:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM17_CLK_DISABLE();
 649:Core/Src/stm32h7xx_hal_msp.c **** 
 650:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt DeInit */
 651:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM17_IRQn);
 652:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 653:Core/Src/stm32h7xx_hal_msp.c **** 
 654:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM17_MspDeInit 1 */
 655:Core/Src/stm32h7xx_hal_msp.c ****   }
 656:Core/Src/stm32h7xx_hal_msp.c **** 
 657:Core/Src/stm32h7xx_hal_msp.c **** }
 1399              		.loc 1 657 1
 1400 0022 31E0     		b	.L75
 1401              	.L71:
 614:Core/Src/stm32h7xx_hal_msp.c ****   {
 1402              		.loc 1 614 20
 1403 0024 7B68     		ldr	r3, [r7, #4]
 1404 0026 1B68     		ldr	r3, [r3]
 614:Core/Src/stm32h7xx_hal_msp.c ****   {
 1405              		.loc 1 614 10
 1406 0028 1B4A     		ldr	r2, .L76+8
 1407 002a 9342     		cmp	r3, r2
 1408 002c 0BD1     		bne	.L73
 620:Core/Src/stm32h7xx_hal_msp.c **** 
 1409              		.loc 1 620 5
 1410 002e 194B     		ldr	r3, .L76+4
 1411 0030 D3F8F030 		ldr	r3, [r3, #240]
 1412 0034 174A     		ldr	r2, .L76+4
 1413 0036 23F48033 		bic	r3, r3, #65536
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 38


 1414 003a C2F8F030 		str	r3, [r2, #240]
 623:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspDeInit 1 */
 1415              		.loc 1 623 5
 1416 003e 7420     		movs	r0, #116
 1417 0040 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1418              		.loc 1 657 1
 1419 0044 20E0     		b	.L75
 1420              	.L73:
 628:Core/Src/stm32h7xx_hal_msp.c ****   {
 1421              		.loc 1 628 20
 1422 0046 7B68     		ldr	r3, [r7, #4]
 1423 0048 1B68     		ldr	r3, [r3]
 628:Core/Src/stm32h7xx_hal_msp.c ****   {
 1424              		.loc 1 628 10
 1425 004a 144A     		ldr	r2, .L76+12
 1426 004c 9342     		cmp	r3, r2
 1427 004e 0BD1     		bne	.L74
 634:Core/Src/stm32h7xx_hal_msp.c **** 
 1428              		.loc 1 634 5
 1429 0050 104B     		ldr	r3, .L76+4
 1430 0052 D3F8F030 		ldr	r3, [r3, #240]
 1431 0056 0F4A     		ldr	r2, .L76+4
 1432 0058 23F40033 		bic	r3, r3, #131072
 1433 005c C2F8F030 		str	r3, [r2, #240]
 637:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 1434              		.loc 1 637 5
 1435 0060 7520     		movs	r0, #117
 1436 0062 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1437              		.loc 1 657 1
 1438 0066 0FE0     		b	.L75
 1439              	.L74:
 642:Core/Src/stm32h7xx_hal_msp.c ****   {
 1440              		.loc 1 642 20
 1441 0068 7B68     		ldr	r3, [r7, #4]
 1442 006a 1B68     		ldr	r3, [r3]
 642:Core/Src/stm32h7xx_hal_msp.c ****   {
 1443              		.loc 1 642 10
 1444 006c 0C4A     		ldr	r2, .L76+16
 1445 006e 9342     		cmp	r3, r2
 1446 0070 0AD1     		bne	.L75
 648:Core/Src/stm32h7xx_hal_msp.c **** 
 1447              		.loc 1 648 5
 1448 0072 084B     		ldr	r3, .L76+4
 1449 0074 D3F8F030 		ldr	r3, [r3, #240]
 1450 0078 064A     		ldr	r2, .L76+4
 1451 007a 23F48023 		bic	r3, r3, #262144
 1452 007e C2F8F030 		str	r3, [r2, #240]
 651:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 1453              		.loc 1 651 5
 1454 0082 7620     		movs	r0, #118
 1455 0084 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1456              	.L75:
 1457              		.loc 1 657 1
 1458 0088 00BF     		nop
 1459 008a 0837     		adds	r7, r7, #8
 1460              	.LCFI59:
 1461              		.cfi_def_cfa_offset 8
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 39


 1462 008c BD46     		mov	sp, r7
 1463              	.LCFI60:
 1464              		.cfi_def_cfa_register 13
 1465              		@ sp needed
 1466 008e 80BD     		pop	{r7, pc}
 1467              	.L77:
 1468              		.align	2
 1469              	.L76:
 1470 0090 000C0040 		.word	1073744896
 1471 0094 00440258 		.word	1476543488
 1472 0098 00400140 		.word	1073823744
 1473 009c 00440140 		.word	1073824768
 1474 00a0 00480140 		.word	1073825792
 1475              		.cfi_endproc
 1476              	.LFE344:
 1478              		.text
 1479              	.Letext0:
 1480              		.file 2 "/Users/seojisu/Library/Arm-GCC-xPack/arm-none-eabi/include/machine/_default_types.h"
 1481              		.file 3 "/Users/seojisu/Library/Arm-GCC-xPack/arm-none-eabi/include/sys/_stdint.h"
 1482              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 1483              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 1484              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 1485              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 1486              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 1487              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 1488              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_adc.h"
 1489              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_fdcan.h"
 1490              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h"
 1491              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_spi.h"
 1492              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s 			page 40


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32h7xx_hal_msp.c
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:19     .text.HAL_MspInit:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:25     .text.HAL_MspInit:0000000000000000 HAL_MspInit
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:73     .text.HAL_MspInit:0000000000000030 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:78     .text.HAL_ADC_MspInit:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:84     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:221    .text.HAL_ADC_MspInit:00000000000000e0 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:230    .text.HAL_ADC_MspDeInit:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:236    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:305    .text.HAL_ADC_MspDeInit:0000000000000058 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:314    .bss.HAL_RCC_FDCAN_CLK_ENABLED:0000000000000000 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:317    .bss.HAL_RCC_FDCAN_CLK_ENABLED:0000000000000000 HAL_RCC_FDCAN_CLK_ENABLED
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:320    .text.HAL_FDCAN_MspInit:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:326    .text.HAL_FDCAN_MspInit:0000000000000000 HAL_FDCAN_MspInit
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:501    .text.HAL_FDCAN_MspInit:0000000000000118 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:511    .text.HAL_FDCAN_MspDeInit:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:517    .text.HAL_FDCAN_MspDeInit:0000000000000000 HAL_FDCAN_MspDeInit
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:612    .text.HAL_FDCAN_MspDeInit:0000000000000080 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:622    .text.HAL_I2C_MspInit:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:628    .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:817    .text.HAL_I2C_MspInit:0000000000000150 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:826    .text.HAL_I2C_MspDeInit:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:832    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:909    .text.HAL_I2C_MspDeInit:0000000000000070 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:918    .text.HAL_SPI_MspInit:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:924    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:1040   .text.HAL_SPI_MspInit:00000000000000c0 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:1047   .text.HAL_SPI_MspDeInit:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:1053   .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:1102   .text.HAL_SPI_MspDeInit:0000000000000034 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:1109   .text.HAL_TIM_Base_MspInit:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:1115   .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:1260   .text.HAL_TIM_Base_MspInit:00000000000000e8 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:1269   .text.HAL_TIM_MspPostInit:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:1275   .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:1355   .text.HAL_TIM_MspPostInit:0000000000000068 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:1362   .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:1368   .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccprhhzI.s:1470   .text.HAL_TIM_Base_MspDeInit:0000000000000090 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
memset
HAL_RCCEx_PeriphCLKConfig
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
