// Seed: 1742286661
module module_0 (
    input tri1 id_0,
    input tri id_1,
    input supply0 id_2,
    output supply1 id_3,
    input wire id_4,
    output wand id_5,
    output tri id_6,
    input tri0 id_7,
    output wor id_8,
    input tri0 id_9,
    output tri0 id_10,
    input supply0 id_11,
    input tri0 id_12,
    output wand id_13
);
  parameter id_15 = 1;
  assign module_1._id_32 = 0;
endmodule
module module_1 #(
    parameter id_32 = 32'd32,
    parameter id_34 = 32'd82
) (
    input tri1 id_0,
    input tri1 id_1,
    output supply0 id_2,
    input wand id_3,
    input wor id_4,
    output wand id_5,
    input tri0 id_6,
    input wand id_7,
    output wire id_8,
    output wor id_9,
    input supply0 id_10,
    input wand id_11,
    input tri1 id_12,
    input wor id_13
    , id_37,
    input supply0 id_14,
    input supply0 id_15,
    output wor id_16,
    output wire id_17,
    input tri1 id_18,
    input tri id_19,
    output supply1 id_20,
    input wire id_21,
    input uwire id_22,
    input wire id_23,
    input tri0 id_24,
    output tri0 id_25,
    input supply1 id_26,
    output wand id_27,
    input wor id_28,
    output logic id_29,
    output wire id_30,
    output wor id_31,
    input tri _id_32,
    input supply0 id_33,
    input tri0 _id_34,
    output supply1 id_35
);
  assign id_8 = 1;
  always begin : LABEL_0
    id_29 <= -1'b0;
  end
  logic [id_34  ===  1 : id_32] id_38 = id_26 ? 1 : -1;
  wire id_39;
  wire id_40;
  always deassign id_17;
  wire [1 'b0 : 1] id_41;
  assign id_9 = id_10;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_19,
      id_30,
      id_3,
      id_8,
      id_17,
      id_33,
      id_31,
      id_24,
      id_5,
      id_6,
      id_10,
      id_16
  );
  parameter id_42 = "";
endmodule
