This Verilog project implements a simplified TPU structure. 
Some future work has been identified and is currently in progress. 
Feel free to contact me if youâ€™d like the code!!!
