// Seed: 1910095143
module module_0 (
    input  tri0 id_0
    , id_3,
    output wand id_1
);
  always @(1'b0 or negedge {""{1}}) id_3 <= 1 - 1;
  wire id_4;
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    output wor id_2,
    output supply0 id_3,
    output wire id_4,
    output wand id_5,
    input supply0 id_6,
    output supply1 id_7,
    input tri1 id_8,
    input tri0 id_9,
    input uwire id_10,
    input tri0 id_11,
    input wand id_12
);
  module_0(
      id_11, id_5
  );
endmodule
