// Seed: 1564397274
module module_0;
  wire id_1;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    input tri0 id_2,
    input wire id_3,
    output wire id_4,
    input supply0 id_5,
    input wire id_6,
    output wire id_7,
    input tri0 id_8,
    output wor id_9,
    output supply1 id_10,
    input wire id_11,
    output wor id_12,
    output supply0 id_13,
    input supply0 id_14,
    input tri1 id_15,
    output supply1 id_16,
    input supply1 id_17,
    output tri0 id_18,
    output wor id_19,
    output tri0 id_20,
    input supply1 id_21,
    input wor id_22,
    output supply1 id_23,
    output wand id_24,
    output wor id_25,
    input wor id_26,
    input uwire id_27,
    output supply1 id_28,
    input tri1 id_29,
    input wor id_30,
    input tri0 id_31,
    input uwire id_32,
    input tri id_33,
    input wor id_34,
    input wor id_35,
    input uwire id_36,
    input wire id_37,
    input tri id_38,
    output tri id_39,
    output wire id_40
);
  assign id_4 = 1 - id_33 || ~id_33 || 1;
  module_0 modCall_1 ();
  parameter id_42 = -1'b0 == -1;
endmodule
