
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.038075                       # Number of seconds simulated
sim_ticks                                 38074506000                       # Number of ticks simulated
final_tick                                38074506000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1328898                       # Simulator instruction rate (inst/s)
host_op_rate                                  2307553                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5053940084                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670372                       # Number of bytes of host memory used
host_seconds                                     7.53                       # Real time elapsed on the host
sim_insts                                    10011403                       # Number of instructions simulated
sim_ops                                      17384235                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  38074506000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            55424                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data           235712                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              291136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        55424                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          55424                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               866                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              3683                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 4549                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst             1455672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data             6190809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                7646481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst        1455672                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1455672                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst            1455672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data            6190809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               7646481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         4549                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       4549                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  291136                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   291136                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                368                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                259                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                358                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                303                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                346                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                402                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                419                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                353                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                261                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                196                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               253                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               195                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               210                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               245                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               192                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               189                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    38074401000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   4549                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     4549                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         1340                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     216.453731                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    154.918136                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    236.382767                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           253     18.88%     18.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          817     60.97%     79.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           80      5.97%     85.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           53      3.96%     89.78% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           27      2.01%     91.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           11      0.82%     92.61% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           17      1.27%     93.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           18      1.34%     95.22% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           64      4.78%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          1340                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      67793500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                153087250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    22745000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14902.95                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33652.95                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          7.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       7.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      3205                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  70.46                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     8369839.74                       # Average gap between requests
system.mem_ctrl.pageHitRate                     70.46                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   5976180                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   3172620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 20049120                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          316539600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              98325570                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               7389120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy       1365481170                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        280680000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        8191279380                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             10288892760                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             270.230497                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           37839498250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       5024000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      133942000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   34114223250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    730830500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       95984500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   2994501750                       # Time in different power states
system.mem_ctrl_1.actEnergy                   3619980                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1912680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 12430740                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          194226240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              58766430                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               4564320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        831880800                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        180101760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        8555912460                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              9843415410                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             258.530350                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           37933411500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       3029000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       82184000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   35640431250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    468959750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       55476250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN   1824425750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  38074506000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  38074506000                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  38074506000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  38074506000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     38074506000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         38074506                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    10011403                       # Number of instructions committed
system.cpu.committedOps                      17384235                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses               6542463                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               13367856                       # Number of float alu accesses
system.cpu.num_func_calls                      128496                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts       230068                       # number of instructions that are conditional controls
system.cpu.num_int_insts                      6542463                       # number of integer instructions
system.cpu.num_fp_insts                      13367856                       # number of float instructions
system.cpu.num_int_register_reads            14561187                       # number of times the integer registers were read
system.cpu.num_int_register_writes            3449106                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             16862866                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            13296465                       # number of times the floating registers were written
system.cpu.num_cc_register_reads              1575718                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             2140553                       # number of times the CC registers were written
system.cpu.num_mem_refs                       3090249                       # number of memory refs
system.cpu.num_load_insts                     2817558                       # Number of load instructions
system.cpu.num_store_insts                     272691                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                   38074506                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                            381581                       # Number of branches fetched
system.cpu.op_class::No_OpClass                  8415      0.05%      0.05% # Class of executed instruction
system.cpu.op_class::IntAlu                   4636336     26.67%     26.72% # Class of executed instruction
system.cpu.op_class::IntMult                    21212      0.12%     26.84% # Class of executed instruction
system.cpu.op_class::IntDiv                      1178      0.01%     26.85% # Class of executed instruction
system.cpu.op_class::FloatAdd                 9626845     55.38%     82.22% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     82.22% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     82.22% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     82.22% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     82.22% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     82.22% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     82.22% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     82.22% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     82.22% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     82.22% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     82.22% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     82.22% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     82.22% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     82.22% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     82.22% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     82.22% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     82.22% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     82.22% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     82.22% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     82.22% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     82.22% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     82.22% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     82.22% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     82.22% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     82.22% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     82.22% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     82.22% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     82.22% # Class of executed instruction
system.cpu.op_class::MemRead                   354166      2.04%     84.26% # Class of executed instruction
system.cpu.op_class::MemWrite                  201731      1.16%     85.42% # Class of executed instruction
system.cpu.op_class::FloatMemRead             2463392     14.17%     99.59% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              70960      0.41%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   17384235                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  38074506000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              6190                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1016.951261                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3083045                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7214                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            427.369698                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3745271000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1016.951261                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.993116                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993116                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          212                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          664                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6187732                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6187732                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  38074506000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      2812266                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2812266                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       270779                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         270779                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       3083045                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3083045                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      3083045                       # number of overall hits
system.cpu.dcache.overall_hits::total         3083045                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         5302                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5302                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1912                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1912                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         7214                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7214                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         7214                       # number of overall misses
system.cpu.dcache.overall_misses::total          7214                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    295090000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    295090000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    199061000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    199061000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    494151000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    494151000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    494151000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    494151000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2817568                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2817568                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       272691                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       272691                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      3090259                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3090259                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      3090259                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3090259                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001882                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001882                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.007012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007012                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002334                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002334                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002334                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002334                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55656.356092                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55656.356092                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 104111.401674                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 104111.401674                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 68498.891045                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68498.891045                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 68498.891045                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68498.891045                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         4096                       # number of writebacks
system.cpu.dcache.writebacks::total              4096                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         5302                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5302                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1912                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1912                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         7214                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7214                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         7214                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7214                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    284486000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    284486000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    195237000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    195237000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    479723000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    479723000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    479723000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    479723000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001882                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001882                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.007012                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007012                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002334                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002334                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002334                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002334                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53656.356092                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53656.356092                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 102111.401674                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102111.401674                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 66498.891045                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66498.891045                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 66498.891045                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66498.891045                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  38074506000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               183                       # number of replacements
system.cpu.icache.tags.tagsinuse           639.079683                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15658113                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               870                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          17997.831034                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   639.079683                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.624101                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.624101                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          687                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          635                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.670898                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          31318836                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         31318836                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  38074506000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     15658113                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15658113                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      15658113                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15658113                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     15658113                       # number of overall hits
system.cpu.icache.overall_hits::total        15658113                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          870                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           870                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          870                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            870                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          870                       # number of overall misses
system.cpu.icache.overall_misses::total           870                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     98057000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     98057000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     98057000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     98057000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     98057000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     98057000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     15658983                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15658983                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     15658983                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15658983                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     15658983                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15658983                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000056                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000056                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 112709.195402                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 112709.195402                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 112709.195402                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 112709.195402                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 112709.195402                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 112709.195402                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          870                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          870                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          870                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          870                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          870                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          870                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     96317000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     96317000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     96317000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     96317000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     96317000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     96317000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000056                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000056                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000056                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000056                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 110709.195402                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 110709.195402                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 110709.195402                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 110709.195402                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 110709.195402                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 110709.195402                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests          14457                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         6373                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                1                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  38074506000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                6172                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4096                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2278                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1912                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1912                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           6172                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1923                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        20618                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   22541                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        55680                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       723840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   779520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 1                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               8085                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000618                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.024862                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     8080     99.94%     99.94% # Request fanout histogram
system.l2bus.snoop_fanout::1                        5      0.06%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 8085                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             22649000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2610000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            21642000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  38074506000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    1                       # number of replacements
system.l2cache.tags.tagsinuse             3986.010243                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   9904                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4549                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.177182                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   746.891213                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  3239.119030                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.091173                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.395400                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.486574                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4548                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         4493                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.555176                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               120173                       # Number of tag accesses
system.l2cache.tags.data_accesses              120173                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  38074506000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks         4096                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         4096                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data           109                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              109                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data         3422                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         3426                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst                4                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data             3531                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                3535                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst               4                       # number of overall hits
system.l2cache.overall_hits::cpu.data            3531                       # number of overall hits
system.l2cache.overall_hits::total               3535                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data         1803                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1803                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          866                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         1880                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         2746                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            866                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           3683                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              4549                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           866                       # number of overall misses
system.l2cache.overall_misses::cpu.data          3683                       # number of overall misses
system.l2cache.overall_misses::total             4549                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data    187211000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    187211000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     93617000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data    196712000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    290329000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     93617000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data    383923000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    477540000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     93617000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data    383923000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    477540000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks         4096                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         4096                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         1912                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1912                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          870                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data         5302                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         6172                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          870                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         7214                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            8084                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          870                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         7214                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           8084                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.942992                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.942992                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.995402                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.354583                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.444913                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.995402                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.510535                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.562716                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.995402                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.510535                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.562716                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 103833.056018                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 103833.056018                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 108102.771363                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 104634.042553                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 105727.967953                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 108102.771363                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 104241.922346                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 104976.918004                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 108102.771363                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 104241.922346                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 104976.918004                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data         1803                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1803                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          866                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         1880                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         2746                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          866                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         3683                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         4549                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          866                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         3683                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         4549                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data    151151000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    151151000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     76297000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    159112000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    235409000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     76297000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data    310263000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    386560000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     76297000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data    310263000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    386560000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.942992                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.942992                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.995402                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.354583                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.444913                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.995402                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.510535                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.562716                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.995402                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.510535                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.562716                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 83833.056018                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 83833.056018                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 88102.771363                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 84634.042553                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 85727.967953                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 88102.771363                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 84241.922346                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 84976.918004                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 88102.771363                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 84241.922346                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 84976.918004                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          4549                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  38074506000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2746                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1803                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1803                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2746                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         9098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         9098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       291136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       291136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  291136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4549                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4549    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4549                       # Request fanout histogram
system.membus.reqLayer2.occupancy             4549000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           24218750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
