// Seed: 4294075436
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  wire [-1 : -1] id_8;
endmodule
module module_1 #(
    parameter id_5 = 32'd49,
    parameter id_8 = 32'd37
) (
    input uwire id_0,
    input uwire id_1,
    output tri1 id_2,
    output wand id_3,
    input wire id_4,
    input supply1 _id_5,
    input wand id_6
);
  logic _id_8;
  wor [id_8 : id_5] id_9 = 1;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_9,
      id_9
  );
endmodule
