;redcode
;assert 1
	SPL 0, 90
	CMP -207, <-120
	MOV -1, <-26
	MOV -4, <-20
	DJN -1, @-20
	ADD 210, 60
	MOV @127, -106
	ADD 210, 60
	MOV @127, -106
	SUB #12, @260
	SUB #12, @260
	MOV -1, <-26
	SUB #12, @260
	SUB @0, @2
	ADD 210, 60
	DJN 0, -902
	SUB #12, @260
	SUB @0, @2
	DAT #210, #60
	SPL 0, 90
	CMP @0, @2
	JMZ -4, @-20
	SUB 0, 2
	ADD 210, 60
	MOV -107, <-26
	SUB 210, 60
	MOV -1, <-26
	MOV -1, <-26
	SUB #0, 90
	JMN 0, -902
	JMP -107, @-26
	MOV @121, 106
	SLT -500, 9
	DAT #210, #60
	SUB @-550, @52
	MOV -4, <-20
	SUB @0, @2
	SUB @0, @2
	MOV -1, <-20
	ADD 210, 60
	MOV @127, -106
	MOV -1, <-26
	SLT #10, <1
	SLT #10, <1
	SPL 0, 90
	MOV -4, <-20
	MOV -1, <-26
	SPL 0, -902
	ADD 210, 60
	MOV -4, <-20
	MOV -4, <-20
