// Seed: 1114748519
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  id_5(
      .id_0(id_2),
      .id_1(id_4),
      .id_2(1'b0),
      .id_3(id_1),
      .id_4(1'd0),
      .id_5(1),
      .id_6(id_3),
      .id_7(1),
      .id_8(1)
  );
  logic [7:0] id_6;
  supply1 id_7 = 1;
  final $display(!id_6[1]);
  wire id_8;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    output uwire id_2,
    output uwire id_3,
    output tri id_4,
    output uwire id_5,
    input uwire id_6,
    input supply0 id_7,
    input wand id_8,
    input tri id_9,
    input wand id_10,
    input tri1 id_11,
    output wire id_12,
    output uwire id_13,
    output supply0 id_14
);
  wire id_16;
  id_17(
      .id_0(1), .id_1(1 + 1), .id_2(1'd0), .id_3(id_2), .id_4(1), .id_5(!1'b0 & 1'd0)
  );
  assign id_16 = 1;
  assign id_2  = id_6 == 1;
  module_0(
      id_16, id_16, id_16
  );
endmodule
