
*** Running vivado
    with args -log design_1_ROM_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ROM_0_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_ROM_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ROM_0_0
Command: synth_design -top design_1_ROM_0_0 -part xc7s15ftgb196-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10788
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 843.312 ; gain = 411.535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_ROM_0_0' [c:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.gen/sources_1/bd/design_1/ip/design_1_ROM_0_0/synth/design_1_ROM_0_0.vhd:69]
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.srcs/sources_1/imports/Laboratorio-2-ED2/ROM.vhd:7' bound to instance 'U0' of component 'ROM' [c:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.gen/sources_1/bd/design_1/ip/design_1_ROM_0_0/synth/design_1_ROM_0_0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.srcs/sources_1/imports/Laboratorio-2-ED2/ROM.vhd:17]
WARNING: [Synth 8-614] signal 'addmod' is read in the process but is not in the sensitivity list [C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.srcs/sources_1/imports/Laboratorio-2-ED2/ROM.vhd:26]
WARNING: [Synth 8-614] signal 'G0' is read in the process but is not in the sensitivity list [C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.srcs/sources_1/imports/Laboratorio-2-ED2/ROM.vhd:26]
WARNING: [Synth 8-614] signal 'R0' is read in the process but is not in the sensitivity list [C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.srcs/sources_1/imports/Laboratorio-2-ED2/ROM.vhd:26]
WARNING: [Synth 8-614] signal 'B0' is read in the process but is not in the sensitivity list [C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.srcs/sources_1/imports/Laboratorio-2-ED2/ROM.vhd:26]
WARNING: [Synth 8-614] signal 'G1' is read in the process but is not in the sensitivity list [C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.srcs/sources_1/imports/Laboratorio-2-ED2/ROM.vhd:26]
WARNING: [Synth 8-614] signal 'B1' is read in the process but is not in the sensitivity list [C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.srcs/sources_1/imports/Laboratorio-2-ED2/ROM.vhd:26]
WARNING: [Synth 8-614] signal 'R1' is read in the process but is not in the sensitivity list [C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.srcs/sources_1/imports/Laboratorio-2-ED2/ROM.vhd:26]
WARNING: [Synth 8-614] signal 'valor_int' is read in the process but is not in the sensitivity list [C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.srcs/sources_1/imports/Laboratorio-2-ED2/ROM.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'ROM' (0#1) [C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.srcs/sources_1/imports/Laboratorio-2-ED2/ROM.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'design_1_ROM_0_0' (0#1) [c:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.gen/sources_1/bd/design_1/ip/design_1_ROM_0_0/synth/design_1_ROM_0_0.vhd:69]
WARNING: [Synth 8-7129] Port CLK in module ROM is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 936.715 ; gain = 504.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 936.715 ; gain = 504.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 936.715 ; gain = 504.938
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
WARNING: [Synth 8-327] inferring latch for variable 'G0_reg' [C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.srcs/sources_1/imports/Laboratorio-2-ED2/ROM.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'R0_reg' [C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.srcs/sources_1/imports/Laboratorio-2-ED2/ROM.vhd:30]
WARNING: [Synth 8-327] inferring latch for variable 'B0_reg' [C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.srcs/sources_1/imports/Laboratorio-2-ED2/ROM.vhd:31]
WARNING: [Synth 8-327] inferring latch for variable 'G1_reg' [C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.srcs/sources_1/imports/Laboratorio-2-ED2/ROM.vhd:32]
WARNING: [Synth 8-327] inferring latch for variable 'R1_reg' [C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.srcs/sources_1/imports/Laboratorio-2-ED2/ROM.vhd:34]
WARNING: [Synth 8-327] inferring latch for variable 'B1_reg' [C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.srcs/sources_1/imports/Laboratorio-2-ED2/ROM.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 936.715 ; gain = 504.938
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 12    
+---Muxes : 
	   2 Input    8 Bit        Muxes := 6     
	   7 Input    8 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 6     
	   7 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port CLK in module design_1_ROM_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1093.887 ; gain = 662.109
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1093.988 ; gain = 662.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1094.133 ; gain = 662.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1094.133 ; gain = 662.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1094.133 ; gain = 662.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1094.133 ; gain = 662.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1094.133 ; gain = 662.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1094.133 ; gain = 662.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1094.133 ; gain = 662.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     6|
|2     |LUT3 |     3|
|3     |LUT4 |    13|
|4     |LUT5 |    77|
|5     |LUT6 |    53|
|6     |LD   |    48|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   200|
|2     |  U0     |ROM    |   200|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1094.133 ; gain = 662.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1094.133 ; gain = 662.355
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1094.133 ; gain = 662.355
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1106.039 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1201.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LD => LDCE: 48 instances

Synth Design complete, checksum: 9f0bad74
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.runs/design_1_ROM_0_0_synth_1/design_1_ROM_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_ROM_0_0, cache-ID = 51f27f023c9a029e
INFO: [Common 17-1381] The checkpoint 'C:/Users/UTEC-5695/Desktop/Archivos Raul/casi_ultimo/casi_ultimo.runs/design_1_ROM_0_0_synth_1/design_1_ROM_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_ROM_0_0_utilization_synth.rpt -pb design_1_ROM_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 22 21:44:10 2023...
