INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'multi_10' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'multi_10'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'multi_10' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'multi_10'...
Delivering associated files for 'multi_10'...
Generating implementation netlist for 'multi_10'...
INFO:sim - Pre-processing HDL files for 'multi_10'...
Running synthesis for 'multi_10'
Running ngcbuild...
Writing VEO instantiation template for 'multi_10'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'multi_10'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
C:/Users/Matthew/Desktop/tpzxh/dds/DDS1_20181012/ipcore_dir/tmp/_cg/multi_10
Delivered 1 file into directory
C:/Users/Matthew/Desktop/tpzxh/dds/DDS1_20181012/ipcore_dir/tmp/_cg/multi_10
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'multi_10'...
Generating metadata file...
Regenerating ISE project file for 'multi_10'...
Generating ISE project...
XCO file found: multi_10.xco
XMDF file found: multi_10_xmdf.tcl
Adding
C:/Users/Matthew/Desktop/tpzxh/dds/DDS1_20181012/ipcore_dir/tmp/_cg/multi_10.asy
-view all -origin_type imported
Adding
C:/Users/Matthew/Desktop/tpzxh/dds/DDS1_20181012/ipcore_dir/tmp/_cg/multi_10.ngc
-view all -origin_type created
Checking file
"C:/Users/Matthew/Desktop/tpzxh/dds/DDS1_20181012/ipcore_dir/tmp/_cg/multi_10.ng
c" for project device match ...
File
"C:/Users/Matthew/Desktop/tpzxh/dds/DDS1_20181012/ipcore_dir/tmp/_cg/multi_10.ng
c" device information matches project device.
Adding
C:/Users/Matthew/Desktop/tpzxh/dds/DDS1_20181012/ipcore_dir/tmp/_cg/multi_10.sym
-view all -origin_type imported
Adding
C:/Users/Matthew/Desktop/tpzxh/dds/DDS1_20181012/ipcore_dir/tmp/_cg/multi_10.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/Matthew/Desktop/tpzxh/dds/DDS1_20181012/ipcore_dir/tmp/_cg/multi_10
   .v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/Matthew/Desktop/tpzxh/dds/DDS1_20181012/ipcore_dir/tmp/_cg/multi_10.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/multi_10"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'multi_10'.
