{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /workspaces/tt25a_openram_testchip/runs/wokwi/tmp/0beca7aede1d49eb89c9b46d9e069020.lib ",
   "modules": {
      "\\tt_um_openram_top": {
         "num_wires":         259,
         "num_wire_bits":     326,
         "num_pub_wires":     153,
         "num_pub_wire_bits": 220,
         "num_ports":         8,
         "num_port_bits":     43,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         251,
         "num_cells_by_type": {
            "$_AND_": 1,
            "$_DFFE_PN0P_": 144,
            "$_MUX_": 105,
            "sky130_sram_128B_1rw_32x32": 1
         }
      }
   },
      "design": {
         "num_wires":         259,
         "num_wire_bits":     326,
         "num_pub_wires":     153,
         "num_pub_wire_bits": 220,
         "num_ports":         8,
         "num_port_bits":     43,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         251,
         "num_cells_by_type": {
            "$_AND_": 1,
            "$_DFFE_PN0P_": 144,
            "$_MUX_": 105,
            "sky130_sram_128B_1rw_32x32": 1
         }
      }
}

