Analysis & Synthesis report for UARTFIFO
Sat Dec 21 19:28:06 2024
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |UARTFIFO|TxSerial:u_TxSerial|rState
 11. State Machine - |UARTFIFO|RxSerial:u_RxSerial|rState
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for fifo4kx8:u_fifo4kx8|scfifo:scfifo_component|scfifo_ss21:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_k5m1:FIFOram
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Parameter Settings for User Entity Instance: PLL50:u_PLL50|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: fifo4kx8:u_fifo4kx8|scfifo:scfifo_component
 20. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 21. altpll Parameter Settings by Entity Instance
 22. scfifo Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "fifo4kx8:u_fifo4kx8"
 24. Signal Tap Logic Analyzer Settings
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Connections to In-System Debugging Instance "auto_signaltap_0"
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec 21 19:28:06 2024       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; UARTFIFO                                    ;
; Top-level Entity Name              ; UARTFIFO                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 929                                         ;
;     Total combinational functions  ; 736                                         ;
;     Dedicated logic registers      ; 640                                         ;
; Total registers                    ; 640                                         ;
; Total pins                         ; 7                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 45,056                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                                      ; UARTFIFO           ; UARTFIFO           ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                               ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+
; ../hdl/UARTFIFO.vhd                                                ; yes             ; User VHDL File                               ; D:/ddcamp_project/Day5_UARTFIFO/hdl/UARTFIFO.vhd                                                           ;             ;
; ../hdl/RxSerial.vhd                                                ; yes             ; User VHDL File                               ; D:/ddcamp_project/Day5_UARTFIFO/hdl/RxSerial.vhd                                                           ;             ;
; ../hdl/TxSerial.vhd                                                ; yes             ; User VHDL File                               ; D:/ddcamp_project/Day5_UARTFIFO/hdl/TxSerial.vhd                                                           ;             ;
; ../quartusip/PLL50.v                                               ; yes             ; User Wizard-Generated File                   ; D:/ddcamp_project/Day5_UARTFIFO/quartusip/PLL50.v                                                          ;             ;
; ../quartusip/fifo4kx8.vhd                                          ; yes             ; User Wizard-Generated File                   ; D:/ddcamp_project/Day5_UARTFIFO/quartusip/fifo4kx8.vhd                                                     ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altpll.tdf                                                         ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/aglobal171.inc                                                     ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/stratix_pll.inc                                                    ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/stratixii_pll.inc                                                  ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/cycloneii_pll.inc                                                  ;             ;
; db/pll50_altpll.v                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/ddcamp_project/Day5_UARTFIFO/quartus/db/pll50_altpll.v                                                  ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/scfifo.tdf                                                         ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/a_regfifo.inc                                                      ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/a_dpfifo.inc                                                       ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/a_i2fifo.inc                                                       ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/a_fffifo.inc                                                       ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/a_f2fifo.inc                                                       ;             ;
; db/scfifo_ss21.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/ddcamp_project/Day5_UARTFIFO/quartus/db/scfifo_ss21.tdf                                                 ;             ;
; db/a_dpfifo_3331.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/ddcamp_project/Day5_UARTFIFO/quartus/db/a_dpfifo_3331.tdf                                               ;             ;
; db/a_fefifo_1bf.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; D:/ddcamp_project/Day5_UARTFIFO/quartus/db/a_fefifo_1bf.tdf                                                ;             ;
; db/cntr_g47.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/ddcamp_project/Day5_UARTFIFO/quartus/db/cntr_g47.tdf                                                    ;             ;
; db/altsyncram_k5m1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/ddcamp_project/Day5_UARTFIFO/quartus/db/altsyncram_k5m1.tdf                                             ;             ;
; db/cntr_44b.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/ddcamp_project/Day5_UARTFIFO/quartus/db/cntr_44b.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/sld_signaltap.vhd                                                  ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                             ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_ela_control.vhd                                                ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                   ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/lpm_constant.inc                                                   ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/dffeea.inc                                                         ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                      ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                       ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                             ;             ;
; sld_gap_detector.vhd                                               ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_gap_detector.vhd                                               ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf                                                     ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/stratix_ram_block.inc                                              ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/lpm_mux.inc                                                        ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/lpm_decode.inc                                                     ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/a_rdenreg.inc                                                      ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altrom.inc                                                         ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altram.inc                                                         ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altdpram.inc                                                       ;             ;
; db/altsyncram_qi14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/ddcamp_project/Day5_UARTFIFO/quartus/db/altsyncram_qi14.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altdpram.tdf                                                       ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/others/maxplus2/memmodes.inc                                                     ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/a_hdffe.inc                                                        ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altsyncram.inc                                                     ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/lpm_mux.tdf                                                        ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/muxlut.inc                                                         ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/bypassff.inc                                                       ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altshift.inc                                                       ;             ;
; db/mux_j7c.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/ddcamp_project/Day5_UARTFIFO/quartus/db/mux_j7c.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/lpm_decode.tdf                                                     ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/declut.inc                                                         ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/lpm_compare.inc                                                    ;             ;
; db/decode_3af.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/ddcamp_project/Day5_UARTFIFO/quartus/db/decode_3af.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/lpm_counter.tdf                                                    ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/lpm_add_sub.inc                                                    ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/cmpconst.inc                                                       ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/lpm_counter.inc                                                    ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/alt_counter_stratix.inc                                            ;             ;
; db/cntr_fph.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/ddcamp_project/Day5_UARTFIFO/quartus/db/cntr_fph.tdf                                                    ;             ;
; db/cmpr_erb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/ddcamp_project/Day5_UARTFIFO/quartus/db/cmpr_erb.tdf                                                    ;             ;
; db/cntr_cki.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/ddcamp_project/Day5_UARTFIFO/quartus/db/cntr_cki.tdf                                                    ;             ;
; db/cntr_6rh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/ddcamp_project/Day5_UARTFIFO/quartus/db/cntr_6rh.tdf                                                    ;             ;
; db/cmpr_hrb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/ddcamp_project/Day5_UARTFIFO/quartus/db/cmpr_hrb.tdf                                                    ;             ;
; db/cntr_odi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/ddcamp_project/Day5_UARTFIFO/quartus/db/cntr_odi.tdf                                                    ;             ;
; db/cmpr_drb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/ddcamp_project/Day5_UARTFIFO/quartus/db/cmpr_drb.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                  ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_hub.vhd                                                        ; altera_sld  ;
; db/ip/sldde1fd1b8/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/ddcamp_project/Day5_UARTFIFO/quartus/db/ip/sldde1fd1b8/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldde1fd1b8/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/ddcamp_project/Day5_UARTFIFO/quartus/db/ip/sldde1fd1b8/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldde1fd1b8/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/ddcamp_project/Day5_UARTFIFO/quartus/db/ip/sldde1fd1b8/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldde1fd1b8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/ddcamp_project/Day5_UARTFIFO/quartus/db/ip/sldde1fd1b8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldde1fd1b8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/ddcamp_project/Day5_UARTFIFO/quartus/db/ip/sldde1fd1b8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldde1fd1b8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/ddcamp_project/Day5_UARTFIFO/quartus/db/ip/sldde1fd1b8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                   ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 929                      ;
;                                             ;                          ;
; Total combinational functions               ; 736                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 223                      ;
;     -- 3 input functions                    ; 228                      ;
;     -- <=2 input functions                  ; 285                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 560                      ;
;     -- arithmetic mode                      ; 176                      ;
;                                             ;                          ;
; Total registers                             ; 640                      ;
;     -- Dedicated logic registers            ; 640                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 7                        ;
; Total memory bits                           ; 45056                    ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 338                      ;
; Total fan-out                               ; 4569                     ;
; Average fan-out                             ; 3.24                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |UARTFIFO                                                                                                                               ; 736 (96)            ; 640 (55)                  ; 45056       ; 0          ; 0            ; 0       ; 0         ; 7    ; 0            ; 0          ; |UARTFIFO                                                                                                                                                                                                                                                                                                                                            ; UARTFIFO                          ; work         ;
;    |PLL50:u_PLL50|                                                                                                                      ; 1 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|PLL50:u_PLL50                                                                                                                                                                                                                                                                                                                              ; PLL50                             ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 1 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|PLL50:u_PLL50|altpll:altpll_component                                                                                                                                                                                                                                                                                                      ; altpll                            ; work         ;
;          |PLL50_altpll:auto_generated|                                                                                                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|PLL50:u_PLL50|altpll:altpll_component|PLL50_altpll:auto_generated                                                                                                                                                                                                                                                                          ; PLL50_altpll                      ; work         ;
;    |RxSerial:u_RxSerial|                                                                                                                ; 47 (47)             ; 28 (28)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|RxSerial:u_RxSerial                                                                                                                                                                                                                                                                                                                        ; RxSerial                          ; work         ;
;    |TxSerial:u_TxSerial|                                                                                                                ; 50 (50)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|TxSerial:u_TxSerial                                                                                                                                                                                                                                                                                                                        ; TxSerial                          ; work         ;
;    |fifo4kx8:u_fifo4kx8|                                                                                                                ; 49 (0)              ; 38 (0)                    ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|fifo4kx8:u_fifo4kx8                                                                                                                                                                                                                                                                                                                        ; fifo4kx8                          ; work         ;
;       |scfifo:scfifo_component|                                                                                                         ; 49 (0)              ; 38 (0)                    ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|fifo4kx8:u_fifo4kx8|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                ; scfifo                            ; work         ;
;          |scfifo_ss21:auto_generated|                                                                                                   ; 49 (0)              ; 38 (0)                    ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|fifo4kx8:u_fifo4kx8|scfifo:scfifo_component|scfifo_ss21:auto_generated                                                                                                                                                                                                                                                                     ; scfifo_ss21                       ; work         ;
;             |a_dpfifo_3331:dpfifo|                                                                                                      ; 49 (2)              ; 38 (0)                    ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|fifo4kx8:u_fifo4kx8|scfifo:scfifo_component|scfifo_ss21:auto_generated|a_dpfifo_3331:dpfifo                                                                                                                                                                                                                                                ; a_dpfifo_3331                     ; work         ;
;                |a_fefifo_1bf:fifo_state|                                                                                                ; 23 (11)             ; 14 (2)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|fifo4kx8:u_fifo4kx8|scfifo:scfifo_component|scfifo_ss21:auto_generated|a_dpfifo_3331:dpfifo|a_fefifo_1bf:fifo_state                                                                                                                                                                                                                        ; a_fefifo_1bf                      ; work         ;
;                   |cntr_g47:count_usedw|                                                                                                ; 12 (12)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|fifo4kx8:u_fifo4kx8|scfifo:scfifo_component|scfifo_ss21:auto_generated|a_dpfifo_3331:dpfifo|a_fefifo_1bf:fifo_state|cntr_g47:count_usedw                                                                                                                                                                                                   ; cntr_g47                          ; work         ;
;                |altsyncram_k5m1:FIFOram|                                                                                                ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|fifo4kx8:u_fifo4kx8|scfifo:scfifo_component|scfifo_ss21:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_k5m1:FIFOram                                                                                                                                                                                                                        ; altsyncram_k5m1                   ; work         ;
;                |cntr_44b:rd_ptr_count|                                                                                                  ; 12 (12)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|fifo4kx8:u_fifo4kx8|scfifo:scfifo_component|scfifo_ss21:auto_generated|a_dpfifo_3331:dpfifo|cntr_44b:rd_ptr_count                                                                                                                                                                                                                          ; cntr_44b                          ; work         ;
;                |cntr_44b:wr_ptr|                                                                                                        ; 12 (12)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|fifo4kx8:u_fifo4kx8|scfifo:scfifo_component|scfifo_ss21:auto_generated|a_dpfifo_3331:dpfifo|cntr_44b:wr_ptr                                                                                                                                                                                                                                ; cntr_44b                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 127 (1)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 126 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 126 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 126 (1)             ; 91 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 125 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 125 (86)            ; 86 (58)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 366 (2)             ; 397 (4)                   ; 12288       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 364 (0)             ; 393 (0)                   ; 12288       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 364 (86)            ; 393 (92)                  ; 12288       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 27 (0)              ; 76 (76)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_j7c:auto_generated|                                                                                              ; 25 (25)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated                                                                                                                              ; mux_j7c                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 12288       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_qi14:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 12288       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qi14:auto_generated                                                                                                                                                 ; altsyncram_qi14                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 18 (18)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 94 (94)             ; 69 (69)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 7 (2)               ; 31 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                                  ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 4 (0)               ; 10 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 4 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                                                         ; 1 (1)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                              ; sld_gap_detector                  ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 87 (7)              ; 73 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 4 (0)               ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_fph:auto_generated|                                                                                             ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fph:auto_generated                                                             ; cntr_fph                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_cki:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated                                                                                      ; cntr_cki                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_6rh:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_6rh:auto_generated                                                                            ; cntr_6rh                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 25 (25)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 4 (4)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 25 (25)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UARTFIFO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; fifo4kx8:u_fifo4kx8|scfifo:scfifo_component|scfifo_ss21:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_k5m1:FIFOram|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qi14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 3            ; 4096         ; 3            ; 12288 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |UARTFIFO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                           ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |UARTFIFO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                           ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |UARTFIFO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                           ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |UARTFIFO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                           ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |UARTFIFO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                           ;
; Altera ; FIFO         ; 17.1    ; N/A          ; N/A          ; |UARTFIFO|fifo4kx8:u_fifo4kx8                                                                                                                                                                                                                                                 ; ../quartusip/fifo4kx8.vhd ;
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |UARTFIFO|PLL50:u_PLL50                                                                                                                                                                                                                                                       ; ../quartusip/PLL50.v      ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |UARTFIFO|TxSerial:u_TxSerial|rState                                ;
+-----------------+----------------+-----------------+----------------+---------------+
; Name            ; rState.stWtEnd ; rState.stWtData ; rState.stRdReq ; rState.stIdle ;
+-----------------+----------------+-----------------+----------------+---------------+
; rState.stIdle   ; 0              ; 0               ; 0              ; 0             ;
; rState.stRdReq  ; 0              ; 0               ; 1              ; 1             ;
; rState.stWtData ; 0              ; 1               ; 0              ; 1             ;
; rState.stWtEnd  ; 1              ; 0               ; 0              ; 1             ;
+-----------------+----------------+-----------------+----------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |UARTFIFO|RxSerial:u_RxSerial|rState               ;
+-----------------+-----------------+----------------+---------------+
; Name            ; rState.stRdData ; rState.stStart ; rState.stIdle ;
+-----------------+-----------------+----------------+---------------+
; rState.stIdle   ; 0               ; 0              ; 0             ;
; rState.stStart  ; 0               ; 1              ; 1             ;
; rState.stRdData ; 1               ; 0              ; 1             ;
+-----------------+-----------------+----------------+---------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; TxSerial:u_TxSerial|rSerData[9]       ; Stuck at VCC due to stuck port data_in ;
; RxSerial:u_RxSerial|rState.stIdle     ; Lost fanout                            ;
; Total Number of Removed Registers = 2 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 640   ;
; Number of registers using Synchronous Clear  ; 67    ;
; Number of registers using Synchronous Load   ; 85    ;
; Number of registers using Asynchronous Clear ; 223   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 442   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; Total number of inverted registers = 14                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |UARTFIFO|RxSerial:u_RxSerial|rRxFfWrData[1] ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |UARTFIFO|rRstBCnt[4]                        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |UARTFIFO|TxSerial:u_TxSerial|rBuadCnt[3]    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |UARTFIFO|RxSerial:u_RxSerial|rBuadCnt[3]    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UARTFIFO|TxSerial:u_TxSerial|rDataCnt[2]    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |UARTFIFO|TxSerial:u_TxSerial|rSerData[3]    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UARTFIFO|RxSerial:u_RxSerial|rDataCnt[3]    ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |UARTFIFO|rButtonCnt[6]                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo4kx8:u_fifo4kx8|scfifo:scfifo_component|scfifo_ss21:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_k5m1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL50:u_PLL50|altpll:altpll_component ;
+-------------------------------+-------------------------+--------------------------+
; Parameter Name                ; Value                   ; Type                     ;
+-------------------------------+-------------------------+--------------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped                  ;
; PLL_TYPE                      ; AUTO                    ; Untyped                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL50 ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped                  ;
; SCAN_CHAIN                    ; LONG                    ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                   ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped                  ;
; LOCK_HIGH                     ; 1                       ; Untyped                  ;
; LOCK_LOW                      ; 1                       ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped                  ;
; SKIP_VCO                      ; OFF                     ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped                  ;
; BANDWIDTH                     ; 0                       ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped                  ;
; DOWN_SPREAD                   ; 0                       ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 1                       ; Untyped                  ;
; CLK1_MULTIPLY_BY              ; 1                       ; Untyped                  ;
; CLK0_MULTIPLY_BY              ; 2                       ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 1                       ; Untyped                  ;
; CLK1_DIVIDE_BY                ; 1                       ; Untyped                  ;
; CLK0_DIVIDE_BY                ; 1                       ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                      ; Untyped                  ;
; CLK1_DUTY_CYCLE               ; 50                      ; Untyped                  ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped                  ;
; DPA_DIVIDER                   ; 0                       ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped                  ;
; VCO_MIN                       ; 0                       ; Untyped                  ;
; VCO_MAX                       ; 0                       ; Untyped                  ;
; VCO_CENTER                    ; 0                       ; Untyped                  ;
; PFD_MIN                       ; 0                       ; Untyped                  ;
; PFD_MAX                       ; 0                       ; Untyped                  ;
; M_INITIAL                     ; 0                       ; Untyped                  ;
; M                             ; 0                       ; Untyped                  ;
; N                             ; 1                       ; Untyped                  ;
; M2                            ; 1                       ; Untyped                  ;
; N2                            ; 1                       ; Untyped                  ;
; SS                            ; 1                       ; Untyped                  ;
; C0_HIGH                       ; 0                       ; Untyped                  ;
; C1_HIGH                       ; 0                       ; Untyped                  ;
; C2_HIGH                       ; 0                       ; Untyped                  ;
; C3_HIGH                       ; 0                       ; Untyped                  ;
; C4_HIGH                       ; 0                       ; Untyped                  ;
; C5_HIGH                       ; 0                       ; Untyped                  ;
; C6_HIGH                       ; 0                       ; Untyped                  ;
; C7_HIGH                       ; 0                       ; Untyped                  ;
; C8_HIGH                       ; 0                       ; Untyped                  ;
; C9_HIGH                       ; 0                       ; Untyped                  ;
; C0_LOW                        ; 0                       ; Untyped                  ;
; C1_LOW                        ; 0                       ; Untyped                  ;
; C2_LOW                        ; 0                       ; Untyped                  ;
; C3_LOW                        ; 0                       ; Untyped                  ;
; C4_LOW                        ; 0                       ; Untyped                  ;
; C5_LOW                        ; 0                       ; Untyped                  ;
; C6_LOW                        ; 0                       ; Untyped                  ;
; C7_LOW                        ; 0                       ; Untyped                  ;
; C8_LOW                        ; 0                       ; Untyped                  ;
; C9_LOW                        ; 0                       ; Untyped                  ;
; C0_INITIAL                    ; 0                       ; Untyped                  ;
; C1_INITIAL                    ; 0                       ; Untyped                  ;
; C2_INITIAL                    ; 0                       ; Untyped                  ;
; C3_INITIAL                    ; 0                       ; Untyped                  ;
; C4_INITIAL                    ; 0                       ; Untyped                  ;
; C5_INITIAL                    ; 0                       ; Untyped                  ;
; C6_INITIAL                    ; 0                       ; Untyped                  ;
; C7_INITIAL                    ; 0                       ; Untyped                  ;
; C8_INITIAL                    ; 0                       ; Untyped                  ;
; C9_INITIAL                    ; 0                       ; Untyped                  ;
; C0_MODE                       ; BYPASS                  ; Untyped                  ;
; C1_MODE                       ; BYPASS                  ; Untyped                  ;
; C2_MODE                       ; BYPASS                  ; Untyped                  ;
; C3_MODE                       ; BYPASS                  ; Untyped                  ;
; C4_MODE                       ; BYPASS                  ; Untyped                  ;
; C5_MODE                       ; BYPASS                  ; Untyped                  ;
; C6_MODE                       ; BYPASS                  ; Untyped                  ;
; C7_MODE                       ; BYPASS                  ; Untyped                  ;
; C8_MODE                       ; BYPASS                  ; Untyped                  ;
; C9_MODE                       ; BYPASS                  ; Untyped                  ;
; C0_PH                         ; 0                       ; Untyped                  ;
; C1_PH                         ; 0                       ; Untyped                  ;
; C2_PH                         ; 0                       ; Untyped                  ;
; C3_PH                         ; 0                       ; Untyped                  ;
; C4_PH                         ; 0                       ; Untyped                  ;
; C5_PH                         ; 0                       ; Untyped                  ;
; C6_PH                         ; 0                       ; Untyped                  ;
; C7_PH                         ; 0                       ; Untyped                  ;
; C8_PH                         ; 0                       ; Untyped                  ;
; C9_PH                         ; 0                       ; Untyped                  ;
; L0_HIGH                       ; 1                       ; Untyped                  ;
; L1_HIGH                       ; 1                       ; Untyped                  ;
; G0_HIGH                       ; 1                       ; Untyped                  ;
; G1_HIGH                       ; 1                       ; Untyped                  ;
; G2_HIGH                       ; 1                       ; Untyped                  ;
; G3_HIGH                       ; 1                       ; Untyped                  ;
; E0_HIGH                       ; 1                       ; Untyped                  ;
; E1_HIGH                       ; 1                       ; Untyped                  ;
; E2_HIGH                       ; 1                       ; Untyped                  ;
; E3_HIGH                       ; 1                       ; Untyped                  ;
; L0_LOW                        ; 1                       ; Untyped                  ;
; L1_LOW                        ; 1                       ; Untyped                  ;
; G0_LOW                        ; 1                       ; Untyped                  ;
; G1_LOW                        ; 1                       ; Untyped                  ;
; G2_LOW                        ; 1                       ; Untyped                  ;
; G3_LOW                        ; 1                       ; Untyped                  ;
; E0_LOW                        ; 1                       ; Untyped                  ;
; E1_LOW                        ; 1                       ; Untyped                  ;
; E2_LOW                        ; 1                       ; Untyped                  ;
; E3_LOW                        ; 1                       ; Untyped                  ;
; L0_INITIAL                    ; 1                       ; Untyped                  ;
; L1_INITIAL                    ; 1                       ; Untyped                  ;
; G0_INITIAL                    ; 1                       ; Untyped                  ;
; G1_INITIAL                    ; 1                       ; Untyped                  ;
; G2_INITIAL                    ; 1                       ; Untyped                  ;
; G3_INITIAL                    ; 1                       ; Untyped                  ;
; E0_INITIAL                    ; 1                       ; Untyped                  ;
; E1_INITIAL                    ; 1                       ; Untyped                  ;
; E2_INITIAL                    ; 1                       ; Untyped                  ;
; E3_INITIAL                    ; 1                       ; Untyped                  ;
; L0_MODE                       ; BYPASS                  ; Untyped                  ;
; L1_MODE                       ; BYPASS                  ; Untyped                  ;
; G0_MODE                       ; BYPASS                  ; Untyped                  ;
; G1_MODE                       ; BYPASS                  ; Untyped                  ;
; G2_MODE                       ; BYPASS                  ; Untyped                  ;
; G3_MODE                       ; BYPASS                  ; Untyped                  ;
; E0_MODE                       ; BYPASS                  ; Untyped                  ;
; E1_MODE                       ; BYPASS                  ; Untyped                  ;
; E2_MODE                       ; BYPASS                  ; Untyped                  ;
; E3_MODE                       ; BYPASS                  ; Untyped                  ;
; L0_PH                         ; 0                       ; Untyped                  ;
; L1_PH                         ; 0                       ; Untyped                  ;
; G0_PH                         ; 0                       ; Untyped                  ;
; G1_PH                         ; 0                       ; Untyped                  ;
; G2_PH                         ; 0                       ; Untyped                  ;
; G3_PH                         ; 0                       ; Untyped                  ;
; E0_PH                         ; 0                       ; Untyped                  ;
; E1_PH                         ; 0                       ; Untyped                  ;
; E2_PH                         ; 0                       ; Untyped                  ;
; E3_PH                         ; 0                       ; Untyped                  ;
; M_PH                          ; 0                       ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped                  ;
; CLK0_COUNTER                  ; G0                      ; Untyped                  ;
; CLK1_COUNTER                  ; G0                      ; Untyped                  ;
; CLK2_COUNTER                  ; G0                      ; Untyped                  ;
; CLK3_COUNTER                  ; G0                      ; Untyped                  ;
; CLK4_COUNTER                  ; G0                      ; Untyped                  ;
; CLK5_COUNTER                  ; G0                      ; Untyped                  ;
; CLK6_COUNTER                  ; E0                      ; Untyped                  ;
; CLK7_COUNTER                  ; E1                      ; Untyped                  ;
; CLK8_COUNTER                  ; E2                      ; Untyped                  ;
; CLK9_COUNTER                  ; E3                      ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                       ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                       ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                       ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                       ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                       ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                       ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                       ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                       ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                       ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                       ; Untyped                  ;
; M_TIME_DELAY                  ; 0                       ; Untyped                  ;
; N_TIME_DELAY                  ; 0                       ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                      ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                      ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                       ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped                  ;
; VCO_POST_SCALE                ; 0                       ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                  ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED               ; Untyped                  ;
; PORT_CLK1                     ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLK2                     ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped                  ;
; PORT_ARESET                   ; PORT_USED               ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped                  ;
; PORT_LOCKED                   ; PORT_USED               ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                       ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                       ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                       ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                       ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                       ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                       ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                       ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                       ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                       ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                       ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                       ; Untyped                  ;
; CBXI_PARAMETER                ; PLL50_altpll            ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped                  ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped                  ;
; DEVICE_FAMILY                 ; MAX 10                  ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE           ;
+-------------------------------+-------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo4kx8:u_fifo4kx8|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------+
; Parameter Name          ; Value       ; Type                                             ;
+-------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                   ;
; lpm_width               ; 8           ; Signed Integer                                   ;
; LPM_NUMWORDS            ; 4096        ; Signed Integer                                   ;
; LPM_WIDTHU              ; 12          ; Signed Integer                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                          ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                          ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                          ;
; ENABLE_ECC              ; FALSE       ; Untyped                                          ;
; USE_EAB                 ; ON          ; Untyped                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                          ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                          ;
; CBXI_PARAMETER          ; scfifo_ss21 ; Untyped                                          ;
+-------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                      ;
+-------------------------------------------------+-----------------------------------+----------------+
; Parameter Name                                  ; Value                             ; Type           ;
+-------------------------------------------------+-----------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                     ; String         ;
; sld_node_info                                   ; 805334528                         ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                   ; String         ;
; SLD_IP_VERSION                                  ; 6                                 ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                 ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                 ; Signed Integer ;
; sld_data_bits                                   ; 2                                 ; Untyped        ;
; sld_trigger_bits                                ; 2                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                             ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                             ; Signed Integer ;
; sld_incremental_routing                         ; 1                                 ; Untyped        ;
; sld_sample_depth                                ; 4096                              ; Untyped        ;
; sld_segment_size                                ; 4096                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                              ; Untyped        ;
; sld_state_bits                                  ; 11                                ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                 ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                 ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                 ; Signed Integer ;
; sld_trigger_level                               ; 1                                 ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                 ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                 ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                 ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                 ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                 ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                          ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                 ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                 ; Untyped        ;
; sld_ram_pipeline                                ; 0                                 ; Untyped        ;
; sld_counter_pipeline                            ; 0                                 ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                 ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                              ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                              ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                              ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                              ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                              ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                              ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                              ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                              ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                              ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                              ; String         ;
; sld_inversion_mask_length                       ; 33                                ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                 ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd         ; String         ;
; sld_state_flow_use_generated                    ; 0                                 ; Untyped        ;
; sld_current_resource_width                      ; 1                                 ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                               ; Untyped        ;
; sld_storage_qualifier_bits                      ; 2                                 ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                 ; Untyped        ;
; sld_storage_qualifier_mode                      ; PORT                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                 ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 1                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                             ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                 ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                 ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                 ; Signed Integer ;
+-------------------------------------------------+-----------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; PLL50:u_PLL50|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+--------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                             ;
+----------------------------+---------------------------------------------+
; Name                       ; Value                                       ;
+----------------------------+---------------------------------------------+
; Number of entity instances ; 1                                           ;
; Entity Instance            ; fifo4kx8:u_fifo4kx8|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                ;
;     -- lpm_width           ; 8                                           ;
;     -- LPM_NUMWORDS        ; 4096                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                         ;
;     -- USE_EAB             ; ON                                          ;
+----------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo4kx8:u_fifo4kx8"                                                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 2                   ; 2                ; 4096         ; 1        ; input port             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 9                           ;
; cycloneiii_ff         ; 152                         ;
;     CLR               ; 3                           ;
;     ENA               ; 58                          ;
;     ENA CLR           ; 36                          ;
;     ENA SLD           ; 8                           ;
;     SCLR              ; 19                          ;
;     SLD               ; 11                          ;
;     plain             ; 17                          ;
; cycloneiii_lcell_comb ; 243                         ;
;     arith             ; 95                          ;
;         2 data inputs ; 66                          ;
;         3 data inputs ; 29                          ;
;     normal            ; 148                         ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 56                          ;
;         3 data inputs ; 51                          ;
;         4 data inputs ; 36                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 4.20                        ;
; Average LUT depth     ; 2.56                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                          ;
+-------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------+---------+
; Name                    ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                  ; Details ;
+-------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------+---------+
; Button                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Button                                                                             ; N/A     ;
; Button                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Button                                                                             ; N/A     ;
; Emp2                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Emp2                                                                               ; N/A     ;
; Emp2                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Emp2                                                                               ; N/A     ;
; Emp2                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Emp2                                                                               ; N/A     ;
; RxSerial:u_RxSerial|Clk ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL50:u_PLL50|altpll:altpll_component|PLL50_altpll:auto_generated|wire_pll1_clk[0] ; N/A     ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
+-------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Dec 21 19:27:27 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UARTFIFO -c UARTFIFO
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /ddcamp_project/day5_uartfifo/hdl/uartfifo.vhd
    Info (12022): Found design unit 1: UARTFIFO-rtl File: D:/ddcamp_project/Day5_UARTFIFO/hdl/UARTFIFO.vhd Line: 62
    Info (12023): Found entity 1: UARTFIFO File: D:/ddcamp_project/Day5_UARTFIFO/hdl/UARTFIFO.vhd Line: 49
Info (12021): Found 2 design units, including 1 entities, in source file /ddcamp_project/day5_uartfifo/hdl/rxserial.vhd
    Info (12022): Found design unit 1: RxSerial-rtl File: D:/ddcamp_project/Day5_UARTFIFO/hdl/RxSerial.vhd Line: 19
    Info (12023): Found entity 1: RxSerial File: D:/ddcamp_project/Day5_UARTFIFO/hdl/RxSerial.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /ddcamp_project/day5_uartfifo/hdl/txserial.vhd
    Info (12022): Found design unit 1: TxSerial-rtl File: D:/ddcamp_project/Day5_UARTFIFO/hdl/TxSerial.vhd Line: 19
    Info (12023): Found entity 1: TxSerial File: D:/ddcamp_project/Day5_UARTFIFO/hdl/TxSerial.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /ddcamp_project/day5_uartfifo/quartusip/pll50.v
    Info (12023): Found entity 1: PLL50 File: D:/ddcamp_project/Day5_UARTFIFO/quartusip/PLL50.v Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file /ddcamp_project/day5_uartfifo/quartusip/fifo4kx8.vhd
    Info (12022): Found design unit 1: fifo4kx8-SYN File: D:/ddcamp_project/Day5_UARTFIFO/quartusip/fifo4kx8.vhd Line: 58
    Info (12023): Found entity 1: fifo4kx8 File: D:/ddcamp_project/Day5_UARTFIFO/quartusip/fifo4kx8.vhd Line: 42
Info (12127): Elaborating entity "UARTFIFO" for the top level hierarchy
Info (12128): Elaborating entity "PLL50" for hierarchy "PLL50:u_PLL50" File: D:/ddcamp_project/Day5_UARTFIFO/hdl/UARTFIFO.vhd Line: 180
Info (12128): Elaborating entity "altpll" for hierarchy "PLL50:u_PLL50|altpll:altpll_component" File: D:/ddcamp_project/Day5_UARTFIFO/quartusip/PLL50.v Line: 103
Info (12130): Elaborated megafunction instantiation "PLL50:u_PLL50|altpll:altpll_component" File: D:/ddcamp_project/Day5_UARTFIFO/quartusip/PLL50.v Line: 103
Info (12133): Instantiated megafunction "PLL50:u_PLL50|altpll:altpll_component" with the following parameter: File: D:/ddcamp_project/Day5_UARTFIFO/quartusip/PLL50.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL50"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll50_altpll.v
    Info (12023): Found entity 1: PLL50_altpll File: D:/ddcamp_project/Day5_UARTFIFO/quartus/db/pll50_altpll.v Line: 30
Info (12128): Elaborating entity "PLL50_altpll" for hierarchy "PLL50:u_PLL50|altpll:altpll_component|PLL50_altpll:auto_generated" File: d:/fpga/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "RxSerial" for hierarchy "RxSerial:u_RxSerial" File: D:/ddcamp_project/Day5_UARTFIFO/hdl/UARTFIFO.vhd Line: 244
Warning (10036): Verilog HDL or VHDL warning at RxSerial.vhd(31): object "rBuadEnd" assigned a value but never read File: D:/ddcamp_project/Day5_UARTFIFO/hdl/RxSerial.vhd Line: 31
Info (12128): Elaborating entity "fifo4kx8" for hierarchy "fifo4kx8:u_fifo4kx8" File: D:/ddcamp_project/Day5_UARTFIFO/hdl/UARTFIFO.vhd Line: 258
Info (12128): Elaborating entity "scfifo" for hierarchy "fifo4kx8:u_fifo4kx8|scfifo:scfifo_component" File: D:/ddcamp_project/Day5_UARTFIFO/quartusip/fifo4kx8.vhd Line: 99
Info (12130): Elaborated megafunction instantiation "fifo4kx8:u_fifo4kx8|scfifo:scfifo_component" File: D:/ddcamp_project/Day5_UARTFIFO/quartusip/fifo4kx8.vhd Line: 99
Info (12133): Instantiated megafunction "fifo4kx8:u_fifo4kx8|scfifo:scfifo_component" with the following parameter: File: D:/ddcamp_project/Day5_UARTFIFO/quartusip/fifo4kx8.vhd Line: 99
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ss21.tdf
    Info (12023): Found entity 1: scfifo_ss21 File: D:/ddcamp_project/Day5_UARTFIFO/quartus/db/scfifo_ss21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_ss21" for hierarchy "fifo4kx8:u_fifo4kx8|scfifo:scfifo_component|scfifo_ss21:auto_generated" File: d:/fpga/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3331.tdf
    Info (12023): Found entity 1: a_dpfifo_3331 File: D:/ddcamp_project/Day5_UARTFIFO/quartus/db/a_dpfifo_3331.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_3331" for hierarchy "fifo4kx8:u_fifo4kx8|scfifo:scfifo_component|scfifo_ss21:auto_generated|a_dpfifo_3331:dpfifo" File: D:/ddcamp_project/Day5_UARTFIFO/quartus/db/scfifo_ss21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_1bf.tdf
    Info (12023): Found entity 1: a_fefifo_1bf File: D:/ddcamp_project/Day5_UARTFIFO/quartus/db/a_fefifo_1bf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_1bf" for hierarchy "fifo4kx8:u_fifo4kx8|scfifo:scfifo_component|scfifo_ss21:auto_generated|a_dpfifo_3331:dpfifo|a_fefifo_1bf:fifo_state" File: D:/ddcamp_project/Day5_UARTFIFO/quartus/db/a_dpfifo_3331.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g47.tdf
    Info (12023): Found entity 1: cntr_g47 File: D:/ddcamp_project/Day5_UARTFIFO/quartus/db/cntr_g47.tdf Line: 25
Info (12128): Elaborating entity "cntr_g47" for hierarchy "fifo4kx8:u_fifo4kx8|scfifo:scfifo_component|scfifo_ss21:auto_generated|a_dpfifo_3331:dpfifo|a_fefifo_1bf:fifo_state|cntr_g47:count_usedw" File: D:/ddcamp_project/Day5_UARTFIFO/quartus/db/a_fefifo_1bf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k5m1.tdf
    Info (12023): Found entity 1: altsyncram_k5m1 File: D:/ddcamp_project/Day5_UARTFIFO/quartus/db/altsyncram_k5m1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_k5m1" for hierarchy "fifo4kx8:u_fifo4kx8|scfifo:scfifo_component|scfifo_ss21:auto_generated|a_dpfifo_3331:dpfifo|altsyncram_k5m1:FIFOram" File: D:/ddcamp_project/Day5_UARTFIFO/quartus/db/a_dpfifo_3331.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_44b.tdf
    Info (12023): Found entity 1: cntr_44b File: D:/ddcamp_project/Day5_UARTFIFO/quartus/db/cntr_44b.tdf Line: 25
Info (12128): Elaborating entity "cntr_44b" for hierarchy "fifo4kx8:u_fifo4kx8|scfifo:scfifo_component|scfifo_ss21:auto_generated|a_dpfifo_3331:dpfifo|cntr_44b:rd_ptr_count" File: D:/ddcamp_project/Day5_UARTFIFO/quartus/db/a_dpfifo_3331.tdf Line: 44
Info (12128): Elaborating entity "TxSerial" for hierarchy "TxSerial:u_TxSerial" File: D:/ddcamp_project/Day5_UARTFIFO/hdl/UARTFIFO.vhd Line: 276
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qi14.tdf
    Info (12023): Found entity 1: altsyncram_qi14 File: D:/ddcamp_project/Day5_UARTFIFO/quartus/db/altsyncram_qi14.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j7c.tdf
    Info (12023): Found entity 1: mux_j7c File: D:/ddcamp_project/Day5_UARTFIFO/quartus/db/mux_j7c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: D:/ddcamp_project/Day5_UARTFIFO/quartus/db/decode_3af.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fph.tdf
    Info (12023): Found entity 1: cntr_fph File: D:/ddcamp_project/Day5_UARTFIFO/quartus/db/cntr_fph.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_erb.tdf
    Info (12023): Found entity 1: cmpr_erb File: D:/ddcamp_project/Day5_UARTFIFO/quartus/db/cmpr_erb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cki.tdf
    Info (12023): Found entity 1: cntr_cki File: D:/ddcamp_project/Day5_UARTFIFO/quartus/db/cntr_cki.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6rh.tdf
    Info (12023): Found entity 1: cntr_6rh File: D:/ddcamp_project/Day5_UARTFIFO/quartus/db/cntr_6rh.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf
    Info (12023): Found entity 1: cmpr_hrb File: D:/ddcamp_project/Day5_UARTFIFO/quartus/db/cmpr_hrb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: D:/ddcamp_project/Day5_UARTFIFO/quartus/db/cntr_odi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: D:/ddcamp_project/Day5_UARTFIFO/quartus/db/cmpr_drb.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2567.12.21.19:27:53 Progress: Loading sldde1fd1b8/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldde1fd1b8/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/ddcamp_project/Day5_UARTFIFO/quartus/db/ip/sldde1fd1b8/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldde1fd1b8/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/ddcamp_project/Day5_UARTFIFO/quartus/db/ip/sldde1fd1b8/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldde1fd1b8/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/ddcamp_project/Day5_UARTFIFO/quartus/db/ip/sldde1fd1b8/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldde1fd1b8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/ddcamp_project/Day5_UARTFIFO/quartus/db/ip/sldde1fd1b8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldde1fd1b8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/ddcamp_project/Day5_UARTFIFO/quartus/db/ip/sldde1fd1b8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/ddcamp_project/Day5_UARTFIFO/quartus/db/ip/sldde1fd1b8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldde1fd1b8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/ddcamp_project/Day5_UARTFIFO/quartus/db/ip/sldde1fd1b8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 38 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "RESERVED[0]" File: D:/ddcamp_project/Day5_UARTFIFO/hdl/UARTFIFO.vhd Line: 58
    Warning (15610): No output dependent on input pin "RESERVED[1]" File: D:/ddcamp_project/Day5_UARTFIFO/hdl/UARTFIFO.vhd Line: 58
Info (21057): Implemented 973 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 949 logic cells
    Info (21064): Implemented 11 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4859 megabytes
    Info: Processing ended: Sat Dec 21 19:28:06 2024
    Info: Elapsed time: 00:00:39
    Info: Total CPU time (on all processors): 00:01:03


