
test-0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c14  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000228  08007db4  08007db4  00008db4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007fdc  08007fdc  00009068  2**0
                  CONTENTS
  4 .ARM          00000008  08007fdc  08007fdc  00008fdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007fe4  08007fe4  00009068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007fe4  08007fe4  00008fe4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007fe8  08007fe8  00008fe8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08007fec  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004a0  20000068  08008054  00009068  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000508  08008054  00009508  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000121c9  00000000  00000000  00009098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ab1  00000000  00000000  0001b261  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001248  00000000  00000000  0001dd18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e2e  00000000  00000000  0001ef60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019b19  00000000  00000000  0001fd8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016b87  00000000  00000000  000398a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00096676  00000000  00000000  0005042e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e6aa4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005660  00000000  00000000  000e6ae8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000ec148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007d9c 	.word	0x08007d9c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08007d9c 	.word	0x08007d9c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2iz>:
 8000a1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a24:	d215      	bcs.n	8000a52 <__aeabi_d2iz+0x36>
 8000a26:	d511      	bpl.n	8000a4c <__aeabi_d2iz+0x30>
 8000a28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d912      	bls.n	8000a58 <__aeabi_d2iz+0x3c>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a42:	fa23 f002 	lsr.w	r0, r3, r2
 8000a46:	bf18      	it	ne
 8000a48:	4240      	negne	r0, r0
 8000a4a:	4770      	bx	lr
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	4770      	bx	lr
 8000a52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a56:	d105      	bne.n	8000a64 <__aeabi_d2iz+0x48>
 8000a58:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a5c:	bf08      	it	eq
 8000a5e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a62:	4770      	bx	lr
 8000a64:	f04f 0000 	mov.w	r0, #0
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop

08000a6c <__aeabi_d2uiz>:
 8000a6c:	004a      	lsls	r2, r1, #1
 8000a6e:	d211      	bcs.n	8000a94 <__aeabi_d2uiz+0x28>
 8000a70:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a74:	d211      	bcs.n	8000a9a <__aeabi_d2uiz+0x2e>
 8000a76:	d50d      	bpl.n	8000a94 <__aeabi_d2uiz+0x28>
 8000a78:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a80:	d40e      	bmi.n	8000aa0 <__aeabi_d2uiz+0x34>
 8000a82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a86:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a9e:	d102      	bne.n	8000aa6 <__aeabi_d2uiz+0x3a>
 8000aa0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000aa4:	4770      	bx	lr
 8000aa6:	f04f 0000 	mov.w	r0, #0
 8000aaa:	4770      	bx	lr

08000aac <__aeabi_uldivmod>:
 8000aac:	b953      	cbnz	r3, 8000ac4 <__aeabi_uldivmod+0x18>
 8000aae:	b94a      	cbnz	r2, 8000ac4 <__aeabi_uldivmod+0x18>
 8000ab0:	2900      	cmp	r1, #0
 8000ab2:	bf08      	it	eq
 8000ab4:	2800      	cmpeq	r0, #0
 8000ab6:	bf1c      	itt	ne
 8000ab8:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000abc:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000ac0:	f000 b96a 	b.w	8000d98 <__aeabi_idiv0>
 8000ac4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ac8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000acc:	f000 f806 	bl	8000adc <__udivmoddi4>
 8000ad0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ad4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ad8:	b004      	add	sp, #16
 8000ada:	4770      	bx	lr

08000adc <__udivmoddi4>:
 8000adc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ae0:	9d08      	ldr	r5, [sp, #32]
 8000ae2:	460c      	mov	r4, r1
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d14e      	bne.n	8000b86 <__udivmoddi4+0xaa>
 8000ae8:	4694      	mov	ip, r2
 8000aea:	458c      	cmp	ip, r1
 8000aec:	4686      	mov	lr, r0
 8000aee:	fab2 f282 	clz	r2, r2
 8000af2:	d962      	bls.n	8000bba <__udivmoddi4+0xde>
 8000af4:	b14a      	cbz	r2, 8000b0a <__udivmoddi4+0x2e>
 8000af6:	f1c2 0320 	rsb	r3, r2, #32
 8000afa:	4091      	lsls	r1, r2
 8000afc:	fa20 f303 	lsr.w	r3, r0, r3
 8000b00:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b04:	4319      	orrs	r1, r3
 8000b06:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b0a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b0e:	fa1f f68c 	uxth.w	r6, ip
 8000b12:	fbb1 f4f7 	udiv	r4, r1, r7
 8000b16:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b1a:	fb07 1114 	mls	r1, r7, r4, r1
 8000b1e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b22:	fb04 f106 	mul.w	r1, r4, r6
 8000b26:	4299      	cmp	r1, r3
 8000b28:	d90a      	bls.n	8000b40 <__udivmoddi4+0x64>
 8000b2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b2e:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000b32:	f080 8112 	bcs.w	8000d5a <__udivmoddi4+0x27e>
 8000b36:	4299      	cmp	r1, r3
 8000b38:	f240 810f 	bls.w	8000d5a <__udivmoddi4+0x27e>
 8000b3c:	3c02      	subs	r4, #2
 8000b3e:	4463      	add	r3, ip
 8000b40:	1a59      	subs	r1, r3, r1
 8000b42:	fa1f f38e 	uxth.w	r3, lr
 8000b46:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b4a:	fb07 1110 	mls	r1, r7, r0, r1
 8000b4e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b52:	fb00 f606 	mul.w	r6, r0, r6
 8000b56:	429e      	cmp	r6, r3
 8000b58:	d90a      	bls.n	8000b70 <__udivmoddi4+0x94>
 8000b5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b5e:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000b62:	f080 80fc 	bcs.w	8000d5e <__udivmoddi4+0x282>
 8000b66:	429e      	cmp	r6, r3
 8000b68:	f240 80f9 	bls.w	8000d5e <__udivmoddi4+0x282>
 8000b6c:	4463      	add	r3, ip
 8000b6e:	3802      	subs	r0, #2
 8000b70:	1b9b      	subs	r3, r3, r6
 8000b72:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b76:	2100      	movs	r1, #0
 8000b78:	b11d      	cbz	r5, 8000b82 <__udivmoddi4+0xa6>
 8000b7a:	40d3      	lsrs	r3, r2
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	e9c5 3200 	strd	r3, r2, [r5]
 8000b82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b86:	428b      	cmp	r3, r1
 8000b88:	d905      	bls.n	8000b96 <__udivmoddi4+0xba>
 8000b8a:	b10d      	cbz	r5, 8000b90 <__udivmoddi4+0xb4>
 8000b8c:	e9c5 0100 	strd	r0, r1, [r5]
 8000b90:	2100      	movs	r1, #0
 8000b92:	4608      	mov	r0, r1
 8000b94:	e7f5      	b.n	8000b82 <__udivmoddi4+0xa6>
 8000b96:	fab3 f183 	clz	r1, r3
 8000b9a:	2900      	cmp	r1, #0
 8000b9c:	d146      	bne.n	8000c2c <__udivmoddi4+0x150>
 8000b9e:	42a3      	cmp	r3, r4
 8000ba0:	d302      	bcc.n	8000ba8 <__udivmoddi4+0xcc>
 8000ba2:	4290      	cmp	r0, r2
 8000ba4:	f0c0 80f0 	bcc.w	8000d88 <__udivmoddi4+0x2ac>
 8000ba8:	1a86      	subs	r6, r0, r2
 8000baa:	eb64 0303 	sbc.w	r3, r4, r3
 8000bae:	2001      	movs	r0, #1
 8000bb0:	2d00      	cmp	r5, #0
 8000bb2:	d0e6      	beq.n	8000b82 <__udivmoddi4+0xa6>
 8000bb4:	e9c5 6300 	strd	r6, r3, [r5]
 8000bb8:	e7e3      	b.n	8000b82 <__udivmoddi4+0xa6>
 8000bba:	2a00      	cmp	r2, #0
 8000bbc:	f040 8090 	bne.w	8000ce0 <__udivmoddi4+0x204>
 8000bc0:	eba1 040c 	sub.w	r4, r1, ip
 8000bc4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bc8:	fa1f f78c 	uxth.w	r7, ip
 8000bcc:	2101      	movs	r1, #1
 8000bce:	fbb4 f6f8 	udiv	r6, r4, r8
 8000bd2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bd6:	fb08 4416 	mls	r4, r8, r6, r4
 8000bda:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bde:	fb07 f006 	mul.w	r0, r7, r6
 8000be2:	4298      	cmp	r0, r3
 8000be4:	d908      	bls.n	8000bf8 <__udivmoddi4+0x11c>
 8000be6:	eb1c 0303 	adds.w	r3, ip, r3
 8000bea:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000bee:	d202      	bcs.n	8000bf6 <__udivmoddi4+0x11a>
 8000bf0:	4298      	cmp	r0, r3
 8000bf2:	f200 80cd 	bhi.w	8000d90 <__udivmoddi4+0x2b4>
 8000bf6:	4626      	mov	r6, r4
 8000bf8:	1a1c      	subs	r4, r3, r0
 8000bfa:	fa1f f38e 	uxth.w	r3, lr
 8000bfe:	fbb4 f0f8 	udiv	r0, r4, r8
 8000c02:	fb08 4410 	mls	r4, r8, r0, r4
 8000c06:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c0a:	fb00 f707 	mul.w	r7, r0, r7
 8000c0e:	429f      	cmp	r7, r3
 8000c10:	d908      	bls.n	8000c24 <__udivmoddi4+0x148>
 8000c12:	eb1c 0303 	adds.w	r3, ip, r3
 8000c16:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000c1a:	d202      	bcs.n	8000c22 <__udivmoddi4+0x146>
 8000c1c:	429f      	cmp	r7, r3
 8000c1e:	f200 80b0 	bhi.w	8000d82 <__udivmoddi4+0x2a6>
 8000c22:	4620      	mov	r0, r4
 8000c24:	1bdb      	subs	r3, r3, r7
 8000c26:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c2a:	e7a5      	b.n	8000b78 <__udivmoddi4+0x9c>
 8000c2c:	f1c1 0620 	rsb	r6, r1, #32
 8000c30:	408b      	lsls	r3, r1
 8000c32:	fa22 f706 	lsr.w	r7, r2, r6
 8000c36:	431f      	orrs	r7, r3
 8000c38:	fa20 fc06 	lsr.w	ip, r0, r6
 8000c3c:	fa04 f301 	lsl.w	r3, r4, r1
 8000c40:	ea43 030c 	orr.w	r3, r3, ip
 8000c44:	40f4      	lsrs	r4, r6
 8000c46:	fa00 f801 	lsl.w	r8, r0, r1
 8000c4a:	0c38      	lsrs	r0, r7, #16
 8000c4c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c50:	fbb4 fef0 	udiv	lr, r4, r0
 8000c54:	fa1f fc87 	uxth.w	ip, r7
 8000c58:	fb00 441e 	mls	r4, r0, lr, r4
 8000c5c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c60:	fb0e f90c 	mul.w	r9, lr, ip
 8000c64:	45a1      	cmp	r9, r4
 8000c66:	fa02 f201 	lsl.w	r2, r2, r1
 8000c6a:	d90a      	bls.n	8000c82 <__udivmoddi4+0x1a6>
 8000c6c:	193c      	adds	r4, r7, r4
 8000c6e:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000c72:	f080 8084 	bcs.w	8000d7e <__udivmoddi4+0x2a2>
 8000c76:	45a1      	cmp	r9, r4
 8000c78:	f240 8081 	bls.w	8000d7e <__udivmoddi4+0x2a2>
 8000c7c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c80:	443c      	add	r4, r7
 8000c82:	eba4 0409 	sub.w	r4, r4, r9
 8000c86:	fa1f f983 	uxth.w	r9, r3
 8000c8a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000c8e:	fb00 4413 	mls	r4, r0, r3, r4
 8000c92:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c96:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c9a:	45a4      	cmp	ip, r4
 8000c9c:	d907      	bls.n	8000cae <__udivmoddi4+0x1d2>
 8000c9e:	193c      	adds	r4, r7, r4
 8000ca0:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000ca4:	d267      	bcs.n	8000d76 <__udivmoddi4+0x29a>
 8000ca6:	45a4      	cmp	ip, r4
 8000ca8:	d965      	bls.n	8000d76 <__udivmoddi4+0x29a>
 8000caa:	3b02      	subs	r3, #2
 8000cac:	443c      	add	r4, r7
 8000cae:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000cb2:	fba0 9302 	umull	r9, r3, r0, r2
 8000cb6:	eba4 040c 	sub.w	r4, r4, ip
 8000cba:	429c      	cmp	r4, r3
 8000cbc:	46ce      	mov	lr, r9
 8000cbe:	469c      	mov	ip, r3
 8000cc0:	d351      	bcc.n	8000d66 <__udivmoddi4+0x28a>
 8000cc2:	d04e      	beq.n	8000d62 <__udivmoddi4+0x286>
 8000cc4:	b155      	cbz	r5, 8000cdc <__udivmoddi4+0x200>
 8000cc6:	ebb8 030e 	subs.w	r3, r8, lr
 8000cca:	eb64 040c 	sbc.w	r4, r4, ip
 8000cce:	fa04 f606 	lsl.w	r6, r4, r6
 8000cd2:	40cb      	lsrs	r3, r1
 8000cd4:	431e      	orrs	r6, r3
 8000cd6:	40cc      	lsrs	r4, r1
 8000cd8:	e9c5 6400 	strd	r6, r4, [r5]
 8000cdc:	2100      	movs	r1, #0
 8000cde:	e750      	b.n	8000b82 <__udivmoddi4+0xa6>
 8000ce0:	f1c2 0320 	rsb	r3, r2, #32
 8000ce4:	fa20 f103 	lsr.w	r1, r0, r3
 8000ce8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cec:	fa24 f303 	lsr.w	r3, r4, r3
 8000cf0:	4094      	lsls	r4, r2
 8000cf2:	430c      	orrs	r4, r1
 8000cf4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cf8:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cfc:	fa1f f78c 	uxth.w	r7, ip
 8000d00:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d04:	fb08 3110 	mls	r1, r8, r0, r3
 8000d08:	0c23      	lsrs	r3, r4, #16
 8000d0a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0e:	fb00 f107 	mul.w	r1, r0, r7
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d908      	bls.n	8000d28 <__udivmoddi4+0x24c>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000d1e:	d22c      	bcs.n	8000d7a <__udivmoddi4+0x29e>
 8000d20:	4299      	cmp	r1, r3
 8000d22:	d92a      	bls.n	8000d7a <__udivmoddi4+0x29e>
 8000d24:	3802      	subs	r0, #2
 8000d26:	4463      	add	r3, ip
 8000d28:	1a5b      	subs	r3, r3, r1
 8000d2a:	b2a4      	uxth	r4, r4
 8000d2c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d30:	fb08 3311 	mls	r3, r8, r1, r3
 8000d34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d38:	fb01 f307 	mul.w	r3, r1, r7
 8000d3c:	42a3      	cmp	r3, r4
 8000d3e:	d908      	bls.n	8000d52 <__udivmoddi4+0x276>
 8000d40:	eb1c 0404 	adds.w	r4, ip, r4
 8000d44:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000d48:	d213      	bcs.n	8000d72 <__udivmoddi4+0x296>
 8000d4a:	42a3      	cmp	r3, r4
 8000d4c:	d911      	bls.n	8000d72 <__udivmoddi4+0x296>
 8000d4e:	3902      	subs	r1, #2
 8000d50:	4464      	add	r4, ip
 8000d52:	1ae4      	subs	r4, r4, r3
 8000d54:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d58:	e739      	b.n	8000bce <__udivmoddi4+0xf2>
 8000d5a:	4604      	mov	r4, r0
 8000d5c:	e6f0      	b.n	8000b40 <__udivmoddi4+0x64>
 8000d5e:	4608      	mov	r0, r1
 8000d60:	e706      	b.n	8000b70 <__udivmoddi4+0x94>
 8000d62:	45c8      	cmp	r8, r9
 8000d64:	d2ae      	bcs.n	8000cc4 <__udivmoddi4+0x1e8>
 8000d66:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d6a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d6e:	3801      	subs	r0, #1
 8000d70:	e7a8      	b.n	8000cc4 <__udivmoddi4+0x1e8>
 8000d72:	4631      	mov	r1, r6
 8000d74:	e7ed      	b.n	8000d52 <__udivmoddi4+0x276>
 8000d76:	4603      	mov	r3, r0
 8000d78:	e799      	b.n	8000cae <__udivmoddi4+0x1d2>
 8000d7a:	4630      	mov	r0, r6
 8000d7c:	e7d4      	b.n	8000d28 <__udivmoddi4+0x24c>
 8000d7e:	46d6      	mov	lr, sl
 8000d80:	e77f      	b.n	8000c82 <__udivmoddi4+0x1a6>
 8000d82:	4463      	add	r3, ip
 8000d84:	3802      	subs	r0, #2
 8000d86:	e74d      	b.n	8000c24 <__udivmoddi4+0x148>
 8000d88:	4606      	mov	r6, r0
 8000d8a:	4623      	mov	r3, r4
 8000d8c:	4608      	mov	r0, r1
 8000d8e:	e70f      	b.n	8000bb0 <__udivmoddi4+0xd4>
 8000d90:	3e02      	subs	r6, #2
 8000d92:	4463      	add	r3, ip
 8000d94:	e730      	b.n	8000bf8 <__udivmoddi4+0x11c>
 8000d96:	bf00      	nop

08000d98 <__aeabi_idiv0>:
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop

08000d9c <adxl_write>:
#define CS_SET() 	HAL_GPIO_WritePin(ADXL345_CS_GPIO_Port, ADXL345_CS_Pin, GPIO_PIN_SET)
#define CS_RESET() 	HAL_GPIO_WritePin(ADXL345_CS_GPIO_Port, ADXL345_CS_Pin, GPIO_PIN_RESET)


void adxl_write (uint8_t address, uint8_t value)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b084      	sub	sp, #16
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	4603      	mov	r3, r0
 8000da4:	460a      	mov	r2, r1
 8000da6:	71fb      	strb	r3, [r7, #7]
 8000da8:	4613      	mov	r3, r2
 8000daa:	71bb      	strb	r3, [r7, #6]
	uint8_t data[2];
	data[0] = address | ADXL_SPI_MULTI_BYTE;  // multibyte write enabled
 8000dac:	79fb      	ldrb	r3, [r7, #7]
 8000dae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000db2:	b2db      	uxtb	r3, r3
 8000db4:	733b      	strb	r3, [r7, #12]
	data[1] = value;
 8000db6:	79bb      	ldrb	r3, [r7, #6]
 8000db8:	737b      	strb	r3, [r7, #13]
	CS_RESET();     // pull the cs pin low to enable the slave
 8000dba:	2200      	movs	r2, #0
 8000dbc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000dc0:	4809      	ldr	r0, [pc, #36]	@ (8000de8 <adxl_write+0x4c>)
 8000dc2:	f002 ffe9 	bl	8003d98 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&ADXL345_PORT, data, 2, 100);  // transmit the address and data
 8000dc6:	f107 010c 	add.w	r1, r7, #12
 8000dca:	2364      	movs	r3, #100	@ 0x64
 8000dcc:	2202      	movs	r2, #2
 8000dce:	4807      	ldr	r0, [pc, #28]	@ (8000dec <adxl_write+0x50>)
 8000dd0:	f004 ffdd 	bl	8005d8e <HAL_SPI_Transmit>
	CS_SET(); // pull the cs pin high to disable the slave
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000dda:	4803      	ldr	r0, [pc, #12]	@ (8000de8 <adxl_write+0x4c>)
 8000ddc:	f002 ffdc 	bl	8003d98 <HAL_GPIO_WritePin>
}
 8000de0:	bf00      	nop
 8000de2:	3710      	adds	r7, #16
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	40020000 	.word	0x40020000
 8000dec:	200001c4 	.word	0x200001c4

08000df0 <adxl_read>:


void adxl_read(uint8_t address, uint8_t* data_rec) {
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	4603      	mov	r3, r0
 8000df8:	6039      	str	r1, [r7, #0]
 8000dfa:	71fb      	strb	r3, [r7, #7]
    address |= ADXL_SPI_READ;  // read operation
 8000dfc:	79fb      	ldrb	r3, [r7, #7]
 8000dfe:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	71fb      	strb	r3, [r7, #7]
    address |= ADXL_SPI_MULTI_BYTE;  // multibyte read
 8000e06:	79fb      	ldrb	r3, [r7, #7]
 8000e08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	71fb      	strb	r3, [r7, #7]
    CS_RESET();  // pull the cs pin low to enable the slave
 8000e10:	2200      	movs	r2, #0
 8000e12:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e16:	480c      	ldr	r0, [pc, #48]	@ (8000e48 <adxl_read+0x58>)
 8000e18:	f002 ffbe 	bl	8003d98 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ADXL345_PORT, &address, 1, 100);  // send the address from where you want to read data
 8000e1c:	1df9      	adds	r1, r7, #7
 8000e1e:	2364      	movs	r3, #100	@ 0x64
 8000e20:	2201      	movs	r2, #1
 8000e22:	480a      	ldr	r0, [pc, #40]	@ (8000e4c <adxl_read+0x5c>)
 8000e24:	f004 ffb3 	bl	8005d8e <HAL_SPI_Transmit>
    HAL_SPI_Receive(&ADXL345_PORT, data_rec, 6, 100);  // read 6 bytes of data
 8000e28:	2364      	movs	r3, #100	@ 0x64
 8000e2a:	2206      	movs	r2, #6
 8000e2c:	6839      	ldr	r1, [r7, #0]
 8000e2e:	4807      	ldr	r0, [pc, #28]	@ (8000e4c <adxl_read+0x5c>)
 8000e30:	f005 f8f0 	bl	8006014 <HAL_SPI_Receive>
    CS_SET();  // pull the cs pin high to disable the slave
 8000e34:	2201      	movs	r2, #1
 8000e36:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e3a:	4803      	ldr	r0, [pc, #12]	@ (8000e48 <adxl_read+0x58>)
 8000e3c:	f002 ffac 	bl	8003d98 <HAL_GPIO_WritePin>
}
 8000e40:	bf00      	nop
 8000e42:	3708      	adds	r7, #8
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}
 8000e48:	40020000 	.word	0x40020000
 8000e4c:	200001c4 	.word	0x200001c4

08000e50 <Adxl345_init>:

bool Adxl345_init(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
	adxl_write (ADXL_REG_DATA_FORMAT, ADXL_RANGE_4G);  // data_format range= +- 4g
 8000e54:	2101      	movs	r1, #1
 8000e56:	2031      	movs	r0, #49	@ 0x31
 8000e58:	f7ff ffa0 	bl	8000d9c <adxl_write>
	adxl_write (ADXL_REG_POWER_CTL, ADXL_RES_10BIT);  // reset all bits
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	202d      	movs	r0, #45	@ 0x2d
 8000e60:	f7ff ff9c 	bl	8000d9c <adxl_write>
	adxl_write (ADXL_REG_POWER_CTL, ADXL_FULL_RES);  // power_cntl measure and wake up 8hz
 8000e64:	2108      	movs	r1, #8
 8000e66:	202d      	movs	r0, #45	@ 0x2d
 8000e68:	f7ff ff98 	bl	8000d9c <adxl_write>
	return true;
 8000e6c:	2301      	movs	r3, #1
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	0000      	movs	r0, r0
 8000e74:	0000      	movs	r0, r0
	...

08000e78 <getAcceleration>:

void getAcceleration(char axis) {
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b088      	sub	sp, #32
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	4603      	mov	r3, r0
 8000e80:	71fb      	strb	r3, [r7, #7]
    uint8_t accel_data[6];  // Buffer to store raw acceleration data from the ADXL345
    int16_t raw_accel_x, raw_accel_y, raw_accel_z;  // Raw acceleration values for the X, Y, and Z axes
    int16_t raw_accel;  // Declare raw_accel to store the selected axis value

    // Read acceleration data from ADXL345
    adxl_read(ADXL_REG_DATAX0, accel_data);
 8000e82:	f107 030c 	add.w	r3, r7, #12
 8000e86:	4619      	mov	r1, r3
 8000e88:	2032      	movs	r0, #50	@ 0x32
 8000e8a:	f7ff ffb1 	bl	8000df0 <adxl_read>

    raw_accel_x = ((accel_data[1] << 8) | accel_data[0]);
 8000e8e:	7b7b      	ldrb	r3, [r7, #13]
 8000e90:	021b      	lsls	r3, r3, #8
 8000e92:	b21a      	sxth	r2, r3
 8000e94:	7b3b      	ldrb	r3, [r7, #12]
 8000e96:	b21b      	sxth	r3, r3
 8000e98:	4313      	orrs	r3, r2
 8000e9a:	83bb      	strh	r3, [r7, #28]
    raw_accel_y = ((accel_data[3] << 8) | accel_data[2]);
 8000e9c:	7bfb      	ldrb	r3, [r7, #15]
 8000e9e:	021b      	lsls	r3, r3, #8
 8000ea0:	b21a      	sxth	r2, r3
 8000ea2:	7bbb      	ldrb	r3, [r7, #14]
 8000ea4:	b21b      	sxth	r3, r3
 8000ea6:	4313      	orrs	r3, r2
 8000ea8:	837b      	strh	r3, [r7, #26]
    raw_accel_z = ((accel_data[5] << 8) | accel_data[4]);
 8000eaa:	7c7b      	ldrb	r3, [r7, #17]
 8000eac:	021b      	lsls	r3, r3, #8
 8000eae:	b21a      	sxth	r2, r3
 8000eb0:	7c3b      	ldrb	r3, [r7, #16]
 8000eb2:	b21b      	sxth	r3, r3
 8000eb4:	4313      	orrs	r3, r2
 8000eb6:	833b      	strh	r3, [r7, #24]

    // Select the correct axis based on the input character 'X', 'Y', or 'Z'
    switch (axis) {
 8000eb8:	79fb      	ldrb	r3, [r7, #7]
 8000eba:	2b5a      	cmp	r3, #90	@ 0x5a
 8000ebc:	d00c      	beq.n	8000ed8 <getAcceleration+0x60>
 8000ebe:	2b5a      	cmp	r3, #90	@ 0x5a
 8000ec0:	dc0d      	bgt.n	8000ede <getAcceleration+0x66>
 8000ec2:	2b58      	cmp	r3, #88	@ 0x58
 8000ec4:	d002      	beq.n	8000ecc <getAcceleration+0x54>
 8000ec6:	2b59      	cmp	r3, #89	@ 0x59
 8000ec8:	d003      	beq.n	8000ed2 <getAcceleration+0x5a>
            break;
        case 'Z':
            raw_accel = raw_accel_z;
            break;
        default:
            break;
 8000eca:	e008      	b.n	8000ede <getAcceleration+0x66>
            raw_accel = raw_accel_x;
 8000ecc:	8bbb      	ldrh	r3, [r7, #28]
 8000ece:	83fb      	strh	r3, [r7, #30]
            break;
 8000ed0:	e006      	b.n	8000ee0 <getAcceleration+0x68>
            raw_accel = raw_accel_y;
 8000ed2:	8b7b      	ldrh	r3, [r7, #26]
 8000ed4:	83fb      	strh	r3, [r7, #30]
            break;
 8000ed6:	e003      	b.n	8000ee0 <getAcceleration+0x68>
            raw_accel = raw_accel_z;
 8000ed8:	8b3b      	ldrh	r3, [r7, #24]
 8000eda:	83fb      	strh	r3, [r7, #30]
            break;
 8000edc:	e000      	b.n	8000ee0 <getAcceleration+0x68>
            break;
 8000ede:	bf00      	nop
    }

    // Convert the raw value to g and apply offset encoding to store as uint32_t
    int32_t accel_g = (int32_t)((raw_accel * ADXL345_SCALE_FACTOR_4G) * ACCEL_SCALING_FACTOR);
 8000ee0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f7ff fb1d 	bl	8000524 <__aeabi_i2d>
 8000eea:	a322      	add	r3, pc, #136	@ (adr r3, 8000f74 <getAcceleration+0xfc>)
 8000eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ef0:	f7ff fb82 	bl	80005f8 <__aeabi_dmul>
 8000ef4:	4602      	mov	r2, r0
 8000ef6:	460b      	mov	r3, r1
 8000ef8:	4610      	mov	r0, r2
 8000efa:	4619      	mov	r1, r3
 8000efc:	a31f      	add	r3, pc, #124	@ (adr r3, 8000f7c <getAcceleration+0x104>)
 8000efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f02:	f7ff fb79 	bl	80005f8 <__aeabi_dmul>
 8000f06:	4602      	mov	r2, r0
 8000f08:	460b      	mov	r3, r1
 8000f0a:	4610      	mov	r0, r2
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	f7ff fd85 	bl	8000a1c <__aeabi_d2iz>
 8000f12:	4603      	mov	r3, r0
 8000f14:	617b      	str	r3, [r7, #20]

    TxStatus = getEventStatusWord(&tmc4671_controller, &Pcap_status);
 8000f16:	4910      	ldr	r1, [pc, #64]	@ (8000f58 <getAcceleration+0xe0>)
 8000f18:	4810      	ldr	r0, [pc, #64]	@ (8000f5c <getAcceleration+0xe4>)
 8000f1a:	f002 f995 	bl	8003248 <getEventStatusWord>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	461a      	mov	r2, r3
 8000f22:	4b0f      	ldr	r3, [pc, #60]	@ (8000f60 <getAcceleration+0xe8>)
 8000f24:	801a      	strh	r2, [r3, #0]
    Etc_Buffer_In.LANLong[0] = ((uint32_t) TxStatus << 16) | (uint32_t) etc_new_command;
 8000f26:	4b0e      	ldr	r3, [pc, #56]	@ (8000f60 <getAcceleration+0xe8>)
 8000f28:	881b      	ldrh	r3, [r3, #0]
 8000f2a:	041b      	lsls	r3, r3, #16
 8000f2c:	4a0d      	ldr	r2, [pc, #52]	@ (8000f64 <getAcceleration+0xec>)
 8000f2e:	8812      	ldrh	r2, [r2, #0]
 8000f30:	4313      	orrs	r3, r2
 8000f32:	4a0d      	ldr	r2, [pc, #52]	@ (8000f68 <getAcceleration+0xf0>)
 8000f34:	6013      	str	r3, [r2, #0]
    Etc_Buffer_In.LANLong[1] =(uint32_t) accel_g;
 8000f36:	697b      	ldr	r3, [r7, #20]
 8000f38:	4a0b      	ldr	r2, [pc, #44]	@ (8000f68 <getAcceleration+0xf0>)
 8000f3a:	6053      	str	r3, [r2, #4]
    accelerometer_flag = false;
 8000f3c:	4b0b      	ldr	r3, [pc, #44]	@ (8000f6c <getAcceleration+0xf4>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	701a      	strb	r2, [r3, #0]
    adxl_sent_count++;
 8000f42:	4b0b      	ldr	r3, [pc, #44]	@ (8000f70 <getAcceleration+0xf8>)
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	3301      	adds	r3, #1
 8000f48:	b2da      	uxtb	r2, r3
 8000f4a:	4b09      	ldr	r3, [pc, #36]	@ (8000f70 <getAcceleration+0xf8>)
 8000f4c:	701a      	strb	r2, [r3, #0]
}
 8000f4e:	bf00      	nop
 8000f50:	3720      	adds	r7, #32
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	2000034a 	.word	0x2000034a
 8000f5c:	200002c0 	.word	0x200002c0
 8000f60:	20000348 	.word	0x20000348
 8000f64:	20000328 	.word	0x20000328
 8000f68:	200000a4 	.word	0x200000a4
 8000f6c:	2000031f 	.word	0x2000031f
 8000f70:	2000034f 	.word	0x2000034f
 8000f74:	8e8a71de 	.word	0x8e8a71de
 8000f78:	3f7ff2e4 	.word	0x3f7ff2e4
 8000f7c:	00000000 	.word	0x00000000
 8000f80:	40c38800 	.word	0x40c38800

08000f84 <EEPROM_Read>:
    HAL_I2C_Mem_Write(&EEPROM_PORT, EEPROM_ADDRESS_WRITE, addr, I2C_MEMADD_SIZE_16BIT, data, size, HAL_MAX_DELAY);
    HAL_Delay(5);
}

// This function helps to read from EEPROM
void EEPROM_Read(uint16_t addr, uint8_t *data, uint16_t size) {
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b086      	sub	sp, #24
 8000f88:	af04      	add	r7, sp, #16
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	6039      	str	r1, [r7, #0]
 8000f8e:	80fb      	strh	r3, [r7, #6]
 8000f90:	4613      	mov	r3, r2
 8000f92:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Mem_Read(&EEPROM_PORT, EEPROM_ADDRESS_READ, addr, I2C_MEMADD_SIZE_16BIT, data, size, HAL_MAX_DELAY);
 8000f94:	88fa      	ldrh	r2, [r7, #6]
 8000f96:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f9a:	9302      	str	r3, [sp, #8]
 8000f9c:	88bb      	ldrh	r3, [r7, #4]
 8000f9e:	9301      	str	r3, [sp, #4]
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	9300      	str	r3, [sp, #0]
 8000fa4:	2310      	movs	r3, #16
 8000fa6:	21a1      	movs	r1, #161	@ 0xa1
 8000fa8:	4804      	ldr	r0, [pc, #16]	@ (8000fbc <EEPROM_Read+0x38>)
 8000faa:	f003 fb83 	bl	80046b4 <HAL_I2C_Mem_Read>
    HAL_Delay(5);
 8000fae:	2005      	movs	r0, #5
 8000fb0:	f002 fc64 	bl	800387c <HAL_Delay>
}
 8000fb4:	bf00      	nop
 8000fb6:	3708      	adds	r7, #8
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	20000118 	.word	0x20000118

08000fc0 <bytes2uInt>:
    for (uint8_t i = 0; i < 4; i++) {
      bytes_data[i] = DataMem.b_data[i];
    }
}

uint32_t bytes2uInt(uint8_t *bytes_data){
 8000fc0:	b480      	push	{r7}
 8000fc2:	b087      	sub	sp, #28
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
    union {
      uint32_t f_data;
      uint8_t b_data[4];
    }DataMem;

    for (uint8_t i = 0; i < 4; i++) {
 8000fc8:	2300      	movs	r3, #0
 8000fca:	75fb      	strb	r3, [r7, #23]
 8000fcc:	e00b      	b.n	8000fe6 <bytes2uInt+0x26>
    	DataMem.b_data[i] = bytes_data[i];
 8000fce:	7dfb      	ldrb	r3, [r7, #23]
 8000fd0:	687a      	ldr	r2, [r7, #4]
 8000fd2:	441a      	add	r2, r3
 8000fd4:	7dfb      	ldrb	r3, [r7, #23]
 8000fd6:	7812      	ldrb	r2, [r2, #0]
 8000fd8:	3318      	adds	r3, #24
 8000fda:	443b      	add	r3, r7
 8000fdc:	f803 2c0c 	strb.w	r2, [r3, #-12]
    for (uint8_t i = 0; i < 4; i++) {
 8000fe0:	7dfb      	ldrb	r3, [r7, #23]
 8000fe2:	3301      	adds	r3, #1
 8000fe4:	75fb      	strb	r3, [r7, #23]
 8000fe6:	7dfb      	ldrb	r3, [r7, #23]
 8000fe8:	2b03      	cmp	r3, #3
 8000fea:	d9f0      	bls.n	8000fce <bytes2uInt+0xe>
    }

   uint32_t variable =  DataMem.f_data;
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	613b      	str	r3, [r7, #16]
   return variable;
 8000ff0:	693b      	ldr	r3, [r7, #16]
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	371c      	adds	r7, #28
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr
	...

08001000 <Etc_Read_Reg>:
PROCBUFFER Etc_Buffer_Out = {.LANByte = 0};
PROCBUFFER Etc_Buffer_In = {.LANByte = 0};

//reads a directly addressable register
//address = register to read, length = number of bytes to read (1,2,3,4), long is returned but only the requested bytes are meaningful, starting from LsByte
uint32_t Etc_Read_Reg(uint16_t address, uint8_t length){
 8001000:	b580      	push	{r7, lr}
 8001002:	b08a      	sub	sp, #40	@ 0x28
 8001004:	af02      	add	r7, sp, #8
 8001006:	4603      	mov	r3, r0
 8001008:	460a      	mov	r2, r1
 800100a:	80fb      	strh	r3, [r7, #6]
 800100c:	4613      	mov	r3, r2
 800100e:	717b      	strb	r3, [r7, #5]
	ULONG Result;
	UWORD Addr;
	uint8_t i;
	uint8_t xfrbuf[7];				//buffer for spi xfr

	Addr.LANWord = address;
 8001010:	88fb      	ldrh	r3, [r7, #6]
 8001012:	82bb      	strh	r3, [r7, #20]
	xfrbuf[0] = COMM_SPI_READ;		//SPI read command
 8001014:	2303      	movs	r3, #3
 8001016:	733b      	strb	r3, [r7, #12]
	xfrbuf[1] = Addr.LANByte[1];	//address of the register
 8001018:	7d7b      	ldrb	r3, [r7, #21]
 800101a:	737b      	strb	r3, [r7, #13]
	xfrbuf[2] = Addr.LANByte[0];	//to read MSByte first
 800101c:	7d3b      	ldrb	r3, [r7, #20]
 800101e:	73bb      	strb	r3, [r7, #14]
	for(i=0; i< length; i++){		//fill dummy bytes
 8001020:	2300      	movs	r3, #0
 8001022:	77fb      	strb	r3, [r7, #31]
 8001024:	e009      	b.n	800103a <Etc_Read_Reg+0x3a>
		xfrbuf[i+3] = DUMMY_BYTE;
 8001026:	7ffb      	ldrb	r3, [r7, #31]
 8001028:	3303      	adds	r3, #3
 800102a:	3320      	adds	r3, #32
 800102c:	443b      	add	r3, r7
 800102e:	22ff      	movs	r2, #255	@ 0xff
 8001030:	f803 2c14 	strb.w	r2, [r3, #-20]
	for(i=0; i< length; i++){		//fill dummy bytes
 8001034:	7ffb      	ldrb	r3, [r7, #31]
 8001036:	3301      	adds	r3, #1
 8001038:	77fb      	strb	r3, [r7, #31]
 800103a:	7ffa      	ldrb	r2, [r7, #31]
 800103c:	797b      	ldrb	r3, [r7, #5]
 800103e:	429a      	cmp	r2, r3
 8001040:	d3f1      	bcc.n	8001026 <Etc_Read_Reg+0x26>
	}

	CS_SET();						//send L+3 bytes and get back into same buffer
 8001042:	2200      	movs	r2, #0
 8001044:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001048:	4819      	ldr	r0, [pc, #100]	@ (80010b0 <Etc_Read_Reg+0xb0>)
 800104a:	f002 fea5 	bl	8003d98 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&LAN9252_PORT, xfrbuf, xfrbuf, length+3, HAL_MAX_DELAY);
 800104e:	797b      	ldrb	r3, [r7, #5]
 8001050:	b29b      	uxth	r3, r3
 8001052:	3303      	adds	r3, #3
 8001054:	b29b      	uxth	r3, r3
 8001056:	f107 020c 	add.w	r2, r7, #12
 800105a:	f107 010c 	add.w	r1, r7, #12
 800105e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001062:	9000      	str	r0, [sp, #0]
 8001064:	4813      	ldr	r0, [pc, #76]	@ (80010b4 <Etc_Read_Reg+0xb4>)
 8001066:	f005 f8ed 	bl	8006244 <HAL_SPI_TransmitReceive>
	CS_RESET();
 800106a:	2201      	movs	r2, #1
 800106c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001070:	480f      	ldr	r0, [pc, #60]	@ (80010b0 <Etc_Read_Reg+0xb0>)
 8001072:	f002 fe91 	bl	8003d98 <HAL_GPIO_WritePin>

	Result.LANLong = 0;
 8001076:	2300      	movs	r3, #0
 8001078:	61bb      	str	r3, [r7, #24]
	for(i=0; i<length; i++){		//read the requested number of bytes LSByte first
 800107a:	2300      	movs	r3, #0
 800107c:	77fb      	strb	r3, [r7, #31]
 800107e:	e00d      	b.n	800109c <Etc_Read_Reg+0x9c>
		Result.LANByte[i] = xfrbuf[i+3];
 8001080:	7ffb      	ldrb	r3, [r7, #31]
 8001082:	1cda      	adds	r2, r3, #3
 8001084:	7ffb      	ldrb	r3, [r7, #31]
 8001086:	3220      	adds	r2, #32
 8001088:	443a      	add	r2, r7
 800108a:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800108e:	3320      	adds	r3, #32
 8001090:	443b      	add	r3, r7
 8001092:	f803 2c08 	strb.w	r2, [r3, #-8]
	for(i=0; i<length; i++){		//read the requested number of bytes LSByte first
 8001096:	7ffb      	ldrb	r3, [r7, #31]
 8001098:	3301      	adds	r3, #1
 800109a:	77fb      	strb	r3, [r7, #31]
 800109c:	7ffa      	ldrb	r2, [r7, #31]
 800109e:	797b      	ldrb	r3, [r7, #5]
 80010a0:	429a      	cmp	r2, r3
 80010a2:	d3ed      	bcc.n	8001080 <Etc_Read_Reg+0x80>
	}
	return Result.LANLong;
 80010a4:	69bb      	ldr	r3, [r7, #24]
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3720      	adds	r7, #32
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	40020000 	.word	0x40020000
 80010b4:	2000021c 	.word	0x2000021c

080010b8 <Etc_Write_Reg>:

// write a directly addressable register, 4 bytes always
// Address = register to write, DataOut = data to write
void Etc_Write_Reg(uint16_t address, uint32_t DataOut)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b08a      	sub	sp, #40	@ 0x28
 80010bc:	af02      	add	r7, sp, #8
 80010be:	4603      	mov	r3, r0
 80010c0:	6039      	str	r1, [r7, #0]
 80010c2:	80fb      	strh	r3, [r7, #6]
	ULONG Data;
	UWORD Addr;
	uint8_t i;
	uint8_t xfrbuf[7]; 				// buffer for spi xfr

	Addr.LANWord = address;
 80010c4:	88fb      	ldrh	r3, [r7, #6]
 80010c6:	82bb      	strh	r3, [r7, #20]
	Data.LANLong = DataOut;
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	61bb      	str	r3, [r7, #24]
	xfrbuf[0] = COMM_SPI_WRITE;     // SPI write command
 80010cc:	2302      	movs	r3, #2
 80010ce:	733b      	strb	r3, [r7, #12]
	xfrbuf[1] = Addr.LANByte[1];    // address of the register
 80010d0:	7d7b      	ldrb	r3, [r7, #21]
 80010d2:	737b      	strb	r3, [r7, #13]
	xfrbuf[2] = Addr.LANByte[0];    // to read, MsByte first
 80010d4:	7d3b      	ldrb	r3, [r7, #20]
 80010d6:	73bb      	strb	r3, [r7, #14]
	for (i=0; i<4; i++)
 80010d8:	2300      	movs	r3, #0
 80010da:	77fb      	strb	r3, [r7, #31]
 80010dc:	e00d      	b.n	80010fa <Etc_Write_Reg+0x42>
	{
		xfrbuf[i+3] = Data.LANByte[i];	// fill bytes to send, lsb first
 80010de:	7ffa      	ldrb	r2, [r7, #31]
 80010e0:	7ffb      	ldrb	r3, [r7, #31]
 80010e2:	3303      	adds	r3, #3
 80010e4:	3220      	adds	r2, #32
 80010e6:	443a      	add	r2, r7
 80010e8:	f812 2c08 	ldrb.w	r2, [r2, #-8]
 80010ec:	3320      	adds	r3, #32
 80010ee:	443b      	add	r3, r7
 80010f0:	f803 2c14 	strb.w	r2, [r3, #-20]
	for (i=0; i<4; i++)
 80010f4:	7ffb      	ldrb	r3, [r7, #31]
 80010f6:	3301      	adds	r3, #1
 80010f8:	77fb      	strb	r3, [r7, #31]
 80010fa:	7ffb      	ldrb	r3, [r7, #31]
 80010fc:	2b03      	cmp	r3, #3
 80010fe:	d9ee      	bls.n	80010de <Etc_Write_Reg+0x26>
	}

	CS_SET();						//send 7 bytes and get back into same bfr
 8001100:	2200      	movs	r2, #0
 8001102:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001106:	480c      	ldr	r0, [pc, #48]	@ (8001138 <Etc_Write_Reg+0x80>)
 8001108:	f002 fe46 	bl	8003d98 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&LAN9252_PORT, xfrbuf, xfrbuf, 7, HAL_MAX_DELAY);
 800110c:	f107 020c 	add.w	r2, r7, #12
 8001110:	f107 010c 	add.w	r1, r7, #12
 8001114:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001118:	9300      	str	r3, [sp, #0]
 800111a:	2307      	movs	r3, #7
 800111c:	4807      	ldr	r0, [pc, #28]	@ (800113c <Etc_Write_Reg+0x84>)
 800111e:	f005 f891 	bl	8006244 <HAL_SPI_TransmitReceive>
	CS_RESET();
 8001122:	2201      	movs	r2, #1
 8001124:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001128:	4803      	ldr	r0, [pc, #12]	@ (8001138 <Etc_Write_Reg+0x80>)
 800112a:	f002 fe35 	bl	8003d98 <HAL_GPIO_WritePin>
}
 800112e:	bf00      	nop
 8001130:	3720      	adds	r7, #32
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	40020000 	.word	0x40020000
 800113c:	2000021c 	.word	0x2000021c

08001140 <Etc_Read_Reg_Wait>:

// read an indirectly addressable register
uint32_t Etc_Read_Reg_Wait(uint16_t address, uint8_t length)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b084      	sub	sp, #16
 8001144:	af00      	add	r7, sp, #0
 8001146:	4603      	mov	r3, r0
 8001148:	460a      	mov	r2, r1
 800114a:	80fb      	strh	r3, [r7, #6]
 800114c:	4613      	mov	r3, r2
 800114e:	717b      	strb	r3, [r7, #5]
	ULONG TempLong;
	UWORD Addr;

	Addr.LANWord = address;
 8001150:	88fb      	ldrh	r3, [r7, #6]
 8001152:	813b      	strh	r3, [r7, #8]
	TempLong.LANByte[0] = Addr.LANByte[0];    				//address of the register
 8001154:	7a3b      	ldrb	r3, [r7, #8]
 8001156:	733b      	strb	r3, [r7, #12]
	TempLong.LANByte[1] = Addr.LANByte[1];    				//to read, LsByte first
 8001158:	7a7b      	ldrb	r3, [r7, #9]
 800115a:	737b      	strb	r3, [r7, #13]
	TempLong.LANByte[2] = length;                 			//number of bytes to read
 800115c:	797b      	ldrb	r3, [r7, #5]
 800115e:	73bb      	strb	r3, [r7, #14]
	TempLong.LANByte[3] = ESC_READ;               			// ESC read
 8001160:	23c0      	movs	r3, #192	@ 0xc0
 8001162:	73fb      	strb	r3, [r7, #15]

	Etc_Write_Reg(ECAT_CSR_CMD, TempLong.LANLong);			// write the command
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	4619      	mov	r1, r3
 8001168:	f44f 7041 	mov.w	r0, #772	@ 0x304
 800116c:	f7ff ffa4 	bl	80010b8 <Etc_Write_Reg>
	TempLong.LANByte[3] = ECAT_CSR_BUSY;
 8001170:	2380      	movs	r3, #128	@ 0x80
 8001172:	73fb      	strb	r3, [r7, #15]

	do{														// wait for command execution
		TempLong.LANLong = Etc_Read_Reg(ECAT_CSR_CMD, 4);
 8001174:	2104      	movs	r1, #4
 8001176:	f44f 7041 	mov.w	r0, #772	@ 0x304
 800117a:	f7ff ff41 	bl	8001000 <Etc_Read_Reg>
 800117e:	4603      	mov	r3, r0
 8001180:	60fb      	str	r3, [r7, #12]
	}while(TempLong.LANByte[3] & ECAT_CSR_BUSY);
 8001182:	7bfb      	ldrb	r3, [r7, #15]
 8001184:	b25b      	sxtb	r3, r3
 8001186:	2b00      	cmp	r3, #0
 8001188:	dbf4      	blt.n	8001174 <Etc_Read_Reg_Wait+0x34>

	TempLong.LANLong = Etc_Read_Reg(ECAT_CSR_DATA, length);   // read the requested register
 800118a:	797b      	ldrb	r3, [r7, #5]
 800118c:	4619      	mov	r1, r3
 800118e:	f44f 7040 	mov.w	r0, #768	@ 0x300
 8001192:	f7ff ff35 	bl	8001000 <Etc_Read_Reg>
 8001196:	4603      	mov	r3, r0
 8001198:	60fb      	str	r3, [r7, #12]

	return TempLong.LANLong;
 800119a:	68fb      	ldr	r3, [r7, #12]
}
 800119c:	4618      	mov	r0, r3
 800119e:	3710      	adds	r7, #16
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <Etc_Read_Fifo>:
	}while(TempLong.LANByte[3] & ECAT_CSR_BUSY);
}

// read from process ram fifo
void Etc_Read_Fifo()
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b08e      	sub	sp, #56	@ 0x38
 80011a8:	af02      	add	r7, sp, #8
	ULONG TempLong;
	uint8_t xfrbuf[35]; 										// buffer for spi xfr
	uint8_t i;

	Etc_Write_Reg(ECAT_PRAM_RD_ADDR_LEN, 0x00201000);   		// we always read 32 bytes (0x0020), output process ram offset 0x1000
 80011aa:	4935      	ldr	r1, [pc, #212]	@ (8001280 <Etc_Read_Fifo+0xdc>)
 80011ac:	f44f 7042 	mov.w	r0, #776	@ 0x308
 80011b0:	f7ff ff82 	bl	80010b8 <Etc_Write_Reg>
	Etc_Write_Reg(ECAT_PRAM_RD_CMD, 0x80000000);        		// start command
 80011b4:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80011b8:	f44f 7043 	mov.w	r0, #780	@ 0x30c
 80011bc:	f7ff ff7c 	bl	80010b8 <Etc_Write_Reg>
	TempLong.LANLong = 0;
 80011c0:	2300      	movs	r3, #0
 80011c2:	62bb      	str	r3, [r7, #40]	@ 0x28
	do{                                                   		// wait for data to be transferred                                                   // from the output process ram
		TempLong.LANLong = Etc_Read_Reg(ECAT_PRAM_RD_CMD, 4); 	// to the read fifo
 80011c4:	2104      	movs	r1, #4
 80011c6:	f44f 7043 	mov.w	r0, #780	@ 0x30c
 80011ca:	f7ff ff19 	bl	8001000 <Etc_Read_Reg>
 80011ce:	4603      	mov	r3, r0
 80011d0:	62bb      	str	r3, [r7, #40]	@ 0x28
	}while (!(TempLong.LANByte[0] & PRAM_READ_AVAIL) || (TempLong.LANByte[1] != 8));
 80011d2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80011d6:	f003 0301 	and.w	r3, r3, #1
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d0f2      	beq.n	80011c4 <Etc_Read_Fifo+0x20>
 80011de:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80011e2:	2b08      	cmp	r3, #8
 80011e4:	d1ee      	bne.n	80011c4 <Etc_Read_Fifo+0x20>

	xfrbuf[0] = COMM_SPI_READ;                                	// SPI read command
 80011e6:	2303      	movs	r3, #3
 80011e8:	713b      	strb	r3, [r7, #4]
	xfrbuf[1] = 0x00;                                         	// address of the read
 80011ea:	2300      	movs	r3, #0
 80011ec:	717b      	strb	r3, [r7, #5]
	xfrbuf[2] = 0x00;                                         	// fifo MsByte first
 80011ee:	2300      	movs	r3, #0
 80011f0:	71bb      	strb	r3, [r7, #6]
	for (i=0; i<32; i++)                                      	// 32 bytes dummy data
 80011f2:	2300      	movs	r3, #0
 80011f4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80011f8:	e00c      	b.n	8001214 <Etc_Read_Fifo+0x70>
	{
		xfrbuf[i+3] = DUMMY_BYTE;
 80011fa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80011fe:	3303      	adds	r3, #3
 8001200:	3330      	adds	r3, #48	@ 0x30
 8001202:	443b      	add	r3, r7
 8001204:	22ff      	movs	r2, #255	@ 0xff
 8001206:	f803 2c2c 	strb.w	r2, [r3, #-44]
	for (i=0; i<32; i++)                                      	// 32 bytes dummy data
 800120a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800120e:	3301      	adds	r3, #1
 8001210:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001214:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001218:	2b1f      	cmp	r3, #31
 800121a:	d9ee      	bls.n	80011fa <Etc_Read_Fifo+0x56>
	}

	CS_SET();													//send 35 bytes and get back into same buffer
 800121c:	2200      	movs	r2, #0
 800121e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001222:	4818      	ldr	r0, [pc, #96]	@ (8001284 <Etc_Read_Fifo+0xe0>)
 8001224:	f002 fdb8 	bl	8003d98 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&LAN9252_PORT, xfrbuf, xfrbuf, 35, HAL_MAX_DELAY);
 8001228:	1d3a      	adds	r2, r7, #4
 800122a:	1d39      	adds	r1, r7, #4
 800122c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001230:	9300      	str	r3, [sp, #0]
 8001232:	2323      	movs	r3, #35	@ 0x23
 8001234:	4814      	ldr	r0, [pc, #80]	@ (8001288 <Etc_Read_Fifo+0xe4>)
 8001236:	f005 f805 	bl	8006244 <HAL_SPI_TransmitReceive>
	CS_RESET();
 800123a:	2201      	movs	r2, #1
 800123c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001240:	4810      	ldr	r0, [pc, #64]	@ (8001284 <Etc_Read_Fifo+0xe0>)
 8001242:	f002 fda9 	bl	8003d98 <HAL_GPIO_WritePin>

	for (i=0; i<32; i++)                                   		// 32 bytes read data to usable buffer
 8001246:	2300      	movs	r3, #0
 8001248:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800124c:	e00f      	b.n	800126e <Etc_Read_Fifo+0xca>
	{
		Etc_Buffer_Out.LANByte[i] = xfrbuf[i+3];
 800124e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001252:	1cda      	adds	r2, r3, #3
 8001254:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001258:	3230      	adds	r2, #48	@ 0x30
 800125a:	443a      	add	r2, r7
 800125c:	f812 1c2c 	ldrb.w	r1, [r2, #-44]
 8001260:	4a0a      	ldr	r2, [pc, #40]	@ (800128c <Etc_Read_Fifo+0xe8>)
 8001262:	54d1      	strb	r1, [r2, r3]
	for (i=0; i<32; i++)                                   		// 32 bytes read data to usable buffer
 8001264:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001268:	3301      	adds	r3, #1
 800126a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800126e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001272:	2b1f      	cmp	r3, #31
 8001274:	d9eb      	bls.n	800124e <Etc_Read_Fifo+0xaa>
	}
}
 8001276:	bf00      	nop
 8001278:	bf00      	nop
 800127a:	3730      	adds	r7, #48	@ 0x30
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	00201000 	.word	0x00201000
 8001284:	40020000 	.word	0x40020000
 8001288:	2000021c 	.word	0x2000021c
 800128c:	20000084 	.word	0x20000084

08001290 <Etc_Write_Fifo>:

// write to the process ram fifo
void Etc_Write_Fifo()    										// write 32 bytes to the input process ram, through the fifo
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b08e      	sub	sp, #56	@ 0x38
 8001294:	af02      	add	r7, sp, #8
	ULONG TempLong;
	uint8_t xfrbuf[35]; // buffer for spi xfr
	uint8_t i;

	Etc_Write_Reg(ECAT_PRAM_WR_ADDR_LEN, 0x00201200);   		// we always write 32 bytes (0x0020), input process ram offset 0x1200
 8001296:	492a      	ldr	r1, [pc, #168]	@ (8001340 <Etc_Write_Fifo+0xb0>)
 8001298:	f44f 7044 	mov.w	r0, #784	@ 0x310
 800129c:	f7ff ff0c 	bl	80010b8 <Etc_Write_Reg>
	Etc_Write_Reg(ECAT_PRAM_WR_CMD, 0x80000000);        		// start command
 80012a0:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80012a4:	f44f 7045 	mov.w	r0, #788	@ 0x314
 80012a8:	f7ff ff06 	bl	80010b8 <Etc_Write_Reg>
	TempLong.LANLong = 0;
 80012ac:	2300      	movs	r3, #0
 80012ae:	62bb      	str	r3, [r7, #40]	@ 0x28
	do{                                                   		// check fifo has available space
		TempLong.LANLong = Etc_Read_Reg(ECAT_PRAM_WR_CMD, 4);	// for data to be written
 80012b0:	2104      	movs	r1, #4
 80012b2:	f44f 7045 	mov.w	r0, #788	@ 0x314
 80012b6:	f7ff fea3 	bl	8001000 <Etc_Read_Reg>
 80012ba:	4603      	mov	r3, r0
 80012bc:	62bb      	str	r3, [r7, #40]	@ 0x28
	}
	while(!(TempLong.LANByte[0] & PRAM_WRITE_AVAIL) || (TempLong.LANByte[1] < 8));
 80012be:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80012c2:	f003 0301 	and.w	r3, r3, #1
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d0f2      	beq.n	80012b0 <Etc_Write_Fifo+0x20>
 80012ca:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80012ce:	2b07      	cmp	r3, #7
 80012d0:	d9ee      	bls.n	80012b0 <Etc_Write_Fifo+0x20>

	xfrbuf[0] = COMM_SPI_WRITE;                               	// SPI write command
 80012d2:	2302      	movs	r3, #2
 80012d4:	713b      	strb	r3, [r7, #4]
	xfrbuf[1] = 0x00;                                         	// address of the write fifo
 80012d6:	2300      	movs	r3, #0
 80012d8:	717b      	strb	r3, [r7, #5]
	xfrbuf[2] = 0x20;                                         	// MsByte first
 80012da:	2320      	movs	r3, #32
 80012dc:	71bb      	strb	r3, [r7, #6]
	for (i=0; i<32; i++)                                      	// 32 bytes write loop
 80012de:	2300      	movs	r3, #0
 80012e0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80012e4:	e00f      	b.n	8001306 <Etc_Write_Fifo+0x76>
	{
		xfrbuf[i+3] = Etc_Buffer_In.LANByte[i];
 80012e6:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80012ea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80012ee:	3303      	adds	r3, #3
 80012f0:	4914      	ldr	r1, [pc, #80]	@ (8001344 <Etc_Write_Fifo+0xb4>)
 80012f2:	5c8a      	ldrb	r2, [r1, r2]
 80012f4:	3330      	adds	r3, #48	@ 0x30
 80012f6:	443b      	add	r3, r7
 80012f8:	f803 2c2c 	strb.w	r2, [r3, #-44]
	for (i=0; i<32; i++)                                      	// 32 bytes write loop
 80012fc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001300:	3301      	adds	r3, #1
 8001302:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001306:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800130a:	2b1f      	cmp	r3, #31
 800130c:	d9eb      	bls.n	80012e6 <Etc_Write_Fifo+0x56>
	}

	CS_SET();													//send 35 bytes and get back into same buffer
 800130e:	2200      	movs	r2, #0
 8001310:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001314:	480c      	ldr	r0, [pc, #48]	@ (8001348 <Etc_Write_Fifo+0xb8>)
 8001316:	f002 fd3f 	bl	8003d98 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&LAN9252_PORT, xfrbuf, xfrbuf, 35, HAL_MAX_DELAY);
 800131a:	1d3a      	adds	r2, r7, #4
 800131c:	1d39      	adds	r1, r7, #4
 800131e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001322:	9300      	str	r3, [sp, #0]
 8001324:	2323      	movs	r3, #35	@ 0x23
 8001326:	4809      	ldr	r0, [pc, #36]	@ (800134c <Etc_Write_Fifo+0xbc>)
 8001328:	f004 ff8c 	bl	8006244 <HAL_SPI_TransmitReceive>
	CS_RESET();
 800132c:	2201      	movs	r2, #1
 800132e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001332:	4805      	ldr	r0, [pc, #20]	@ (8001348 <Etc_Write_Fifo+0xb8>)
 8001334:	f002 fd30 	bl	8003d98 <HAL_GPIO_WritePin>
}
 8001338:	bf00      	nop
 800133a:	3730      	adds	r7, #48	@ 0x30
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	00201200 	.word	0x00201200
 8001344:	200000a4 	.word	0x200000a4
 8001348:	40020000 	.word	0x40020000
 800134c:	2000021c 	.word	0x2000021c

08001350 <etc_init>:

// initialize / check the etc interface on SPI, return true if initialization is ok
bool etc_init()
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
	ULONG TempLong;

	Etc_Write_Reg(RESET_CTL, (DIGITAL_RST & ETHERCAT_RST)); 	// LAN9252 reset
 8001356:	2100      	movs	r1, #0
 8001358:	f44f 70fc 	mov.w	r0, #504	@ 0x1f8
 800135c:	f7ff feac 	bl	80010b8 <Etc_Write_Reg>
	HAL_Delay(100);
 8001360:	2064      	movs	r0, #100	@ 0x64
 8001362:	f002 fa8b 	bl	800387c <HAL_Delay>
	TempLong.LANLong = Etc_Read_Reg(BYTE_TEST, 4);             	// read test register
 8001366:	2104      	movs	r1, #4
 8001368:	2064      	movs	r0, #100	@ 0x64
 800136a:	f7ff fe49 	bl	8001000 <Etc_Read_Reg>
 800136e:	4603      	mov	r3, r0
 8001370:	607b      	str	r3, [r7, #4]

	if(TempLong.LANLong != 0x87654321)                     		// if the test register is not ok
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	4a0b      	ldr	r2, [pc, #44]	@ (80013a4 <etc_init+0x54>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d001      	beq.n	800137e <etc_init+0x2e>
	{
		/*printf("Bad response received from Etc Test command, data received = ");
		printf("%ld\n", TempLong.LANLong);*/
		return false;
 800137a:	2300      	movs	r3, #0
 800137c:	e00d      	b.n	800139a <etc_init+0x4a>
	}

	TempLong.LANLong = Etc_Read_Reg(HW_CFG, 4);              	// check also the READY flag
 800137e:	2104      	movs	r1, #4
 8001380:	2074      	movs	r0, #116	@ 0x74
 8001382:	f7ff fe3d 	bl	8001000 <Etc_Read_Reg>
 8001386:	4603      	mov	r3, r0
 8001388:	607b      	str	r3, [r7, #4]
	if((TempLong.LANLong & READY) == 0){
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001390:	2b00      	cmp	r3, #0
 8001392:	d101      	bne.n	8001398 <etc_init+0x48>
		/*printf("Ready not received from Etc HW Cfg, data received = ");
		printf("%ld\n", TempLong.LANLong);*/
		return false;
 8001394:	2300      	movs	r3, #0
 8001396:	e000      	b.n	800139a <etc_init+0x4a>
	}

	/*printf("Etc Test Command succeeded\n");*/
  	return true;
 8001398:	2301      	movs	r3, #1
}
 800139a:	4618      	mov	r0, r3
 800139c:	3708      	adds	r7, #8
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	87654321 	.word	0x87654321

080013a8 <etc_scan>:

// one scan of etc
uint8_t etc_scan()
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
	bool WatchDog = 0;
 80013ae:	2300      	movs	r3, #0
 80013b0:	71fb      	strb	r3, [r7, #7]
	bool Operational = 0;
 80013b2:	2300      	movs	r3, #0
 80013b4:	71bb      	strb	r3, [r7, #6]
	uint8_t i;
	ULONG TempLong;
	uint8_t Status;

	TempLong.LANLong = Etc_Read_Reg_Wait(WDOG_STATUS, 1); 		// read watchdog status
 80013b6:	2101      	movs	r1, #1
 80013b8:	f44f 6088 	mov.w	r0, #1088	@ 0x440
 80013bc:	f7ff fec0 	bl	8001140 <Etc_Read_Reg_Wait>
 80013c0:	4603      	mov	r3, r0
 80013c2:	603b      	str	r3, [r7, #0]
	if ((TempLong.LANByte[0] & 0x01) == 0x01)
 80013c4:	783b      	ldrb	r3, [r7, #0]
 80013c6:	f003 0301 	and.w	r3, r3, #1
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d002      	beq.n	80013d4 <etc_scan+0x2c>
		WatchDog = 0;                                           // set/reset the corresponding flag
 80013ce:	2300      	movs	r3, #0
 80013d0:	71fb      	strb	r3, [r7, #7]
 80013d2:	e001      	b.n	80013d8 <etc_scan+0x30>
	else
	{
		WatchDog = 1;
 80013d4:	2301      	movs	r3, #1
 80013d6:	71fb      	strb	r3, [r7, #7]
		/*printf("Etc Watchdog active\n");*/
	}

	TempLong.LANLong = Etc_Read_Reg_Wait(AL_STATUS_REG_0, 1);   // read the EtherCAT State Machine status
 80013d8:	2101      	movs	r1, #1
 80013da:	f44f 7098 	mov.w	r0, #304	@ 0x130
 80013de:	f7ff feaf 	bl	8001140 <Etc_Read_Reg_Wait>
 80013e2:	4603      	mov	r3, r0
 80013e4:	603b      	str	r3, [r7, #0]
	Status = TempLong.LANByte[0] & 0x0F;
 80013e6:	783b      	ldrb	r3, [r7, #0]
 80013e8:	f003 030f 	and.w	r3, r3, #15
 80013ec:	713b      	strb	r3, [r7, #4]
	if (Status == ESM_OP){                                     	// to see if we are in operational state
 80013ee:	793b      	ldrb	r3, [r7, #4]
 80013f0:	2b08      	cmp	r3, #8
 80013f2:	d102      	bne.n	80013fa <etc_scan+0x52>
		Operational = 1;
 80013f4:	2301      	movs	r3, #1
 80013f6:	71bb      	strb	r3, [r7, #6]
 80013f8:	e001      	b.n	80013fe <etc_scan+0x56>
	}else{
		Operational = 0;                                        // set/reset the corresponding flag
 80013fa:	2300      	movs	r3, #0
 80013fc:	71bb      	strb	r3, [r7, #6]
		/*printf("Etc not operational\n");*/
	}

	//--- process data transfers ----------
	if (WatchDog | !Operational)                              	// if watchdog is active or we are
 80013fe:	79bb      	ldrb	r3, [r7, #6]
 8001400:	f083 0301 	eor.w	r3, r3, #1
 8001404:	b2da      	uxtb	r2, r3
 8001406:	79fb      	ldrb	r3, [r7, #7]
 8001408:	4313      	orrs	r3, r2
 800140a:	b2db      	uxtb	r3, r3
 800140c:	2b00      	cmp	r3, #0
 800140e:	d00e      	beq.n	800142e <etc_scan+0x86>
	{                                                         	// not in operational state, reset
		for (i=0; i<8; i++){                                    // the output buffer
 8001410:	2300      	movs	r3, #0
 8001412:	717b      	strb	r3, [r7, #5]
 8001414:	e007      	b.n	8001426 <etc_scan+0x7e>
			Etc_Buffer_Out.LANLong[i] = 0;                      //
 8001416:	797b      	ldrb	r3, [r7, #5]
 8001418:	4a0d      	ldr	r2, [pc, #52]	@ (8001450 <etc_scan+0xa8>)
 800141a:	2100      	movs	r1, #0
 800141c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (i=0; i<8; i++){                                    // the output buffer
 8001420:	797b      	ldrb	r3, [r7, #5]
 8001422:	3301      	adds	r3, #1
 8001424:	717b      	strb	r3, [r7, #5]
 8001426:	797b      	ldrb	r3, [r7, #5]
 8001428:	2b07      	cmp	r3, #7
 800142a:	d9f4      	bls.n	8001416 <etc_scan+0x6e>
 800142c:	e001      	b.n	8001432 <etc_scan+0x8a>
		}
	}else{
		/*printf("Read fifo\n");*/
		Etc_Read_Fifo();                                        // otherwise transfer process data from
 800142e:	f7ff feb9 	bl	80011a4 <Etc_Read_Fifo>
	}                                                         	// the EtherCAT core to the output buffer
	/*printf("Write fifo\n");*/
	Etc_Write_Fifo();                                         	// we always transfer process data from
 8001432:	f7ff ff2d 	bl	8001290 <Etc_Write_Fifo>
                                                            	// the input buffer to the EtherCAT core

	if (WatchDog)                                             	// return the status of the State Machine
 8001436:	79fb      	ldrb	r3, [r7, #7]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d003      	beq.n	8001444 <etc_scan+0x9c>
	{                                                         	// and of the watchdog
		Status |= 0x80;
 800143c:	793b      	ldrb	r3, [r7, #4]
 800143e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001442:	713b      	strb	r3, [r7, #4]
	}
	return Status;
 8001444:	793b      	ldrb	r3, [r7, #4]
}
 8001446:	4618      	mov	r0, r3
 8001448:	3708      	adds	r7, #8
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	20000084 	.word	0x20000084

08001454 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001458:	f002 f99e 	bl	8003798 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800145c:	f000 ff60 	bl	8002320 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001460:	f001 f912 	bl	8002688 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001464:	f000 ffc4 	bl	80023f0 <MX_I2C1_Init>
  MX_SPI5_Init();
 8001468:	f001 f88a 	bl	8002580 <MX_SPI5_Init>
  MX_TIM4_Init();
 800146c:	f001 f8be 	bl	80025ec <MX_TIM4_Init>
  MX_I2C2_Init();
 8001470:	f000 ffec 	bl	800244c <MX_I2C2_Init>
  MX_SPI2_Init();
 8001474:	f001 f84e 	bl	8002514 <MX_SPI2_Init>
  MX_SPI1_Init();
 8001478:	f001 f816 	bl	80024a8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

   etc_init_ok = etc_init();
 800147c:	f7ff ff68 	bl	8001350 <etc_init>
 8001480:	4603      	mov	r3, r0
 8001482:	461a      	mov	r2, r3
 8001484:	4b35      	ldr	r3, [pc, #212]	@ (800155c <main+0x108>)
 8001486:	701a      	strb	r2, [r3, #0]
   pcap_init_ok = pcap_init();
 8001488:	f001 fa2e 	bl	80028e8 <pcap_init>
 800148c:	4603      	mov	r3, r0
 800148e:	461a      	mov	r2, r3
 8001490:	4b33      	ldr	r3, [pc, #204]	@ (8001560 <main+0x10c>)
 8001492:	701a      	strb	r2, [r3, #0]
   Adxl345_init_ok = Adxl345_init();
 8001494:	f7ff fcdc 	bl	8000e50 <Adxl345_init>
 8001498:	4603      	mov	r3, r0
 800149a:	461a      	mov	r2, r3
 800149c:	4b31      	ldr	r3, [pc, #196]	@ (8001564 <main+0x110>)
 800149e:	701a      	strb	r2, [r3, #0]
	   no_error_drive = true;
   } else {
	   no_error_drive = false;
   }*/

   HAL_Delay(200);
 80014a0:	20c8      	movs	r0, #200	@ 0xc8
 80014a2:	f002 f9eb 	bl	800387c <HAL_Delay>

    /* USER CODE BEGIN 3 */

	  /*-------------------------- GET DATA FROM PCAP AND ETHERCAT----------------------------------------*/

	  if (pcap_init_ok) {
 80014a6:	4b2e      	ldr	r3, [pc, #184]	@ (8001560 <main+0x10c>)
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d002      	beq.n	80014b4 <main+0x60>
		  pcap_scan();
 80014ae:	f001 fa73 	bl	8002998 <pcap_scan>
 80014b2:	e005      	b.n	80014c0 <main+0x6c>
	  } else {
		  pcap_init_ok = pcap_init();
 80014b4:	f001 fa18 	bl	80028e8 <pcap_init>
 80014b8:	4603      	mov	r3, r0
 80014ba:	461a      	mov	r2, r3
 80014bc:	4b28      	ldr	r3, [pc, #160]	@ (8001560 <main+0x10c>)
 80014be:	701a      	strb	r2, [r3, #0]
	  }

	  if (etc_init_ok) {
 80014c0:	4b26      	ldr	r3, [pc, #152]	@ (800155c <main+0x108>)
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d002      	beq.n	80014ce <main+0x7a>
		  etc_scan();
 80014c8:	f7ff ff6e 	bl	80013a8 <etc_scan>
 80014cc:	e005      	b.n	80014da <main+0x86>
	  } else {
		  etc_init_ok = etc_init();
 80014ce:	f7ff ff3f 	bl	8001350 <etc_init>
 80014d2:	4603      	mov	r3, r0
 80014d4:	461a      	mov	r2, r3
 80014d6:	4b21      	ldr	r3, [pc, #132]	@ (800155c <main+0x108>)
 80014d8:	701a      	strb	r2, [r3, #0]
	  }

	  /*-------------------------- RECEIVED DATA FROM ETHERCAT ----------------------------------------*/

	  etc_new_command = (uint16_t)Etc_Buffer_Out.LANLong[0];
 80014da:	4b23      	ldr	r3, [pc, #140]	@ (8001568 <main+0x114>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	b29a      	uxth	r2, r3
 80014e0:	4b22      	ldr	r3, [pc, #136]	@ (800156c <main+0x118>)
 80014e2:	801a      	strh	r2, [r3, #0]
	  etc_new_data = Etc_Buffer_Out.LANLong[1];
 80014e4:	4b20      	ldr	r3, [pc, #128]	@ (8001568 <main+0x114>)
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	4a21      	ldr	r2, [pc, #132]	@ (8001570 <main+0x11c>)
 80014ea:	6013      	str	r3, [r2, #0]

	  if (((etc_new_command >= 0) && (etc_new_command <= 19)) || ((etc_new_command >= 100) && (etc_new_command <= 105))) {
 80014ec:	4b1f      	ldr	r3, [pc, #124]	@ (800156c <main+0x118>)
 80014ee:	881b      	ldrh	r3, [r3, #0]
 80014f0:	2b13      	cmp	r3, #19
 80014f2:	d907      	bls.n	8001504 <main+0xb0>
 80014f4:	4b1d      	ldr	r3, [pc, #116]	@ (800156c <main+0x118>)
 80014f6:	881b      	ldrh	r3, [r3, #0]
 80014f8:	2b63      	cmp	r3, #99	@ 0x63
 80014fa:	d907      	bls.n	800150c <main+0xb8>
 80014fc:	4b1b      	ldr	r3, [pc, #108]	@ (800156c <main+0x118>)
 80014fe:	881b      	ldrh	r3, [r3, #0]
 8001500:	2b69      	cmp	r3, #105	@ 0x69
 8001502:	d803      	bhi.n	800150c <main+0xb8>
	      set_command_flag = true;
 8001504:	4b1b      	ldr	r3, [pc, #108]	@ (8001574 <main+0x120>)
 8001506:	2201      	movs	r2, #1
 8001508:	701a      	strb	r2, [r3, #0]
 800150a:	e002      	b.n	8001512 <main+0xbe>
	  } else {
		  set_command_flag = false;
 800150c:	4b19      	ldr	r3, [pc, #100]	@ (8001574 <main+0x120>)
 800150e:	2200      	movs	r2, #0
 8001510:	701a      	strb	r2, [r3, #0]
	  }

	  if ((etc_new_command >= 50 && etc_new_command <= 70)) {
 8001512:	4b16      	ldr	r3, [pc, #88]	@ (800156c <main+0x118>)
 8001514:	881b      	ldrh	r3, [r3, #0]
 8001516:	2b31      	cmp	r3, #49	@ 0x31
 8001518:	d907      	bls.n	800152a <main+0xd6>
 800151a:	4b14      	ldr	r3, [pc, #80]	@ (800156c <main+0x118>)
 800151c:	881b      	ldrh	r3, [r3, #0]
 800151e:	2b46      	cmp	r3, #70	@ 0x46
 8001520:	d803      	bhi.n	800152a <main+0xd6>
		  get_command_flag = true;
 8001522:	4b15      	ldr	r3, [pc, #84]	@ (8001578 <main+0x124>)
 8001524:	2201      	movs	r2, #1
 8001526:	701a      	strb	r2, [r3, #0]
 8001528:	e002      	b.n	8001530 <main+0xdc>
	  } else {
		  get_command_flag = false;
 800152a:	4b13      	ldr	r3, [pc, #76]	@ (8001578 <main+0x124>)
 800152c:	2200      	movs	r2, #0
 800152e:	701a      	strb	r2, [r3, #0]
	  }

	  if ((etc_new_command == 301 || etc_new_command == 302 || etc_new_command == 303)) {
 8001530:	4b0e      	ldr	r3, [pc, #56]	@ (800156c <main+0x118>)
 8001532:	881b      	ldrh	r3, [r3, #0]
 8001534:	f240 122d 	movw	r2, #301	@ 0x12d
 8001538:	4293      	cmp	r3, r2
 800153a:	d00a      	beq.n	8001552 <main+0xfe>
 800153c:	4b0b      	ldr	r3, [pc, #44]	@ (800156c <main+0x118>)
 800153e:	881b      	ldrh	r3, [r3, #0]
 8001540:	f5b3 7f97 	cmp.w	r3, #302	@ 0x12e
 8001544:	d005      	beq.n	8001552 <main+0xfe>
 8001546:	4b09      	ldr	r3, [pc, #36]	@ (800156c <main+0x118>)
 8001548:	881b      	ldrh	r3, [r3, #0]
 800154a:	f240 122f 	movw	r2, #303	@ 0x12f
 800154e:	4293      	cmp	r3, r2
 8001550:	d116      	bne.n	8001580 <main+0x12c>
		  accelerometer_flag = true;
 8001552:	4b0a      	ldr	r3, [pc, #40]	@ (800157c <main+0x128>)
 8001554:	2201      	movs	r2, #1
 8001556:	701a      	strb	r2, [r3, #0]
 8001558:	e015      	b.n	8001586 <main+0x132>
 800155a:	bf00      	nop
 800155c:	200002bd 	.word	0x200002bd
 8001560:	200002bc 	.word	0x200002bc
 8001564:	200002be 	.word	0x200002be
 8001568:	20000084 	.word	0x20000084
 800156c:	20000328 	.word	0x20000328
 8001570:	2000032c 	.word	0x2000032c
 8001574:	2000031c 	.word	0x2000031c
 8001578:	2000031d 	.word	0x2000031d
 800157c:	2000031f 	.word	0x2000031f
	  } else {
		  accelerometer_flag = false;
 8001580:	4bbb      	ldr	r3, [pc, #748]	@ (8001870 <main+0x41c>)
 8001582:	2200      	movs	r2, #0
 8001584:	701a      	strb	r2, [r3, #0]
	  }

	  etc_digital_output = Etc_Buffer_Out.LANFloat[5];
 8001586:	4bbb      	ldr	r3, [pc, #748]	@ (8001874 <main+0x420>)
 8001588:	edd3 7a05 	vldr	s15, [r3, #20]
 800158c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001590:	ee17 2a90 	vmov	r2, s15
 8001594:	4bb8      	ldr	r3, [pc, #736]	@ (8001878 <main+0x424>)
 8001596:	601a      	str	r2, [r3, #0]
	  etc_analog_output_0_1 = Etc_Buffer_Out.LANFloat[6];
 8001598:	4bb6      	ldr	r3, [pc, #728]	@ (8001874 <main+0x420>)
 800159a:	edd3 7a06 	vldr	s15, [r3, #24]
 800159e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015a2:	ee17 2a90 	vmov	r2, s15
 80015a6:	4bb5      	ldr	r3, [pc, #724]	@ (800187c <main+0x428>)
 80015a8:	601a      	str	r2, [r3, #0]
	  etc_analog_output_2_3 = Etc_Buffer_Out.LANFloat[7];
 80015aa:	4bb2      	ldr	r3, [pc, #712]	@ (8001874 <main+0x420>)
 80015ac:	edd3 7a07 	vldr	s15, [r3, #28]
 80015b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015b4:	ee17 2a90 	vmov	r2, s15
 80015b8:	4bb1      	ldr	r3, [pc, #708]	@ (8001880 <main+0x42c>)
 80015ba:	601a      	str	r2, [r3, #0]

	  // Split the 32-bit floats into two 16-bit outputs each
	  etc_analog_output_0 = (uint16_t)(((uint32_t)etc_analog_output_0_1) & 0xFFFF);
 80015bc:	4baf      	ldr	r3, [pc, #700]	@ (800187c <main+0x428>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	b29a      	uxth	r2, r3
 80015c2:	4bb0      	ldr	r3, [pc, #704]	@ (8001884 <main+0x430>)
 80015c4:	801a      	strh	r2, [r3, #0]
	  etc_analog_output_1 = (uint16_t)((((uint32_t)etc_analog_output_0_1) >> 16) & 0xFFFF);
 80015c6:	4bad      	ldr	r3, [pc, #692]	@ (800187c <main+0x428>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	0c1b      	lsrs	r3, r3, #16
 80015cc:	b29a      	uxth	r2, r3
 80015ce:	4bae      	ldr	r3, [pc, #696]	@ (8001888 <main+0x434>)
 80015d0:	801a      	strh	r2, [r3, #0]
	  etc_analog_output_2 = (uint16_t)(((uint32_t)etc_analog_output_2_3) & 0xFFFF);
 80015d2:	4bab      	ldr	r3, [pc, #684]	@ (8001880 <main+0x42c>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	b29a      	uxth	r2, r3
 80015d8:	4bac      	ldr	r3, [pc, #688]	@ (800188c <main+0x438>)
 80015da:	801a      	strh	r2, [r3, #0]
	  etc_analog_output_3 = (uint16_t)((((uint32_t)etc_analog_output_2_3) >> 16) & 0xFFFF);
 80015dc:	4ba8      	ldr	r3, [pc, #672]	@ (8001880 <main+0x42c>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	0c1b      	lsrs	r3, r3, #16
 80015e2:	b29a      	uxth	r2, r3
 80015e4:	4baa      	ldr	r3, [pc, #680]	@ (8001890 <main+0x43c>)
 80015e6:	801a      	strh	r2, [r3, #0]

	  /*---------------------------PROCESS REECIVED COMMAND AND DATA-----------------------------------------*/

	  if (set_command_flag) {
 80015e8:	4baa      	ldr	r3, [pc, #680]	@ (8001894 <main+0x440>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	f000 833b 	beq.w	8001c68 <main+0x814>
		  if ((etc_old_command != etc_new_command) || (etc_old_data != etc_new_data)) {
 80015f2:	4ba9      	ldr	r3, [pc, #676]	@ (8001898 <main+0x444>)
 80015f4:	881a      	ldrh	r2, [r3, #0]
 80015f6:	4ba9      	ldr	r3, [pc, #676]	@ (800189c <main+0x448>)
 80015f8:	881b      	ldrh	r3, [r3, #0]
 80015fa:	429a      	cmp	r2, r3
 80015fc:	d106      	bne.n	800160c <main+0x1b8>
 80015fe:	4ba8      	ldr	r3, [pc, #672]	@ (80018a0 <main+0x44c>)
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	4ba8      	ldr	r3, [pc, #672]	@ (80018a4 <main+0x450>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	429a      	cmp	r2, r3
 8001608:	f000 8627 	beq.w	800225a <main+0xe06>
				switch (etc_new_command) {
 800160c:	4ba3      	ldr	r3, [pc, #652]	@ (800189c <main+0x448>)
 800160e:	881b      	ldrh	r3, [r3, #0]
 8001610:	2b69      	cmp	r3, #105	@ 0x69
 8001612:	f200 830e 	bhi.w	8001c32 <main+0x7de>
 8001616:	a201      	add	r2, pc, #4	@ (adr r2, 800161c <main+0x1c8>)
 8001618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800161c:	080017c5 	.word	0x080017c5
 8001620:	080017d5 	.word	0x080017d5
 8001624:	0800180b 	.word	0x0800180b
 8001628:	0800183f 	.word	0x0800183f
 800162c:	080018c1 	.word	0x080018c1
 8001630:	080018ef 	.word	0x080018ef
 8001634:	0800191b 	.word	0x0800191b
 8001638:	08001945 	.word	0x08001945
 800163c:	08001971 	.word	0x08001971
 8001640:	0800199d 	.word	0x0800199d
 8001644:	080019c7 	.word	0x080019c7
 8001648:	080019f1 	.word	0x080019f1
 800164c:	08001a1d 	.word	0x08001a1d
 8001650:	08001a49 	.word	0x08001a49
 8001654:	08001a75 	.word	0x08001a75
 8001658:	08001aa1 	.word	0x08001aa1
 800165c:	08001acd 	.word	0x08001acd
 8001660:	08001b0d 	.word	0x08001b0d
 8001664:	08001b39 	.word	0x08001b39
 8001668:	08001b6b 	.word	0x08001b6b
 800166c:	08001c33 	.word	0x08001c33
 8001670:	08001c33 	.word	0x08001c33
 8001674:	08001c33 	.word	0x08001c33
 8001678:	08001c33 	.word	0x08001c33
 800167c:	08001c33 	.word	0x08001c33
 8001680:	08001c33 	.word	0x08001c33
 8001684:	08001c33 	.word	0x08001c33
 8001688:	08001c33 	.word	0x08001c33
 800168c:	08001c33 	.word	0x08001c33
 8001690:	08001c33 	.word	0x08001c33
 8001694:	08001c33 	.word	0x08001c33
 8001698:	08001c33 	.word	0x08001c33
 800169c:	08001c33 	.word	0x08001c33
 80016a0:	08001c33 	.word	0x08001c33
 80016a4:	08001c33 	.word	0x08001c33
 80016a8:	08001c33 	.word	0x08001c33
 80016ac:	08001c33 	.word	0x08001c33
 80016b0:	08001c33 	.word	0x08001c33
 80016b4:	08001c33 	.word	0x08001c33
 80016b8:	08001c33 	.word	0x08001c33
 80016bc:	08001c33 	.word	0x08001c33
 80016c0:	08001c33 	.word	0x08001c33
 80016c4:	08001c33 	.word	0x08001c33
 80016c8:	08001c33 	.word	0x08001c33
 80016cc:	08001c33 	.word	0x08001c33
 80016d0:	08001c33 	.word	0x08001c33
 80016d4:	08001c33 	.word	0x08001c33
 80016d8:	08001c33 	.word	0x08001c33
 80016dc:	08001c33 	.word	0x08001c33
 80016e0:	08001c33 	.word	0x08001c33
 80016e4:	08001c33 	.word	0x08001c33
 80016e8:	08001c33 	.word	0x08001c33
 80016ec:	08001c33 	.word	0x08001c33
 80016f0:	08001c33 	.word	0x08001c33
 80016f4:	08001c33 	.word	0x08001c33
 80016f8:	08001c33 	.word	0x08001c33
 80016fc:	08001c33 	.word	0x08001c33
 8001700:	08001c33 	.word	0x08001c33
 8001704:	08001c33 	.word	0x08001c33
 8001708:	08001c33 	.word	0x08001c33
 800170c:	08001c33 	.word	0x08001c33
 8001710:	08001c33 	.word	0x08001c33
 8001714:	08001c33 	.word	0x08001c33
 8001718:	08001c33 	.word	0x08001c33
 800171c:	08001c33 	.word	0x08001c33
 8001720:	08001c33 	.word	0x08001c33
 8001724:	08001c33 	.word	0x08001c33
 8001728:	08001c33 	.word	0x08001c33
 800172c:	08001c33 	.word	0x08001c33
 8001730:	08001c33 	.word	0x08001c33
 8001734:	08001c33 	.word	0x08001c33
 8001738:	08001c33 	.word	0x08001c33
 800173c:	08001c33 	.word	0x08001c33
 8001740:	08001c33 	.word	0x08001c33
 8001744:	08001c33 	.word	0x08001c33
 8001748:	08001c33 	.word	0x08001c33
 800174c:	08001c33 	.word	0x08001c33
 8001750:	08001c33 	.word	0x08001c33
 8001754:	08001c33 	.word	0x08001c33
 8001758:	08001c33 	.word	0x08001c33
 800175c:	08001c33 	.word	0x08001c33
 8001760:	08001c33 	.word	0x08001c33
 8001764:	08001c33 	.word	0x08001c33
 8001768:	08001c33 	.word	0x08001c33
 800176c:	08001c33 	.word	0x08001c33
 8001770:	08001c33 	.word	0x08001c33
 8001774:	08001c33 	.word	0x08001c33
 8001778:	08001c33 	.word	0x08001c33
 800177c:	08001c33 	.word	0x08001c33
 8001780:	08001c33 	.word	0x08001c33
 8001784:	08001c33 	.word	0x08001c33
 8001788:	08001c33 	.word	0x08001c33
 800178c:	08001c33 	.word	0x08001c33
 8001790:	08001c33 	.word	0x08001c33
 8001794:	08001c33 	.word	0x08001c33
 8001798:	08001c33 	.word	0x08001c33
 800179c:	08001c33 	.word	0x08001c33
 80017a0:	08001c33 	.word	0x08001c33
 80017a4:	08001c33 	.word	0x08001c33
 80017a8:	08001c33 	.word	0x08001c33
 80017ac:	08001b9d 	.word	0x08001b9d
 80017b0:	08001bc5 	.word	0x08001bc5
 80017b4:	08001bdb 	.word	0x08001bdb
 80017b8:	08001bf1 	.word	0x08001bf1
 80017bc:	08001c07 	.word	0x08001c07
 80017c0:	08001c1d 	.word	0x08001c1d
				case 0:
					TxData = etc_new_data;
 80017c4:	4b37      	ldr	r3, [pc, #220]	@ (80018a4 <main+0x450>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a37      	ldr	r2, [pc, #220]	@ (80018a8 <main+0x454>)
 80017ca:	6013      	str	r3, [r2, #0]
					continuous_tx_flag = false;
 80017cc:	4b37      	ldr	r3, [pc, #220]	@ (80018ac <main+0x458>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	701a      	strb	r2, [r3, #0]
					break;
 80017d2:	e22f      	b.n	8001c34 <main+0x7e0>

				case 1:
					TxData = etc_new_data;
 80017d4:	4b33      	ldr	r3, [pc, #204]	@ (80018a4 <main+0x450>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a33      	ldr	r2, [pc, #204]	@ (80018a8 <main+0x454>)
 80017da:	6013      	str	r3, [r2, #0]
					set_Execution_count++;
 80017dc:	4b34      	ldr	r3, [pc, #208]	@ (80018b0 <main+0x45c>)
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	3301      	adds	r3, #1
 80017e2:	b2da      	uxtb	r2, r3
 80017e4:	4b32      	ldr	r3, [pc, #200]	@ (80018b0 <main+0x45c>)
 80017e6:	701a      	strb	r2, [r3, #0]
					if ((etc_new_data <= 0) || (etc_new_data > 1000000)) {
 80017e8:	4b2e      	ldr	r3, [pc, #184]	@ (80018a4 <main+0x450>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d004      	beq.n	80017fa <main+0x3a6>
 80017f0:	4b2c      	ldr	r3, [pc, #176]	@ (80018a4 <main+0x450>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a2f      	ldr	r2, [pc, #188]	@ (80018b4 <main+0x460>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d903      	bls.n	8001802 <main+0x3ae>
						setWrongCommandFlag(&tmc4671_controller, true);
 80017fa:	2101      	movs	r1, #1
 80017fc:	482e      	ldr	r0, [pc, #184]	@ (80018b8 <main+0x464>)
 80017fe:	f001 fd13 	bl	8003228 <setWrongCommandFlag>
					} else {
//						setEncoderResolution(&tmc4671_controller, etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 8001802:	4b2a      	ldr	r3, [pc, #168]	@ (80018ac <main+0x458>)
 8001804:	2200      	movs	r2, #0
 8001806:	701a      	strb	r2, [r3, #0]
					break;
 8001808:	e214      	b.n	8001c34 <main+0x7e0>

				case 2:
					TxData = etc_new_data;
 800180a:	4b26      	ldr	r3, [pc, #152]	@ (80018a4 <main+0x450>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a26      	ldr	r2, [pc, #152]	@ (80018a8 <main+0x454>)
 8001810:	6013      	str	r3, [r2, #0]
					set_Execution_count++;
 8001812:	4b27      	ldr	r3, [pc, #156]	@ (80018b0 <main+0x45c>)
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	3301      	adds	r3, #1
 8001818:	b2da      	uxtb	r2, r3
 800181a:	4b25      	ldr	r3, [pc, #148]	@ (80018b0 <main+0x45c>)
 800181c:	701a      	strb	r2, [r3, #0]
					if ((etc_new_data != 0) && (etc_new_data != 1)) {//cannot be anything other than 0 or 1
 800181e:	4b21      	ldr	r3, [pc, #132]	@ (80018a4 <main+0x450>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d007      	beq.n	8001836 <main+0x3e2>
 8001826:	4b1f      	ldr	r3, [pc, #124]	@ (80018a4 <main+0x450>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	2b01      	cmp	r3, #1
 800182c:	d003      	beq.n	8001836 <main+0x3e2>
						setWrongCommandFlag(&tmc4671_controller, true);
 800182e:	2101      	movs	r1, #1
 8001830:	4821      	ldr	r0, [pc, #132]	@ (80018b8 <main+0x464>)
 8001832:	f001 fcf9 	bl	8003228 <setWrongCommandFlag>
					} else {
//						setEncoderDirection(&tmc4671_controller, etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 8001836:	4b1d      	ldr	r3, [pc, #116]	@ (80018ac <main+0x458>)
 8001838:	2200      	movs	r2, #0
 800183a:	701a      	strb	r2, [r3, #0]
					break;
 800183c:	e1fa      	b.n	8001c34 <main+0x7e0>

				case 3:
					TxData = etc_new_data;
 800183e:	4b19      	ldr	r3, [pc, #100]	@ (80018a4 <main+0x450>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4a19      	ldr	r2, [pc, #100]	@ (80018a8 <main+0x454>)
 8001844:	6013      	str	r3, [r2, #0]
					if (((int32_t) etc_new_data <= -5000) || ((int32_t) etc_new_data >= 5000)) {//cannot be less than -5000um = -5mm or greater than 5000um = 5mm
 8001846:	4b17      	ldr	r3, [pc, #92]	@ (80018a4 <main+0x450>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	461a      	mov	r2, r3
 800184c:	4b1b      	ldr	r3, [pc, #108]	@ (80018bc <main+0x468>)
 800184e:	429a      	cmp	r2, r3
 8001850:	db06      	blt.n	8001860 <main+0x40c>
 8001852:	4b14      	ldr	r3, [pc, #80]	@ (80018a4 <main+0x450>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	461a      	mov	r2, r3
 8001858:	f241 3387 	movw	r3, #4999	@ 0x1387
 800185c:	429a      	cmp	r2, r3
 800185e:	dd03      	ble.n	8001868 <main+0x414>
						setWrongCommandFlag(&tmc4671_controller, true);
 8001860:	2101      	movs	r1, #1
 8001862:	4815      	ldr	r0, [pc, #84]	@ (80018b8 <main+0x464>)
 8001864:	f001 fce0 	bl	8003228 <setWrongCommandFlag>
					} else {
//						setZeroOffset(&tmc4671_controller, (int32_t) etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 8001868:	4b10      	ldr	r3, [pc, #64]	@ (80018ac <main+0x458>)
 800186a:	2200      	movs	r2, #0
 800186c:	701a      	strb	r2, [r3, #0]
					break;
 800186e:	e1e1      	b.n	8001c34 <main+0x7e0>
 8001870:	2000031f 	.word	0x2000031f
 8001874:	20000084 	.word	0x20000084
 8001878:	20000330 	.word	0x20000330
 800187c:	20000334 	.word	0x20000334
 8001880:	20000338 	.word	0x20000338
 8001884:	2000033c 	.word	0x2000033c
 8001888:	2000033e 	.word	0x2000033e
 800188c:	20000340 	.word	0x20000340
 8001890:	20000342 	.word	0x20000342
 8001894:	2000031c 	.word	0x2000031c
 8001898:	20000320 	.word	0x20000320
 800189c:	20000328 	.word	0x20000328
 80018a0:	20000324 	.word	0x20000324
 80018a4:	2000032c 	.word	0x2000032c
 80018a8:	20000344 	.word	0x20000344
 80018ac:	2000031e 	.word	0x2000031e
 80018b0:	2000034b 	.word	0x2000034b
 80018b4:	000f4240 	.word	0x000f4240
 80018b8:	200002c0 	.word	0x200002c0
 80018bc:	ffffec79 	.word	0xffffec79

				case 4:
					TxData = etc_new_data;
 80018c0:	4b8d      	ldr	r3, [pc, #564]	@ (8001af8 <main+0x6a4>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a8d      	ldr	r2, [pc, #564]	@ (8001afc <main+0x6a8>)
 80018c6:	6013      	str	r3, [r2, #0]
					if (((int32_t) etc_new_data <= 0) || ((int32_t) etc_new_data > 12000)) {//cannot be 0, negative number or more than 12000um = 12mm
 80018c8:	4b8b      	ldr	r3, [pc, #556]	@ (8001af8 <main+0x6a4>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	dd06      	ble.n	80018de <main+0x48a>
 80018d0:	4b89      	ldr	r3, [pc, #548]	@ (8001af8 <main+0x6a4>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	461a      	mov	r2, r3
 80018d6:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 80018da:	429a      	cmp	r2, r3
 80018dc:	dd03      	ble.n	80018e6 <main+0x492>
						setWrongCommandFlag(&tmc4671_controller, true);
 80018de:	2101      	movs	r1, #1
 80018e0:	4887      	ldr	r0, [pc, #540]	@ (8001b00 <main+0x6ac>)
 80018e2:	f001 fca1 	bl	8003228 <setWrongCommandFlag>
					} else {
//						setSoftPositiveLimit(&tmc4671_controller, (int32_t) etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 80018e6:	4b87      	ldr	r3, [pc, #540]	@ (8001b04 <main+0x6b0>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	701a      	strb	r2, [r3, #0]
					break;
 80018ec:	e1a2      	b.n	8001c34 <main+0x7e0>

				case 5:
					TxData = etc_new_data;
 80018ee:	4b82      	ldr	r3, [pc, #520]	@ (8001af8 <main+0x6a4>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4a82      	ldr	r2, [pc, #520]	@ (8001afc <main+0x6a8>)
 80018f4:	6013      	str	r3, [r2, #0]
					if (((int32_t) etc_new_data >= 0) || ((int32_t) etc_new_data < -12000)) {	//cannot be 0, positive number or less than -12000um = -12mm
 80018f6:	4b80      	ldr	r3, [pc, #512]	@ (8001af8 <main+0x6a4>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	da05      	bge.n	800190a <main+0x4b6>
 80018fe:	4b7e      	ldr	r3, [pc, #504]	@ (8001af8 <main+0x6a4>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	461a      	mov	r2, r3
 8001904:	4b80      	ldr	r3, [pc, #512]	@ (8001b08 <main+0x6b4>)
 8001906:	429a      	cmp	r2, r3
 8001908:	da03      	bge.n	8001912 <main+0x4be>
						setWrongCommandFlag(&tmc4671_controller, true);
 800190a:	2101      	movs	r1, #1
 800190c:	487c      	ldr	r0, [pc, #496]	@ (8001b00 <main+0x6ac>)
 800190e:	f001 fc8b 	bl	8003228 <setWrongCommandFlag>
					} else {
//						setSoftNegativeLimit(&tmc4671_controller, (int32_t) etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 8001912:	4b7c      	ldr	r3, [pc, #496]	@ (8001b04 <main+0x6b0>)
 8001914:	2200      	movs	r2, #0
 8001916:	701a      	strb	r2, [r3, #0]
					break;
 8001918:	e18c      	b.n	8001c34 <main+0x7e0>

				case 6:
					TxData = etc_new_data;
 800191a:	4b77      	ldr	r3, [pc, #476]	@ (8001af8 <main+0x6a4>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4a77      	ldr	r2, [pc, #476]	@ (8001afc <main+0x6a8>)
 8001920:	6013      	str	r3, [r2, #0]
					if ((etc_new_data <= 0) || (etc_new_data > 2000)) {	//cannot be 0, negative number or more than 2000um = 2mm
 8001922:	4b75      	ldr	r3, [pc, #468]	@ (8001af8 <main+0x6a4>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d004      	beq.n	8001934 <main+0x4e0>
 800192a:	4b73      	ldr	r3, [pc, #460]	@ (8001af8 <main+0x6a4>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001932:	d903      	bls.n	800193c <main+0x4e8>
						setWrongCommandFlag(&tmc4671_controller, true);
 8001934:	2101      	movs	r1, #1
 8001936:	4872      	ldr	r0, [pc, #456]	@ (8001b00 <main+0x6ac>)
 8001938:	f001 fc76 	bl	8003228 <setWrongCommandFlag>
					} else {
//						setMaxPositionError(&tmc4671_controller, etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 800193c:	4b71      	ldr	r3, [pc, #452]	@ (8001b04 <main+0x6b0>)
 800193e:	2200      	movs	r2, #0
 8001940:	701a      	strb	r2, [r3, #0]
					break;
 8001942:	e177      	b.n	8001c34 <main+0x7e0>

				case 7:
					TxData = etc_new_data;
 8001944:	4b6c      	ldr	r3, [pc, #432]	@ (8001af8 <main+0x6a4>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a6c      	ldr	r2, [pc, #432]	@ (8001afc <main+0x6a8>)
 800194a:	6013      	str	r3, [r2, #0]
					if ((etc_new_data <= 0) || (etc_new_data > 5000)) {	//cannot be 0, negative number or more than 5000
 800194c:	4b6a      	ldr	r3, [pc, #424]	@ (8001af8 <main+0x6a4>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d005      	beq.n	8001960 <main+0x50c>
 8001954:	4b68      	ldr	r3, [pc, #416]	@ (8001af8 <main+0x6a4>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f241 3288 	movw	r2, #5000	@ 0x1388
 800195c:	4293      	cmp	r3, r2
 800195e:	d903      	bls.n	8001968 <main+0x514>
						setWrongCommandFlag(&tmc4671_controller, true);
 8001960:	2101      	movs	r1, #1
 8001962:	4867      	ldr	r0, [pc, #412]	@ (8001b00 <main+0x6ac>)
 8001964:	f001 fc60 	bl	8003228 <setWrongCommandFlag>
					} else {
//						setCurrentLimitHoming(&tmc4671_controller, etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 8001968:	4b66      	ldr	r3, [pc, #408]	@ (8001b04 <main+0x6b0>)
 800196a:	2200      	movs	r2, #0
 800196c:	701a      	strb	r2, [r3, #0]
					break;
 800196e:	e161      	b.n	8001c34 <main+0x7e0>

				case 8:
					TxData = etc_new_data;
 8001970:	4b61      	ldr	r3, [pc, #388]	@ (8001af8 <main+0x6a4>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a61      	ldr	r2, [pc, #388]	@ (8001afc <main+0x6a8>)
 8001976:	6013      	str	r3, [r2, #0]
					if ((etc_new_data <= 0) || (etc_new_data > 15000)) {//cannot be 0, negative number or more than 15000
 8001978:	4b5f      	ldr	r3, [pc, #380]	@ (8001af8 <main+0x6a4>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d005      	beq.n	800198c <main+0x538>
 8001980:	4b5d      	ldr	r3, [pc, #372]	@ (8001af8 <main+0x6a4>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8001988:	4293      	cmp	r3, r2
 800198a:	d903      	bls.n	8001994 <main+0x540>
						setWrongCommandFlag(&tmc4671_controller, true);
 800198c:	2101      	movs	r1, #1
 800198e:	485c      	ldr	r0, [pc, #368]	@ (8001b00 <main+0x6ac>)
 8001990:	f001 fc4a 	bl	8003228 <setWrongCommandFlag>
					} else {
//						setCurrentLimitServo(&tmc4671_controller, etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 8001994:	4b5b      	ldr	r3, [pc, #364]	@ (8001b04 <main+0x6b0>)
 8001996:	2200      	movs	r2, #0
 8001998:	701a      	strb	r2, [r3, #0]
					break;
 800199a:	e14b      	b.n	8001c34 <main+0x7e0>

				case 9:
					TxData = etc_new_data;
 800199c:	4b56      	ldr	r3, [pc, #344]	@ (8001af8 <main+0x6a4>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a56      	ldr	r2, [pc, #344]	@ (8001afc <main+0x6a8>)
 80019a2:	6013      	str	r3, [r2, #0]
					if ((etc_new_data <= 0) || (etc_new_data > 8000)) {	//cannot be 0, negative number or more than 8000
 80019a4:	4b54      	ldr	r3, [pc, #336]	@ (8001af8 <main+0x6a4>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d004      	beq.n	80019b6 <main+0x562>
 80019ac:	4b52      	ldr	r3, [pc, #328]	@ (8001af8 <main+0x6a4>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 80019b4:	d903      	bls.n	80019be <main+0x56a>
						setWrongCommandFlag(&tmc4671_controller, true);
 80019b6:	2101      	movs	r1, #1
 80019b8:	4851      	ldr	r0, [pc, #324]	@ (8001b00 <main+0x6ac>)
 80019ba:	f001 fc35 	bl	8003228 <setWrongCommandFlag>
					} else {
//						setVoltageLimitHoming(&tmc4671_controller, etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 80019be:	4b51      	ldr	r3, [pc, #324]	@ (8001b04 <main+0x6b0>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	701a      	strb	r2, [r3, #0]
					break;
 80019c4:	e136      	b.n	8001c34 <main+0x7e0>

				case 10:
					TxData = etc_new_data;
 80019c6:	4b4c      	ldr	r3, [pc, #304]	@ (8001af8 <main+0x6a4>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a4c      	ldr	r2, [pc, #304]	@ (8001afc <main+0x6a8>)
 80019cc:	6013      	str	r3, [r2, #0]
					if ((etc_new_data <= 0) || (etc_new_data > 500)) {//cannot be 0, negative number or more than 500
 80019ce:	4b4a      	ldr	r3, [pc, #296]	@ (8001af8 <main+0x6a4>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d004      	beq.n	80019e0 <main+0x58c>
 80019d6:	4b48      	ldr	r3, [pc, #288]	@ (8001af8 <main+0x6a4>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80019de:	d903      	bls.n	80019e8 <main+0x594>
						setWrongCommandFlag(&tmc4671_controller, true);
 80019e0:	2101      	movs	r1, #1
 80019e2:	4847      	ldr	r0, [pc, #284]	@ (8001b00 <main+0x6ac>)
 80019e4:	f001 fc20 	bl	8003228 <setWrongCommandFlag>
					} else {
//						setVelocityLimitServo(&tmc4671_controller, etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 80019e8:	4b46      	ldr	r3, [pc, #280]	@ (8001b04 <main+0x6b0>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	701a      	strb	r2, [r3, #0]
					break;
 80019ee:	e121      	b.n	8001c34 <main+0x7e0>

				case 11:
					TxData = etc_new_data;
 80019f0:	4b41      	ldr	r3, [pc, #260]	@ (8001af8 <main+0x6a4>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a41      	ldr	r2, [pc, #260]	@ (8001afc <main+0x6a8>)
 80019f6:	6013      	str	r3, [r2, #0]
					if ((etc_new_data <= 0) || (etc_new_data > 30000)) {//cannot be 0, negative number or more than 30000
 80019f8:	4b3f      	ldr	r3, [pc, #252]	@ (8001af8 <main+0x6a4>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d005      	beq.n	8001a0c <main+0x5b8>
 8001a00:	4b3d      	ldr	r3, [pc, #244]	@ (8001af8 <main+0x6a4>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f247 5230 	movw	r2, #30000	@ 0x7530
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d903      	bls.n	8001a14 <main+0x5c0>
						setWrongCommandFlag(&tmc4671_controller, true);
 8001a0c:	2101      	movs	r1, #1
 8001a0e:	483c      	ldr	r0, [pc, #240]	@ (8001b00 <main+0x6ac>)
 8001a10:	f001 fc0a 	bl	8003228 <setWrongCommandFlag>
					} else {
//						setTorqueLimitServo(&tmc4671_controller, etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 8001a14:	4b3b      	ldr	r3, [pc, #236]	@ (8001b04 <main+0x6b0>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	701a      	strb	r2, [r3, #0]
					break;
 8001a1a:	e10b      	b.n	8001c34 <main+0x7e0>

				case 12:
					TxData = etc_new_data;
 8001a1c:	4b36      	ldr	r3, [pc, #216]	@ (8001af8 <main+0x6a4>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a36      	ldr	r2, [pc, #216]	@ (8001afc <main+0x6a8>)
 8001a22:	6013      	str	r3, [r2, #0]
					if ((etc_new_data <= 0) || (etc_new_data > 32500)) {//cannot be 0, negative number or more than 32500
 8001a24:	4b34      	ldr	r3, [pc, #208]	@ (8001af8 <main+0x6a4>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d005      	beq.n	8001a38 <main+0x5e4>
 8001a2c:	4b32      	ldr	r3, [pc, #200]	@ (8001af8 <main+0x6a4>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f647 62f4 	movw	r2, #32500	@ 0x7ef4
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d903      	bls.n	8001a40 <main+0x5ec>
						setWrongCommandFlag(&tmc4671_controller, true);
 8001a38:	2101      	movs	r1, #1
 8001a3a:	4831      	ldr	r0, [pc, #196]	@ (8001b00 <main+0x6ac>)
 8001a3c:	f001 fbf4 	bl	8003228 <setWrongCommandFlag>
					} else {
//						setCurrentGainP(&tmc4671_controller, etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 8001a40:	4b30      	ldr	r3, [pc, #192]	@ (8001b04 <main+0x6b0>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	701a      	strb	r2, [r3, #0]
					break;
 8001a46:	e0f5      	b.n	8001c34 <main+0x7e0>

				case 13:
					TxData = etc_new_data;
 8001a48:	4b2b      	ldr	r3, [pc, #172]	@ (8001af8 <main+0x6a4>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a2b      	ldr	r2, [pc, #172]	@ (8001afc <main+0x6a8>)
 8001a4e:	6013      	str	r3, [r2, #0]
					if ((etc_new_data <= 0) || (etc_new_data > 32500)) {//cannot be 0, negative number or more than 32500
 8001a50:	4b29      	ldr	r3, [pc, #164]	@ (8001af8 <main+0x6a4>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d005      	beq.n	8001a64 <main+0x610>
 8001a58:	4b27      	ldr	r3, [pc, #156]	@ (8001af8 <main+0x6a4>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f647 62f4 	movw	r2, #32500	@ 0x7ef4
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d903      	bls.n	8001a6c <main+0x618>
						setWrongCommandFlag(&tmc4671_controller, true);
 8001a64:	2101      	movs	r1, #1
 8001a66:	4826      	ldr	r0, [pc, #152]	@ (8001b00 <main+0x6ac>)
 8001a68:	f001 fbde 	bl	8003228 <setWrongCommandFlag>
					} else {
//						setCurrentGainI(&tmc4671_controller, etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 8001a6c:	4b25      	ldr	r3, [pc, #148]	@ (8001b04 <main+0x6b0>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	701a      	strb	r2, [r3, #0]
					break;
 8001a72:	e0df      	b.n	8001c34 <main+0x7e0>

				case 14:
					TxData = etc_new_data;
 8001a74:	4b20      	ldr	r3, [pc, #128]	@ (8001af8 <main+0x6a4>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a20      	ldr	r2, [pc, #128]	@ (8001afc <main+0x6a8>)
 8001a7a:	6013      	str	r3, [r2, #0]
					if ((etc_new_data <= 0) || (etc_new_data > 32500)) {//cannot be 0, negative number or more than 32500
 8001a7c:	4b1e      	ldr	r3, [pc, #120]	@ (8001af8 <main+0x6a4>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d005      	beq.n	8001a90 <main+0x63c>
 8001a84:	4b1c      	ldr	r3, [pc, #112]	@ (8001af8 <main+0x6a4>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f647 62f4 	movw	r2, #32500	@ 0x7ef4
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d903      	bls.n	8001a98 <main+0x644>
						setWrongCommandFlag(&tmc4671_controller, true);
 8001a90:	2101      	movs	r1, #1
 8001a92:	481b      	ldr	r0, [pc, #108]	@ (8001b00 <main+0x6ac>)
 8001a94:	f001 fbc8 	bl	8003228 <setWrongCommandFlag>
					} else {
//						setVelocityGainP(&tmc4671_controller, etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 8001a98:	4b1a      	ldr	r3, [pc, #104]	@ (8001b04 <main+0x6b0>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	701a      	strb	r2, [r3, #0]
					break;
 8001a9e:	e0c9      	b.n	8001c34 <main+0x7e0>

				case 15:
					TxData = etc_new_data;
 8001aa0:	4b15      	ldr	r3, [pc, #84]	@ (8001af8 <main+0x6a4>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a15      	ldr	r2, [pc, #84]	@ (8001afc <main+0x6a8>)
 8001aa6:	6013      	str	r3, [r2, #0]
					if ((etc_new_data <= 0) || (etc_new_data > 32500)) {//cannot be 0, negative number or more than 32500
 8001aa8:	4b13      	ldr	r3, [pc, #76]	@ (8001af8 <main+0x6a4>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d005      	beq.n	8001abc <main+0x668>
 8001ab0:	4b11      	ldr	r3, [pc, #68]	@ (8001af8 <main+0x6a4>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f647 62f4 	movw	r2, #32500	@ 0x7ef4
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d903      	bls.n	8001ac4 <main+0x670>
						setWrongCommandFlag(&tmc4671_controller, true);
 8001abc:	2101      	movs	r1, #1
 8001abe:	4810      	ldr	r0, [pc, #64]	@ (8001b00 <main+0x6ac>)
 8001ac0:	f001 fbb2 	bl	8003228 <setWrongCommandFlag>
					} else {
//						setVelocityGainI(&tmc4671_controller, etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 8001ac4:	4b0f      	ldr	r3, [pc, #60]	@ (8001b04 <main+0x6b0>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	701a      	strb	r2, [r3, #0]
					break;
 8001aca:	e0b3      	b.n	8001c34 <main+0x7e0>

				case 16:
					TxData = etc_new_data;
 8001acc:	4b0a      	ldr	r3, [pc, #40]	@ (8001af8 <main+0x6a4>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a0a      	ldr	r2, [pc, #40]	@ (8001afc <main+0x6a8>)
 8001ad2:	6013      	str	r3, [r2, #0]
					if ((etc_new_data <= 0) || (etc_new_data > 32500)) {//cannot be 0, negative number or more than 32500
 8001ad4:	4b08      	ldr	r3, [pc, #32]	@ (8001af8 <main+0x6a4>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d005      	beq.n	8001ae8 <main+0x694>
 8001adc:	4b06      	ldr	r3, [pc, #24]	@ (8001af8 <main+0x6a4>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f647 62f4 	movw	r2, #32500	@ 0x7ef4
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d903      	bls.n	8001af0 <main+0x69c>
						setWrongCommandFlag(&tmc4671_controller, true);
 8001ae8:	2101      	movs	r1, #1
 8001aea:	4805      	ldr	r0, [pc, #20]	@ (8001b00 <main+0x6ac>)
 8001aec:	f001 fb9c 	bl	8003228 <setWrongCommandFlag>
					} else {
//						setPositionGainP(&tmc4671_controller, etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 8001af0:	4b04      	ldr	r3, [pc, #16]	@ (8001b04 <main+0x6b0>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	701a      	strb	r2, [r3, #0]
					break;
 8001af6:	e09d      	b.n	8001c34 <main+0x7e0>
 8001af8:	2000032c 	.word	0x2000032c
 8001afc:	20000344 	.word	0x20000344
 8001b00:	200002c0 	.word	0x200002c0
 8001b04:	2000031e 	.word	0x2000031e
 8001b08:	ffffd120 	.word	0xffffd120

				case 17:
					TxData = etc_new_data;
 8001b0c:	4b4e      	ldr	r3, [pc, #312]	@ (8001c48 <main+0x7f4>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a4e      	ldr	r2, [pc, #312]	@ (8001c4c <main+0x7f8>)
 8001b12:	6013      	str	r3, [r2, #0]
					if ((etc_new_data <= 0) || (etc_new_data > 32500)) {//cannot be 0, negative number or more than 32500
 8001b14:	4b4c      	ldr	r3, [pc, #304]	@ (8001c48 <main+0x7f4>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d005      	beq.n	8001b28 <main+0x6d4>
 8001b1c:	4b4a      	ldr	r3, [pc, #296]	@ (8001c48 <main+0x7f4>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f647 62f4 	movw	r2, #32500	@ 0x7ef4
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d903      	bls.n	8001b30 <main+0x6dc>
						setWrongCommandFlag(&tmc4671_controller, true);
 8001b28:	2101      	movs	r1, #1
 8001b2a:	4849      	ldr	r0, [pc, #292]	@ (8001c50 <main+0x7fc>)
 8001b2c:	f001 fb7c 	bl	8003228 <setWrongCommandFlag>
					} else {
//						setPositionGainI(&tmc4671_controller, etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 8001b30:	4b48      	ldr	r3, [pc, #288]	@ (8001c54 <main+0x800>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	701a      	strb	r2, [r3, #0]
					break;
 8001b36:	e07d      	b.n	8001c34 <main+0x7e0>

				case 18:
					TxData = etc_new_data;
 8001b38:	4b43      	ldr	r3, [pc, #268]	@ (8001c48 <main+0x7f4>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a43      	ldr	r2, [pc, #268]	@ (8001c4c <main+0x7f8>)
 8001b3e:	6013      	str	r3, [r2, #0]
					if (((int32_t) etc_new_data < -12000) || ((int32_t) etc_new_data > 12000)) {//cannot be less than -12000um = -12mm or greater than 12000um = 12mm
 8001b40:	4b41      	ldr	r3, [pc, #260]	@ (8001c48 <main+0x7f4>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	461a      	mov	r2, r3
 8001b46:	4b44      	ldr	r3, [pc, #272]	@ (8001c58 <main+0x804>)
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	db06      	blt.n	8001b5a <main+0x706>
 8001b4c:	4b3e      	ldr	r3, [pc, #248]	@ (8001c48 <main+0x7f4>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	461a      	mov	r2, r3
 8001b52:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 8001b56:	429a      	cmp	r2, r3
 8001b58:	dd03      	ble.n	8001b62 <main+0x70e>
						setWrongCommandFlag(&tmc4671_controller, true);
 8001b5a:	2101      	movs	r1, #1
 8001b5c:	483c      	ldr	r0, [pc, #240]	@ (8001c50 <main+0x7fc>)
 8001b5e:	f001 fb63 	bl	8003228 <setWrongCommandFlag>
					} else {
//						setAbsoluteTargetPosition(&tmc4671_controller, (int32_t) etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 8001b62:	4b3c      	ldr	r3, [pc, #240]	@ (8001c54 <main+0x800>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	701a      	strb	r2, [r3, #0]
					break;
 8001b68:	e064      	b.n	8001c34 <main+0x7e0>

				case 19:
					TxData = etc_new_data;
 8001b6a:	4b37      	ldr	r3, [pc, #220]	@ (8001c48 <main+0x7f4>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4a37      	ldr	r2, [pc, #220]	@ (8001c4c <main+0x7f8>)
 8001b70:	6013      	str	r3, [r2, #0]
					if (((int32_t) etc_new_data < -12000) || ((int32_t) etc_new_data > 12000)) {//cannot be less than -12000um = -12mm or greater than 12000um = 12mm
 8001b72:	4b35      	ldr	r3, [pc, #212]	@ (8001c48 <main+0x7f4>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	461a      	mov	r2, r3
 8001b78:	4b37      	ldr	r3, [pc, #220]	@ (8001c58 <main+0x804>)
 8001b7a:	429a      	cmp	r2, r3
 8001b7c:	db06      	blt.n	8001b8c <main+0x738>
 8001b7e:	4b32      	ldr	r3, [pc, #200]	@ (8001c48 <main+0x7f4>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	461a      	mov	r2, r3
 8001b84:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	dd03      	ble.n	8001b94 <main+0x740>
						setWrongCommandFlag(&tmc4671_controller, true);
 8001b8c:	2101      	movs	r1, #1
 8001b8e:	4830      	ldr	r0, [pc, #192]	@ (8001c50 <main+0x7fc>)
 8001b90:	f001 fb4a 	bl	8003228 <setWrongCommandFlag>
					} else {
//						setIncrementalTargetPosition(&tmc4671_controller, (int32_t) etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 8001b94:	4b2f      	ldr	r3, [pc, #188]	@ (8001c54 <main+0x800>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	701a      	strb	r2, [r3, #0]
					break;
 8001b9a:	e04b      	b.n	8001c34 <main+0x7e0>

				case 100:
					TxData = etc_new_data;
 8001b9c:	4b2a      	ldr	r3, [pc, #168]	@ (8001c48 <main+0x7f4>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a2a      	ldr	r2, [pc, #168]	@ (8001c4c <main+0x7f8>)
 8001ba2:	6013      	str	r3, [r2, #0]
					if ((etc_new_data != 0) && (etc_new_data != 1)) {//cannot be anything other than 0 or 1
 8001ba4:	4b28      	ldr	r3, [pc, #160]	@ (8001c48 <main+0x7f4>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d007      	beq.n	8001bbc <main+0x768>
 8001bac:	4b26      	ldr	r3, [pc, #152]	@ (8001c48 <main+0x7f4>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	2b01      	cmp	r3, #1
 8001bb2:	d003      	beq.n	8001bbc <main+0x768>
						setWrongCommandFlag(&tmc4671_controller, true);
 8001bb4:	2101      	movs	r1, #1
 8001bb6:	4826      	ldr	r0, [pc, #152]	@ (8001c50 <main+0x7fc>)
 8001bb8:	f001 fb36 	bl	8003228 <setWrongCommandFlag>
					} else {
//						servoEnable(&tmc4671_controller, etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 8001bbc:	4b25      	ldr	r3, [pc, #148]	@ (8001c54 <main+0x800>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	701a      	strb	r2, [r3, #0]
					break;
 8001bc2:	e037      	b.n	8001c34 <main+0x7e0>

				case 101:
					TxData = 0;
 8001bc4:	4b21      	ldr	r3, [pc, #132]	@ (8001c4c <main+0x7f8>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	601a      	str	r2, [r3, #0]
//					startHoming(&tmc4671_controller);
					setWrongCommandFlag(&tmc4671_controller, false);
 8001bca:	2100      	movs	r1, #0
 8001bcc:	4820      	ldr	r0, [pc, #128]	@ (8001c50 <main+0x7fc>)
 8001bce:	f001 fb2b 	bl	8003228 <setWrongCommandFlag>
					continuous_tx_flag = false;
 8001bd2:	4b20      	ldr	r3, [pc, #128]	@ (8001c54 <main+0x800>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	701a      	strb	r2, [r3, #0]
					break;
 8001bd8:	e02c      	b.n	8001c34 <main+0x7e0>

				case 102:
					TxData = 0;
 8001bda:	4b1c      	ldr	r3, [pc, #112]	@ (8001c4c <main+0x7f8>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	601a      	str	r2, [r3, #0]
//					clearFaults(&tmc4671_controller);
					setWrongCommandFlag(&tmc4671_controller, false);
 8001be0:	2100      	movs	r1, #0
 8001be2:	481b      	ldr	r0, [pc, #108]	@ (8001c50 <main+0x7fc>)
 8001be4:	f001 fb20 	bl	8003228 <setWrongCommandFlag>
					continuous_tx_flag = false;
 8001be8:	4b1a      	ldr	r3, [pc, #104]	@ (8001c54 <main+0x800>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	701a      	strb	r2, [r3, #0]
					break;
 8001bee:	e021      	b.n	8001c34 <main+0x7e0>

				case 103:
					TxData = 0;
 8001bf0:	4b16      	ldr	r3, [pc, #88]	@ (8001c4c <main+0x7f8>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	601a      	str	r2, [r3, #0]
					//saveParameters(&tmc4671_controller);
					setWrongCommandFlag(&tmc4671_controller, false);
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	4815      	ldr	r0, [pc, #84]	@ (8001c50 <main+0x7fc>)
 8001bfa:	f001 fb15 	bl	8003228 <setWrongCommandFlag>
					continuous_tx_flag = false;
 8001bfe:	4b15      	ldr	r3, [pc, #84]	@ (8001c54 <main+0x800>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	701a      	strb	r2, [r3, #0]
					break;
 8001c04:	e016      	b.n	8001c34 <main+0x7e0>

				case 104:
					TxData = 0;
 8001c06:	4b11      	ldr	r3, [pc, #68]	@ (8001c4c <main+0x7f8>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	601a      	str	r2, [r3, #0]
					//loadDefaultParameters(&tmc4671_controller);
					setWrongCommandFlag(&tmc4671_controller, false);
 8001c0c:	2100      	movs	r1, #0
 8001c0e:	4810      	ldr	r0, [pc, #64]	@ (8001c50 <main+0x7fc>)
 8001c10:	f001 fb0a 	bl	8003228 <setWrongCommandFlag>
					continuous_tx_flag = false;
 8001c14:	4b0f      	ldr	r3, [pc, #60]	@ (8001c54 <main+0x800>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	701a      	strb	r2, [r3, #0]
					break;
 8001c1a:	e00b      	b.n	8001c34 <main+0x7e0>

				case 105:
					TxData = 0;
 8001c1c:	4b0b      	ldr	r3, [pc, #44]	@ (8001c4c <main+0x7f8>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	601a      	str	r2, [r3, #0]
					//stopMovement(&tmc4671_controller);
					setWrongCommandFlag(&tmc4671_controller, false);
 8001c22:	2100      	movs	r1, #0
 8001c24:	480a      	ldr	r0, [pc, #40]	@ (8001c50 <main+0x7fc>)
 8001c26:	f001 faff 	bl	8003228 <setWrongCommandFlag>
					continuous_tx_flag = false;
 8001c2a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c54 <main+0x800>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	701a      	strb	r2, [r3, #0]
					break;
 8001c30:	e000      	b.n	8001c34 <main+0x7e0>

				default:
					break;
 8001c32:	bf00      	nop
				}
				etc_old_command = etc_new_command;
 8001c34:	4b09      	ldr	r3, [pc, #36]	@ (8001c5c <main+0x808>)
 8001c36:	881a      	ldrh	r2, [r3, #0]
 8001c38:	4b09      	ldr	r3, [pc, #36]	@ (8001c60 <main+0x80c>)
 8001c3a:	801a      	strh	r2, [r3, #0]
				etc_old_data = etc_new_data;
 8001c3c:	4b02      	ldr	r3, [pc, #8]	@ (8001c48 <main+0x7f4>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a08      	ldr	r2, [pc, #32]	@ (8001c64 <main+0x810>)
 8001c42:	6013      	str	r3, [r2, #0]
 8001c44:	e309      	b.n	800225a <main+0xe06>
 8001c46:	bf00      	nop
 8001c48:	2000032c 	.word	0x2000032c
 8001c4c:	20000344 	.word	0x20000344
 8001c50:	200002c0 	.word	0x200002c0
 8001c54:	2000031e 	.word	0x2000031e
 8001c58:	ffffd120 	.word	0xffffd120
 8001c5c:	20000328 	.word	0x20000328
 8001c60:	20000320 	.word	0x20000320
 8001c64:	20000324 	.word	0x20000324
		  }
	  } else if (get_command_flag) {
 8001c68:	4bde      	ldr	r3, [pc, #888]	@ (8001fe4 <main+0xb90>)
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	f000 8298 	beq.w	80021a2 <main+0xd4e>
		  switch(etc_new_command) {
 8001c72:	4bdd      	ldr	r3, [pc, #884]	@ (8001fe8 <main+0xb94>)
 8001c74:	881b      	ldrh	r3, [r3, #0]
 8001c76:	3b32      	subs	r3, #50	@ 0x32
 8001c78:	2b96      	cmp	r3, #150	@ 0x96
 8001c7a:	f200 8280 	bhi.w	800217e <main+0xd2a>
 8001c7e:	a201      	add	r2, pc, #4	@ (adr r2, 8001c84 <main+0x830>)
 8001c80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c84:	08001ee1 	.word	0x08001ee1
 8001c88:	08001efd 	.word	0x08001efd
 8001c8c:	08001f1b 	.word	0x08001f1b
 8001c90:	08001f39 	.word	0x08001f39
 8001c94:	08001f57 	.word	0x08001f57
 8001c98:	08001f75 	.word	0x08001f75
 8001c9c:	08001f91 	.word	0x08001f91
 8001ca0:	08001fad 	.word	0x08001fad
 8001ca4:	08001fc9 	.word	0x08001fc9
 8001ca8:	08001ff9 	.word	0x08001ff9
 8001cac:	08002015 	.word	0x08002015
 8001cb0:	08002031 	.word	0x08002031
 8001cb4:	0800204d 	.word	0x0800204d
 8001cb8:	08002069 	.word	0x08002069
 8001cbc:	08002085 	.word	0x08002085
 8001cc0:	080020a1 	.word	0x080020a1
 8001cc4:	080020bd 	.word	0x080020bd
 8001cc8:	080020d9 	.word	0x080020d9
 8001ccc:	080020f7 	.word	0x080020f7
 8001cd0:	08002115 	.word	0x08002115
 8001cd4:	08002131 	.word	0x08002131
 8001cd8:	0800217f 	.word	0x0800217f
 8001cdc:	0800217f 	.word	0x0800217f
 8001ce0:	0800217f 	.word	0x0800217f
 8001ce4:	0800217f 	.word	0x0800217f
 8001ce8:	0800217f 	.word	0x0800217f
 8001cec:	0800217f 	.word	0x0800217f
 8001cf0:	0800217f 	.word	0x0800217f
 8001cf4:	0800217f 	.word	0x0800217f
 8001cf8:	0800217f 	.word	0x0800217f
 8001cfc:	0800217f 	.word	0x0800217f
 8001d00:	0800217f 	.word	0x0800217f
 8001d04:	0800217f 	.word	0x0800217f
 8001d08:	0800217f 	.word	0x0800217f
 8001d0c:	0800217f 	.word	0x0800217f
 8001d10:	0800217f 	.word	0x0800217f
 8001d14:	0800217f 	.word	0x0800217f
 8001d18:	0800217f 	.word	0x0800217f
 8001d1c:	0800217f 	.word	0x0800217f
 8001d20:	0800217f 	.word	0x0800217f
 8001d24:	0800217f 	.word	0x0800217f
 8001d28:	0800217f 	.word	0x0800217f
 8001d2c:	0800217f 	.word	0x0800217f
 8001d30:	0800217f 	.word	0x0800217f
 8001d34:	0800217f 	.word	0x0800217f
 8001d38:	0800217f 	.word	0x0800217f
 8001d3c:	0800217f 	.word	0x0800217f
 8001d40:	0800217f 	.word	0x0800217f
 8001d44:	0800217f 	.word	0x0800217f
 8001d48:	0800217f 	.word	0x0800217f
 8001d4c:	0800217f 	.word	0x0800217f
 8001d50:	0800217f 	.word	0x0800217f
 8001d54:	0800217f 	.word	0x0800217f
 8001d58:	0800217f 	.word	0x0800217f
 8001d5c:	0800217f 	.word	0x0800217f
 8001d60:	0800217f 	.word	0x0800217f
 8001d64:	0800217f 	.word	0x0800217f
 8001d68:	0800217f 	.word	0x0800217f
 8001d6c:	0800217f 	.word	0x0800217f
 8001d70:	0800217f 	.word	0x0800217f
 8001d74:	0800217f 	.word	0x0800217f
 8001d78:	0800217f 	.word	0x0800217f
 8001d7c:	0800217f 	.word	0x0800217f
 8001d80:	0800217f 	.word	0x0800217f
 8001d84:	0800217f 	.word	0x0800217f
 8001d88:	0800217f 	.word	0x0800217f
 8001d8c:	0800217f 	.word	0x0800217f
 8001d90:	0800217f 	.word	0x0800217f
 8001d94:	0800217f 	.word	0x0800217f
 8001d98:	0800217f 	.word	0x0800217f
 8001d9c:	0800217f 	.word	0x0800217f
 8001da0:	0800217f 	.word	0x0800217f
 8001da4:	0800217f 	.word	0x0800217f
 8001da8:	0800217f 	.word	0x0800217f
 8001dac:	0800217f 	.word	0x0800217f
 8001db0:	0800217f 	.word	0x0800217f
 8001db4:	0800217f 	.word	0x0800217f
 8001db8:	0800217f 	.word	0x0800217f
 8001dbc:	0800217f 	.word	0x0800217f
 8001dc0:	0800217f 	.word	0x0800217f
 8001dc4:	0800217f 	.word	0x0800217f
 8001dc8:	0800217f 	.word	0x0800217f
 8001dcc:	0800217f 	.word	0x0800217f
 8001dd0:	0800217f 	.word	0x0800217f
 8001dd4:	0800217f 	.word	0x0800217f
 8001dd8:	0800217f 	.word	0x0800217f
 8001ddc:	0800217f 	.word	0x0800217f
 8001de0:	0800217f 	.word	0x0800217f
 8001de4:	0800217f 	.word	0x0800217f
 8001de8:	0800217f 	.word	0x0800217f
 8001dec:	0800217f 	.word	0x0800217f
 8001df0:	0800217f 	.word	0x0800217f
 8001df4:	0800217f 	.word	0x0800217f
 8001df8:	0800217f 	.word	0x0800217f
 8001dfc:	0800217f 	.word	0x0800217f
 8001e00:	0800217f 	.word	0x0800217f
 8001e04:	0800217f 	.word	0x0800217f
 8001e08:	0800217f 	.word	0x0800217f
 8001e0c:	0800217f 	.word	0x0800217f
 8001e10:	0800217f 	.word	0x0800217f
 8001e14:	0800217f 	.word	0x0800217f
 8001e18:	0800217f 	.word	0x0800217f
 8001e1c:	0800217f 	.word	0x0800217f
 8001e20:	0800217f 	.word	0x0800217f
 8001e24:	0800217f 	.word	0x0800217f
 8001e28:	0800217f 	.word	0x0800217f
 8001e2c:	0800217f 	.word	0x0800217f
 8001e30:	0800217f 	.word	0x0800217f
 8001e34:	0800217f 	.word	0x0800217f
 8001e38:	0800217f 	.word	0x0800217f
 8001e3c:	0800217f 	.word	0x0800217f
 8001e40:	0800217f 	.word	0x0800217f
 8001e44:	0800217f 	.word	0x0800217f
 8001e48:	0800217f 	.word	0x0800217f
 8001e4c:	0800217f 	.word	0x0800217f
 8001e50:	0800217f 	.word	0x0800217f
 8001e54:	0800217f 	.word	0x0800217f
 8001e58:	0800217f 	.word	0x0800217f
 8001e5c:	0800217f 	.word	0x0800217f
 8001e60:	0800217f 	.word	0x0800217f
 8001e64:	0800217f 	.word	0x0800217f
 8001e68:	0800217f 	.word	0x0800217f
 8001e6c:	0800217f 	.word	0x0800217f
 8001e70:	0800217f 	.word	0x0800217f
 8001e74:	0800217f 	.word	0x0800217f
 8001e78:	0800217f 	.word	0x0800217f
 8001e7c:	0800217f 	.word	0x0800217f
 8001e80:	0800217f 	.word	0x0800217f
 8001e84:	0800217f 	.word	0x0800217f
 8001e88:	0800217f 	.word	0x0800217f
 8001e8c:	0800217f 	.word	0x0800217f
 8001e90:	0800217f 	.word	0x0800217f
 8001e94:	0800217f 	.word	0x0800217f
 8001e98:	0800217f 	.word	0x0800217f
 8001e9c:	0800217f 	.word	0x0800217f
 8001ea0:	0800217f 	.word	0x0800217f
 8001ea4:	0800217f 	.word	0x0800217f
 8001ea8:	0800217f 	.word	0x0800217f
 8001eac:	0800217f 	.word	0x0800217f
 8001eb0:	0800217f 	.word	0x0800217f
 8001eb4:	0800217f 	.word	0x0800217f
 8001eb8:	0800217f 	.word	0x0800217f
 8001ebc:	0800217f 	.word	0x0800217f
 8001ec0:	0800217f 	.word	0x0800217f
 8001ec4:	0800217f 	.word	0x0800217f
 8001ec8:	0800217f 	.word	0x0800217f
 8001ecc:	0800217f 	.word	0x0800217f
 8001ed0:	0800217f 	.word	0x0800217f
 8001ed4:	0800217f 	.word	0x0800217f
 8001ed8:	0800217f 	.word	0x0800217f
 8001edc:	0800214d 	.word	0x0800214d
			case 50:
				TxData = getEncoderResolution(&tmc4671_controller);
 8001ee0:	4842      	ldr	r0, [pc, #264]	@ (8001fec <main+0xb98>)
 8001ee2:	f001 fa4f 	bl	8003384 <getEncoderResolution>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	4a41      	ldr	r2, [pc, #260]	@ (8001ff0 <main+0xb9c>)
 8001eea:	6013      	str	r3, [r2, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 8001eec:	2100      	movs	r1, #0
 8001eee:	483f      	ldr	r0, [pc, #252]	@ (8001fec <main+0xb98>)
 8001ef0:	f001 f99a 	bl	8003228 <setWrongCommandFlag>
				continuous_tx_flag = true;
 8001ef4:	4b3f      	ldr	r3, [pc, #252]	@ (8001ff4 <main+0xba0>)
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	701a      	strb	r2, [r3, #0]
				break;
 8001efa:	e14b      	b.n	8002194 <main+0xd40>

			case 51:
				TxData = getEncoderDirection(&tmc4671_controller);
 8001efc:	483b      	ldr	r0, [pc, #236]	@ (8001fec <main+0xb98>)
 8001efe:	f001 fa4d 	bl	800339c <getEncoderDirection>
 8001f02:	4603      	mov	r3, r0
 8001f04:	461a      	mov	r2, r3
 8001f06:	4b3a      	ldr	r3, [pc, #232]	@ (8001ff0 <main+0xb9c>)
 8001f08:	601a      	str	r2, [r3, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 8001f0a:	2100      	movs	r1, #0
 8001f0c:	4837      	ldr	r0, [pc, #220]	@ (8001fec <main+0xb98>)
 8001f0e:	f001 f98b 	bl	8003228 <setWrongCommandFlag>
				continuous_tx_flag = true;
 8001f12:	4b38      	ldr	r3, [pc, #224]	@ (8001ff4 <main+0xba0>)
 8001f14:	2201      	movs	r2, #1
 8001f16:	701a      	strb	r2, [r3, #0]
				break;
 8001f18:	e13c      	b.n	8002194 <main+0xd40>

			case 52:
				TxData = getZeroOffset(&tmc4671_controller);
 8001f1a:	4834      	ldr	r0, [pc, #208]	@ (8001fec <main+0xb98>)
 8001f1c:	f001 faf8 	bl	8003510 <getZeroOffset>
 8001f20:	4603      	mov	r3, r0
 8001f22:	461a      	mov	r2, r3
 8001f24:	4b32      	ldr	r3, [pc, #200]	@ (8001ff0 <main+0xb9c>)
 8001f26:	601a      	str	r2, [r3, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 8001f28:	2100      	movs	r1, #0
 8001f2a:	4830      	ldr	r0, [pc, #192]	@ (8001fec <main+0xb98>)
 8001f2c:	f001 f97c 	bl	8003228 <setWrongCommandFlag>
				continuous_tx_flag = true;
 8001f30:	4b30      	ldr	r3, [pc, #192]	@ (8001ff4 <main+0xba0>)
 8001f32:	2201      	movs	r2, #1
 8001f34:	701a      	strb	r2, [r3, #0]
				break;
 8001f36:	e12d      	b.n	8002194 <main+0xd40>

			case 53:
				TxData = getSoftPositiveLimit(&tmc4671_controller);
 8001f38:	482c      	ldr	r0, [pc, #176]	@ (8001fec <main+0xb98>)
 8001f3a:	f001 fa89 	bl	8003450 <getSoftPositiveLimit>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	461a      	mov	r2, r3
 8001f42:	4b2b      	ldr	r3, [pc, #172]	@ (8001ff0 <main+0xb9c>)
 8001f44:	601a      	str	r2, [r3, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 8001f46:	2100      	movs	r1, #0
 8001f48:	4828      	ldr	r0, [pc, #160]	@ (8001fec <main+0xb98>)
 8001f4a:	f001 f96d 	bl	8003228 <setWrongCommandFlag>
				continuous_tx_flag = true;
 8001f4e:	4b29      	ldr	r3, [pc, #164]	@ (8001ff4 <main+0xba0>)
 8001f50:	2201      	movs	r2, #1
 8001f52:	701a      	strb	r2, [r3, #0]
				break;
 8001f54:	e11e      	b.n	8002194 <main+0xd40>

			case 54:
				TxData = getSoftNegativeLimit(&tmc4671_controller);
 8001f56:	4825      	ldr	r0, [pc, #148]	@ (8001fec <main+0xb98>)
 8001f58:	f001 faaa 	bl	80034b0 <getSoftNegativeLimit>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	461a      	mov	r2, r3
 8001f60:	4b23      	ldr	r3, [pc, #140]	@ (8001ff0 <main+0xb9c>)
 8001f62:	601a      	str	r2, [r3, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 8001f64:	2100      	movs	r1, #0
 8001f66:	4821      	ldr	r0, [pc, #132]	@ (8001fec <main+0xb98>)
 8001f68:	f001 f95e 	bl	8003228 <setWrongCommandFlag>
				continuous_tx_flag = true;
 8001f6c:	4b21      	ldr	r3, [pc, #132]	@ (8001ff4 <main+0xba0>)
 8001f6e:	2201      	movs	r2, #1
 8001f70:	701a      	strb	r2, [r3, #0]
				break;
 8001f72:	e10f      	b.n	8002194 <main+0xd40>

			case 55:
				TxData = getMaxPositionError(&tmc4671_controller);
 8001f74:	481d      	ldr	r0, [pc, #116]	@ (8001fec <main+0xb98>)
 8001f76:	f001 fb5b 	bl	8003630 <getMaxPositionError>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	4a1c      	ldr	r2, [pc, #112]	@ (8001ff0 <main+0xb9c>)
 8001f7e:	6013      	str	r3, [r2, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 8001f80:	2100      	movs	r1, #0
 8001f82:	481a      	ldr	r0, [pc, #104]	@ (8001fec <main+0xb98>)
 8001f84:	f001 f950 	bl	8003228 <setWrongCommandFlag>
				continuous_tx_flag = true;
 8001f88:	4b1a      	ldr	r3, [pc, #104]	@ (8001ff4 <main+0xba0>)
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	701a      	strb	r2, [r3, #0]
				break;
 8001f8e:	e101      	b.n	8002194 <main+0xd40>

			case 56:
				TxData = getCurrentLimitHoming(&tmc4671_controller);
 8001f90:	4816      	ldr	r0, [pc, #88]	@ (8001fec <main+0xb98>)
 8001f92:	f001 fa20 	bl	80033d6 <getCurrentLimitHoming>
 8001f96:	4603      	mov	r3, r0
 8001f98:	4a15      	ldr	r2, [pc, #84]	@ (8001ff0 <main+0xb9c>)
 8001f9a:	6013      	str	r3, [r2, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 8001f9c:	2100      	movs	r1, #0
 8001f9e:	4813      	ldr	r0, [pc, #76]	@ (8001fec <main+0xb98>)
 8001fa0:	f001 f942 	bl	8003228 <setWrongCommandFlag>
				continuous_tx_flag = true;
 8001fa4:	4b13      	ldr	r3, [pc, #76]	@ (8001ff4 <main+0xba0>)
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	701a      	strb	r2, [r3, #0]
				break;
 8001faa:	e0f3      	b.n	8002194 <main+0xd40>

			case 57:
				TxData = getCurrentLimitServo(&tmc4671_controller);
 8001fac:	480f      	ldr	r0, [pc, #60]	@ (8001fec <main+0xb98>)
 8001fae:	f001 fa1e 	bl	80033ee <getCurrentLimitServo>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	4a0e      	ldr	r2, [pc, #56]	@ (8001ff0 <main+0xb9c>)
 8001fb6:	6013      	str	r3, [r2, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 8001fb8:	2100      	movs	r1, #0
 8001fba:	480c      	ldr	r0, [pc, #48]	@ (8001fec <main+0xb98>)
 8001fbc:	f001 f934 	bl	8003228 <setWrongCommandFlag>
				continuous_tx_flag = true;
 8001fc0:	4b0c      	ldr	r3, [pc, #48]	@ (8001ff4 <main+0xba0>)
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	701a      	strb	r2, [r3, #0]
				break;
 8001fc6:	e0e5      	b.n	8002194 <main+0xd40>

			case 58:
				TxData = getVoltageLimitHoming(&tmc4671_controller);
 8001fc8:	4808      	ldr	r0, [pc, #32]	@ (8001fec <main+0xb98>)
 8001fca:	f001 fa1c 	bl	8003406 <getVoltageLimitHoming>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	4a07      	ldr	r2, [pc, #28]	@ (8001ff0 <main+0xb9c>)
 8001fd2:	6013      	str	r3, [r2, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 8001fd4:	2100      	movs	r1, #0
 8001fd6:	4805      	ldr	r0, [pc, #20]	@ (8001fec <main+0xb98>)
 8001fd8:	f001 f926 	bl	8003228 <setWrongCommandFlag>
				continuous_tx_flag = true;
 8001fdc:	4b05      	ldr	r3, [pc, #20]	@ (8001ff4 <main+0xba0>)
 8001fde:	2201      	movs	r2, #1
 8001fe0:	701a      	strb	r2, [r3, #0]
				break;
 8001fe2:	e0d7      	b.n	8002194 <main+0xd40>
 8001fe4:	2000031d 	.word	0x2000031d
 8001fe8:	20000328 	.word	0x20000328
 8001fec:	200002c0 	.word	0x200002c0
 8001ff0:	20000344 	.word	0x20000344
 8001ff4:	2000031e 	.word	0x2000031e

			case 59:
				TxData = getVelocityLimitServo(&tmc4671_controller);
 8001ff8:	4885      	ldr	r0, [pc, #532]	@ (8002210 <main+0xdbc>)
 8001ffa:	f001 fa10 	bl	800341e <getVelocityLimitServo>
 8001ffe:	4603      	mov	r3, r0
 8002000:	4a84      	ldr	r2, [pc, #528]	@ (8002214 <main+0xdc0>)
 8002002:	6013      	str	r3, [r2, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 8002004:	2100      	movs	r1, #0
 8002006:	4882      	ldr	r0, [pc, #520]	@ (8002210 <main+0xdbc>)
 8002008:	f001 f90e 	bl	8003228 <setWrongCommandFlag>
				continuous_tx_flag = true;
 800200c:	4b82      	ldr	r3, [pc, #520]	@ (8002218 <main+0xdc4>)
 800200e:	2201      	movs	r2, #1
 8002010:	701a      	strb	r2, [r3, #0]
				break;
 8002012:	e0bf      	b.n	8002194 <main+0xd40>

			case 60:
				TxData = getTorqueLimitServo(&tmc4671_controller);
 8002014:	487e      	ldr	r0, [pc, #504]	@ (8002210 <main+0xdbc>)
 8002016:	f001 fa0e 	bl	8003436 <getTorqueLimitServo>
 800201a:	4603      	mov	r3, r0
 800201c:	4a7d      	ldr	r2, [pc, #500]	@ (8002214 <main+0xdc0>)
 800201e:	6013      	str	r3, [r2, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 8002020:	2100      	movs	r1, #0
 8002022:	487b      	ldr	r0, [pc, #492]	@ (8002210 <main+0xdbc>)
 8002024:	f001 f900 	bl	8003228 <setWrongCommandFlag>
				continuous_tx_flag = true;
 8002028:	4b7b      	ldr	r3, [pc, #492]	@ (8002218 <main+0xdc4>)
 800202a:	2201      	movs	r2, #1
 800202c:	701a      	strb	r2, [r3, #0]
				break;
 800202e:	e0b1      	b.n	8002194 <main+0xd40>

			case 61:
				TxData = getCurrentGainP(&tmc4671_controller);
 8002030:	4877      	ldr	r0, [pc, #476]	@ (8002210 <main+0xdbc>)
 8002032:	f001 fb2b 	bl	800368c <getCurrentGainP>
 8002036:	4603      	mov	r3, r0
 8002038:	4a76      	ldr	r2, [pc, #472]	@ (8002214 <main+0xdc0>)
 800203a:	6013      	str	r3, [r2, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 800203c:	2100      	movs	r1, #0
 800203e:	4874      	ldr	r0, [pc, #464]	@ (8002210 <main+0xdbc>)
 8002040:	f001 f8f2 	bl	8003228 <setWrongCommandFlag>
				continuous_tx_flag = true;
 8002044:	4b74      	ldr	r3, [pc, #464]	@ (8002218 <main+0xdc4>)
 8002046:	2201      	movs	r2, #1
 8002048:	701a      	strb	r2, [r3, #0]
				break;
 800204a:	e0a3      	b.n	8002194 <main+0xd40>

			case 62:
				TxData = getCurrentGainI(&tmc4671_controller);
 800204c:	4870      	ldr	r0, [pc, #448]	@ (8002210 <main+0xdbc>)
 800204e:	f001 fb29 	bl	80036a4 <getCurrentGainI>
 8002052:	4603      	mov	r3, r0
 8002054:	4a6f      	ldr	r2, [pc, #444]	@ (8002214 <main+0xdc0>)
 8002056:	6013      	str	r3, [r2, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 8002058:	2100      	movs	r1, #0
 800205a:	486d      	ldr	r0, [pc, #436]	@ (8002210 <main+0xdbc>)
 800205c:	f001 f8e4 	bl	8003228 <setWrongCommandFlag>
				continuous_tx_flag = true;
 8002060:	4b6d      	ldr	r3, [pc, #436]	@ (8002218 <main+0xdc4>)
 8002062:	2201      	movs	r2, #1
 8002064:	701a      	strb	r2, [r3, #0]
				break;
 8002066:	e095      	b.n	8002194 <main+0xd40>

			case 63:
				TxData = getVelocityGainP(&tmc4671_controller);
 8002068:	4869      	ldr	r0, [pc, #420]	@ (8002210 <main+0xdbc>)
 800206a:	f001 fb27 	bl	80036bc <getVelocityGainP>
 800206e:	4603      	mov	r3, r0
 8002070:	4a68      	ldr	r2, [pc, #416]	@ (8002214 <main+0xdc0>)
 8002072:	6013      	str	r3, [r2, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 8002074:	2100      	movs	r1, #0
 8002076:	4866      	ldr	r0, [pc, #408]	@ (8002210 <main+0xdbc>)
 8002078:	f001 f8d6 	bl	8003228 <setWrongCommandFlag>
				continuous_tx_flag = true;
 800207c:	4b66      	ldr	r3, [pc, #408]	@ (8002218 <main+0xdc4>)
 800207e:	2201      	movs	r2, #1
 8002080:	701a      	strb	r2, [r3, #0]
				break;
 8002082:	e087      	b.n	8002194 <main+0xd40>

			case 64:
				TxData = getVelocityGainI(&tmc4671_controller);
 8002084:	4862      	ldr	r0, [pc, #392]	@ (8002210 <main+0xdbc>)
 8002086:	f001 fb25 	bl	80036d4 <getVelocityGainI>
 800208a:	4603      	mov	r3, r0
 800208c:	4a61      	ldr	r2, [pc, #388]	@ (8002214 <main+0xdc0>)
 800208e:	6013      	str	r3, [r2, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 8002090:	2100      	movs	r1, #0
 8002092:	485f      	ldr	r0, [pc, #380]	@ (8002210 <main+0xdbc>)
 8002094:	f001 f8c8 	bl	8003228 <setWrongCommandFlag>
				continuous_tx_flag = true;
 8002098:	4b5f      	ldr	r3, [pc, #380]	@ (8002218 <main+0xdc4>)
 800209a:	2201      	movs	r2, #1
 800209c:	701a      	strb	r2, [r3, #0]
				break;
 800209e:	e079      	b.n	8002194 <main+0xd40>

			case 65:
				TxData = getPositionGainP(&tmc4671_controller);
 80020a0:	485b      	ldr	r0, [pc, #364]	@ (8002210 <main+0xdbc>)
 80020a2:	f001 fb23 	bl	80036ec <getPositionGainP>
 80020a6:	4603      	mov	r3, r0
 80020a8:	4a5a      	ldr	r2, [pc, #360]	@ (8002214 <main+0xdc0>)
 80020aa:	6013      	str	r3, [r2, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 80020ac:	2100      	movs	r1, #0
 80020ae:	4858      	ldr	r0, [pc, #352]	@ (8002210 <main+0xdbc>)
 80020b0:	f001 f8ba 	bl	8003228 <setWrongCommandFlag>
				continuous_tx_flag = true;
 80020b4:	4b58      	ldr	r3, [pc, #352]	@ (8002218 <main+0xdc4>)
 80020b6:	2201      	movs	r2, #1
 80020b8:	701a      	strb	r2, [r3, #0]
				break;
 80020ba:	e06b      	b.n	8002194 <main+0xd40>

			case 66:
				TxData = getPositionGainI(&tmc4671_controller);
 80020bc:	4854      	ldr	r0, [pc, #336]	@ (8002210 <main+0xdbc>)
 80020be:	f001 fb21 	bl	8003704 <getPositionGainI>
 80020c2:	4603      	mov	r3, r0
 80020c4:	4a53      	ldr	r2, [pc, #332]	@ (8002214 <main+0xdc0>)
 80020c6:	6013      	str	r3, [r2, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 80020c8:	2100      	movs	r1, #0
 80020ca:	4851      	ldr	r0, [pc, #324]	@ (8002210 <main+0xdbc>)
 80020cc:	f001 f8ac 	bl	8003228 <setWrongCommandFlag>
				continuous_tx_flag = true;
 80020d0:	4b51      	ldr	r3, [pc, #324]	@ (8002218 <main+0xdc4>)
 80020d2:	2201      	movs	r2, #1
 80020d4:	701a      	strb	r2, [r3, #0]
				break;
 80020d6:	e05d      	b.n	8002194 <main+0xd40>

			case 67:
				TxData = getTargetPosition(&tmc4671_controller);
 80020d8:	484d      	ldr	r0, [pc, #308]	@ (8002210 <main+0xdbc>)
 80020da:	f001 fa79 	bl	80035d0 <getTargetPosition>
 80020de:	4603      	mov	r3, r0
 80020e0:	461a      	mov	r2, r3
 80020e2:	4b4c      	ldr	r3, [pc, #304]	@ (8002214 <main+0xdc0>)
 80020e4:	601a      	str	r2, [r3, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 80020e6:	2100      	movs	r1, #0
 80020e8:	4849      	ldr	r0, [pc, #292]	@ (8002210 <main+0xdbc>)
 80020ea:	f001 f89d 	bl	8003228 <setWrongCommandFlag>
				continuous_tx_flag = true;
 80020ee:	4b4a      	ldr	r3, [pc, #296]	@ (8002218 <main+0xdc4>)
 80020f0:	2201      	movs	r2, #1
 80020f2:	701a      	strb	r2, [r3, #0]
				break;
 80020f4:	e04e      	b.n	8002194 <main+0xd40>

			case 68:
				TxData = getActualPosition(&tmc4671_controller);
 80020f6:	4846      	ldr	r0, [pc, #280]	@ (8002210 <main+0xdbc>)
 80020f8:	f001 fa3a 	bl	8003570 <getActualPosition>
 80020fc:	4603      	mov	r3, r0
 80020fe:	461a      	mov	r2, r3
 8002100:	4b44      	ldr	r3, [pc, #272]	@ (8002214 <main+0xdc0>)
 8002102:	601a      	str	r2, [r3, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 8002104:	2100      	movs	r1, #0
 8002106:	4842      	ldr	r0, [pc, #264]	@ (8002210 <main+0xdbc>)
 8002108:	f001 f88e 	bl	8003228 <setWrongCommandFlag>
				continuous_tx_flag = true;
 800210c:	4b42      	ldr	r3, [pc, #264]	@ (8002218 <main+0xdc4>)
 800210e:	2201      	movs	r2, #1
 8002110:	701a      	strb	r2, [r3, #0]
				break;
 8002112:	e03f      	b.n	8002194 <main+0xd40>

			case 69:
				TxData = getCoilCurrent(&tmc4671_controller);
 8002114:	483e      	ldr	r0, [pc, #248]	@ (8002210 <main+0xdbc>)
 8002116:	f001 f952 	bl	80033be <getCoilCurrent>
 800211a:	4603      	mov	r3, r0
 800211c:	4a3d      	ldr	r2, [pc, #244]	@ (8002214 <main+0xdc0>)
 800211e:	6013      	str	r3, [r2, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 8002120:	2100      	movs	r1, #0
 8002122:	483b      	ldr	r0, [pc, #236]	@ (8002210 <main+0xdbc>)
 8002124:	f001 f880 	bl	8003228 <setWrongCommandFlag>
				continuous_tx_flag = true;
 8002128:	4b3b      	ldr	r3, [pc, #236]	@ (8002218 <main+0xdc4>)
 800212a:	2201      	movs	r2, #1
 800212c:	701a      	strb	r2, [r3, #0]
				break;
 800212e:	e031      	b.n	8002194 <main+0xd40>

			case 70:
				TxData = getFirmwareVersion(&tmc4671_controller);
 8002130:	4837      	ldr	r0, [pc, #220]	@ (8002210 <main+0xdbc>)
 8002132:	f001 faf3 	bl	800371c <getFirmwareVersion>
 8002136:	4603      	mov	r3, r0
 8002138:	4a36      	ldr	r2, [pc, #216]	@ (8002214 <main+0xdc0>)
 800213a:	6013      	str	r3, [r2, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 800213c:	2100      	movs	r1, #0
 800213e:	4834      	ldr	r0, [pc, #208]	@ (8002210 <main+0xdbc>)
 8002140:	f001 f872 	bl	8003228 <setWrongCommandFlag>
				continuous_tx_flag = true;
 8002144:	4b34      	ldr	r3, [pc, #208]	@ (8002218 <main+0xdc4>)
 8002146:	2201      	movs	r2, #1
 8002148:	701a      	strb	r2, [r3, #0]
				break;
 800214a:	e023      	b.n	8002194 <main+0xd40>

			case 200:
				TxData = 0;
 800214c:	4b31      	ldr	r3, [pc, #196]	@ (8002214 <main+0xdc0>)
 800214e:	2200      	movs	r2, #0
 8002150:	601a      	str	r2, [r3, #0]
				get_Execution_count++;
 8002152:	4b32      	ldr	r3, [pc, #200]	@ (800221c <main+0xdc8>)
 8002154:	781b      	ldrb	r3, [r3, #0]
 8002156:	3301      	adds	r3, #1
 8002158:	b2da      	uxtb	r2, r3
 800215a:	4b30      	ldr	r3, [pc, #192]	@ (800221c <main+0xdc8>)
 800215c:	701a      	strb	r2, [r3, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 800215e:	2100      	movs	r1, #0
 8002160:	482b      	ldr	r0, [pc, #172]	@ (8002210 <main+0xdbc>)
 8002162:	f001 f861 	bl	8003228 <setWrongCommandFlag>
				TxStatus = getEventStatusWord(&tmc4671_controller, &Pcap_status);
 8002166:	492e      	ldr	r1, [pc, #184]	@ (8002220 <main+0xdcc>)
 8002168:	4829      	ldr	r0, [pc, #164]	@ (8002210 <main+0xdbc>)
 800216a:	f001 f86d 	bl	8003248 <getEventStatusWord>
 800216e:	4603      	mov	r3, r0
 8002170:	461a      	mov	r2, r3
 8002172:	4b2c      	ldr	r3, [pc, #176]	@ (8002224 <main+0xdd0>)
 8002174:	801a      	strh	r2, [r3, #0]
				continuous_tx_flag = false;
 8002176:	4b28      	ldr	r3, [pc, #160]	@ (8002218 <main+0xdc4>)
 8002178:	2200      	movs	r2, #0
 800217a:	701a      	strb	r2, [r3, #0]
				break;
 800217c:	e00a      	b.n	8002194 <main+0xd40>

			default:
				TxData = 0;
 800217e:	4b25      	ldr	r3, [pc, #148]	@ (8002214 <main+0xdc0>)
 8002180:	2200      	movs	r2, #0
 8002182:	601a      	str	r2, [r3, #0]
				setWrongCommandFlag(&tmc4671_controller, true);
 8002184:	2101      	movs	r1, #1
 8002186:	4822      	ldr	r0, [pc, #136]	@ (8002210 <main+0xdbc>)
 8002188:	f001 f84e 	bl	8003228 <setWrongCommandFlag>
				continuous_tx_flag = false;
 800218c:	4b22      	ldr	r3, [pc, #136]	@ (8002218 <main+0xdc4>)
 800218e:	2200      	movs	r2, #0
 8002190:	701a      	strb	r2, [r3, #0]
				break;
 8002192:	bf00      	nop
		  }
		  etc_old_command = 0;
 8002194:	4b24      	ldr	r3, [pc, #144]	@ (8002228 <main+0xdd4>)
 8002196:	2200      	movs	r2, #0
 8002198:	801a      	strh	r2, [r3, #0]
		  etc_old_data = 0;
 800219a:	4b24      	ldr	r3, [pc, #144]	@ (800222c <main+0xdd8>)
 800219c:	2200      	movs	r2, #0
 800219e:	601a      	str	r2, [r3, #0]
 80021a0:	e05b      	b.n	800225a <main+0xe06>
	  } else if (accelerometer_flag) {
 80021a2:	4b23      	ldr	r3, [pc, #140]	@ (8002230 <main+0xddc>)
 80021a4:	781b      	ldrb	r3, [r3, #0]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d057      	beq.n	800225a <main+0xe06>
		  switch(etc_new_command) {
 80021aa:	4b22      	ldr	r3, [pc, #136]	@ (8002234 <main+0xde0>)
 80021ac:	881b      	ldrh	r3, [r3, #0]
 80021ae:	f240 122f 	movw	r2, #303	@ 0x12f
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d040      	beq.n	8002238 <main+0xde4>
 80021b6:	f5b3 7f98 	cmp.w	r3, #304	@ 0x130
 80021ba:	da48      	bge.n	800224e <main+0xdfa>
 80021bc:	f240 122d 	movw	r2, #301	@ 0x12d
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d003      	beq.n	80021cc <main+0xd78>
 80021c4:	f5b3 7f97 	cmp.w	r3, #302	@ 0x12e
 80021c8:	d011      	beq.n	80021ee <main+0xd9a>
 80021ca:	e040      	b.n	800224e <main+0xdfa>
		  case 301:
			  get_Execution_count++;
 80021cc:	4b13      	ldr	r3, [pc, #76]	@ (800221c <main+0xdc8>)
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	3301      	adds	r3, #1
 80021d2:	b2da      	uxtb	r2, r3
 80021d4:	4b11      	ldr	r3, [pc, #68]	@ (800221c <main+0xdc8>)
 80021d6:	701a      	strb	r2, [r3, #0]
			  setWrongCommandFlag(&tmc4671_controller, false);
 80021d8:	2100      	movs	r1, #0
 80021da:	480d      	ldr	r0, [pc, #52]	@ (8002210 <main+0xdbc>)
 80021dc:	f001 f824 	bl	8003228 <setWrongCommandFlag>
			  getAcceleration('X');
 80021e0:	2058      	movs	r0, #88	@ 0x58
 80021e2:	f7fe fe49 	bl	8000e78 <getAcceleration>
			  continuous_tx_flag = true;
 80021e6:	4b0c      	ldr	r3, [pc, #48]	@ (8002218 <main+0xdc4>)
 80021e8:	2201      	movs	r2, #1
 80021ea:	701a      	strb	r2, [r3, #0]
			  break;
 80021ec:	e02f      	b.n	800224e <main+0xdfa>

		  case 302:
			  get_Execution_count++;
 80021ee:	4b0b      	ldr	r3, [pc, #44]	@ (800221c <main+0xdc8>)
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	3301      	adds	r3, #1
 80021f4:	b2da      	uxtb	r2, r3
 80021f6:	4b09      	ldr	r3, [pc, #36]	@ (800221c <main+0xdc8>)
 80021f8:	701a      	strb	r2, [r3, #0]
			  setWrongCommandFlag(&tmc4671_controller, false);
 80021fa:	2100      	movs	r1, #0
 80021fc:	4804      	ldr	r0, [pc, #16]	@ (8002210 <main+0xdbc>)
 80021fe:	f001 f813 	bl	8003228 <setWrongCommandFlag>
			  getAcceleration('Y');
 8002202:	2059      	movs	r0, #89	@ 0x59
 8002204:	f7fe fe38 	bl	8000e78 <getAcceleration>
			  continuous_tx_flag = true;
 8002208:	4b03      	ldr	r3, [pc, #12]	@ (8002218 <main+0xdc4>)
 800220a:	2201      	movs	r2, #1
 800220c:	701a      	strb	r2, [r3, #0]
			  break;
 800220e:	e01e      	b.n	800224e <main+0xdfa>
 8002210:	200002c0 	.word	0x200002c0
 8002214:	20000344 	.word	0x20000344
 8002218:	2000031e 	.word	0x2000031e
 800221c:	2000034c 	.word	0x2000034c
 8002220:	2000034a 	.word	0x2000034a
 8002224:	20000348 	.word	0x20000348
 8002228:	20000320 	.word	0x20000320
 800222c:	20000324 	.word	0x20000324
 8002230:	2000031f 	.word	0x2000031f
 8002234:	20000328 	.word	0x20000328

		  case 303:
			  setWrongCommandFlag(&tmc4671_controller, false);
 8002238:	2100      	movs	r1, #0
 800223a:	482c      	ldr	r0, [pc, #176]	@ (80022ec <main+0xe98>)
 800223c:	f000 fff4 	bl	8003228 <setWrongCommandFlag>
			  getAcceleration('Z');
 8002240:	205a      	movs	r0, #90	@ 0x5a
 8002242:	f7fe fe19 	bl	8000e78 <getAcceleration>
			  continuous_tx_flag = true;
 8002246:	4b2a      	ldr	r3, [pc, #168]	@ (80022f0 <main+0xe9c>)
 8002248:	2201      	movs	r2, #1
 800224a:	701a      	strb	r2, [r3, #0]
			  break;
 800224c:	bf00      	nop
		  }
		  etc_old_command = 0;
 800224e:	4b29      	ldr	r3, [pc, #164]	@ (80022f4 <main+0xea0>)
 8002250:	2200      	movs	r2, #0
 8002252:	801a      	strh	r2, [r3, #0]
		  etc_old_data = 0;
 8002254:	4b28      	ldr	r3, [pc, #160]	@ (80022f8 <main+0xea4>)
 8002256:	2200      	movs	r2, #0
 8002258:	601a      	str	r2, [r3, #0]
		  no_error_drive = true;
	  }*/

	  /*---------------------------TRANSMIT DATA TO ETHERCAT ---------------------------------------------*/

	  if (set_command_flag) {
 800225a:	4b28      	ldr	r3, [pc, #160]	@ (80022fc <main+0xea8>)
 800225c:	781b      	ldrb	r3, [r3, #0]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d023      	beq.n	80022aa <main+0xe56>
		  if (!continuous_tx_flag) {
 8002262:	4b23      	ldr	r3, [pc, #140]	@ (80022f0 <main+0xe9c>)
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	f083 0301 	eor.w	r3, r3, #1
 800226a:	b2db      	uxtb	r3, r3
 800226c:	2b00      	cmp	r3, #0
 800226e:	d01c      	beq.n	80022aa <main+0xe56>
			  set_sent_count++;
 8002270:	4b23      	ldr	r3, [pc, #140]	@ (8002300 <main+0xeac>)
 8002272:	781b      	ldrb	r3, [r3, #0]
 8002274:	3301      	adds	r3, #1
 8002276:	b2da      	uxtb	r2, r3
 8002278:	4b21      	ldr	r3, [pc, #132]	@ (8002300 <main+0xeac>)
 800227a:	701a      	strb	r2, [r3, #0]
			  TxStatus = getEventStatusWord(&tmc4671_controller, &Pcap_status);
 800227c:	4921      	ldr	r1, [pc, #132]	@ (8002304 <main+0xeb0>)
 800227e:	481b      	ldr	r0, [pc, #108]	@ (80022ec <main+0xe98>)
 8002280:	f000 ffe2 	bl	8003248 <getEventStatusWord>
 8002284:	4603      	mov	r3, r0
 8002286:	461a      	mov	r2, r3
 8002288:	4b1f      	ldr	r3, [pc, #124]	@ (8002308 <main+0xeb4>)
 800228a:	801a      	strh	r2, [r3, #0]
			  Etc_Buffer_In.LANLong[0] = ((uint32_t)TxStatus << 16) | (uint32_t)etc_new_command;
 800228c:	4b1e      	ldr	r3, [pc, #120]	@ (8002308 <main+0xeb4>)
 800228e:	881b      	ldrh	r3, [r3, #0]
 8002290:	041b      	lsls	r3, r3, #16
 8002292:	4a1e      	ldr	r2, [pc, #120]	@ (800230c <main+0xeb8>)
 8002294:	8812      	ldrh	r2, [r2, #0]
 8002296:	4313      	orrs	r3, r2
 8002298:	4a1d      	ldr	r2, [pc, #116]	@ (8002310 <main+0xebc>)
 800229a:	6013      	str	r3, [r2, #0]
			  Etc_Buffer_In.LANLong[1] = TxData;
 800229c:	4b1d      	ldr	r3, [pc, #116]	@ (8002314 <main+0xec0>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a1b      	ldr	r2, [pc, #108]	@ (8002310 <main+0xebc>)
 80022a2:	6053      	str	r3, [r2, #4]
			  continuous_tx_flag = true;  // Mark that data has been sent
 80022a4:	4b12      	ldr	r3, [pc, #72]	@ (80022f0 <main+0xe9c>)
 80022a6:	2201      	movs	r2, #1
 80022a8:	701a      	strb	r2, [r3, #0]
		  }
	  }

	  if (get_command_flag) {
 80022aa:	4b1b      	ldr	r3, [pc, #108]	@ (8002318 <main+0xec4>)
 80022ac:	781b      	ldrb	r3, [r3, #0]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	f43f a8f9 	beq.w	80014a6 <main+0x52>
		  get_sent_count++;
 80022b4:	4b19      	ldr	r3, [pc, #100]	@ (800231c <main+0xec8>)
 80022b6:	781b      	ldrb	r3, [r3, #0]
 80022b8:	3301      	adds	r3, #1
 80022ba:	b2da      	uxtb	r2, r3
 80022bc:	4b17      	ldr	r3, [pc, #92]	@ (800231c <main+0xec8>)
 80022be:	701a      	strb	r2, [r3, #0]
			TxStatus = getEventStatusWord(&tmc4671_controller, &Pcap_status);
 80022c0:	4910      	ldr	r1, [pc, #64]	@ (8002304 <main+0xeb0>)
 80022c2:	480a      	ldr	r0, [pc, #40]	@ (80022ec <main+0xe98>)
 80022c4:	f000 ffc0 	bl	8003248 <getEventStatusWord>
 80022c8:	4603      	mov	r3, r0
 80022ca:	461a      	mov	r2, r3
 80022cc:	4b0e      	ldr	r3, [pc, #56]	@ (8002308 <main+0xeb4>)
 80022ce:	801a      	strh	r2, [r3, #0]
			Etc_Buffer_In.LANLong[0] = ((uint32_t) TxStatus << 16) | (uint32_t) etc_new_command;
 80022d0:	4b0d      	ldr	r3, [pc, #52]	@ (8002308 <main+0xeb4>)
 80022d2:	881b      	ldrh	r3, [r3, #0]
 80022d4:	041b      	lsls	r3, r3, #16
 80022d6:	4a0d      	ldr	r2, [pc, #52]	@ (800230c <main+0xeb8>)
 80022d8:	8812      	ldrh	r2, [r2, #0]
 80022da:	4313      	orrs	r3, r2
 80022dc:	4a0c      	ldr	r2, [pc, #48]	@ (8002310 <main+0xebc>)
 80022de:	6013      	str	r3, [r2, #0]
			Etc_Buffer_In.LANLong[1] = TxData;
 80022e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002314 <main+0xec0>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a0a      	ldr	r2, [pc, #40]	@ (8002310 <main+0xebc>)
 80022e6:	6053      	str	r3, [r2, #4]
	  if (pcap_init_ok) {
 80022e8:	f7ff b8dd 	b.w	80014a6 <main+0x52>
 80022ec:	200002c0 	.word	0x200002c0
 80022f0:	2000031e 	.word	0x2000031e
 80022f4:	20000320 	.word	0x20000320
 80022f8:	20000324 	.word	0x20000324
 80022fc:	2000031c 	.word	0x2000031c
 8002300:	2000034d 	.word	0x2000034d
 8002304:	2000034a 	.word	0x2000034a
 8002308:	20000348 	.word	0x20000348
 800230c:	20000328 	.word	0x20000328
 8002310:	200000a4 	.word	0x200000a4
 8002314:	20000344 	.word	0x20000344
 8002318:	2000031d 	.word	0x2000031d
 800231c:	2000034e 	.word	0x2000034e

08002320 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b094      	sub	sp, #80	@ 0x50
 8002324:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002326:	f107 0320 	add.w	r3, r7, #32
 800232a:	2230      	movs	r2, #48	@ 0x30
 800232c:	2100      	movs	r1, #0
 800232e:	4618      	mov	r0, r3
 8002330:	f004 ffb0 	bl	8007294 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002334:	f107 030c 	add.w	r3, r7, #12
 8002338:	2200      	movs	r2, #0
 800233a:	601a      	str	r2, [r3, #0]
 800233c:	605a      	str	r2, [r3, #4]
 800233e:	609a      	str	r2, [r3, #8]
 8002340:	60da      	str	r2, [r3, #12]
 8002342:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002344:	2300      	movs	r3, #0
 8002346:	60bb      	str	r3, [r7, #8]
 8002348:	4b27      	ldr	r3, [pc, #156]	@ (80023e8 <SystemClock_Config+0xc8>)
 800234a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800234c:	4a26      	ldr	r2, [pc, #152]	@ (80023e8 <SystemClock_Config+0xc8>)
 800234e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002352:	6413      	str	r3, [r2, #64]	@ 0x40
 8002354:	4b24      	ldr	r3, [pc, #144]	@ (80023e8 <SystemClock_Config+0xc8>)
 8002356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002358:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800235c:	60bb      	str	r3, [r7, #8]
 800235e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002360:	2300      	movs	r3, #0
 8002362:	607b      	str	r3, [r7, #4]
 8002364:	4b21      	ldr	r3, [pc, #132]	@ (80023ec <SystemClock_Config+0xcc>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a20      	ldr	r2, [pc, #128]	@ (80023ec <SystemClock_Config+0xcc>)
 800236a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800236e:	6013      	str	r3, [r2, #0]
 8002370:	4b1e      	ldr	r3, [pc, #120]	@ (80023ec <SystemClock_Config+0xcc>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002378:	607b      	str	r3, [r7, #4]
 800237a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800237c:	2301      	movs	r3, #1
 800237e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002380:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002384:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002386:	2302      	movs	r3, #2
 8002388:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800238a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800238e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8002390:	2319      	movs	r3, #25
 8002392:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8002394:	23c0      	movs	r3, #192	@ 0xc0
 8002396:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002398:	2302      	movs	r3, #2
 800239a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800239c:	2304      	movs	r3, #4
 800239e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023a0:	f107 0320 	add.w	r3, r7, #32
 80023a4:	4618      	mov	r0, r3
 80023a6:	f003 f825 	bl	80053f4 <HAL_RCC_OscConfig>
 80023aa:	4603      	mov	r3, r0
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d001      	beq.n	80023b4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80023b0:	f000 fa1e 	bl	80027f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023b4:	230f      	movs	r3, #15
 80023b6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023b8:	2302      	movs	r3, #2
 80023ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023bc:	2300      	movs	r3, #0
 80023be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80023c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023c4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80023c6:	2300      	movs	r3, #0
 80023c8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80023ca:	f107 030c 	add.w	r3, r7, #12
 80023ce:	2103      	movs	r1, #3
 80023d0:	4618      	mov	r0, r3
 80023d2:	f003 fa87 	bl	80058e4 <HAL_RCC_ClockConfig>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d001      	beq.n	80023e0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80023dc:	f000 fa08 	bl	80027f0 <Error_Handler>
  }
}
 80023e0:	bf00      	nop
 80023e2:	3750      	adds	r7, #80	@ 0x50
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	40023800 	.word	0x40023800
 80023ec:	40007000 	.word	0x40007000

080023f0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80023f4:	4b12      	ldr	r3, [pc, #72]	@ (8002440 <MX_I2C1_Init+0x50>)
 80023f6:	4a13      	ldr	r2, [pc, #76]	@ (8002444 <MX_I2C1_Init+0x54>)
 80023f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80023fa:	4b11      	ldr	r3, [pc, #68]	@ (8002440 <MX_I2C1_Init+0x50>)
 80023fc:	4a12      	ldr	r2, [pc, #72]	@ (8002448 <MX_I2C1_Init+0x58>)
 80023fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002400:	4b0f      	ldr	r3, [pc, #60]	@ (8002440 <MX_I2C1_Init+0x50>)
 8002402:	2200      	movs	r2, #0
 8002404:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002406:	4b0e      	ldr	r3, [pc, #56]	@ (8002440 <MX_I2C1_Init+0x50>)
 8002408:	2200      	movs	r2, #0
 800240a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800240c:	4b0c      	ldr	r3, [pc, #48]	@ (8002440 <MX_I2C1_Init+0x50>)
 800240e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002412:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002414:	4b0a      	ldr	r3, [pc, #40]	@ (8002440 <MX_I2C1_Init+0x50>)
 8002416:	2200      	movs	r2, #0
 8002418:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800241a:	4b09      	ldr	r3, [pc, #36]	@ (8002440 <MX_I2C1_Init+0x50>)
 800241c:	2200      	movs	r2, #0
 800241e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002420:	4b07      	ldr	r3, [pc, #28]	@ (8002440 <MX_I2C1_Init+0x50>)
 8002422:	2200      	movs	r2, #0
 8002424:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002426:	4b06      	ldr	r3, [pc, #24]	@ (8002440 <MX_I2C1_Init+0x50>)
 8002428:	2200      	movs	r2, #0
 800242a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800242c:	4804      	ldr	r0, [pc, #16]	@ (8002440 <MX_I2C1_Init+0x50>)
 800242e:	f001 fccd 	bl	8003dcc <HAL_I2C_Init>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d001      	beq.n	800243c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002438:	f000 f9da 	bl	80027f0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800243c:	bf00      	nop
 800243e:	bd80      	pop	{r7, pc}
 8002440:	200000c4 	.word	0x200000c4
 8002444:	40005400 	.word	0x40005400
 8002448:	000186a0 	.word	0x000186a0

0800244c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002450:	4b12      	ldr	r3, [pc, #72]	@ (800249c <MX_I2C2_Init+0x50>)
 8002452:	4a13      	ldr	r2, [pc, #76]	@ (80024a0 <MX_I2C2_Init+0x54>)
 8002454:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8002456:	4b11      	ldr	r3, [pc, #68]	@ (800249c <MX_I2C2_Init+0x50>)
 8002458:	4a12      	ldr	r2, [pc, #72]	@ (80024a4 <MX_I2C2_Init+0x58>)
 800245a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800245c:	4b0f      	ldr	r3, [pc, #60]	@ (800249c <MX_I2C2_Init+0x50>)
 800245e:	2200      	movs	r2, #0
 8002460:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002462:	4b0e      	ldr	r3, [pc, #56]	@ (800249c <MX_I2C2_Init+0x50>)
 8002464:	2200      	movs	r2, #0
 8002466:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002468:	4b0c      	ldr	r3, [pc, #48]	@ (800249c <MX_I2C2_Init+0x50>)
 800246a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800246e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002470:	4b0a      	ldr	r3, [pc, #40]	@ (800249c <MX_I2C2_Init+0x50>)
 8002472:	2200      	movs	r2, #0
 8002474:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002476:	4b09      	ldr	r3, [pc, #36]	@ (800249c <MX_I2C2_Init+0x50>)
 8002478:	2200      	movs	r2, #0
 800247a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800247c:	4b07      	ldr	r3, [pc, #28]	@ (800249c <MX_I2C2_Init+0x50>)
 800247e:	2200      	movs	r2, #0
 8002480:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002482:	4b06      	ldr	r3, [pc, #24]	@ (800249c <MX_I2C2_Init+0x50>)
 8002484:	2200      	movs	r2, #0
 8002486:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002488:	4804      	ldr	r0, [pc, #16]	@ (800249c <MX_I2C2_Init+0x50>)
 800248a:	f001 fc9f 	bl	8003dcc <HAL_I2C_Init>
 800248e:	4603      	mov	r3, r0
 8002490:	2b00      	cmp	r3, #0
 8002492:	d001      	beq.n	8002498 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002494:	f000 f9ac 	bl	80027f0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002498:	bf00      	nop
 800249a:	bd80      	pop	{r7, pc}
 800249c:	20000118 	.word	0x20000118
 80024a0:	40005800 	.word	0x40005800
 80024a4:	000186a0 	.word	0x000186a0

080024a8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80024ac:	4b17      	ldr	r3, [pc, #92]	@ (800250c <MX_SPI1_Init+0x64>)
 80024ae:	4a18      	ldr	r2, [pc, #96]	@ (8002510 <MX_SPI1_Init+0x68>)
 80024b0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80024b2:	4b16      	ldr	r3, [pc, #88]	@ (800250c <MX_SPI1_Init+0x64>)
 80024b4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80024b8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80024ba:	4b14      	ldr	r3, [pc, #80]	@ (800250c <MX_SPI1_Init+0x64>)
 80024bc:	2200      	movs	r2, #0
 80024be:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80024c0:	4b12      	ldr	r3, [pc, #72]	@ (800250c <MX_SPI1_Init+0x64>)
 80024c2:	2200      	movs	r2, #0
 80024c4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80024c6:	4b11      	ldr	r3, [pc, #68]	@ (800250c <MX_SPI1_Init+0x64>)
 80024c8:	2202      	movs	r2, #2
 80024ca:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80024cc:	4b0f      	ldr	r3, [pc, #60]	@ (800250c <MX_SPI1_Init+0x64>)
 80024ce:	2201      	movs	r2, #1
 80024d0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80024d2:	4b0e      	ldr	r3, [pc, #56]	@ (800250c <MX_SPI1_Init+0x64>)
 80024d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80024d8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80024da:	4b0c      	ldr	r3, [pc, #48]	@ (800250c <MX_SPI1_Init+0x64>)
 80024dc:	2220      	movs	r2, #32
 80024de:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80024e0:	4b0a      	ldr	r3, [pc, #40]	@ (800250c <MX_SPI1_Init+0x64>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80024e6:	4b09      	ldr	r3, [pc, #36]	@ (800250c <MX_SPI1_Init+0x64>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80024ec:	4b07      	ldr	r3, [pc, #28]	@ (800250c <MX_SPI1_Init+0x64>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80024f2:	4b06      	ldr	r3, [pc, #24]	@ (800250c <MX_SPI1_Init+0x64>)
 80024f4:	220a      	movs	r2, #10
 80024f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80024f8:	4804      	ldr	r0, [pc, #16]	@ (800250c <MX_SPI1_Init+0x64>)
 80024fa:	f003 fbbf 	bl	8005c7c <HAL_SPI_Init>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d001      	beq.n	8002508 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002504:	f000 f974 	bl	80027f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002508:	bf00      	nop
 800250a:	bd80      	pop	{r7, pc}
 800250c:	2000016c 	.word	0x2000016c
 8002510:	40013000 	.word	0x40013000

08002514 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002518:	4b17      	ldr	r3, [pc, #92]	@ (8002578 <MX_SPI2_Init+0x64>)
 800251a:	4a18      	ldr	r2, [pc, #96]	@ (800257c <MX_SPI2_Init+0x68>)
 800251c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800251e:	4b16      	ldr	r3, [pc, #88]	@ (8002578 <MX_SPI2_Init+0x64>)
 8002520:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002524:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002526:	4b14      	ldr	r3, [pc, #80]	@ (8002578 <MX_SPI2_Init+0x64>)
 8002528:	2200      	movs	r2, #0
 800252a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800252c:	4b12      	ldr	r3, [pc, #72]	@ (8002578 <MX_SPI2_Init+0x64>)
 800252e:	2200      	movs	r2, #0
 8002530:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002532:	4b11      	ldr	r3, [pc, #68]	@ (8002578 <MX_SPI2_Init+0x64>)
 8002534:	2202      	movs	r2, #2
 8002536:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002538:	4b0f      	ldr	r3, [pc, #60]	@ (8002578 <MX_SPI2_Init+0x64>)
 800253a:	2201      	movs	r2, #1
 800253c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800253e:	4b0e      	ldr	r3, [pc, #56]	@ (8002578 <MX_SPI2_Init+0x64>)
 8002540:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002544:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002546:	4b0c      	ldr	r3, [pc, #48]	@ (8002578 <MX_SPI2_Init+0x64>)
 8002548:	2218      	movs	r2, #24
 800254a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800254c:	4b0a      	ldr	r3, [pc, #40]	@ (8002578 <MX_SPI2_Init+0x64>)
 800254e:	2200      	movs	r2, #0
 8002550:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002552:	4b09      	ldr	r3, [pc, #36]	@ (8002578 <MX_SPI2_Init+0x64>)
 8002554:	2200      	movs	r2, #0
 8002556:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002558:	4b07      	ldr	r3, [pc, #28]	@ (8002578 <MX_SPI2_Init+0x64>)
 800255a:	2200      	movs	r2, #0
 800255c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800255e:	4b06      	ldr	r3, [pc, #24]	@ (8002578 <MX_SPI2_Init+0x64>)
 8002560:	220a      	movs	r2, #10
 8002562:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002564:	4804      	ldr	r0, [pc, #16]	@ (8002578 <MX_SPI2_Init+0x64>)
 8002566:	f003 fb89 	bl	8005c7c <HAL_SPI_Init>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d001      	beq.n	8002574 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002570:	f000 f93e 	bl	80027f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002574:	bf00      	nop
 8002576:	bd80      	pop	{r7, pc}
 8002578:	200001c4 	.word	0x200001c4
 800257c:	40003800 	.word	0x40003800

08002580 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8002584:	4b17      	ldr	r3, [pc, #92]	@ (80025e4 <MX_SPI5_Init+0x64>)
 8002586:	4a18      	ldr	r2, [pc, #96]	@ (80025e8 <MX_SPI5_Init+0x68>)
 8002588:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 800258a:	4b16      	ldr	r3, [pc, #88]	@ (80025e4 <MX_SPI5_Init+0x64>)
 800258c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002590:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8002592:	4b14      	ldr	r3, [pc, #80]	@ (80025e4 <MX_SPI5_Init+0x64>)
 8002594:	2200      	movs	r2, #0
 8002596:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8002598:	4b12      	ldr	r3, [pc, #72]	@ (80025e4 <MX_SPI5_Init+0x64>)
 800259a:	2200      	movs	r2, #0
 800259c:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800259e:	4b11      	ldr	r3, [pc, #68]	@ (80025e4 <MX_SPI5_Init+0x64>)
 80025a0:	2202      	movs	r2, #2
 80025a2:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_2EDGE;
 80025a4:	4b0f      	ldr	r3, [pc, #60]	@ (80025e4 <MX_SPI5_Init+0x64>)
 80025a6:	2201      	movs	r2, #1
 80025a8:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80025aa:	4b0e      	ldr	r3, [pc, #56]	@ (80025e4 <MX_SPI5_Init+0x64>)
 80025ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80025b0:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80025b2:	4b0c      	ldr	r3, [pc, #48]	@ (80025e4 <MX_SPI5_Init+0x64>)
 80025b4:	2208      	movs	r2, #8
 80025b6:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80025b8:	4b0a      	ldr	r3, [pc, #40]	@ (80025e4 <MX_SPI5_Init+0x64>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80025be:	4b09      	ldr	r3, [pc, #36]	@ (80025e4 <MX_SPI5_Init+0x64>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025c4:	4b07      	ldr	r3, [pc, #28]	@ (80025e4 <MX_SPI5_Init+0x64>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 80025ca:	4b06      	ldr	r3, [pc, #24]	@ (80025e4 <MX_SPI5_Init+0x64>)
 80025cc:	220a      	movs	r2, #10
 80025ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80025d0:	4804      	ldr	r0, [pc, #16]	@ (80025e4 <MX_SPI5_Init+0x64>)
 80025d2:	f003 fb53 	bl	8005c7c <HAL_SPI_Init>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d001      	beq.n	80025e0 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 80025dc:	f000 f908 	bl	80027f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 80025e0:	bf00      	nop
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	2000021c 	.word	0x2000021c
 80025e8:	40015000 	.word	0x40015000

080025ec <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b086      	sub	sp, #24
 80025f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025f2:	f107 0308 	add.w	r3, r7, #8
 80025f6:	2200      	movs	r2, #0
 80025f8:	601a      	str	r2, [r3, #0]
 80025fa:	605a      	str	r2, [r3, #4]
 80025fc:	609a      	str	r2, [r3, #8]
 80025fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002600:	463b      	mov	r3, r7
 8002602:	2200      	movs	r2, #0
 8002604:	601a      	str	r2, [r3, #0]
 8002606:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002608:	4b1d      	ldr	r3, [pc, #116]	@ (8002680 <MX_TIM4_Init+0x94>)
 800260a:	4a1e      	ldr	r2, [pc, #120]	@ (8002684 <MX_TIM4_Init+0x98>)
 800260c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 96-1;
 800260e:	4b1c      	ldr	r3, [pc, #112]	@ (8002680 <MX_TIM4_Init+0x94>)
 8002610:	225f      	movs	r2, #95	@ 0x5f
 8002612:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002614:	4b1a      	ldr	r3, [pc, #104]	@ (8002680 <MX_TIM4_Init+0x94>)
 8002616:	2200      	movs	r2, #0
 8002618:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0xffff-1;
 800261a:	4b19      	ldr	r3, [pc, #100]	@ (8002680 <MX_TIM4_Init+0x94>)
 800261c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8002620:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002622:	4b17      	ldr	r3, [pc, #92]	@ (8002680 <MX_TIM4_Init+0x94>)
 8002624:	2200      	movs	r2, #0
 8002626:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002628:	4b15      	ldr	r3, [pc, #84]	@ (8002680 <MX_TIM4_Init+0x94>)
 800262a:	2200      	movs	r2, #0
 800262c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800262e:	4814      	ldr	r0, [pc, #80]	@ (8002680 <MX_TIM4_Init+0x94>)
 8002630:	f004 f8fa 	bl	8006828 <HAL_TIM_Base_Init>
 8002634:	4603      	mov	r3, r0
 8002636:	2b00      	cmp	r3, #0
 8002638:	d001      	beq.n	800263e <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800263a:	f000 f8d9 	bl	80027f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800263e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002642:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002644:	f107 0308 	add.w	r3, r7, #8
 8002648:	4619      	mov	r1, r3
 800264a:	480d      	ldr	r0, [pc, #52]	@ (8002680 <MX_TIM4_Init+0x94>)
 800264c:	f004 f9bd 	bl	80069ca <HAL_TIM_ConfigClockSource>
 8002650:	4603      	mov	r3, r0
 8002652:	2b00      	cmp	r3, #0
 8002654:	d001      	beq.n	800265a <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8002656:	f000 f8cb 	bl	80027f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800265a:	2300      	movs	r3, #0
 800265c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800265e:	2300      	movs	r3, #0
 8002660:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002662:	463b      	mov	r3, r7
 8002664:	4619      	mov	r1, r3
 8002666:	4806      	ldr	r0, [pc, #24]	@ (8002680 <MX_TIM4_Init+0x94>)
 8002668:	f004 fb9c 	bl	8006da4 <HAL_TIMEx_MasterConfigSynchronization>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	d001      	beq.n	8002676 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8002672:	f000 f8bd 	bl	80027f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */
  /* USER CODE END TIM4_Init 2 */
}
 8002676:	bf00      	nop
 8002678:	3718      	adds	r7, #24
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	20000274 	.word	0x20000274
 8002684:	40000800 	.word	0x40000800

08002688 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b08a      	sub	sp, #40	@ 0x28
 800268c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800268e:	f107 0314 	add.w	r3, r7, #20
 8002692:	2200      	movs	r2, #0
 8002694:	601a      	str	r2, [r3, #0]
 8002696:	605a      	str	r2, [r3, #4]
 8002698:	609a      	str	r2, [r3, #8]
 800269a:	60da      	str	r2, [r3, #12]
 800269c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800269e:	2300      	movs	r3, #0
 80026a0:	613b      	str	r3, [r7, #16]
 80026a2:	4b4f      	ldr	r3, [pc, #316]	@ (80027e0 <MX_GPIO_Init+0x158>)
 80026a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026a6:	4a4e      	ldr	r2, [pc, #312]	@ (80027e0 <MX_GPIO_Init+0x158>)
 80026a8:	f043 0304 	orr.w	r3, r3, #4
 80026ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80026ae:	4b4c      	ldr	r3, [pc, #304]	@ (80027e0 <MX_GPIO_Init+0x158>)
 80026b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026b2:	f003 0304 	and.w	r3, r3, #4
 80026b6:	613b      	str	r3, [r7, #16]
 80026b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80026ba:	2300      	movs	r3, #0
 80026bc:	60fb      	str	r3, [r7, #12]
 80026be:	4b48      	ldr	r3, [pc, #288]	@ (80027e0 <MX_GPIO_Init+0x158>)
 80026c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026c2:	4a47      	ldr	r2, [pc, #284]	@ (80027e0 <MX_GPIO_Init+0x158>)
 80026c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80026c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80026ca:	4b45      	ldr	r3, [pc, #276]	@ (80027e0 <MX_GPIO_Init+0x158>)
 80026cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026d2:	60fb      	str	r3, [r7, #12]
 80026d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026d6:	2300      	movs	r3, #0
 80026d8:	60bb      	str	r3, [r7, #8]
 80026da:	4b41      	ldr	r3, [pc, #260]	@ (80027e0 <MX_GPIO_Init+0x158>)
 80026dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026de:	4a40      	ldr	r2, [pc, #256]	@ (80027e0 <MX_GPIO_Init+0x158>)
 80026e0:	f043 0301 	orr.w	r3, r3, #1
 80026e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80026e6:	4b3e      	ldr	r3, [pc, #248]	@ (80027e0 <MX_GPIO_Init+0x158>)
 80026e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ea:	f003 0301 	and.w	r3, r3, #1
 80026ee:	60bb      	str	r3, [r7, #8]
 80026f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80026f2:	2300      	movs	r3, #0
 80026f4:	607b      	str	r3, [r7, #4]
 80026f6:	4b3a      	ldr	r3, [pc, #232]	@ (80027e0 <MX_GPIO_Init+0x158>)
 80026f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026fa:	4a39      	ldr	r2, [pc, #228]	@ (80027e0 <MX_GPIO_Init+0x158>)
 80026fc:	f043 0302 	orr.w	r3, r3, #2
 8002700:	6313      	str	r3, [r2, #48]	@ 0x30
 8002702:	4b37      	ldr	r3, [pc, #220]	@ (80027e0 <MX_GPIO_Init+0x158>)
 8002704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002706:	f003 0302 	and.w	r3, r3, #2
 800270a:	607b      	str	r3, [r7, #4]
 800270c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800270e:	2200      	movs	r2, #0
 8002710:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002714:	4833      	ldr	r0, [pc, #204]	@ (80027e4 <MX_GPIO_Init+0x15c>)
 8002716:	f001 fb3f 	bl	8003d98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TMC4671_CS_Pin|ADXL345_CS_Pin|LAN9252_CS_Pin, GPIO_PIN_RESET);
 800271a:	2200      	movs	r2, #0
 800271c:	f640 2108 	movw	r1, #2568	@ 0xa08
 8002720:	4831      	ldr	r0, [pc, #196]	@ (80027e8 <MX_GPIO_Init+0x160>)
 8002722:	f001 fb39 	bl	8003d98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CTRL_EN_GPIO_Port, CTRL_EN_Pin, GPIO_PIN_RESET);
 8002726:	2200      	movs	r2, #0
 8002728:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800272c:	482f      	ldr	r0, [pc, #188]	@ (80027ec <MX_GPIO_Init+0x164>)
 800272e:	f001 fb33 	bl	8003d98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002732:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002736:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002738:	2301      	movs	r3, #1
 800273a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800273c:	2300      	movs	r3, #0
 800273e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002740:	2300      	movs	r3, #0
 8002742:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002744:	f107 0314 	add.w	r3, r7, #20
 8002748:	4619      	mov	r1, r3
 800274a:	4826      	ldr	r0, [pc, #152]	@ (80027e4 <MX_GPIO_Init+0x15c>)
 800274c:	f001 f9a0 	bl	8003a90 <HAL_GPIO_Init>

  /*Configure GPIO pins : TMC4671_CS_Pin ADXL345_CS_Pin LAN9252_CS_Pin */
  GPIO_InitStruct.Pin = TMC4671_CS_Pin|ADXL345_CS_Pin|LAN9252_CS_Pin;
 8002750:	f640 2308 	movw	r3, #2568	@ 0xa08
 8002754:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002756:	2301      	movs	r3, #1
 8002758:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800275a:	2300      	movs	r3, #0
 800275c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800275e:	2300      	movs	r3, #0
 8002760:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002762:	f107 0314 	add.w	r3, r7, #20
 8002766:	4619      	mov	r1, r3
 8002768:	481f      	ldr	r0, [pc, #124]	@ (80027e8 <MX_GPIO_Init+0x160>)
 800276a:	f001 f991 	bl	8003a90 <HAL_GPIO_Init>

  /*Configure GPIO pin : TMC6100_CS_Pin */
  GPIO_InitStruct.Pin = TMC6100_CS_Pin;
 800276e:	2310      	movs	r3, #16
 8002770:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002772:	2300      	movs	r3, #0
 8002774:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002776:	2300      	movs	r3, #0
 8002778:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TMC6100_CS_GPIO_Port, &GPIO_InitStruct);
 800277a:	f107 0314 	add.w	r3, r7, #20
 800277e:	4619      	mov	r1, r3
 8002780:	4819      	ldr	r0, [pc, #100]	@ (80027e8 <MX_GPIO_Init+0x160>)
 8002782:	f001 f985 	bl	8003a90 <HAL_GPIO_Init>

  /*Configure GPIO pin : TMC_STATUS_Pin */
  GPIO_InitStruct.Pin = TMC_STATUS_Pin;
 8002786:	2302      	movs	r3, #2
 8002788:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800278a:	2300      	movs	r3, #0
 800278c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800278e:	2300      	movs	r3, #0
 8002790:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TMC_STATUS_GPIO_Port, &GPIO_InitStruct);
 8002792:	f107 0314 	add.w	r3, r7, #20
 8002796:	4619      	mov	r1, r3
 8002798:	4814      	ldr	r0, [pc, #80]	@ (80027ec <MX_GPIO_Init+0x164>)
 800279a:	f001 f979 	bl	8003a90 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC_INDEX_Pin */
  GPIO_InitStruct.Pin = ENC_INDEX_Pin;
 800279e:	2304      	movs	r3, #4
 80027a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80027a2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80027a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a8:	2300      	movs	r3, #0
 80027aa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ENC_INDEX_GPIO_Port, &GPIO_InitStruct);
 80027ac:	f107 0314 	add.w	r3, r7, #20
 80027b0:	4619      	mov	r1, r3
 80027b2:	480e      	ldr	r0, [pc, #56]	@ (80027ec <MX_GPIO_Init+0x164>)
 80027b4:	f001 f96c 	bl	8003a90 <HAL_GPIO_Init>

  /*Configure GPIO pin : CTRL_EN_Pin */
  GPIO_InitStruct.Pin = CTRL_EN_Pin;
 80027b8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027be:	2301      	movs	r3, #1
 80027c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c2:	2300      	movs	r3, #0
 80027c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027c6:	2300      	movs	r3, #0
 80027c8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CTRL_EN_GPIO_Port, &GPIO_InitStruct);
 80027ca:	f107 0314 	add.w	r3, r7, #20
 80027ce:	4619      	mov	r1, r3
 80027d0:	4806      	ldr	r0, [pc, #24]	@ (80027ec <MX_GPIO_Init+0x164>)
 80027d2:	f001 f95d 	bl	8003a90 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80027d6:	bf00      	nop
 80027d8:	3728      	adds	r7, #40	@ 0x28
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	bf00      	nop
 80027e0:	40023800 	.word	0x40023800
 80027e4:	40020800 	.word	0x40020800
 80027e8:	40020000 	.word	0x40020000
 80027ec:	40020400 	.word	0x40020400

080027f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80027f0:	b480      	push	{r7}
 80027f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80027f4:	b672      	cpsid	i
}
 80027f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80027f8:	bf00      	nop
 80027fa:	e7fd      	b.n	80027f8 <Error_Handler+0x8>

080027fc <initMovingAverage>:
#include "moving_average.h"

void initMovingAverage(MovingAverage *mAvg) {
 80027fc:	b480      	push	{r7}
 80027fe:	b085      	sub	sp, #20
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < MOVING_AVERAGE_LENGTH; i++) {
 8002804:	2300      	movs	r3, #0
 8002806:	60fb      	str	r3, [r7, #12]
 8002808:	e007      	b.n	800281a <initMovingAverage+0x1e>
        mAvg->buffer[i] = 0;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	68fa      	ldr	r2, [r7, #12]
 800280e:	2100      	movs	r1, #0
 8002810:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (int i = 0; i < MOVING_AVERAGE_LENGTH; i++) {
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	3301      	adds	r3, #1
 8002818:	60fb      	str	r3, [r7, #12]
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	2b0e      	cmp	r3, #14
 800281e:	ddf4      	ble.n	800280a <initMovingAverage+0xe>
    }
    mAvg->counter = 0;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2200      	movs	r2, #0
 8002824:	879a      	strh	r2, [r3, #60]	@ 0x3c
    mAvg->sum = 0;
 8002826:	6879      	ldr	r1, [r7, #4]
 8002828:	f04f 0200 	mov.w	r2, #0
 800282c:	f04f 0300 	mov.w	r3, #0
 8002830:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
    mAvg->out = 0;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2200      	movs	r2, #0
 8002838:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800283a:	bf00      	nop
 800283c:	3714      	adds	r7, #20
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr

08002846 <updateMovingAverage>:

void updateMovingAverage(MovingAverage *mAvg, uint32_t newValue) {
 8002846:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800284a:	b084      	sub	sp, #16
 800284c:	af00      	add	r7, sp, #0
 800284e:	60f8      	str	r0, [r7, #12]
 8002850:	60b9      	str	r1, [r7, #8]
    mAvg->sum -= mAvg->buffer[mAvg->counter];
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8002858:	68f9      	ldr	r1, [r7, #12]
 800285a:	8f89      	ldrh	r1, [r1, #60]	@ 0x3c
 800285c:	4608      	mov	r0, r1
 800285e:	68f9      	ldr	r1, [r7, #12]
 8002860:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8002864:	2000      	movs	r0, #0
 8002866:	4688      	mov	r8, r1
 8002868:	4681      	mov	r9, r0
 800286a:	ebb2 0108 	subs.w	r1, r2, r8
 800286e:	6039      	str	r1, [r7, #0]
 8002870:	eb63 0309 	sbc.w	r3, r3, r9
 8002874:	607b      	str	r3, [r7, #4]
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	e9d7 1200 	ldrd	r1, r2, [r7]
 800287c:	e9c3 1212 	strd	r1, r2, [r3, #72]	@ 0x48
    mAvg->buffer[mAvg->counter] = newValue;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8002884:	4619      	mov	r1, r3
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	68ba      	ldr	r2, [r7, #8]
 800288a:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
    mAvg->sum += newValue;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8002894:	68b9      	ldr	r1, [r7, #8]
 8002896:	2000      	movs	r0, #0
 8002898:	460c      	mov	r4, r1
 800289a:	4605      	mov	r5, r0
 800289c:	eb12 0a04 	adds.w	sl, r2, r4
 80028a0:	eb43 0b05 	adc.w	fp, r3, r5
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	e9c3 ab12 	strd	sl, fp, [r3, #72]	@ 0x48

    mAvg->counter++;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 80028ae:	3301      	adds	r3, #1
 80028b0:	b29a      	uxth	r2, r3
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	879a      	strh	r2, [r3, #60]	@ 0x3c
    if (mAvg->counter >= MOVING_AVERAGE_LENGTH) {
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 80028ba:	2b0e      	cmp	r3, #14
 80028bc:	d902      	bls.n	80028c4 <updateMovingAverage+0x7e>
        mAvg->counter = 0;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	2200      	movs	r2, #0
 80028c2:	879a      	strh	r2, [r3, #60]	@ 0x3c
    }

    mAvg->out = mAvg->sum / MOVING_AVERAGE_LENGTH;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 80028ca:	f04f 020f 	mov.w	r2, #15
 80028ce:	f04f 0300 	mov.w	r3, #0
 80028d2:	f7fe f8eb 	bl	8000aac <__aeabi_uldivmod>
 80028d6:	4602      	mov	r2, r0
 80028d8:	460b      	mov	r3, r1
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80028de:	bf00      	nop
 80028e0:	3710      	adds	r7, #16
 80028e2:	46bd      	mov	sp, r7
 80028e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080028e8 <pcap_init>:
uint32_t pcap_capval_check1;
uint32_t pcap_capval_check2;
uint32_t pcap_capval_avg;

// init / check the pcap interface on I2C, return true if init ok
bool pcap_init(){
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b086      	sub	sp, #24
 80028ec:	af02      	add	r7, sp, #8
	uint8_t buf[10] = {0};
 80028ee:	2300      	movs	r3, #0
 80028f0:	607b      	str	r3, [r7, #4]
 80028f2:	f107 0308 	add.w	r3, r7, #8
 80028f6:	2200      	movs	r2, #0
 80028f8:	601a      	str	r2, [r3, #0]
 80028fa:	809a      	strh	r2, [r3, #4]
	HAL_StatusTypeDef ret;
    // read and check TEST data 1 byte
	buf[0] = PCAP_TEST_ADDR;
 80028fc:	237e      	movs	r3, #126	@ 0x7e
 80028fe:	713b      	strb	r3, [r7, #4]
	ret = HAL_I2C_Master_Transmit(&PCAP_PORT, PCAP_ADDR, buf, 1, PCAP_MAX_DELAY);
 8002900:	1d3a      	adds	r2, r7, #4
 8002902:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002906:	9300      	str	r3, [sp, #0]
 8002908:	2301      	movs	r3, #1
 800290a:	2150      	movs	r1, #80	@ 0x50
 800290c:	481c      	ldr	r0, [pc, #112]	@ (8002980 <pcap_init+0x98>)
 800290e:	f001 fba1 	bl	8004054 <HAL_I2C_Master_Transmit>
 8002912:	4603      	mov	r3, r0
 8002914:	73fb      	strb	r3, [r7, #15]
	if(ret != HAL_OK){
 8002916:	7bfb      	ldrb	r3, [r7, #15]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d006      	beq.n	800292a <pcap_init+0x42>
		printf("Error sending Pcap test command, code = %d\n", ret);
 800291c:	7bfb      	ldrb	r3, [r7, #15]
 800291e:	4619      	mov	r1, r3
 8002920:	4818      	ldr	r0, [pc, #96]	@ (8002984 <pcap_init+0x9c>)
 8002922:	f004 fb6f 	bl	8007004 <iprintf>
		return false;
 8002926:	2300      	movs	r3, #0
 8002928:	e025      	b.n	8002976 <pcap_init+0x8e>
	}else{
		ret = HAL_I2C_Master_Receive(&PCAP_PORT, PCAP_ADDR, buf, 1, PCAP_MAX_DELAY);
 800292a:	1d3a      	adds	r2, r7, #4
 800292c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002930:	9300      	str	r3, [sp, #0]
 8002932:	2301      	movs	r3, #1
 8002934:	2150      	movs	r1, #80	@ 0x50
 8002936:	4812      	ldr	r0, [pc, #72]	@ (8002980 <pcap_init+0x98>)
 8002938:	f001 fc8a 	bl	8004250 <HAL_I2C_Master_Receive>
 800293c:	4603      	mov	r3, r0
 800293e:	73fb      	strb	r3, [r7, #15]
		if(ret != HAL_OK){
 8002940:	7bfb      	ldrb	r3, [r7, #15]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d006      	beq.n	8002954 <pcap_init+0x6c>
			printf("Bad response while reading Pcap test command, bytes received = %d\n", ret);
 8002946:	7bfb      	ldrb	r3, [r7, #15]
 8002948:	4619      	mov	r1, r3
 800294a:	480f      	ldr	r0, [pc, #60]	@ (8002988 <pcap_init+0xa0>)
 800294c:	f004 fb5a 	bl	8007004 <iprintf>
			return false;
 8002950:	2300      	movs	r3, #0
 8002952:	e010      	b.n	8002976 <pcap_init+0x8e>
		}else{
			if(buf[0] != PCAP_TEST_DATA){
 8002954:	793b      	ldrb	r3, [r7, #4]
 8002956:	2b11      	cmp	r3, #17
 8002958:	d006      	beq.n	8002968 <pcap_init+0x80>
				printf("Bad response received from Pcap test command, data received = %x\n", buf[0]);
 800295a:	793b      	ldrb	r3, [r7, #4]
 800295c:	4619      	mov	r1, r3
 800295e:	480b      	ldr	r0, [pc, #44]	@ (800298c <pcap_init+0xa4>)
 8002960:	f004 fb50 	bl	8007004 <iprintf>
				return false;
 8002964:	2300      	movs	r3, #0
 8002966:	e006      	b.n	8002976 <pcap_init+0x8e>
			}
		}
	}
	initMovingAverage(&mAvg);
 8002968:	4809      	ldr	r0, [pc, #36]	@ (8002990 <pcap_init+0xa8>)
 800296a:	f7ff ff47 	bl	80027fc <initMovingAverage>


	printf("Pcap test command succeeded\n");
 800296e:	4809      	ldr	r0, [pc, #36]	@ (8002994 <pcap_init+0xac>)
 8002970:	f004 fbb0 	bl	80070d4 <puts>
	return true;
 8002974:	2301      	movs	r3, #1
}
 8002976:	4618      	mov	r0, r3
 8002978:	3710      	adds	r7, #16
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop
 8002980:	200000c4 	.word	0x200000c4
 8002984:	08007db4 	.word	0x08007db4
 8002988:	08007de0 	.word	0x08007de0
 800298c:	08007e24 	.word	0x08007e24
 8002990:	20000350 	.word	0x20000350
 8002994:	08007e68 	.word	0x08007e68

08002998 <pcap_scan>:

// one pcap scan - get sts, cap, temp values
PcapErrorStatus pcap_scan(){
 8002998:	b580      	push	{r7, lr}
 800299a:	b086      	sub	sp, #24
 800299c:	af02      	add	r7, sp, #8
	uint8_t buf[10] = {0};
 800299e:	2300      	movs	r3, #0
 80029a0:	603b      	str	r3, [r7, #0]
 80029a2:	1d3b      	adds	r3, r7, #4
 80029a4:	2200      	movs	r2, #0
 80029a6:	601a      	str	r2, [r3, #0]
 80029a8:	809a      	strh	r2, [r3, #4]
	HAL_StatusTypeDef ret;
	PcapErrorStatus errorStatus = PCAP_NO_ERROR;
 80029aa:	2300      	movs	r3, #0
 80029ac:	73fb      	strb	r3, [r7, #15]

	// read and display error status 2 bytes
	buf[0] = PCAP_STS_ADDR;
 80029ae:	2361      	movs	r3, #97	@ 0x61
 80029b0:	703b      	strb	r3, [r7, #0]
	ret = HAL_I2C_Master_Transmit(&PCAP_PORT, PCAP_ADDR, buf, 1, PCAP_MAX_DELAY);
 80029b2:	463a      	mov	r2, r7
 80029b4:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80029b8:	9300      	str	r3, [sp, #0]
 80029ba:	2301      	movs	r3, #1
 80029bc:	2150      	movs	r1, #80	@ 0x50
 80029be:	48a5      	ldr	r0, [pc, #660]	@ (8002c54 <pcap_scan+0x2bc>)
 80029c0:	f001 fb48 	bl	8004054 <HAL_I2C_Master_Transmit>
 80029c4:	4603      	mov	r3, r0
 80029c6:	73bb      	strb	r3, [r7, #14]
	if(ret != HAL_OK){
 80029c8:	7bbb      	ldrb	r3, [r7, #14]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d009      	beq.n	80029e2 <pcap_scan+0x4a>
		printf("Error sending RD STS command, code = %d\n", ret);
 80029ce:	7bbb      	ldrb	r3, [r7, #14]
 80029d0:	4619      	mov	r1, r3
 80029d2:	48a1      	ldr	r0, [pc, #644]	@ (8002c58 <pcap_scan+0x2c0>)
 80029d4:	f004 fb16 	bl	8007004 <iprintf>
		errorStatus |= PCAP_COMM_ERROR;
 80029d8:	7bfb      	ldrb	r3, [r7, #15]
 80029da:	f043 0301 	orr.w	r3, r3, #1
 80029de:	73fb      	strb	r3, [r7, #15]
		return;
 80029e0:	e133      	b.n	8002c4a <pcap_scan+0x2b2>
	}else{
		ret = HAL_I2C_Master_Receive(&PCAP_PORT, PCAP_ADDR, buf, 2, PCAP_MAX_DELAY);
 80029e2:	463a      	mov	r2, r7
 80029e4:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80029e8:	9300      	str	r3, [sp, #0]
 80029ea:	2302      	movs	r3, #2
 80029ec:	2150      	movs	r1, #80	@ 0x50
 80029ee:	4899      	ldr	r0, [pc, #612]	@ (8002c54 <pcap_scan+0x2bc>)
 80029f0:	f001 fc2e 	bl	8004250 <HAL_I2C_Master_Receive>
 80029f4:	4603      	mov	r3, r0
 80029f6:	73bb      	strb	r3, [r7, #14]
		if(ret != HAL_OK){
 80029f8:	7bbb      	ldrb	r3, [r7, #14]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d009      	beq.n	8002a12 <pcap_scan+0x7a>
			printf("Bad response while reading RD STS command, bytes received = %d\n", ret);
 80029fe:	7bbb      	ldrb	r3, [r7, #14]
 8002a00:	4619      	mov	r1, r3
 8002a02:	4896      	ldr	r0, [pc, #600]	@ (8002c5c <pcap_scan+0x2c4>)
 8002a04:	f004 fafe 	bl	8007004 <iprintf>
			errorStatus |= PCAP_COMM_ERROR;
 8002a08:	7bfb      	ldrb	r3, [r7, #15]
 8002a0a:	f043 0301 	orr.w	r3, r3, #1
 8002a0e:	73fb      	strb	r3, [r7, #15]
			return;
 8002a10:	e11b      	b.n	8002c4a <pcap_scan+0x2b2>
		}else{
			uint16_t pcap_sts = ((uint16_t)buf[1] << 8) | (uint16_t)buf[0];
 8002a12:	787b      	ldrb	r3, [r7, #1]
 8002a14:	021b      	lsls	r3, r3, #8
 8002a16:	b21a      	sxth	r2, r3
 8002a18:	783b      	ldrb	r3, [r7, #0]
 8002a1a:	b21b      	sxth	r3, r3
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	b21b      	sxth	r3, r3
 8002a20:	81bb      	strh	r3, [r7, #12]
			errorStatus = PCAP_NO_ERROR;
 8002a22:	2300      	movs	r3, #0
 8002a24:	73fb      	strb	r3, [r7, #15]
			printf("Status = %x\n", pcap_sts);
 8002a26:	89bb      	ldrh	r3, [r7, #12]
 8002a28:	4619      	mov	r1, r3
 8002a2a:	488d      	ldr	r0, [pc, #564]	@ (8002c60 <pcap_scan+0x2c8>)
 8002a2c:	f004 faea 	bl	8007004 <iprintf>
		}
	}

	// read and display cap value 4 bytes
	buf[0] = PCAP_CAP_ADDR;
 8002a30:	2340      	movs	r3, #64	@ 0x40
 8002a32:	703b      	strb	r3, [r7, #0]
	buf[1] = 0;
 8002a34:	2300      	movs	r3, #0
 8002a36:	707b      	strb	r3, [r7, #1]
	ret = HAL_I2C_Master_Transmit(&PCAP_PORT, PCAP_ADDR, buf, 1, PCAP_MAX_DELAY);
 8002a38:	463a      	mov	r2, r7
 8002a3a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002a3e:	9300      	str	r3, [sp, #0]
 8002a40:	2301      	movs	r3, #1
 8002a42:	2150      	movs	r1, #80	@ 0x50
 8002a44:	4883      	ldr	r0, [pc, #524]	@ (8002c54 <pcap_scan+0x2bc>)
 8002a46:	f001 fb05 	bl	8004054 <HAL_I2C_Master_Transmit>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	73bb      	strb	r3, [r7, #14]
	if(ret != HAL_OK){
 8002a4e:	7bbb      	ldrb	r3, [r7, #14]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d00c      	beq.n	8002a6e <pcap_scan+0xd6>
		printf("Error sending RD CAP command, code = %d\n", ret);
 8002a54:	7bbb      	ldrb	r3, [r7, #14]
 8002a56:	4619      	mov	r1, r3
 8002a58:	4882      	ldr	r0, [pc, #520]	@ (8002c64 <pcap_scan+0x2cc>)
 8002a5a:	f004 fad3 	bl	8007004 <iprintf>
		Etc_Buffer_In.LANByte[5] |= PCAP_COMM_ERROR;
 8002a5e:	4b82      	ldr	r3, [pc, #520]	@ (8002c68 <pcap_scan+0x2d0>)
 8002a60:	795b      	ldrb	r3, [r3, #5]
 8002a62:	f043 0301 	orr.w	r3, r3, #1
 8002a66:	b2da      	uxtb	r2, r3
 8002a68:	4b7f      	ldr	r3, [pc, #508]	@ (8002c68 <pcap_scan+0x2d0>)
 8002a6a:	715a      	strb	r2, [r3, #5]
		return;
 8002a6c:	e0ed      	b.n	8002c4a <pcap_scan+0x2b2>
	}else{
		ret = HAL_I2C_Master_Receive(&PCAP_PORT, PCAP_ADDR, buf, 4, PCAP_MAX_DELAY);
 8002a6e:	463a      	mov	r2, r7
 8002a70:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002a74:	9300      	str	r3, [sp, #0]
 8002a76:	2304      	movs	r3, #4
 8002a78:	2150      	movs	r1, #80	@ 0x50
 8002a7a:	4876      	ldr	r0, [pc, #472]	@ (8002c54 <pcap_scan+0x2bc>)
 8002a7c:	f001 fbe8 	bl	8004250 <HAL_I2C_Master_Receive>
 8002a80:	4603      	mov	r3, r0
 8002a82:	73bb      	strb	r3, [r7, #14]
		if(ret != HAL_OK){
 8002a84:	7bbb      	ldrb	r3, [r7, #14]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d009      	beq.n	8002a9e <pcap_scan+0x106>
			printf("Bad response while reading RD CAP command, bytes received = %d\n", ret);
 8002a8a:	7bbb      	ldrb	r3, [r7, #14]
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	4877      	ldr	r0, [pc, #476]	@ (8002c6c <pcap_scan+0x2d4>)
 8002a90:	f004 fab8 	bl	8007004 <iprintf>
			errorStatus |= PCAP_COMM_ERROR;
 8002a94:	7bfb      	ldrb	r3, [r7, #15]
 8002a96:	f043 0301 	orr.w	r3, r3, #1
 8002a9a:	73fb      	strb	r3, [r7, #15]
			return;
 8002a9c:	e0d5      	b.n	8002c4a <pcap_scan+0x2b2>
		}else{
			pcap_capval_check1 = ((uint32_t)buf[3] << 24) | ((uint32_t)buf[2] << 16) | ((uint32_t)buf[1] << 8) | (uint32_t)buf[0];
 8002a9e:	78fb      	ldrb	r3, [r7, #3]
 8002aa0:	061a      	lsls	r2, r3, #24
 8002aa2:	78bb      	ldrb	r3, [r7, #2]
 8002aa4:	041b      	lsls	r3, r3, #16
 8002aa6:	431a      	orrs	r2, r3
 8002aa8:	787b      	ldrb	r3, [r7, #1]
 8002aaa:	021b      	lsls	r3, r3, #8
 8002aac:	4313      	orrs	r3, r2
 8002aae:	783a      	ldrb	r2, [r7, #0]
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	4a6f      	ldr	r2, [pc, #444]	@ (8002c70 <pcap_scan+0x2d8>)
 8002ab4:	6013      	str	r3, [r2, #0]

		   delay_us (DEBOUNCE_TIME_US);
 8002ab6:	2096      	movs	r0, #150	@ 0x96
 8002ab8:	f000 f8ee 	bl	8002c98 <delay_us>

			buf[0] = PCAP_CAP_ADDR;
 8002abc:	2340      	movs	r3, #64	@ 0x40
 8002abe:	703b      	strb	r3, [r7, #0]
			buf[1] = 0;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	707b      	strb	r3, [r7, #1]
			ret = HAL_I2C_Master_Transmit(&PCAP_PORT, PCAP_ADDR, buf, 1, PCAP_MAX_DELAY);
 8002ac4:	463a      	mov	r2, r7
 8002ac6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002aca:	9300      	str	r3, [sp, #0]
 8002acc:	2301      	movs	r3, #1
 8002ace:	2150      	movs	r1, #80	@ 0x50
 8002ad0:	4860      	ldr	r0, [pc, #384]	@ (8002c54 <pcap_scan+0x2bc>)
 8002ad2:	f001 fabf 	bl	8004054 <HAL_I2C_Master_Transmit>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	73bb      	strb	r3, [r7, #14]
			if(ret != HAL_OK){
 8002ada:	7bbb      	ldrb	r3, [r7, #14]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d009      	beq.n	8002af4 <pcap_scan+0x15c>
				printf("Error sending RD CAP command, code = %d\n", ret);
 8002ae0:	7bbb      	ldrb	r3, [r7, #14]
 8002ae2:	4619      	mov	r1, r3
 8002ae4:	485f      	ldr	r0, [pc, #380]	@ (8002c64 <pcap_scan+0x2cc>)
 8002ae6:	f004 fa8d 	bl	8007004 <iprintf>
				errorStatus |= PCAP_COMM_ERROR;
 8002aea:	7bfb      	ldrb	r3, [r7, #15]
 8002aec:	f043 0301 	orr.w	r3, r3, #1
 8002af0:	73fb      	strb	r3, [r7, #15]
				return;
 8002af2:	e0aa      	b.n	8002c4a <pcap_scan+0x2b2>
			}else{
				ret = HAL_I2C_Master_Receive(&PCAP_PORT, PCAP_ADDR, buf, 4, PCAP_MAX_DELAY);
 8002af4:	463a      	mov	r2, r7
 8002af6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002afa:	9300      	str	r3, [sp, #0]
 8002afc:	2304      	movs	r3, #4
 8002afe:	2150      	movs	r1, #80	@ 0x50
 8002b00:	4854      	ldr	r0, [pc, #336]	@ (8002c54 <pcap_scan+0x2bc>)
 8002b02:	f001 fba5 	bl	8004250 <HAL_I2C_Master_Receive>
 8002b06:	4603      	mov	r3, r0
 8002b08:	73bb      	strb	r3, [r7, #14]
				if(ret != HAL_OK){
 8002b0a:	7bbb      	ldrb	r3, [r7, #14]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d009      	beq.n	8002b24 <pcap_scan+0x18c>
					printf("Bad response while reading RD CAP command, bytes received = %d\n", ret);
 8002b10:	7bbb      	ldrb	r3, [r7, #14]
 8002b12:	4619      	mov	r1, r3
 8002b14:	4855      	ldr	r0, [pc, #340]	@ (8002c6c <pcap_scan+0x2d4>)
 8002b16:	f004 fa75 	bl	8007004 <iprintf>
					errorStatus |= PCAP_COMM_ERROR;
 8002b1a:	7bfb      	ldrb	r3, [r7, #15]
 8002b1c:	f043 0301 	orr.w	r3, r3, #1
 8002b20:	73fb      	strb	r3, [r7, #15]
					return;
 8002b22:	e092      	b.n	8002c4a <pcap_scan+0x2b2>
				}else{
					pcap_capval_check2 = ((uint32_t)buf[3] << 24) | ((uint32_t)buf[2] << 16) | ((uint32_t)buf[1] << 8) | (uint32_t)buf[0];
 8002b24:	78fb      	ldrb	r3, [r7, #3]
 8002b26:	061a      	lsls	r2, r3, #24
 8002b28:	78bb      	ldrb	r3, [r7, #2]
 8002b2a:	041b      	lsls	r3, r3, #16
 8002b2c:	431a      	orrs	r2, r3
 8002b2e:	787b      	ldrb	r3, [r7, #1]
 8002b30:	021b      	lsls	r3, r3, #8
 8002b32:	4313      	orrs	r3, r2
 8002b34:	783a      	ldrb	r2, [r7, #0]
 8002b36:	4313      	orrs	r3, r2
 8002b38:	4a4e      	ldr	r2, [pc, #312]	@ (8002c74 <pcap_scan+0x2dc>)
 8002b3a:	6013      	str	r3, [r2, #0]

					if(abs(pcap_capval_check1 - pcap_capval_check2) < DEBOUNCE_CAP_TOLERANCE){
 8002b3c:	4b4c      	ldr	r3, [pc, #304]	@ (8002c70 <pcap_scan+0x2d8>)
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	4b4c      	ldr	r3, [pc, #304]	@ (8002c74 <pcap_scan+0x2dc>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	461a      	mov	r2, r3
 8002b48:	4b4b      	ldr	r3, [pc, #300]	@ (8002c78 <pcap_scan+0x2e0>)
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	db33      	blt.n	8002bb6 <pcap_scan+0x21e>
 8002b4e:	4b48      	ldr	r3, [pc, #288]	@ (8002c70 <pcap_scan+0x2d8>)
 8002b50:	681a      	ldr	r2, [r3, #0]
 8002b52:	4b48      	ldr	r3, [pc, #288]	@ (8002c74 <pcap_scan+0x2dc>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	1ad3      	subs	r3, r2, r3
 8002b58:	461a      	mov	r2, r3
 8002b5a:	4b48      	ldr	r3, [pc, #288]	@ (8002c7c <pcap_scan+0x2e4>)
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	dc2a      	bgt.n	8002bb6 <pcap_scan+0x21e>
						pcap_capval = pcap_capval_check2;
 8002b60:	4b44      	ldr	r3, [pc, #272]	@ (8002c74 <pcap_scan+0x2dc>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a46      	ldr	r2, [pc, #280]	@ (8002c80 <pcap_scan+0x2e8>)
 8002b66:	6013      	str	r3, [r2, #0]

						if (pcap_capval > DEBOUNCE_CAP_TOLERANCE){
 8002b68:	4b45      	ldr	r3, [pc, #276]	@ (8002c80 <pcap_scan+0x2e8>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a45      	ldr	r2, [pc, #276]	@ (8002c84 <pcap_scan+0x2ec>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d904      	bls.n	8002b7c <pcap_scan+0x1e4>
							Etc_Buffer_In.LANLong[2] = pcap_capval;
 8002b72:	4b43      	ldr	r3, [pc, #268]	@ (8002c80 <pcap_scan+0x2e8>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a3c      	ldr	r2, [pc, #240]	@ (8002c68 <pcap_scan+0x2d0>)
 8002b78:	6093      	str	r3, [r2, #8]
 8002b7a:	e01c      	b.n	8002bb6 <pcap_scan+0x21e>
						}
						else {
							updateMovingAverage(&mAvg, pcap_capval);
 8002b7c:	4b40      	ldr	r3, [pc, #256]	@ (8002c80 <pcap_scan+0x2e8>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4619      	mov	r1, r3
 8002b82:	4841      	ldr	r0, [pc, #260]	@ (8002c88 <pcap_scan+0x2f0>)
 8002b84:	f7ff fe5f 	bl	8002846 <updateMovingAverage>
							pcap_capval_avg = mAvg.out;
 8002b88:	4b3f      	ldr	r3, [pc, #252]	@ (8002c88 <pcap_scan+0x2f0>)
 8002b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b8c:	4a3f      	ldr	r2, [pc, #252]	@ (8002c8c <pcap_scan+0x2f4>)
 8002b8e:	6013      	str	r3, [r2, #0]

							//Etc_Buffer_In.LANLong[6] = pcap_capval;
							Etc_Buffer_In.LANLong[2] = pcap_capval_avg;
 8002b90:	4b3e      	ldr	r3, [pc, #248]	@ (8002c8c <pcap_scan+0x2f4>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a34      	ldr	r2, [pc, #208]	@ (8002c68 <pcap_scan+0x2d0>)
 8002b96:	6093      	str	r3, [r2, #8]

							if (pcap_capval_avg == PCAP_TIP_TOUCH) {
 8002b98:	4b3c      	ldr	r3, [pc, #240]	@ (8002c8c <pcap_scan+0x2f4>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002ba0:	d103      	bne.n	8002baa <pcap_scan+0x212>
								errorStatus |= PCAP_TIP_TOUCH_ERROR;
 8002ba2:	7bfb      	ldrb	r3, [r7, #15]
 8002ba4:	f043 0302 	orr.w	r3, r3, #2
 8002ba8:	73fb      	strb	r3, [r7, #15]
							}
							printf("Filtered Capacitive Value = %lu\n", pcap_capval_avg);
 8002baa:	4b38      	ldr	r3, [pc, #224]	@ (8002c8c <pcap_scan+0x2f4>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4619      	mov	r1, r3
 8002bb0:	4837      	ldr	r0, [pc, #220]	@ (8002c90 <pcap_scan+0x2f8>)
 8002bb2:	f004 fa27 	bl	8007004 <iprintf>
		}

	}

	//read and display temperature value 4 bytes
	buf[0] = PCAP_TEMP_ADDR;
 8002bb6:	2358      	movs	r3, #88	@ 0x58
 8002bb8:	703b      	strb	r3, [r7, #0]
	buf[1] = 0;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	707b      	strb	r3, [r7, #1]
	buf[2] = 0;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	70bb      	strb	r3, [r7, #2]
	buf[3] = 0;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	70fb      	strb	r3, [r7, #3]
	ret = HAL_I2C_Master_Transmit(&PCAP_PORT, PCAP_ADDR, buf, 1, PCAP_MAX_DELAY);
 8002bc6:	463a      	mov	r2, r7
 8002bc8:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002bcc:	9300      	str	r3, [sp, #0]
 8002bce:	2301      	movs	r3, #1
 8002bd0:	2150      	movs	r1, #80	@ 0x50
 8002bd2:	4820      	ldr	r0, [pc, #128]	@ (8002c54 <pcap_scan+0x2bc>)
 8002bd4:	f001 fa3e 	bl	8004054 <HAL_I2C_Master_Transmit>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	73bb      	strb	r3, [r7, #14]
	if(ret != HAL_OK){
 8002bdc:	7bbb      	ldrb	r3, [r7, #14]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d009      	beq.n	8002bf6 <pcap_scan+0x25e>
		printf("Error sending RD CAP command, code = %d\n", ret);
 8002be2:	7bbb      	ldrb	r3, [r7, #14]
 8002be4:	4619      	mov	r1, r3
 8002be6:	481f      	ldr	r0, [pc, #124]	@ (8002c64 <pcap_scan+0x2cc>)
 8002be8:	f004 fa0c 	bl	8007004 <iprintf>
		errorStatus |= PCAP_COMM_ERROR;
 8002bec:	7bfb      	ldrb	r3, [r7, #15]
 8002bee:	f043 0301 	orr.w	r3, r3, #1
 8002bf2:	73fb      	strb	r3, [r7, #15]
		return;
 8002bf4:	e029      	b.n	8002c4a <pcap_scan+0x2b2>
	}else{
		ret = HAL_I2C_Master_Receive(&PCAP_PORT, PCAP_ADDR, buf, 4, PCAP_MAX_DELAY);
 8002bf6:	463a      	mov	r2, r7
 8002bf8:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002bfc:	9300      	str	r3, [sp, #0]
 8002bfe:	2304      	movs	r3, #4
 8002c00:	2150      	movs	r1, #80	@ 0x50
 8002c02:	4814      	ldr	r0, [pc, #80]	@ (8002c54 <pcap_scan+0x2bc>)
 8002c04:	f001 fb24 	bl	8004250 <HAL_I2C_Master_Receive>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	73bb      	strb	r3, [r7, #14]
		if(ret != HAL_OK){
 8002c0c:	7bbb      	ldrb	r3, [r7, #14]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d009      	beq.n	8002c26 <pcap_scan+0x28e>
			printf("Bad response while reading RD CAP command, bytes received = %d\n", ret);
 8002c12:	7bbb      	ldrb	r3, [r7, #14]
 8002c14:	4619      	mov	r1, r3
 8002c16:	4815      	ldr	r0, [pc, #84]	@ (8002c6c <pcap_scan+0x2d4>)
 8002c18:	f004 f9f4 	bl	8007004 <iprintf>
			errorStatus |= PCAP_COMM_ERROR;
 8002c1c:	7bfb      	ldrb	r3, [r7, #15]
 8002c1e:	f043 0301 	orr.w	r3, r3, #1
 8002c22:	73fb      	strb	r3, [r7, #15]
			return;
 8002c24:	e011      	b.n	8002c4a <pcap_scan+0x2b2>
		}else{
			pcap_tempval = ((uint32_t)buf[3] << 24) | ((uint32_t)buf[2] << 16) | ((uint32_t)buf[1] << 8) | (uint32_t)buf[0];
 8002c26:	78fb      	ldrb	r3, [r7, #3]
 8002c28:	061a      	lsls	r2, r3, #24
 8002c2a:	78bb      	ldrb	r3, [r7, #2]
 8002c2c:	041b      	lsls	r3, r3, #16
 8002c2e:	431a      	orrs	r2, r3
 8002c30:	787b      	ldrb	r3, [r7, #1]
 8002c32:	021b      	lsls	r3, r3, #8
 8002c34:	4313      	orrs	r3, r2
 8002c36:	783a      	ldrb	r2, [r7, #0]
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	4a16      	ldr	r2, [pc, #88]	@ (8002c94 <pcap_scan+0x2fc>)
 8002c3c:	6013      	str	r3, [r2, #0]
			Etc_Buffer_In.LANLong[3] = pcap_tempval;
 8002c3e:	4b15      	ldr	r3, [pc, #84]	@ (8002c94 <pcap_scan+0x2fc>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a09      	ldr	r2, [pc, #36]	@ (8002c68 <pcap_scan+0x2d0>)
 8002c44:	60d3      	str	r3, [r2, #12]
			// printf("Temperature Value = %lu\n", pcap_tempval);
		}
	}
	return errorStatus;
 8002c46:	7bfb      	ldrb	r3, [r7, #15]
 8002c48:	e7ff      	b.n	8002c4a <pcap_scan+0x2b2>
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	3710      	adds	r7, #16
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}
 8002c52:	bf00      	nop
 8002c54:	200000c4 	.word	0x200000c4
 8002c58:	08007e84 	.word	0x08007e84
 8002c5c:	08007eb0 	.word	0x08007eb0
 8002c60:	08007ef0 	.word	0x08007ef0
 8002c64:	08007f00 	.word	0x08007f00
 8002c68:	200000a4 	.word	0x200000a4
 8002c6c:	08007f2c 	.word	0x08007f2c
 8002c70:	200003a8 	.word	0x200003a8
 8002c74:	200003ac 	.word	0x200003ac
 8002c78:	fa0a1f01 	.word	0xfa0a1f01
 8002c7c:	05f5e0ff 	.word	0x05f5e0ff
 8002c80:	200003a0 	.word	0x200003a0
 8002c84:	05f5e100 	.word	0x05f5e100
 8002c88:	20000350 	.word	0x20000350
 8002c8c:	200003b0 	.word	0x200003b0
 8002c90:	08007f6c 	.word	0x08007f6c
 8002c94:	200003a4 	.word	0x200003a4

08002c98 <delay_us>:


//This function is used to create delay in micro second.
void delay_us(uint16_t us) {
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b082      	sub	sp, #8
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	80fb      	strh	r3, [r7, #6]
	HAL_TIM_Base_Start(&PCAP_TIMER);
 8002ca2:	480a      	ldr	r0, [pc, #40]	@ (8002ccc <delay_us+0x34>)
 8002ca4:	f003 fe10 	bl	80068c8 <HAL_TIM_Base_Start>

	__HAL_TIM_SET_COUNTER(&PCAP_TIMER, 0);  // set the counter value a 0
 8002ca8:	4b08      	ldr	r3, [pc, #32]	@ (8002ccc <delay_us+0x34>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	2200      	movs	r2, #0
 8002cae:	625a      	str	r2, [r3, #36]	@ 0x24

	while (__HAL_TIM_GET_COUNTER(&PCAP_TIMER) < us);  // wait for the counter to reach the us input in the parameter
 8002cb0:	bf00      	nop
 8002cb2:	4b06      	ldr	r3, [pc, #24]	@ (8002ccc <delay_us+0x34>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002cb8:	88fb      	ldrh	r3, [r7, #6]
 8002cba:	429a      	cmp	r2, r3
 8002cbc:	d3f9      	bcc.n	8002cb2 <delay_us+0x1a>

	HAL_TIM_Base_Stop(&PCAP_TIMER);
 8002cbe:	4803      	ldr	r0, [pc, #12]	@ (8002ccc <delay_us+0x34>)
 8002cc0:	f003 fe5c 	bl	800697c <HAL_TIM_Base_Stop>
}
 8002cc4:	bf00      	nop
 8002cc6:	3708      	adds	r7, #8
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}
 8002ccc:	20000274 	.word	0x20000274

08002cd0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b083      	sub	sp, #12
 8002cd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	607b      	str	r3, [r7, #4]
 8002cda:	4b10      	ldr	r3, [pc, #64]	@ (8002d1c <HAL_MspInit+0x4c>)
 8002cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cde:	4a0f      	ldr	r2, [pc, #60]	@ (8002d1c <HAL_MspInit+0x4c>)
 8002ce0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ce4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ce6:	4b0d      	ldr	r3, [pc, #52]	@ (8002d1c <HAL_MspInit+0x4c>)
 8002ce8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cee:	607b      	str	r3, [r7, #4]
 8002cf0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	603b      	str	r3, [r7, #0]
 8002cf6:	4b09      	ldr	r3, [pc, #36]	@ (8002d1c <HAL_MspInit+0x4c>)
 8002cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cfa:	4a08      	ldr	r2, [pc, #32]	@ (8002d1c <HAL_MspInit+0x4c>)
 8002cfc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d00:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d02:	4b06      	ldr	r3, [pc, #24]	@ (8002d1c <HAL_MspInit+0x4c>)
 8002d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d0a:	603b      	str	r3, [r7, #0]
 8002d0c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d0e:	bf00      	nop
 8002d10:	370c      	adds	r7, #12
 8002d12:	46bd      	mov	sp, r7
 8002d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d18:	4770      	bx	lr
 8002d1a:	bf00      	nop
 8002d1c:	40023800 	.word	0x40023800

08002d20 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b08c      	sub	sp, #48	@ 0x30
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d28:	f107 031c 	add.w	r3, r7, #28
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	601a      	str	r2, [r3, #0]
 8002d30:	605a      	str	r2, [r3, #4]
 8002d32:	609a      	str	r2, [r3, #8]
 8002d34:	60da      	str	r2, [r3, #12]
 8002d36:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a3b      	ldr	r2, [pc, #236]	@ (8002e2c <HAL_I2C_MspInit+0x10c>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d12c      	bne.n	8002d9c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d42:	2300      	movs	r3, #0
 8002d44:	61bb      	str	r3, [r7, #24]
 8002d46:	4b3a      	ldr	r3, [pc, #232]	@ (8002e30 <HAL_I2C_MspInit+0x110>)
 8002d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d4a:	4a39      	ldr	r2, [pc, #228]	@ (8002e30 <HAL_I2C_MspInit+0x110>)
 8002d4c:	f043 0302 	orr.w	r3, r3, #2
 8002d50:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d52:	4b37      	ldr	r3, [pc, #220]	@ (8002e30 <HAL_I2C_MspInit+0x110>)
 8002d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d56:	f003 0302 	and.w	r3, r3, #2
 8002d5a:	61bb      	str	r3, [r7, #24]
 8002d5c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = PCAP_SCL_Pin|PCAP_SDA_Pin;
 8002d5e:	23c0      	movs	r3, #192	@ 0xc0
 8002d60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d62:	2312      	movs	r3, #18
 8002d64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d66:	2300      	movs	r3, #0
 8002d68:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d6a:	2303      	movs	r3, #3
 8002d6c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002d6e:	2304      	movs	r3, #4
 8002d70:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d72:	f107 031c 	add.w	r3, r7, #28
 8002d76:	4619      	mov	r1, r3
 8002d78:	482e      	ldr	r0, [pc, #184]	@ (8002e34 <HAL_I2C_MspInit+0x114>)
 8002d7a:	f000 fe89 	bl	8003a90 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002d7e:	2300      	movs	r3, #0
 8002d80:	617b      	str	r3, [r7, #20]
 8002d82:	4b2b      	ldr	r3, [pc, #172]	@ (8002e30 <HAL_I2C_MspInit+0x110>)
 8002d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d86:	4a2a      	ldr	r2, [pc, #168]	@ (8002e30 <HAL_I2C_MspInit+0x110>)
 8002d88:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002d8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d8e:	4b28      	ldr	r3, [pc, #160]	@ (8002e30 <HAL_I2C_MspInit+0x110>)
 8002d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d92:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d96:	617b      	str	r3, [r7, #20]
 8002d98:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002d9a:	e042      	b.n	8002e22 <HAL_I2C_MspInit+0x102>
  else if(hi2c->Instance==I2C2)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a25      	ldr	r2, [pc, #148]	@ (8002e38 <HAL_I2C_MspInit+0x118>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d13d      	bne.n	8002e22 <HAL_I2C_MspInit+0x102>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002da6:	2300      	movs	r3, #0
 8002da8:	613b      	str	r3, [r7, #16]
 8002daa:	4b21      	ldr	r3, [pc, #132]	@ (8002e30 <HAL_I2C_MspInit+0x110>)
 8002dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dae:	4a20      	ldr	r2, [pc, #128]	@ (8002e30 <HAL_I2C_MspInit+0x110>)
 8002db0:	f043 0302 	orr.w	r3, r3, #2
 8002db4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002db6:	4b1e      	ldr	r3, [pc, #120]	@ (8002e30 <HAL_I2C_MspInit+0x110>)
 8002db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dba:	f003 0302 	and.w	r3, r3, #2
 8002dbe:	613b      	str	r3, [r7, #16]
 8002dc0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = BRL64WE2_SCL_Pin;
 8002dc2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002dc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002dc8:	2312      	movs	r3, #18
 8002dca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dd0:	2303      	movs	r3, #3
 8002dd2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002dd4:	2304      	movs	r3, #4
 8002dd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(BRL64WE2_SCL_GPIO_Port, &GPIO_InitStruct);
 8002dd8:	f107 031c 	add.w	r3, r7, #28
 8002ddc:	4619      	mov	r1, r3
 8002dde:	4815      	ldr	r0, [pc, #84]	@ (8002e34 <HAL_I2C_MspInit+0x114>)
 8002de0:	f000 fe56 	bl	8003a90 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = BRL64WE2_SDA_Pin;
 8002de4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002de8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002dea:	2312      	movs	r3, #18
 8002dec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dee:	2300      	movs	r3, #0
 8002df0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002df2:	2303      	movs	r3, #3
 8002df4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8002df6:	2309      	movs	r3, #9
 8002df8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(BRL64WE2_SDA_GPIO_Port, &GPIO_InitStruct);
 8002dfa:	f107 031c 	add.w	r3, r7, #28
 8002dfe:	4619      	mov	r1, r3
 8002e00:	480c      	ldr	r0, [pc, #48]	@ (8002e34 <HAL_I2C_MspInit+0x114>)
 8002e02:	f000 fe45 	bl	8003a90 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002e06:	2300      	movs	r3, #0
 8002e08:	60fb      	str	r3, [r7, #12]
 8002e0a:	4b09      	ldr	r3, [pc, #36]	@ (8002e30 <HAL_I2C_MspInit+0x110>)
 8002e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e0e:	4a08      	ldr	r2, [pc, #32]	@ (8002e30 <HAL_I2C_MspInit+0x110>)
 8002e10:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002e14:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e16:	4b06      	ldr	r3, [pc, #24]	@ (8002e30 <HAL_I2C_MspInit+0x110>)
 8002e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e1e:	60fb      	str	r3, [r7, #12]
 8002e20:	68fb      	ldr	r3, [r7, #12]
}
 8002e22:	bf00      	nop
 8002e24:	3730      	adds	r7, #48	@ 0x30
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	bf00      	nop
 8002e2c:	40005400 	.word	0x40005400
 8002e30:	40023800 	.word	0x40023800
 8002e34:	40020400 	.word	0x40020400
 8002e38:	40005800 	.word	0x40005800

08002e3c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b090      	sub	sp, #64	@ 0x40
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e44:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002e48:	2200      	movs	r2, #0
 8002e4a:	601a      	str	r2, [r3, #0]
 8002e4c:	605a      	str	r2, [r3, #4]
 8002e4e:	609a      	str	r2, [r3, #8]
 8002e50:	60da      	str	r2, [r3, #12]
 8002e52:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a6a      	ldr	r2, [pc, #424]	@ (8003004 <HAL_SPI_MspInit+0x1c8>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d14a      	bne.n	8002ef4 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002e5e:	2300      	movs	r3, #0
 8002e60:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002e62:	4b69      	ldr	r3, [pc, #420]	@ (8003008 <HAL_SPI_MspInit+0x1cc>)
 8002e64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e66:	4a68      	ldr	r2, [pc, #416]	@ (8003008 <HAL_SPI_MspInit+0x1cc>)
 8002e68:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002e6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e6e:	4b66      	ldr	r3, [pc, #408]	@ (8003008 <HAL_SPI_MspInit+0x1cc>)
 8002e70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e72:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e76:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002e78:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e7e:	4b62      	ldr	r3, [pc, #392]	@ (8003008 <HAL_SPI_MspInit+0x1cc>)
 8002e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e82:	4a61      	ldr	r2, [pc, #388]	@ (8003008 <HAL_SPI_MspInit+0x1cc>)
 8002e84:	f043 0301 	orr.w	r3, r3, #1
 8002e88:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e8a:	4b5f      	ldr	r3, [pc, #380]	@ (8003008 <HAL_SPI_MspInit+0x1cc>)
 8002e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e8e:	f003 0301 	and.w	r3, r3, #1
 8002e92:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e96:	2300      	movs	r3, #0
 8002e98:	623b      	str	r3, [r7, #32]
 8002e9a:	4b5b      	ldr	r3, [pc, #364]	@ (8003008 <HAL_SPI_MspInit+0x1cc>)
 8002e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e9e:	4a5a      	ldr	r2, [pc, #360]	@ (8003008 <HAL_SPI_MspInit+0x1cc>)
 8002ea0:	f043 0302 	orr.w	r3, r3, #2
 8002ea4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ea6:	4b58      	ldr	r3, [pc, #352]	@ (8003008 <HAL_SPI_MspInit+0x1cc>)
 8002ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eaa:	f003 0302 	and.w	r3, r3, #2
 8002eae:	623b      	str	r3, [r7, #32]
 8002eb0:	6a3b      	ldr	r3, [r7, #32]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = TMC_CLK_Pin;
 8002eb2:	2320      	movs	r3, #32
 8002eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eb6:	2302      	movs	r3, #2
 8002eb8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ebe:	2303      	movs	r3, #3
 8002ec0:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002ec2:	2305      	movs	r3, #5
 8002ec4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(TMC_CLK_GPIO_Port, &GPIO_InitStruct);
 8002ec6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002eca:	4619      	mov	r1, r3
 8002ecc:	484f      	ldr	r0, [pc, #316]	@ (800300c <HAL_SPI_MspInit+0x1d0>)
 8002ece:	f000 fddf 	bl	8003a90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = TMC_MISO_Pin|TMC_MOSI_Pin;
 8002ed2:	2330      	movs	r3, #48	@ 0x30
 8002ed4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ed6:	2302      	movs	r3, #2
 8002ed8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eda:	2300      	movs	r3, #0
 8002edc:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ede:	2303      	movs	r3, #3
 8002ee0:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002ee2:	2305      	movs	r3, #5
 8002ee4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ee6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002eea:	4619      	mov	r1, r3
 8002eec:	4848      	ldr	r0, [pc, #288]	@ (8003010 <HAL_SPI_MspInit+0x1d4>)
 8002eee:	f000 fdcf 	bl	8003a90 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8002ef2:	e082      	b.n	8002ffa <HAL_SPI_MspInit+0x1be>
  else if(hspi->Instance==SPI2)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a46      	ldr	r2, [pc, #280]	@ (8003014 <HAL_SPI_MspInit+0x1d8>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d12d      	bne.n	8002f5a <HAL_SPI_MspInit+0x11e>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002efe:	2300      	movs	r3, #0
 8002f00:	61fb      	str	r3, [r7, #28]
 8002f02:	4b41      	ldr	r3, [pc, #260]	@ (8003008 <HAL_SPI_MspInit+0x1cc>)
 8002f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f06:	4a40      	ldr	r2, [pc, #256]	@ (8003008 <HAL_SPI_MspInit+0x1cc>)
 8002f08:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f0e:	4b3e      	ldr	r3, [pc, #248]	@ (8003008 <HAL_SPI_MspInit+0x1cc>)
 8002f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f16:	61fb      	str	r3, [r7, #28]
 8002f18:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	61bb      	str	r3, [r7, #24]
 8002f1e:	4b3a      	ldr	r3, [pc, #232]	@ (8003008 <HAL_SPI_MspInit+0x1cc>)
 8002f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f22:	4a39      	ldr	r2, [pc, #228]	@ (8003008 <HAL_SPI_MspInit+0x1cc>)
 8002f24:	f043 0302 	orr.w	r3, r3, #2
 8002f28:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f2a:	4b37      	ldr	r3, [pc, #220]	@ (8003008 <HAL_SPI_MspInit+0x1cc>)
 8002f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f2e:	f003 0302 	and.w	r3, r3, #2
 8002f32:	61bb      	str	r3, [r7, #24]
 8002f34:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = ADXL345_CLK_Pin|ADXL345_MISO_Pin|ADXL345_MOSI_Pin;
 8002f36:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8002f3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f3c:	2302      	movs	r3, #2
 8002f3e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f40:	2300      	movs	r3, #0
 8002f42:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f44:	2303      	movs	r3, #3
 8002f46:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002f48:	2305      	movs	r3, #5
 8002f4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f4c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002f50:	4619      	mov	r1, r3
 8002f52:	482f      	ldr	r0, [pc, #188]	@ (8003010 <HAL_SPI_MspInit+0x1d4>)
 8002f54:	f000 fd9c 	bl	8003a90 <HAL_GPIO_Init>
}
 8002f58:	e04f      	b.n	8002ffa <HAL_SPI_MspInit+0x1be>
  else if(hspi->Instance==SPI5)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a2e      	ldr	r2, [pc, #184]	@ (8003018 <HAL_SPI_MspInit+0x1dc>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d14a      	bne.n	8002ffa <HAL_SPI_MspInit+0x1be>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002f64:	2300      	movs	r3, #0
 8002f66:	617b      	str	r3, [r7, #20]
 8002f68:	4b27      	ldr	r3, [pc, #156]	@ (8003008 <HAL_SPI_MspInit+0x1cc>)
 8002f6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f6c:	4a26      	ldr	r2, [pc, #152]	@ (8003008 <HAL_SPI_MspInit+0x1cc>)
 8002f6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002f72:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f74:	4b24      	ldr	r3, [pc, #144]	@ (8003008 <HAL_SPI_MspInit+0x1cc>)
 8002f76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f78:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f7c:	617b      	str	r3, [r7, #20]
 8002f7e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f80:	2300      	movs	r3, #0
 8002f82:	613b      	str	r3, [r7, #16]
 8002f84:	4b20      	ldr	r3, [pc, #128]	@ (8003008 <HAL_SPI_MspInit+0x1cc>)
 8002f86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f88:	4a1f      	ldr	r2, [pc, #124]	@ (8003008 <HAL_SPI_MspInit+0x1cc>)
 8002f8a:	f043 0302 	orr.w	r3, r3, #2
 8002f8e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f90:	4b1d      	ldr	r3, [pc, #116]	@ (8003008 <HAL_SPI_MspInit+0x1cc>)
 8002f92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f94:	f003 0302 	and.w	r3, r3, #2
 8002f98:	613b      	str	r3, [r7, #16]
 8002f9a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	60fb      	str	r3, [r7, #12]
 8002fa0:	4b19      	ldr	r3, [pc, #100]	@ (8003008 <HAL_SPI_MspInit+0x1cc>)
 8002fa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fa4:	4a18      	ldr	r2, [pc, #96]	@ (8003008 <HAL_SPI_MspInit+0x1cc>)
 8002fa6:	f043 0301 	orr.w	r3, r3, #1
 8002faa:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fac:	4b16      	ldr	r3, [pc, #88]	@ (8003008 <HAL_SPI_MspInit+0x1cc>)
 8002fae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fb0:	f003 0301 	and.w	r3, r3, #1
 8002fb4:	60fb      	str	r3, [r7, #12]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LAN9252_SCK_Pin;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fbc:	2302      	movs	r3, #2
 8002fbe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fc4:	2303      	movs	r3, #3
 8002fc6:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 8002fc8:	2306      	movs	r3, #6
 8002fca:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(LAN9252_SCK_GPIO_Port, &GPIO_InitStruct);
 8002fcc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002fd0:	4619      	mov	r1, r3
 8002fd2:	480f      	ldr	r0, [pc, #60]	@ (8003010 <HAL_SPI_MspInit+0x1d4>)
 8002fd4:	f000 fd5c 	bl	8003a90 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LAN9252_MOSI_Pin|LAN9252_MISO_Pin;
 8002fd8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002fdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fde:	2302      	movs	r3, #2
 8002fe0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fe6:	2303      	movs	r3, #3
 8002fe8:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 8002fea:	2306      	movs	r3, #6
 8002fec:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fee:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002ff2:	4619      	mov	r1, r3
 8002ff4:	4805      	ldr	r0, [pc, #20]	@ (800300c <HAL_SPI_MspInit+0x1d0>)
 8002ff6:	f000 fd4b 	bl	8003a90 <HAL_GPIO_Init>
}
 8002ffa:	bf00      	nop
 8002ffc:	3740      	adds	r7, #64	@ 0x40
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}
 8003002:	bf00      	nop
 8003004:	40013000 	.word	0x40013000
 8003008:	40023800 	.word	0x40023800
 800300c:	40020000 	.word	0x40020000
 8003010:	40020400 	.word	0x40020400
 8003014:	40003800 	.word	0x40003800
 8003018:	40015000 	.word	0x40015000

0800301c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800301c:	b480      	push	{r7}
 800301e:	b085      	sub	sp, #20
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a0b      	ldr	r2, [pc, #44]	@ (8003058 <HAL_TIM_Base_MspInit+0x3c>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d10d      	bne.n	800304a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800302e:	2300      	movs	r3, #0
 8003030:	60fb      	str	r3, [r7, #12]
 8003032:	4b0a      	ldr	r3, [pc, #40]	@ (800305c <HAL_TIM_Base_MspInit+0x40>)
 8003034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003036:	4a09      	ldr	r2, [pc, #36]	@ (800305c <HAL_TIM_Base_MspInit+0x40>)
 8003038:	f043 0304 	orr.w	r3, r3, #4
 800303c:	6413      	str	r3, [r2, #64]	@ 0x40
 800303e:	4b07      	ldr	r3, [pc, #28]	@ (800305c <HAL_TIM_Base_MspInit+0x40>)
 8003040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003042:	f003 0304 	and.w	r3, r3, #4
 8003046:	60fb      	str	r3, [r7, #12]
 8003048:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800304a:	bf00      	nop
 800304c:	3714      	adds	r7, #20
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr
 8003056:	bf00      	nop
 8003058:	40000800 	.word	0x40000800
 800305c:	40023800 	.word	0x40023800

08003060 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003060:	b480      	push	{r7}
 8003062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003064:	bf00      	nop
 8003066:	e7fd      	b.n	8003064 <NMI_Handler+0x4>

08003068 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003068:	b480      	push	{r7}
 800306a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800306c:	bf00      	nop
 800306e:	e7fd      	b.n	800306c <HardFault_Handler+0x4>

08003070 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003070:	b480      	push	{r7}
 8003072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003074:	bf00      	nop
 8003076:	e7fd      	b.n	8003074 <MemManage_Handler+0x4>

08003078 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003078:	b480      	push	{r7}
 800307a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800307c:	bf00      	nop
 800307e:	e7fd      	b.n	800307c <BusFault_Handler+0x4>

08003080 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003080:	b480      	push	{r7}
 8003082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003084:	bf00      	nop
 8003086:	e7fd      	b.n	8003084 <UsageFault_Handler+0x4>

08003088 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003088:	b480      	push	{r7}
 800308a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800308c:	bf00      	nop
 800308e:	46bd      	mov	sp, r7
 8003090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003094:	4770      	bx	lr

08003096 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003096:	b480      	push	{r7}
 8003098:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800309a:	bf00      	nop
 800309c:	46bd      	mov	sp, r7
 800309e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a2:	4770      	bx	lr

080030a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80030a4:	b480      	push	{r7}
 80030a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80030a8:	bf00      	nop
 80030aa:	46bd      	mov	sp, r7
 80030ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b0:	4770      	bx	lr

080030b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80030b2:	b580      	push	{r7, lr}
 80030b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80030b6:	f000 fbc1 	bl	800383c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80030ba:	bf00      	nop
 80030bc:	bd80      	pop	{r7, pc}

080030be <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80030be:	b580      	push	{r7, lr}
 80030c0:	b086      	sub	sp, #24
 80030c2:	af00      	add	r7, sp, #0
 80030c4:	60f8      	str	r0, [r7, #12]
 80030c6:	60b9      	str	r1, [r7, #8]
 80030c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030ca:	2300      	movs	r3, #0
 80030cc:	617b      	str	r3, [r7, #20]
 80030ce:	e00a      	b.n	80030e6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80030d0:	f3af 8000 	nop.w
 80030d4:	4601      	mov	r1, r0
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	1c5a      	adds	r2, r3, #1
 80030da:	60ba      	str	r2, [r7, #8]
 80030dc:	b2ca      	uxtb	r2, r1
 80030de:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	3301      	adds	r3, #1
 80030e4:	617b      	str	r3, [r7, #20]
 80030e6:	697a      	ldr	r2, [r7, #20]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	429a      	cmp	r2, r3
 80030ec:	dbf0      	blt.n	80030d0 <_read+0x12>
  }

  return len;
 80030ee:	687b      	ldr	r3, [r7, #4]
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	3718      	adds	r7, #24
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}

080030f8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b086      	sub	sp, #24
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	60f8      	str	r0, [r7, #12]
 8003100:	60b9      	str	r1, [r7, #8]
 8003102:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003104:	2300      	movs	r3, #0
 8003106:	617b      	str	r3, [r7, #20]
 8003108:	e009      	b.n	800311e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	1c5a      	adds	r2, r3, #1
 800310e:	60ba      	str	r2, [r7, #8]
 8003110:	781b      	ldrb	r3, [r3, #0]
 8003112:	4618      	mov	r0, r3
 8003114:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	3301      	adds	r3, #1
 800311c:	617b      	str	r3, [r7, #20]
 800311e:	697a      	ldr	r2, [r7, #20]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	429a      	cmp	r2, r3
 8003124:	dbf1      	blt.n	800310a <_write+0x12>
  }
  return len;
 8003126:	687b      	ldr	r3, [r7, #4]
}
 8003128:	4618      	mov	r0, r3
 800312a:	3718      	adds	r7, #24
 800312c:	46bd      	mov	sp, r7
 800312e:	bd80      	pop	{r7, pc}

08003130 <_close>:

int _close(int file)
{
 8003130:	b480      	push	{r7}
 8003132:	b083      	sub	sp, #12
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003138:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800313c:	4618      	mov	r0, r3
 800313e:	370c      	adds	r7, #12
 8003140:	46bd      	mov	sp, r7
 8003142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003146:	4770      	bx	lr

08003148 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003148:	b480      	push	{r7}
 800314a:	b083      	sub	sp, #12
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
 8003150:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003158:	605a      	str	r2, [r3, #4]
  return 0;
 800315a:	2300      	movs	r3, #0
}
 800315c:	4618      	mov	r0, r3
 800315e:	370c      	adds	r7, #12
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr

08003168 <_isatty>:

int _isatty(int file)
{
 8003168:	b480      	push	{r7}
 800316a:	b083      	sub	sp, #12
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003170:	2301      	movs	r3, #1
}
 8003172:	4618      	mov	r0, r3
 8003174:	370c      	adds	r7, #12
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr

0800317e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800317e:	b480      	push	{r7}
 8003180:	b085      	sub	sp, #20
 8003182:	af00      	add	r7, sp, #0
 8003184:	60f8      	str	r0, [r7, #12]
 8003186:	60b9      	str	r1, [r7, #8]
 8003188:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800318a:	2300      	movs	r3, #0
}
 800318c:	4618      	mov	r0, r3
 800318e:	3714      	adds	r7, #20
 8003190:	46bd      	mov	sp, r7
 8003192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003196:	4770      	bx	lr

08003198 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b086      	sub	sp, #24
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80031a0:	4a14      	ldr	r2, [pc, #80]	@ (80031f4 <_sbrk+0x5c>)
 80031a2:	4b15      	ldr	r3, [pc, #84]	@ (80031f8 <_sbrk+0x60>)
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80031a8:	697b      	ldr	r3, [r7, #20]
 80031aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80031ac:	4b13      	ldr	r3, [pc, #76]	@ (80031fc <_sbrk+0x64>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d102      	bne.n	80031ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80031b4:	4b11      	ldr	r3, [pc, #68]	@ (80031fc <_sbrk+0x64>)
 80031b6:	4a12      	ldr	r2, [pc, #72]	@ (8003200 <_sbrk+0x68>)
 80031b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80031ba:	4b10      	ldr	r3, [pc, #64]	@ (80031fc <_sbrk+0x64>)
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	4413      	add	r3, r2
 80031c2:	693a      	ldr	r2, [r7, #16]
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d207      	bcs.n	80031d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80031c8:	f004 f8b2 	bl	8007330 <__errno>
 80031cc:	4603      	mov	r3, r0
 80031ce:	220c      	movs	r2, #12
 80031d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80031d2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80031d6:	e009      	b.n	80031ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80031d8:	4b08      	ldr	r3, [pc, #32]	@ (80031fc <_sbrk+0x64>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80031de:	4b07      	ldr	r3, [pc, #28]	@ (80031fc <_sbrk+0x64>)
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4413      	add	r3, r2
 80031e6:	4a05      	ldr	r2, [pc, #20]	@ (80031fc <_sbrk+0x64>)
 80031e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80031ea:	68fb      	ldr	r3, [r7, #12]
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	3718      	adds	r7, #24
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}
 80031f4:	20020000 	.word	0x20020000
 80031f8:	00000400 	.word	0x00000400
 80031fc:	200003b4 	.word	0x200003b4
 8003200:	20000508 	.word	0x20000508

08003204 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003204:	b480      	push	{r7}
 8003206:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003208:	4b06      	ldr	r3, [pc, #24]	@ (8003224 <SystemInit+0x20>)
 800320a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800320e:	4a05      	ldr	r2, [pc, #20]	@ (8003224 <SystemInit+0x20>)
 8003210:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003214:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003218:	bf00      	nop
 800321a:	46bd      	mov	sp, r7
 800321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003220:	4770      	bx	lr
 8003222:	bf00      	nop
 8003224:	e000ed00 	.word	0xe000ed00

08003228 <setWrongCommandFlag>:
		setIncrementalTargetPosition(tmc4671_controller, -STOP_TOLERANCE_DECODER_COUNT);
	}
}

//---------------------------------------------------------------------------------------------------------
void setWrongCommandFlag(TMC4671_Controller *tmc4671_controller, bool is_wrong){
 8003228:	b480      	push	{r7}
 800322a:	b083      	sub	sp, #12
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
 8003230:	460b      	mov	r3, r1
 8003232:	70fb      	strb	r3, [r7, #3]
	tmc4671_controller->tmc_flags.wrong_command = is_wrong;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	78fa      	ldrb	r2, [r7, #3]
 8003238:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
}
 800323c:	bf00      	nop
 800323e:	370c      	adds	r7, #12
 8003240:	46bd      	mov	sp, r7
 8003242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003246:	4770      	bx	lr

08003248 <getEventStatusWord>:
//---------------------------------------------------------------------------------------------------------
TMCStatusFlags getEventStatus(TMC4671_Controller *tmc4671_controller){
	return tmc4671_controller->tmc_flags;
}

uint16_t getEventStatusWord(TMC4671_Controller *tmc4671_controller, PcapErrorStatus *Pcap_status) {
 8003248:	b480      	push	{r7}
 800324a:	b085      	sub	sp, #20
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
 8003250:	6039      	str	r1, [r7, #0]
	uint16_t status_word = 0;
 8003252:	2300      	movs	r3, #0
 8003254:	81fb      	strh	r3, [r7, #14]

	switch(tmc4671_controller->tmc_flags.limits){
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800325c:	2b04      	cmp	r3, #4
 800325e:	d821      	bhi.n	80032a4 <getEventStatusWord+0x5c>
 8003260:	a201      	add	r2, pc, #4	@ (adr r2, 8003268 <getEventStatusWord+0x20>)
 8003262:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003266:	bf00      	nop
 8003268:	080032a5 	.word	0x080032a5
 800326c:	0800329b 	.word	0x0800329b
 8003270:	08003291 	.word	0x08003291
 8003274:	08003287 	.word	0x08003287
 8003278:	0800327d 	.word	0x0800327d
	case NO_LIMIT:
		break;

	case HARD_POSITIVE:
		status_word |= 0x0001 << 0;
 800327c:	89fb      	ldrh	r3, [r7, #14]
 800327e:	f043 0301 	orr.w	r3, r3, #1
 8003282:	81fb      	strh	r3, [r7, #14]
		break;
 8003284:	e00e      	b.n	80032a4 <getEventStatusWord+0x5c>

	case HARD_NEGATIVE:
		status_word |= 0x0001 << 1;
 8003286:	89fb      	ldrh	r3, [r7, #14]
 8003288:	f043 0302 	orr.w	r3, r3, #2
 800328c:	81fb      	strh	r3, [r7, #14]
		break;
 800328e:	e009      	b.n	80032a4 <getEventStatusWord+0x5c>

	case SOFT_POSITIVE:
		status_word |= 0x0001 << 2;
 8003290:	89fb      	ldrh	r3, [r7, #14]
 8003292:	f043 0304 	orr.w	r3, r3, #4
 8003296:	81fb      	strh	r3, [r7, #14]
		break;
 8003298:	e004      	b.n	80032a4 <getEventStatusWord+0x5c>

	case SOFT_NEGATIVE:
		status_word |= 0x0001 << 3;
 800329a:	89fb      	ldrh	r3, [r7, #14]
 800329c:	f043 0308 	orr.w	r3, r3, #8
 80032a0:	81fb      	strh	r3, [r7, #14]
		break;
 80032a2:	bf00      	nop
	}

	if(tmc4671_controller->tmc_flags.target_reached){
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	f893 3057 	ldrb.w	r3, [r3, #87]	@ 0x57
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d003      	beq.n	80032b6 <getEventStatusWord+0x6e>
		status_word |= 0x0001 << 4;
 80032ae:	89fb      	ldrh	r3, [r7, #14]
 80032b0:	f043 0310 	orr.w	r3, r3, #16
 80032b4:	81fb      	strh	r3, [r7, #14]
	}

	if(tmc4671_controller->tmc_flags.homing_done){
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d003      	beq.n	80032c8 <getEventStatusWord+0x80>
		status_word |= 0x0001 << 5;
 80032c0:	89fb      	ldrh	r3, [r7, #14]
 80032c2:	f043 0320 	orr.w	r3, r3, #32
 80032c6:	81fb      	strh	r3, [r7, #14]
	}

	if(tmc4671_controller->tmc_flags.servo_enable){
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d003      	beq.n	80032da <getEventStatusWord+0x92>
		status_word |= 0x0001 << 6;
 80032d2:	89fb      	ldrh	r3, [r7, #14]
 80032d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80032d8:	81fb      	strh	r3, [r7, #14]
	}

	if(tmc4671_controller->tmc_flags.servo_ready){
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d003      	beq.n	80032ec <getEventStatusWord+0xa4>
		status_word |= 0x0001 << 7;
 80032e4:	89fb      	ldrh	r3, [r7, #14]
 80032e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80032ea:	81fb      	strh	r3, [r7, #14]
	}

	switch(tmc4671_controller->tmc_flags.faults){
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80032f2:	2b04      	cmp	r3, #4
 80032f4:	d820      	bhi.n	8003338 <getEventStatusWord+0xf0>
 80032f6:	a201      	add	r2, pc, #4	@ (adr r2, 80032fc <getEventStatusWord+0xb4>)
 80032f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032fc:	08003339 	.word	0x08003339
 8003300:	0800332f 	.word	0x0800332f
 8003304:	08003325 	.word	0x08003325
 8003308:	0800331b 	.word	0x0800331b
 800330c:	08003311 	.word	0x08003311
	case NO_FAULT:
		break;

	case SHORT_CIRCUIT:
		status_word |= 0x0001 << 8;
 8003310:	89fb      	ldrh	r3, [r7, #14]
 8003312:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003316:	81fb      	strh	r3, [r7, #14]
		break;
 8003318:	e00e      	b.n	8003338 <getEventStatusWord+0xf0>

	case UNDER_VOLTAGE:
		status_word |= 0x0001 << 9;
 800331a:	89fb      	ldrh	r3, [r7, #14]
 800331c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003320:	81fb      	strh	r3, [r7, #14]
		break;
 8003322:	e009      	b.n	8003338 <getEventStatusWord+0xf0>

	case OVER_TEMPERATURE:
		status_word |= 0x0001 << 10;
 8003324:	89fb      	ldrh	r3, [r7, #14]
 8003326:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800332a:	81fb      	strh	r3, [r7, #14]
		break;
 800332c:	e004      	b.n	8003338 <getEventStatusWord+0xf0>

	case UNKNOWN:
		status_word |= 0x0001 << 11;
 800332e:	89fb      	ldrh	r3, [r7, #14]
 8003330:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003334:	81fb      	strh	r3, [r7, #14]
		break;
 8003336:	bf00      	nop
	}

	if(tmc4671_controller->tmc_flags.wrong_command){
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	f893 305a 	ldrb.w	r3, [r3, #90]	@ 0x5a
 800333e:	2b00      	cmp	r3, #0
 8003340:	d003      	beq.n	800334a <getEventStatusWord+0x102>
		status_word |= 0x0001 << 12;
 8003342:	89fb      	ldrh	r3, [r7, #14]
 8003344:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003348:	81fb      	strh	r3, [r7, #14]
	}

	switch (*Pcap_status) {
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	781b      	ldrb	r3, [r3, #0]
 800334e:	2b02      	cmp	r3, #2
 8003350:	d00a      	beq.n	8003368 <getEventStatusWord+0x120>
 8003352:	2b02      	cmp	r3, #2
 8003354:	dc0e      	bgt.n	8003374 <getEventStatusWord+0x12c>
 8003356:	2b00      	cmp	r3, #0
 8003358:	d00b      	beq.n	8003372 <getEventStatusWord+0x12a>
 800335a:	2b01      	cmp	r3, #1
 800335c:	d10a      	bne.n	8003374 <getEventStatusWord+0x12c>
	case PCAP_NO_ERROR:
		break;

	case PCAP_COMM_ERROR:
		status_word |= 0x0001 << 13;
 800335e:	89fb      	ldrh	r3, [r7, #14]
 8003360:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003364:	81fb      	strh	r3, [r7, #14]
		break;
 8003366:	e005      	b.n	8003374 <getEventStatusWord+0x12c>

	case PCAP_TIP_TOUCH_ERROR:
		status_word |= 0x0001 << 14;
 8003368:	89fb      	ldrh	r3, [r7, #14]
 800336a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800336e:	81fb      	strh	r3, [r7, #14]
		break;
 8003370:	e000      	b.n	8003374 <getEventStatusWord+0x12c>
		break;
 8003372:	bf00      	nop
	}

	return status_word;
 8003374:	89fb      	ldrh	r3, [r7, #14]
}
 8003376:	4618      	mov	r0, r3
 8003378:	3714      	adds	r7, #20
 800337a:	46bd      	mov	sp, r7
 800337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003380:	4770      	bx	lr
 8003382:	bf00      	nop

08003384 <getEncoderResolution>:

	uint32_t abn_decoder_ppr = round((1000*TOTAL_MAPPED_TRAVEL_MICRONS)/resolution_nanometers);
	write_register_tmc4671(TMC4671_ABN_DECODER_PPR, abn_decoder_ppr);
}

uint32_t getEncoderResolution(TMC4671_Controller *tmc4671_controller){
 8003384:	b480      	push	{r7}
 8003386:	b083      	sub	sp, #12
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
	return tmc4671_controller->tmc_parameters.encoder_resolution;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	68db      	ldr	r3, [r3, #12]
}
 8003390:	4618      	mov	r0, r3
 8003392:	370c      	adds	r7, #12
 8003394:	46bd      	mov	sp, r7
 8003396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339a:	4770      	bx	lr

0800339c <getEncoderDirection>:
	encoder_dir &= 0x00000001;
	uint32_t abn_decoder_mode = SET_ABN_DECODER_MODE | (encoder_dir << 12);
	write_register_tmc4671(TMC4671_ABN_DECODER_MODE, abn_decoder_mode);
}

bool getEncoderDirection(TMC4671_Controller *tmc4671_controller){
 800339c:	b480      	push	{r7}
 800339e:	b083      	sub	sp, #12
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
	if(tmc4671_controller->tmc_parameters.encoder_direction == 1){
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	691b      	ldr	r3, [r3, #16]
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d101      	bne.n	80033b0 <getEncoderDirection+0x14>
		return true;
 80033ac:	2301      	movs	r3, #1
 80033ae:	e000      	b.n	80033b2 <getEncoderDirection+0x16>
	}else{
		return false;
 80033b0:	2300      	movs	r3, #0
	}
}
 80033b2:	4618      	mov	r0, r3
 80033b4:	370c      	adds	r7, #12
 80033b6:	46bd      	mov	sp, r7
 80033b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033bc:	4770      	bx	lr

080033be <getCoilCurrent>:
//---------------------------------------------------------------------------------------------------------

uint32_t getCoilCurrent(TMC4671_Controller *tmc4671_controller){
 80033be:	b480      	push	{r7}
 80033c0:	b083      	sub	sp, #12
 80033c2:	af00      	add	r7, sp, #0
 80033c4:	6078      	str	r0, [r7, #4]
	return tmc4671_controller->motor_current;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	689b      	ldr	r3, [r3, #8]
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	370c      	adds	r7, #12
 80033ce:	46bd      	mov	sp, r7
 80033d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d4:	4770      	bx	lr

080033d6 <getCurrentLimitHoming>:

void setCurrentLimitHoming(TMC4671_Controller *tmc4671_controller, uint32_t current_limit){
	tmc4671_controller->tmc_parameters.current_limit_homing = current_limit;
}

uint32_t getCurrentLimitHoming(TMC4671_Controller *tmc4671_controller){
 80033d6:	b480      	push	{r7}
 80033d8:	b083      	sub	sp, #12
 80033da:	af00      	add	r7, sp, #0
 80033dc:	6078      	str	r0, [r7, #4]
	return tmc4671_controller->tmc_parameters.current_limit_homing;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	370c      	adds	r7, #12
 80033e6:	46bd      	mov	sp, r7
 80033e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ec:	4770      	bx	lr

080033ee <getCurrentLimitServo>:

void setCurrentLimitServo(TMC4671_Controller *tmc4671_controller, uint32_t current_limit){
	tmc4671_controller->tmc_parameters.current_limit_servo = current_limit;
}

uint32_t getCurrentLimitServo(TMC4671_Controller *tmc4671_controller){
 80033ee:	b480      	push	{r7}
 80033f0:	b083      	sub	sp, #12
 80033f2:	af00      	add	r7, sp, #0
 80033f4:	6078      	str	r0, [r7, #4]
	return tmc4671_controller->tmc_parameters.current_limit_servo;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	370c      	adds	r7, #12
 80033fe:	46bd      	mov	sp, r7
 8003400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003404:	4770      	bx	lr

08003406 <getVoltageLimitHoming>:

void setVoltageLimitHoming(TMC4671_Controller *tmc4671_controller, uint32_t voltage_limit){
	tmc4671_controller->tmc_parameters.voltage_limit_homing = voltage_limit;
}

uint32_t getVoltageLimitHoming(TMC4671_Controller *tmc4671_controller){
 8003406:	b480      	push	{r7}
 8003408:	b083      	sub	sp, #12
 800340a:	af00      	add	r7, sp, #0
 800340c:	6078      	str	r0, [r7, #4]
	return tmc4671_controller->tmc_parameters.voltage_limit_homing;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
}
 8003412:	4618      	mov	r0, r3
 8003414:	370c      	adds	r7, #12
 8003416:	46bd      	mov	sp, r7
 8003418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341c:	4770      	bx	lr

0800341e <getVelocityLimitServo>:
void setVelocityLimitServo(TMC4671_Controller *tmc4671_controller, uint32_t velocity_limit){
	tmc4671_controller->tmc_parameters.velocity_limit_servo = velocity_limit;
	write_register_tmc4671(TMC4671_PID_VELOCITY_LIMIT, velocity_limit);
}

uint32_t getVelocityLimitServo(TMC4671_Controller *tmc4671_controller){
 800341e:	b480      	push	{r7}
 8003420:	b083      	sub	sp, #12
 8003422:	af00      	add	r7, sp, #0
 8003424:	6078      	str	r0, [r7, #4]
	return tmc4671_controller->tmc_parameters.velocity_limit_servo;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
}
 800342a:	4618      	mov	r0, r3
 800342c:	370c      	adds	r7, #12
 800342e:	46bd      	mov	sp, r7
 8003430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003434:	4770      	bx	lr

08003436 <getTorqueLimitServo>:
void setTorqueLimitServo(TMC4671_Controller *tmc4671_controller, uint32_t torque_limit){
	tmc4671_controller->tmc_parameters.torque_limit_servo = torque_limit;
	write_register_tmc4671(TMC4671_PID_TORQUE_FLUX_LIMITS, torque_limit);
}

uint32_t getTorqueLimitServo(TMC4671_Controller *tmc4671_controller){
 8003436:	b480      	push	{r7}
 8003438:	b083      	sub	sp, #12
 800343a:	af00      	add	r7, sp, #0
 800343c:	6078      	str	r0, [r7, #4]
	return tmc4671_controller->tmc_parameters.torque_limit_servo;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
}
 8003442:	4618      	mov	r0, r3
 8003444:	370c      	adds	r7, #12
 8003446:	46bd      	mov	sp, r7
 8003448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344c:	4770      	bx	lr
	...

08003450 <getSoftPositiveLimit>:
void setSoftPositiveLimit(TMC4671_Controller *tmc4671_controller, int32_t limit_microns){
	tmc4671_controller->tmc_parameters.soft_limit_positive = (int32_t)(limit_microns*(TOTAL_DECODER_REGISTER_COUNT/TOTAL_MAPPED_TRAVEL_MICRONS)) + tmc4671_controller->tmc_parameters.encoder_zero_offset;
	write_register_tmc4671(TMC4671_PID_POSITION_LIMIT_HIGH, tmc4671_controller->tmc_parameters.soft_limit_positive);
}

int32_t getSoftPositiveLimit(TMC4671_Controller *tmc4671_controller){
 8003450:	b580      	push	{r7, lr}
 8003452:	b084      	sub	sp, #16
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
	int32_t pos_limit = (tmc4671_controller->tmc_parameters.soft_limit_positive - tmc4671_controller->tmc_parameters.encoder_zero_offset);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	699a      	ldr	r2, [r3, #24]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	695b      	ldr	r3, [r3, #20]
 8003460:	1ad3      	subs	r3, r2, r3
 8003462:	60fb      	str	r3, [r7, #12]
	pos_limit = (int32_t)((pos_limit*TOTAL_MAPPED_TRAVEL_MICRONS)/TOTAL_DECODER_REGISTER_COUNT);
 8003464:	68f8      	ldr	r0, [r7, #12]
 8003466:	f7fd f85d 	bl	8000524 <__aeabi_i2d>
 800346a:	a30e      	add	r3, pc, #56	@ (adr r3, 80034a4 <getSoftPositiveLimit+0x54>)
 800346c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003470:	f7fd f8c2 	bl	80005f8 <__aeabi_dmul>
 8003474:	4602      	mov	r2, r0
 8003476:	460b      	mov	r3, r1
 8003478:	4610      	mov	r0, r2
 800347a:	4619      	mov	r1, r3
 800347c:	f04f 0200 	mov.w	r2, #0
 8003480:	4b07      	ldr	r3, [pc, #28]	@ (80034a0 <getSoftPositiveLimit+0x50>)
 8003482:	f7fd f9e3 	bl	800084c <__aeabi_ddiv>
 8003486:	4602      	mov	r2, r0
 8003488:	460b      	mov	r3, r1
 800348a:	4610      	mov	r0, r2
 800348c:	4619      	mov	r1, r3
 800348e:	f7fd fac5 	bl	8000a1c <__aeabi_d2iz>
 8003492:	4603      	mov	r3, r0
 8003494:	60fb      	str	r3, [r7, #12]
	return pos_limit;
 8003496:	68fb      	ldr	r3, [r7, #12]
}
 8003498:	4618      	mov	r0, r3
 800349a:	3710      	adds	r7, #16
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}
 80034a0:	40f00000 	.word	0x40f00000
 80034a4:	00000000 	.word	0x00000000
 80034a8:	40d38800 	.word	0x40d38800
 80034ac:	00000000 	.word	0x00000000

080034b0 <getSoftNegativeLimit>:
void setSoftNegativeLimit(TMC4671_Controller *tmc4671_controller, int32_t limit_microns){
	tmc4671_controller->tmc_parameters.soft_limit_negative = (int32_t)(limit_microns*(TOTAL_DECODER_REGISTER_COUNT/TOTAL_MAPPED_TRAVEL_MICRONS)) + tmc4671_controller->tmc_parameters.encoder_zero_offset;
	write_register_tmc4671(TMC4671_PID_POSITION_LIMIT_LOW, tmc4671_controller->tmc_parameters.soft_limit_negative);
}

int32_t getSoftNegativeLimit(TMC4671_Controller *tmc4671_controller){
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b084      	sub	sp, #16
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
	int32_t neg_limit = (tmc4671_controller->tmc_parameters.soft_limit_negative - tmc4671_controller->tmc_parameters.encoder_zero_offset);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	69da      	ldr	r2, [r3, #28]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	695b      	ldr	r3, [r3, #20]
 80034c0:	1ad3      	subs	r3, r2, r3
 80034c2:	60fb      	str	r3, [r7, #12]
	neg_limit = (int32_t)((neg_limit*TOTAL_MAPPED_TRAVEL_MICRONS)/TOTAL_DECODER_REGISTER_COUNT);
 80034c4:	68f8      	ldr	r0, [r7, #12]
 80034c6:	f7fd f82d 	bl	8000524 <__aeabi_i2d>
 80034ca:	a30e      	add	r3, pc, #56	@ (adr r3, 8003504 <getSoftNegativeLimit+0x54>)
 80034cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034d0:	f7fd f892 	bl	80005f8 <__aeabi_dmul>
 80034d4:	4602      	mov	r2, r0
 80034d6:	460b      	mov	r3, r1
 80034d8:	4610      	mov	r0, r2
 80034da:	4619      	mov	r1, r3
 80034dc:	f04f 0200 	mov.w	r2, #0
 80034e0:	4b07      	ldr	r3, [pc, #28]	@ (8003500 <getSoftNegativeLimit+0x50>)
 80034e2:	f7fd f9b3 	bl	800084c <__aeabi_ddiv>
 80034e6:	4602      	mov	r2, r0
 80034e8:	460b      	mov	r3, r1
 80034ea:	4610      	mov	r0, r2
 80034ec:	4619      	mov	r1, r3
 80034ee:	f7fd fa95 	bl	8000a1c <__aeabi_d2iz>
 80034f2:	4603      	mov	r3, r0
 80034f4:	60fb      	str	r3, [r7, #12]
	return neg_limit;
 80034f6:	68fb      	ldr	r3, [r7, #12]
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3710      	adds	r7, #16
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	40f00000 	.word	0x40f00000
 8003504:	00000000 	.word	0x00000000
 8003508:	40d38800 	.word	0x40d38800
 800350c:	00000000 	.word	0x00000000

08003510 <getZeroOffset>:

void setZeroOffset(TMC4671_Controller *tmc4671_controller, int32_t offset_microns){
	tmc4671_controller->tmc_parameters.encoder_zero_offset = (int32_t)(offset_microns * (TOTAL_DECODER_REGISTER_COUNT/TOTAL_MAPPED_TRAVEL_MICRONS));
}

int32_t getZeroOffset(TMC4671_Controller *tmc4671_controller){
 8003510:	b580      	push	{r7, lr}
 8003512:	b084      	sub	sp, #16
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
	int32_t offset_microns = tmc4671_controller->tmc_parameters.encoder_zero_offset;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	695b      	ldr	r3, [r3, #20]
 800351c:	60fb      	str	r3, [r7, #12]
	offset_microns = (int32_t)((offset_microns*TOTAL_MAPPED_TRAVEL_MICRONS)/TOTAL_DECODER_REGISTER_COUNT);
 800351e:	68f8      	ldr	r0, [r7, #12]
 8003520:	f7fd f800 	bl	8000524 <__aeabi_i2d>
 8003524:	a30f      	add	r3, pc, #60	@ (adr r3, 8003564 <getZeroOffset+0x54>)
 8003526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800352a:	f7fd f865 	bl	80005f8 <__aeabi_dmul>
 800352e:	4602      	mov	r2, r0
 8003530:	460b      	mov	r3, r1
 8003532:	4610      	mov	r0, r2
 8003534:	4619      	mov	r1, r3
 8003536:	f04f 0200 	mov.w	r2, #0
 800353a:	4b09      	ldr	r3, [pc, #36]	@ (8003560 <getZeroOffset+0x50>)
 800353c:	f7fd f986 	bl	800084c <__aeabi_ddiv>
 8003540:	4602      	mov	r2, r0
 8003542:	460b      	mov	r3, r1
 8003544:	4610      	mov	r0, r2
 8003546:	4619      	mov	r1, r3
 8003548:	f7fd fa68 	bl	8000a1c <__aeabi_d2iz>
 800354c:	4603      	mov	r3, r0
 800354e:	60fb      	str	r3, [r7, #12]
	return offset_microns;
 8003550:	68fb      	ldr	r3, [r7, #12]
}
 8003552:	4618      	mov	r0, r3
 8003554:	3710      	adds	r7, #16
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	f3af 8000 	nop.w
 8003560:	40f00000 	.word	0x40f00000
 8003564:	00000000 	.word	0x00000000
 8003568:	40d38800 	.word	0x40d38800
 800356c:	00000000 	.word	0x00000000

08003570 <getActualPosition>:
//---------------------------------------------------------------------------------------------------------

int32_t getActualPosition(TMC4671_Controller *tmc4671_controller){
 8003570:	b580      	push	{r7, lr}
 8003572:	b084      	sub	sp, #16
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
	int32_t actual_microns = (tmc4671_controller->current_position - tmc4671_controller->tmc_parameters.encoder_zero_offset);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	695b      	ldr	r3, [r3, #20]
 8003580:	1ad3      	subs	r3, r2, r3
 8003582:	60fb      	str	r3, [r7, #12]
	actual_microns = (int32_t)((actual_microns*TOTAL_MAPPED_TRAVEL_MICRONS)/TOTAL_DECODER_REGISTER_COUNT);
 8003584:	68f8      	ldr	r0, [r7, #12]
 8003586:	f7fc ffcd 	bl	8000524 <__aeabi_i2d>
 800358a:	a30e      	add	r3, pc, #56	@ (adr r3, 80035c4 <getActualPosition+0x54>)
 800358c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003590:	f7fd f832 	bl	80005f8 <__aeabi_dmul>
 8003594:	4602      	mov	r2, r0
 8003596:	460b      	mov	r3, r1
 8003598:	4610      	mov	r0, r2
 800359a:	4619      	mov	r1, r3
 800359c:	f04f 0200 	mov.w	r2, #0
 80035a0:	4b07      	ldr	r3, [pc, #28]	@ (80035c0 <getActualPosition+0x50>)
 80035a2:	f7fd f953 	bl	800084c <__aeabi_ddiv>
 80035a6:	4602      	mov	r2, r0
 80035a8:	460b      	mov	r3, r1
 80035aa:	4610      	mov	r0, r2
 80035ac:	4619      	mov	r1, r3
 80035ae:	f7fd fa35 	bl	8000a1c <__aeabi_d2iz>
 80035b2:	4603      	mov	r3, r0
 80035b4:	60fb      	str	r3, [r7, #12]
	return actual_microns;
 80035b6:	68fb      	ldr	r3, [r7, #12]
}
 80035b8:	4618      	mov	r0, r3
 80035ba:	3710      	adds	r7, #16
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}
 80035c0:	40f00000 	.word	0x40f00000
 80035c4:	00000000 	.word	0x00000000
 80035c8:	40d38800 	.word	0x40d38800
 80035cc:	00000000 	.word	0x00000000

080035d0 <getTargetPosition>:
void setIncrementalTargetPosition(TMC4671_Controller *tmc4671_controller, int32_t target_microns){
	int32_t current_microns = getActualPosition(tmc4671_controller);
	setAbsoluteTargetPosition(tmc4671_controller, current_microns + target_microns);
}

int32_t getTargetPosition(TMC4671_Controller *tmc4671_controller){
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b084      	sub	sp, #16
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
	int32_t target_pos = (tmc4671_controller->target_position - tmc4671_controller->tmc_parameters.encoder_zero_offset);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	685a      	ldr	r2, [r3, #4]
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	695b      	ldr	r3, [r3, #20]
 80035e0:	1ad3      	subs	r3, r2, r3
 80035e2:	60fb      	str	r3, [r7, #12]
	target_pos = (int32_t)((target_pos*TOTAL_MAPPED_TRAVEL_MICRONS)/TOTAL_DECODER_REGISTER_COUNT);
 80035e4:	68f8      	ldr	r0, [r7, #12]
 80035e6:	f7fc ff9d 	bl	8000524 <__aeabi_i2d>
 80035ea:	a30e      	add	r3, pc, #56	@ (adr r3, 8003624 <getTargetPosition+0x54>)
 80035ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035f0:	f7fd f802 	bl	80005f8 <__aeabi_dmul>
 80035f4:	4602      	mov	r2, r0
 80035f6:	460b      	mov	r3, r1
 80035f8:	4610      	mov	r0, r2
 80035fa:	4619      	mov	r1, r3
 80035fc:	f04f 0200 	mov.w	r2, #0
 8003600:	4b07      	ldr	r3, [pc, #28]	@ (8003620 <getTargetPosition+0x50>)
 8003602:	f7fd f923 	bl	800084c <__aeabi_ddiv>
 8003606:	4602      	mov	r2, r0
 8003608:	460b      	mov	r3, r1
 800360a:	4610      	mov	r0, r2
 800360c:	4619      	mov	r1, r3
 800360e:	f7fd fa05 	bl	8000a1c <__aeabi_d2iz>
 8003612:	4603      	mov	r3, r0
 8003614:	60fb      	str	r3, [r7, #12]
	return target_pos;
 8003616:	68fb      	ldr	r3, [r7, #12]
}
 8003618:	4618      	mov	r0, r3
 800361a:	3710      	adds	r7, #16
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}
 8003620:	40f00000 	.word	0x40f00000
 8003624:	00000000 	.word	0x00000000
 8003628:	40d38800 	.word	0x40d38800
 800362c:	00000000 	.word	0x00000000

08003630 <getMaxPositionError>:

void setMaxPositionError(TMC4671_Controller *tmc4671_controller, uint32_t error_microns){
	tmc4671_controller->tmc_parameters.position_error_limit = (uint32_t)(error_microns * (TOTAL_DECODER_REGISTER_COUNT/TOTAL_MAPPED_TRAVEL_MICRONS));
}

uint32_t getMaxPositionError(TMC4671_Controller *tmc4671_controller){
 8003630:	b580      	push	{r7, lr}
 8003632:	b084      	sub	sp, #16
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
	uint32_t error_microns = tmc4671_controller->tmc_parameters.position_error_limit;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6a1b      	ldr	r3, [r3, #32]
 800363c:	60fb      	str	r3, [r7, #12]
	error_microns = (uint32_t)((error_microns*TOTAL_MAPPED_TRAVEL_MICRONS)/TOTAL_DECODER_REGISTER_COUNT);
 800363e:	68f8      	ldr	r0, [r7, #12]
 8003640:	f7fc ff60 	bl	8000504 <__aeabi_ui2d>
 8003644:	a30f      	add	r3, pc, #60	@ (adr r3, 8003684 <getMaxPositionError+0x54>)
 8003646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800364a:	f7fc ffd5 	bl	80005f8 <__aeabi_dmul>
 800364e:	4602      	mov	r2, r0
 8003650:	460b      	mov	r3, r1
 8003652:	4610      	mov	r0, r2
 8003654:	4619      	mov	r1, r3
 8003656:	f04f 0200 	mov.w	r2, #0
 800365a:	4b09      	ldr	r3, [pc, #36]	@ (8003680 <getMaxPositionError+0x50>)
 800365c:	f7fd f8f6 	bl	800084c <__aeabi_ddiv>
 8003660:	4602      	mov	r2, r0
 8003662:	460b      	mov	r3, r1
 8003664:	4610      	mov	r0, r2
 8003666:	4619      	mov	r1, r3
 8003668:	f7fd fa00 	bl	8000a6c <__aeabi_d2uiz>
 800366c:	4603      	mov	r3, r0
 800366e:	60fb      	str	r3, [r7, #12]
	return error_microns;
 8003670:	68fb      	ldr	r3, [r7, #12]
}
 8003672:	4618      	mov	r0, r3
 8003674:	3710      	adds	r7, #16
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	f3af 8000 	nop.w
 8003680:	40f00000 	.word	0x40f00000
 8003684:	00000000 	.word	0x00000000
 8003688:	40d38800 	.word	0x40d38800

0800368c <getCurrentGainP>:
	uint32_t pid_torque_P_torque_I = (P_gain << 16) | I_gain;
	write_register_tmc4671(TMC4671_PID_TORQUE_P_TORQUE_I, pid_torque_P_torque_I);
	write_register_tmc4671(TMC4671_PID_FLUX_P_FLUX_I, pid_torque_P_torque_I);
}

uint32_t getCurrentGainP(TMC4671_Controller *tmc4671_controller){
 800368c:	b480      	push	{r7}
 800368e:	b083      	sub	sp, #12
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
	return tmc4671_controller->tmc_parameters.current_P_gain;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8003698:	4618      	mov	r0, r3
 800369a:	370c      	adds	r7, #12
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr

080036a4 <getCurrentGainI>:
	uint32_t pid_torque_P_torque_I = (P_gain << 16) | I_gain;
	write_register_tmc4671(TMC4671_PID_TORQUE_P_TORQUE_I, pid_torque_P_torque_I);
	write_register_tmc4671(TMC4671_PID_FLUX_P_FLUX_I, pid_torque_P_torque_I);
}

uint32_t getCurrentGainI(TMC4671_Controller *tmc4671_controller){
 80036a4:	b480      	push	{r7}
 80036a6:	b083      	sub	sp, #12
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
	return tmc4671_controller->tmc_parameters.current_I_gain;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	370c      	adds	r7, #12
 80036b4:	46bd      	mov	sp, r7
 80036b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ba:	4770      	bx	lr

080036bc <getVelocityGainP>:

	uint32_t pid_velocity_P_velocity_I = (P_gain << 16) | I_gain;
	write_register_tmc4671(TMC4671_PID_VELOCITY_P_VELOCITY_I, pid_velocity_P_velocity_I);
}

uint32_t getVelocityGainP(TMC4671_Controller *tmc4671_controller){
 80036bc:	b480      	push	{r7}
 80036be:	b083      	sub	sp, #12
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
	return tmc4671_controller->tmc_parameters.velocity_P_gain;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	370c      	adds	r7, #12
 80036cc:	46bd      	mov	sp, r7
 80036ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d2:	4770      	bx	lr

080036d4 <getVelocityGainI>:

	uint32_t pid_velocity_P_velocity_I = (P_gain << 16) | I_gain;
	write_register_tmc4671(TMC4671_PID_VELOCITY_P_VELOCITY_I, pid_velocity_P_velocity_I);
}

uint32_t getVelocityGainI(TMC4671_Controller *tmc4671_controller){
 80036d4:	b480      	push	{r7}
 80036d6:	b083      	sub	sp, #12
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
	return tmc4671_controller->tmc_parameters.velocity_I_gain;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	370c      	adds	r7, #12
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr

080036ec <getPositionGainP>:

	uint32_t pid_position_P_position_I = (P_gain << 16) | I_gain;
	write_register_tmc4671(TMC4671_PID_POSITION_P_POSITION_I, pid_position_P_position_I);
}

uint32_t getPositionGainP(TMC4671_Controller *tmc4671_controller){
 80036ec:	b480      	push	{r7}
 80036ee:	b083      	sub	sp, #12
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
	return tmc4671_controller->tmc_parameters.position_P_gain;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	370c      	adds	r7, #12
 80036fc:	46bd      	mov	sp, r7
 80036fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003702:	4770      	bx	lr

08003704 <getPositionGainI>:

	uint32_t pid_position_P_position_I = (P_gain << 16) | I_gain;
	write_register_tmc4671(TMC4671_PID_POSITION_P_POSITION_I, pid_position_P_position_I);
}

uint32_t getPositionGainI(TMC4671_Controller *tmc4671_controller){
 8003704:	b480      	push	{r7}
 8003706:	b083      	sub	sp, #12
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
	return tmc4671_controller->tmc_parameters.position_I_gain;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
}
 8003710:	4618      	mov	r0, r3
 8003712:	370c      	adds	r7, #12
 8003714:	46bd      	mov	sp, r7
 8003716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371a:	4770      	bx	lr

0800371c <getFirmwareVersion>:
void control_disable(){
	HAL_GPIO_WritePin(CTRL_EN_GPIO_Port, CTRL_EN_Pin, GPIO_PIN_RESET);
}
//---------------------------------------------------------------------------------------------------------

uint32_t getFirmwareVersion(){
 800371c:	b580      	push	{r7, lr}
 800371e:	b082      	sub	sp, #8
 8003720:	af00      	add	r7, sp, #0
	uint8_t temp_bytes[4];

	EEPROM_Read(DEF_ADDR_VERSION_NUMBER, temp_bytes, 4);
 8003722:	463b      	mov	r3, r7
 8003724:	2204      	movs	r2, #4
 8003726:	4619      	mov	r1, r3
 8003728:	f44f 7022 	mov.w	r0, #648	@ 0x288
 800372c:	f7fd fc2a 	bl	8000f84 <EEPROM_Read>

	uint32_t version_no = bytes2uInt(temp_bytes);
 8003730:	463b      	mov	r3, r7
 8003732:	4618      	mov	r0, r3
 8003734:	f7fd fc44 	bl	8000fc0 <bytes2uInt>
 8003738:	6078      	str	r0, [r7, #4]
	return version_no;
 800373a:	687b      	ldr	r3, [r7, #4]
}
 800373c:	4618      	mov	r0, r3
 800373e:	3708      	adds	r7, #8
 8003740:	46bd      	mov	sp, r7
 8003742:	bd80      	pop	{r7, pc}

08003744 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003744:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800377c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003748:	f7ff fd5c 	bl	8003204 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800374c:	480c      	ldr	r0, [pc, #48]	@ (8003780 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800374e:	490d      	ldr	r1, [pc, #52]	@ (8003784 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003750:	4a0d      	ldr	r2, [pc, #52]	@ (8003788 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003752:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003754:	e002      	b.n	800375c <LoopCopyDataInit>

08003756 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003756:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003758:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800375a:	3304      	adds	r3, #4

0800375c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800375c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800375e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003760:	d3f9      	bcc.n	8003756 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003762:	4a0a      	ldr	r2, [pc, #40]	@ (800378c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003764:	4c0a      	ldr	r4, [pc, #40]	@ (8003790 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003766:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003768:	e001      	b.n	800376e <LoopFillZerobss>

0800376a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800376a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800376c:	3204      	adds	r2, #4

0800376e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800376e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003770:	d3fb      	bcc.n	800376a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003772:	f003 fde3 	bl	800733c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003776:	f7fd fe6d 	bl	8001454 <main>
  bx  lr    
 800377a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800377c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003780:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003784:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8003788:	08007fec 	.word	0x08007fec
  ldr r2, =_sbss
 800378c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8003790:	20000508 	.word	0x20000508

08003794 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003794:	e7fe      	b.n	8003794 <ADC_IRQHandler>
	...

08003798 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800379c:	4b0e      	ldr	r3, [pc, #56]	@ (80037d8 <HAL_Init+0x40>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a0d      	ldr	r2, [pc, #52]	@ (80037d8 <HAL_Init+0x40>)
 80037a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80037a6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80037a8:	4b0b      	ldr	r3, [pc, #44]	@ (80037d8 <HAL_Init+0x40>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a0a      	ldr	r2, [pc, #40]	@ (80037d8 <HAL_Init+0x40>)
 80037ae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80037b2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80037b4:	4b08      	ldr	r3, [pc, #32]	@ (80037d8 <HAL_Init+0x40>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a07      	ldr	r2, [pc, #28]	@ (80037d8 <HAL_Init+0x40>)
 80037ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80037c0:	2003      	movs	r0, #3
 80037c2:	f000 f931 	bl	8003a28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80037c6:	200f      	movs	r0, #15
 80037c8:	f000 f808 	bl	80037dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80037cc:	f7ff fa80 	bl	8002cd0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80037d0:	2300      	movs	r3, #0
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	bd80      	pop	{r7, pc}
 80037d6:	bf00      	nop
 80037d8:	40023c00 	.word	0x40023c00

080037dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b082      	sub	sp, #8
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80037e4:	4b12      	ldr	r3, [pc, #72]	@ (8003830 <HAL_InitTick+0x54>)
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	4b12      	ldr	r3, [pc, #72]	@ (8003834 <HAL_InitTick+0x58>)
 80037ea:	781b      	ldrb	r3, [r3, #0]
 80037ec:	4619      	mov	r1, r3
 80037ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80037f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80037f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80037fa:	4618      	mov	r0, r3
 80037fc:	f000 f93b 	bl	8003a76 <HAL_SYSTICK_Config>
 8003800:	4603      	mov	r3, r0
 8003802:	2b00      	cmp	r3, #0
 8003804:	d001      	beq.n	800380a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	e00e      	b.n	8003828 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2b0f      	cmp	r3, #15
 800380e:	d80a      	bhi.n	8003826 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003810:	2200      	movs	r2, #0
 8003812:	6879      	ldr	r1, [r7, #4]
 8003814:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003818:	f000 f911 	bl	8003a3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800381c:	4a06      	ldr	r2, [pc, #24]	@ (8003838 <HAL_InitTick+0x5c>)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003822:	2300      	movs	r3, #0
 8003824:	e000      	b.n	8003828 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003826:	2301      	movs	r3, #1
}
 8003828:	4618      	mov	r0, r3
 800382a:	3708      	adds	r7, #8
 800382c:	46bd      	mov	sp, r7
 800382e:	bd80      	pop	{r7, pc}
 8003830:	20000000 	.word	0x20000000
 8003834:	20000008 	.word	0x20000008
 8003838:	20000004 	.word	0x20000004

0800383c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800383c:	b480      	push	{r7}
 800383e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003840:	4b06      	ldr	r3, [pc, #24]	@ (800385c <HAL_IncTick+0x20>)
 8003842:	781b      	ldrb	r3, [r3, #0]
 8003844:	461a      	mov	r2, r3
 8003846:	4b06      	ldr	r3, [pc, #24]	@ (8003860 <HAL_IncTick+0x24>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4413      	add	r3, r2
 800384c:	4a04      	ldr	r2, [pc, #16]	@ (8003860 <HAL_IncTick+0x24>)
 800384e:	6013      	str	r3, [r2, #0]
}
 8003850:	bf00      	nop
 8003852:	46bd      	mov	sp, r7
 8003854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003858:	4770      	bx	lr
 800385a:	bf00      	nop
 800385c:	20000008 	.word	0x20000008
 8003860:	200003b8 	.word	0x200003b8

08003864 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003864:	b480      	push	{r7}
 8003866:	af00      	add	r7, sp, #0
  return uwTick;
 8003868:	4b03      	ldr	r3, [pc, #12]	@ (8003878 <HAL_GetTick+0x14>)
 800386a:	681b      	ldr	r3, [r3, #0]
}
 800386c:	4618      	mov	r0, r3
 800386e:	46bd      	mov	sp, r7
 8003870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003874:	4770      	bx	lr
 8003876:	bf00      	nop
 8003878:	200003b8 	.word	0x200003b8

0800387c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b084      	sub	sp, #16
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003884:	f7ff ffee 	bl	8003864 <HAL_GetTick>
 8003888:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003894:	d005      	beq.n	80038a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003896:	4b0a      	ldr	r3, [pc, #40]	@ (80038c0 <HAL_Delay+0x44>)
 8003898:	781b      	ldrb	r3, [r3, #0]
 800389a:	461a      	mov	r2, r3
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	4413      	add	r3, r2
 80038a0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80038a2:	bf00      	nop
 80038a4:	f7ff ffde 	bl	8003864 <HAL_GetTick>
 80038a8:	4602      	mov	r2, r0
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	1ad3      	subs	r3, r2, r3
 80038ae:	68fa      	ldr	r2, [r7, #12]
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d8f7      	bhi.n	80038a4 <HAL_Delay+0x28>
  {
  }
}
 80038b4:	bf00      	nop
 80038b6:	bf00      	nop
 80038b8:	3710      	adds	r7, #16
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}
 80038be:	bf00      	nop
 80038c0:	20000008 	.word	0x20000008

080038c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b085      	sub	sp, #20
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	f003 0307 	and.w	r3, r3, #7
 80038d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038d4:	4b0c      	ldr	r3, [pc, #48]	@ (8003908 <__NVIC_SetPriorityGrouping+0x44>)
 80038d6:	68db      	ldr	r3, [r3, #12]
 80038d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038da:	68ba      	ldr	r2, [r7, #8]
 80038dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80038e0:	4013      	ands	r3, r2
 80038e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80038ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80038f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80038f6:	4a04      	ldr	r2, [pc, #16]	@ (8003908 <__NVIC_SetPriorityGrouping+0x44>)
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	60d3      	str	r3, [r2, #12]
}
 80038fc:	bf00      	nop
 80038fe:	3714      	adds	r7, #20
 8003900:	46bd      	mov	sp, r7
 8003902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003906:	4770      	bx	lr
 8003908:	e000ed00 	.word	0xe000ed00

0800390c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800390c:	b480      	push	{r7}
 800390e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003910:	4b04      	ldr	r3, [pc, #16]	@ (8003924 <__NVIC_GetPriorityGrouping+0x18>)
 8003912:	68db      	ldr	r3, [r3, #12]
 8003914:	0a1b      	lsrs	r3, r3, #8
 8003916:	f003 0307 	and.w	r3, r3, #7
}
 800391a:	4618      	mov	r0, r3
 800391c:	46bd      	mov	sp, r7
 800391e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003922:	4770      	bx	lr
 8003924:	e000ed00 	.word	0xe000ed00

08003928 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003928:	b480      	push	{r7}
 800392a:	b083      	sub	sp, #12
 800392c:	af00      	add	r7, sp, #0
 800392e:	4603      	mov	r3, r0
 8003930:	6039      	str	r1, [r7, #0]
 8003932:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003934:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003938:	2b00      	cmp	r3, #0
 800393a:	db0a      	blt.n	8003952 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	b2da      	uxtb	r2, r3
 8003940:	490c      	ldr	r1, [pc, #48]	@ (8003974 <__NVIC_SetPriority+0x4c>)
 8003942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003946:	0112      	lsls	r2, r2, #4
 8003948:	b2d2      	uxtb	r2, r2
 800394a:	440b      	add	r3, r1
 800394c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003950:	e00a      	b.n	8003968 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	b2da      	uxtb	r2, r3
 8003956:	4908      	ldr	r1, [pc, #32]	@ (8003978 <__NVIC_SetPriority+0x50>)
 8003958:	79fb      	ldrb	r3, [r7, #7]
 800395a:	f003 030f 	and.w	r3, r3, #15
 800395e:	3b04      	subs	r3, #4
 8003960:	0112      	lsls	r2, r2, #4
 8003962:	b2d2      	uxtb	r2, r2
 8003964:	440b      	add	r3, r1
 8003966:	761a      	strb	r2, [r3, #24]
}
 8003968:	bf00      	nop
 800396a:	370c      	adds	r7, #12
 800396c:	46bd      	mov	sp, r7
 800396e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003972:	4770      	bx	lr
 8003974:	e000e100 	.word	0xe000e100
 8003978:	e000ed00 	.word	0xe000ed00

0800397c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800397c:	b480      	push	{r7}
 800397e:	b089      	sub	sp, #36	@ 0x24
 8003980:	af00      	add	r7, sp, #0
 8003982:	60f8      	str	r0, [r7, #12]
 8003984:	60b9      	str	r1, [r7, #8]
 8003986:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	f003 0307 	and.w	r3, r3, #7
 800398e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003990:	69fb      	ldr	r3, [r7, #28]
 8003992:	f1c3 0307 	rsb	r3, r3, #7
 8003996:	2b04      	cmp	r3, #4
 8003998:	bf28      	it	cs
 800399a:	2304      	movcs	r3, #4
 800399c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800399e:	69fb      	ldr	r3, [r7, #28]
 80039a0:	3304      	adds	r3, #4
 80039a2:	2b06      	cmp	r3, #6
 80039a4:	d902      	bls.n	80039ac <NVIC_EncodePriority+0x30>
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	3b03      	subs	r3, #3
 80039aa:	e000      	b.n	80039ae <NVIC_EncodePriority+0x32>
 80039ac:	2300      	movs	r3, #0
 80039ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80039b4:	69bb      	ldr	r3, [r7, #24]
 80039b6:	fa02 f303 	lsl.w	r3, r2, r3
 80039ba:	43da      	mvns	r2, r3
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	401a      	ands	r2, r3
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80039c4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	fa01 f303 	lsl.w	r3, r1, r3
 80039ce:	43d9      	mvns	r1, r3
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039d4:	4313      	orrs	r3, r2
         );
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	3724      	adds	r7, #36	@ 0x24
 80039da:	46bd      	mov	sp, r7
 80039dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e0:	4770      	bx	lr
	...

080039e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b082      	sub	sp, #8
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	3b01      	subs	r3, #1
 80039f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80039f4:	d301      	bcc.n	80039fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80039f6:	2301      	movs	r3, #1
 80039f8:	e00f      	b.n	8003a1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80039fa:	4a0a      	ldr	r2, [pc, #40]	@ (8003a24 <SysTick_Config+0x40>)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	3b01      	subs	r3, #1
 8003a00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a02:	210f      	movs	r1, #15
 8003a04:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003a08:	f7ff ff8e 	bl	8003928 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a0c:	4b05      	ldr	r3, [pc, #20]	@ (8003a24 <SysTick_Config+0x40>)
 8003a0e:	2200      	movs	r2, #0
 8003a10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a12:	4b04      	ldr	r3, [pc, #16]	@ (8003a24 <SysTick_Config+0x40>)
 8003a14:	2207      	movs	r2, #7
 8003a16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a18:	2300      	movs	r3, #0
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	3708      	adds	r7, #8
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bd80      	pop	{r7, pc}
 8003a22:	bf00      	nop
 8003a24:	e000e010 	.word	0xe000e010

08003a28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b082      	sub	sp, #8
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a30:	6878      	ldr	r0, [r7, #4]
 8003a32:	f7ff ff47 	bl	80038c4 <__NVIC_SetPriorityGrouping>
}
 8003a36:	bf00      	nop
 8003a38:	3708      	adds	r7, #8
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd80      	pop	{r7, pc}

08003a3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a3e:	b580      	push	{r7, lr}
 8003a40:	b086      	sub	sp, #24
 8003a42:	af00      	add	r7, sp, #0
 8003a44:	4603      	mov	r3, r0
 8003a46:	60b9      	str	r1, [r7, #8]
 8003a48:	607a      	str	r2, [r7, #4]
 8003a4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003a50:	f7ff ff5c 	bl	800390c <__NVIC_GetPriorityGrouping>
 8003a54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a56:	687a      	ldr	r2, [r7, #4]
 8003a58:	68b9      	ldr	r1, [r7, #8]
 8003a5a:	6978      	ldr	r0, [r7, #20]
 8003a5c:	f7ff ff8e 	bl	800397c <NVIC_EncodePriority>
 8003a60:	4602      	mov	r2, r0
 8003a62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a66:	4611      	mov	r1, r2
 8003a68:	4618      	mov	r0, r3
 8003a6a:	f7ff ff5d 	bl	8003928 <__NVIC_SetPriority>
}
 8003a6e:	bf00      	nop
 8003a70:	3718      	adds	r7, #24
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}

08003a76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a76:	b580      	push	{r7, lr}
 8003a78:	b082      	sub	sp, #8
 8003a7a:	af00      	add	r7, sp, #0
 8003a7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a7e:	6878      	ldr	r0, [r7, #4]
 8003a80:	f7ff ffb0 	bl	80039e4 <SysTick_Config>
 8003a84:	4603      	mov	r3, r0
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	3708      	adds	r7, #8
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}
	...

08003a90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b089      	sub	sp, #36	@ 0x24
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
 8003a98:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	61fb      	str	r3, [r7, #28]
 8003aaa:	e159      	b.n	8003d60 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003aac:	2201      	movs	r2, #1
 8003aae:	69fb      	ldr	r3, [r7, #28]
 8003ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	697a      	ldr	r2, [r7, #20]
 8003abc:	4013      	ands	r3, r2
 8003abe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ac0:	693a      	ldr	r2, [r7, #16]
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	f040 8148 	bne.w	8003d5a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	f003 0303 	and.w	r3, r3, #3
 8003ad2:	2b01      	cmp	r3, #1
 8003ad4:	d005      	beq.n	8003ae2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003ade:	2b02      	cmp	r3, #2
 8003ae0:	d130      	bne.n	8003b44 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003ae8:	69fb      	ldr	r3, [r7, #28]
 8003aea:	005b      	lsls	r3, r3, #1
 8003aec:	2203      	movs	r2, #3
 8003aee:	fa02 f303 	lsl.w	r3, r2, r3
 8003af2:	43db      	mvns	r3, r3
 8003af4:	69ba      	ldr	r2, [r7, #24]
 8003af6:	4013      	ands	r3, r2
 8003af8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	68da      	ldr	r2, [r3, #12]
 8003afe:	69fb      	ldr	r3, [r7, #28]
 8003b00:	005b      	lsls	r3, r3, #1
 8003b02:	fa02 f303 	lsl.w	r3, r2, r3
 8003b06:	69ba      	ldr	r2, [r7, #24]
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	69ba      	ldr	r2, [r7, #24]
 8003b10:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003b18:	2201      	movs	r2, #1
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b20:	43db      	mvns	r3, r3
 8003b22:	69ba      	ldr	r2, [r7, #24]
 8003b24:	4013      	ands	r3, r2
 8003b26:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	091b      	lsrs	r3, r3, #4
 8003b2e:	f003 0201 	and.w	r2, r3, #1
 8003b32:	69fb      	ldr	r3, [r7, #28]
 8003b34:	fa02 f303 	lsl.w	r3, r2, r3
 8003b38:	69ba      	ldr	r2, [r7, #24]
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	69ba      	ldr	r2, [r7, #24]
 8003b42:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	f003 0303 	and.w	r3, r3, #3
 8003b4c:	2b03      	cmp	r3, #3
 8003b4e:	d017      	beq.n	8003b80 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	68db      	ldr	r3, [r3, #12]
 8003b54:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003b56:	69fb      	ldr	r3, [r7, #28]
 8003b58:	005b      	lsls	r3, r3, #1
 8003b5a:	2203      	movs	r2, #3
 8003b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b60:	43db      	mvns	r3, r3
 8003b62:	69ba      	ldr	r2, [r7, #24]
 8003b64:	4013      	ands	r3, r2
 8003b66:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	689a      	ldr	r2, [r3, #8]
 8003b6c:	69fb      	ldr	r3, [r7, #28]
 8003b6e:	005b      	lsls	r3, r3, #1
 8003b70:	fa02 f303 	lsl.w	r3, r2, r3
 8003b74:	69ba      	ldr	r2, [r7, #24]
 8003b76:	4313      	orrs	r3, r2
 8003b78:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	69ba      	ldr	r2, [r7, #24]
 8003b7e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	f003 0303 	and.w	r3, r3, #3
 8003b88:	2b02      	cmp	r3, #2
 8003b8a:	d123      	bne.n	8003bd4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003b8c:	69fb      	ldr	r3, [r7, #28]
 8003b8e:	08da      	lsrs	r2, r3, #3
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	3208      	adds	r2, #8
 8003b94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b98:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003b9a:	69fb      	ldr	r3, [r7, #28]
 8003b9c:	f003 0307 	and.w	r3, r3, #7
 8003ba0:	009b      	lsls	r3, r3, #2
 8003ba2:	220f      	movs	r2, #15
 8003ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba8:	43db      	mvns	r3, r3
 8003baa:	69ba      	ldr	r2, [r7, #24]
 8003bac:	4013      	ands	r3, r2
 8003bae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	691a      	ldr	r2, [r3, #16]
 8003bb4:	69fb      	ldr	r3, [r7, #28]
 8003bb6:	f003 0307 	and.w	r3, r3, #7
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc0:	69ba      	ldr	r2, [r7, #24]
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003bc6:	69fb      	ldr	r3, [r7, #28]
 8003bc8:	08da      	lsrs	r2, r3, #3
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	3208      	adds	r2, #8
 8003bce:	69b9      	ldr	r1, [r7, #24]
 8003bd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003bda:	69fb      	ldr	r3, [r7, #28]
 8003bdc:	005b      	lsls	r3, r3, #1
 8003bde:	2203      	movs	r2, #3
 8003be0:	fa02 f303 	lsl.w	r3, r2, r3
 8003be4:	43db      	mvns	r3, r3
 8003be6:	69ba      	ldr	r2, [r7, #24]
 8003be8:	4013      	ands	r3, r2
 8003bea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	f003 0203 	and.w	r2, r3, #3
 8003bf4:	69fb      	ldr	r3, [r7, #28]
 8003bf6:	005b      	lsls	r3, r3, #1
 8003bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bfc:	69ba      	ldr	r2, [r7, #24]
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	69ba      	ldr	r2, [r7, #24]
 8003c06:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	f000 80a2 	beq.w	8003d5a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c16:	2300      	movs	r3, #0
 8003c18:	60fb      	str	r3, [r7, #12]
 8003c1a:	4b57      	ldr	r3, [pc, #348]	@ (8003d78 <HAL_GPIO_Init+0x2e8>)
 8003c1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c1e:	4a56      	ldr	r2, [pc, #344]	@ (8003d78 <HAL_GPIO_Init+0x2e8>)
 8003c20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003c24:	6453      	str	r3, [r2, #68]	@ 0x44
 8003c26:	4b54      	ldr	r3, [pc, #336]	@ (8003d78 <HAL_GPIO_Init+0x2e8>)
 8003c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c2e:	60fb      	str	r3, [r7, #12]
 8003c30:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003c32:	4a52      	ldr	r2, [pc, #328]	@ (8003d7c <HAL_GPIO_Init+0x2ec>)
 8003c34:	69fb      	ldr	r3, [r7, #28]
 8003c36:	089b      	lsrs	r3, r3, #2
 8003c38:	3302      	adds	r3, #2
 8003c3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003c40:	69fb      	ldr	r3, [r7, #28]
 8003c42:	f003 0303 	and.w	r3, r3, #3
 8003c46:	009b      	lsls	r3, r3, #2
 8003c48:	220f      	movs	r2, #15
 8003c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c4e:	43db      	mvns	r3, r3
 8003c50:	69ba      	ldr	r2, [r7, #24]
 8003c52:	4013      	ands	r3, r2
 8003c54:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	4a49      	ldr	r2, [pc, #292]	@ (8003d80 <HAL_GPIO_Init+0x2f0>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d019      	beq.n	8003c92 <HAL_GPIO_Init+0x202>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	4a48      	ldr	r2, [pc, #288]	@ (8003d84 <HAL_GPIO_Init+0x2f4>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d013      	beq.n	8003c8e <HAL_GPIO_Init+0x1fe>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	4a47      	ldr	r2, [pc, #284]	@ (8003d88 <HAL_GPIO_Init+0x2f8>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d00d      	beq.n	8003c8a <HAL_GPIO_Init+0x1fa>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	4a46      	ldr	r2, [pc, #280]	@ (8003d8c <HAL_GPIO_Init+0x2fc>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d007      	beq.n	8003c86 <HAL_GPIO_Init+0x1f6>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	4a45      	ldr	r2, [pc, #276]	@ (8003d90 <HAL_GPIO_Init+0x300>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d101      	bne.n	8003c82 <HAL_GPIO_Init+0x1f2>
 8003c7e:	2304      	movs	r3, #4
 8003c80:	e008      	b.n	8003c94 <HAL_GPIO_Init+0x204>
 8003c82:	2307      	movs	r3, #7
 8003c84:	e006      	b.n	8003c94 <HAL_GPIO_Init+0x204>
 8003c86:	2303      	movs	r3, #3
 8003c88:	e004      	b.n	8003c94 <HAL_GPIO_Init+0x204>
 8003c8a:	2302      	movs	r3, #2
 8003c8c:	e002      	b.n	8003c94 <HAL_GPIO_Init+0x204>
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e000      	b.n	8003c94 <HAL_GPIO_Init+0x204>
 8003c92:	2300      	movs	r3, #0
 8003c94:	69fa      	ldr	r2, [r7, #28]
 8003c96:	f002 0203 	and.w	r2, r2, #3
 8003c9a:	0092      	lsls	r2, r2, #2
 8003c9c:	4093      	lsls	r3, r2
 8003c9e:	69ba      	ldr	r2, [r7, #24]
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ca4:	4935      	ldr	r1, [pc, #212]	@ (8003d7c <HAL_GPIO_Init+0x2ec>)
 8003ca6:	69fb      	ldr	r3, [r7, #28]
 8003ca8:	089b      	lsrs	r3, r3, #2
 8003caa:	3302      	adds	r3, #2
 8003cac:	69ba      	ldr	r2, [r7, #24]
 8003cae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003cb2:	4b38      	ldr	r3, [pc, #224]	@ (8003d94 <HAL_GPIO_Init+0x304>)
 8003cb4:	689b      	ldr	r3, [r3, #8]
 8003cb6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	43db      	mvns	r3, r3
 8003cbc:	69ba      	ldr	r2, [r7, #24]
 8003cbe:	4013      	ands	r3, r2
 8003cc0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d003      	beq.n	8003cd6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003cce:	69ba      	ldr	r2, [r7, #24]
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003cd6:	4a2f      	ldr	r2, [pc, #188]	@ (8003d94 <HAL_GPIO_Init+0x304>)
 8003cd8:	69bb      	ldr	r3, [r7, #24]
 8003cda:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003cdc:	4b2d      	ldr	r3, [pc, #180]	@ (8003d94 <HAL_GPIO_Init+0x304>)
 8003cde:	68db      	ldr	r3, [r3, #12]
 8003ce0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	43db      	mvns	r3, r3
 8003ce6:	69ba      	ldr	r2, [r7, #24]
 8003ce8:	4013      	ands	r3, r2
 8003cea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d003      	beq.n	8003d00 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003cf8:	69ba      	ldr	r2, [r7, #24]
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003d00:	4a24      	ldr	r2, [pc, #144]	@ (8003d94 <HAL_GPIO_Init+0x304>)
 8003d02:	69bb      	ldr	r3, [r7, #24]
 8003d04:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003d06:	4b23      	ldr	r3, [pc, #140]	@ (8003d94 <HAL_GPIO_Init+0x304>)
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d0c:	693b      	ldr	r3, [r7, #16]
 8003d0e:	43db      	mvns	r3, r3
 8003d10:	69ba      	ldr	r2, [r7, #24]
 8003d12:	4013      	ands	r3, r2
 8003d14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d003      	beq.n	8003d2a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003d22:	69ba      	ldr	r2, [r7, #24]
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	4313      	orrs	r3, r2
 8003d28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003d2a:	4a1a      	ldr	r2, [pc, #104]	@ (8003d94 <HAL_GPIO_Init+0x304>)
 8003d2c:	69bb      	ldr	r3, [r7, #24]
 8003d2e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003d30:	4b18      	ldr	r3, [pc, #96]	@ (8003d94 <HAL_GPIO_Init+0x304>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d36:	693b      	ldr	r3, [r7, #16]
 8003d38:	43db      	mvns	r3, r3
 8003d3a:	69ba      	ldr	r2, [r7, #24]
 8003d3c:	4013      	ands	r3, r2
 8003d3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d003      	beq.n	8003d54 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003d4c:	69ba      	ldr	r2, [r7, #24]
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	4313      	orrs	r3, r2
 8003d52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003d54:	4a0f      	ldr	r2, [pc, #60]	@ (8003d94 <HAL_GPIO_Init+0x304>)
 8003d56:	69bb      	ldr	r3, [r7, #24]
 8003d58:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d5a:	69fb      	ldr	r3, [r7, #28]
 8003d5c:	3301      	adds	r3, #1
 8003d5e:	61fb      	str	r3, [r7, #28]
 8003d60:	69fb      	ldr	r3, [r7, #28]
 8003d62:	2b0f      	cmp	r3, #15
 8003d64:	f67f aea2 	bls.w	8003aac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003d68:	bf00      	nop
 8003d6a:	bf00      	nop
 8003d6c:	3724      	adds	r7, #36	@ 0x24
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d74:	4770      	bx	lr
 8003d76:	bf00      	nop
 8003d78:	40023800 	.word	0x40023800
 8003d7c:	40013800 	.word	0x40013800
 8003d80:	40020000 	.word	0x40020000
 8003d84:	40020400 	.word	0x40020400
 8003d88:	40020800 	.word	0x40020800
 8003d8c:	40020c00 	.word	0x40020c00
 8003d90:	40021000 	.word	0x40021000
 8003d94:	40013c00 	.word	0x40013c00

08003d98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b083      	sub	sp, #12
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
 8003da0:	460b      	mov	r3, r1
 8003da2:	807b      	strh	r3, [r7, #2]
 8003da4:	4613      	mov	r3, r2
 8003da6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003da8:	787b      	ldrb	r3, [r7, #1]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d003      	beq.n	8003db6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003dae:	887a      	ldrh	r2, [r7, #2]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003db4:	e003      	b.n	8003dbe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003db6:	887b      	ldrh	r3, [r7, #2]
 8003db8:	041a      	lsls	r2, r3, #16
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	619a      	str	r2, [r3, #24]
}
 8003dbe:	bf00      	nop
 8003dc0:	370c      	adds	r7, #12
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc8:	4770      	bx	lr
	...

08003dcc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b084      	sub	sp, #16
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d101      	bne.n	8003dde <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e12b      	b.n	8004036 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d106      	bne.n	8003df8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2200      	movs	r2, #0
 8003dee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f7fe ff94 	bl	8002d20 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2224      	movs	r2, #36	@ 0x24
 8003dfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	681a      	ldr	r2, [r3, #0]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f022 0201 	bic.w	r2, r2, #1
 8003e0e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003e1e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	681a      	ldr	r2, [r3, #0]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003e2e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003e30:	f001 ff10 	bl	8005c54 <HAL_RCC_GetPCLK1Freq>
 8003e34:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	4a81      	ldr	r2, [pc, #516]	@ (8004040 <HAL_I2C_Init+0x274>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d807      	bhi.n	8003e50 <HAL_I2C_Init+0x84>
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	4a80      	ldr	r2, [pc, #512]	@ (8004044 <HAL_I2C_Init+0x278>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	bf94      	ite	ls
 8003e48:	2301      	movls	r3, #1
 8003e4a:	2300      	movhi	r3, #0
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	e006      	b.n	8003e5e <HAL_I2C_Init+0x92>
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	4a7d      	ldr	r2, [pc, #500]	@ (8004048 <HAL_I2C_Init+0x27c>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	bf94      	ite	ls
 8003e58:	2301      	movls	r3, #1
 8003e5a:	2300      	movhi	r3, #0
 8003e5c:	b2db      	uxtb	r3, r3
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d001      	beq.n	8003e66 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e0e7      	b.n	8004036 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	4a78      	ldr	r2, [pc, #480]	@ (800404c <HAL_I2C_Init+0x280>)
 8003e6a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e6e:	0c9b      	lsrs	r3, r3, #18
 8003e70:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	68ba      	ldr	r2, [r7, #8]
 8003e82:	430a      	orrs	r2, r1
 8003e84:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	6a1b      	ldr	r3, [r3, #32]
 8003e8c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	4a6a      	ldr	r2, [pc, #424]	@ (8004040 <HAL_I2C_Init+0x274>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d802      	bhi.n	8003ea0 <HAL_I2C_Init+0xd4>
 8003e9a:	68bb      	ldr	r3, [r7, #8]
 8003e9c:	3301      	adds	r3, #1
 8003e9e:	e009      	b.n	8003eb4 <HAL_I2C_Init+0xe8>
 8003ea0:	68bb      	ldr	r3, [r7, #8]
 8003ea2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003ea6:	fb02 f303 	mul.w	r3, r2, r3
 8003eaa:	4a69      	ldr	r2, [pc, #420]	@ (8004050 <HAL_I2C_Init+0x284>)
 8003eac:	fba2 2303 	umull	r2, r3, r2, r3
 8003eb0:	099b      	lsrs	r3, r3, #6
 8003eb2:	3301      	adds	r3, #1
 8003eb4:	687a      	ldr	r2, [r7, #4]
 8003eb6:	6812      	ldr	r2, [r2, #0]
 8003eb8:	430b      	orrs	r3, r1
 8003eba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	69db      	ldr	r3, [r3, #28]
 8003ec2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003ec6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	495c      	ldr	r1, [pc, #368]	@ (8004040 <HAL_I2C_Init+0x274>)
 8003ed0:	428b      	cmp	r3, r1
 8003ed2:	d819      	bhi.n	8003f08 <HAL_I2C_Init+0x13c>
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	1e59      	subs	r1, r3, #1
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	005b      	lsls	r3, r3, #1
 8003ede:	fbb1 f3f3 	udiv	r3, r1, r3
 8003ee2:	1c59      	adds	r1, r3, #1
 8003ee4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003ee8:	400b      	ands	r3, r1
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d00a      	beq.n	8003f04 <HAL_I2C_Init+0x138>
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	1e59      	subs	r1, r3, #1
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	005b      	lsls	r3, r3, #1
 8003ef8:	fbb1 f3f3 	udiv	r3, r1, r3
 8003efc:	3301      	adds	r3, #1
 8003efe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f02:	e051      	b.n	8003fa8 <HAL_I2C_Init+0x1dc>
 8003f04:	2304      	movs	r3, #4
 8003f06:	e04f      	b.n	8003fa8 <HAL_I2C_Init+0x1dc>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d111      	bne.n	8003f34 <HAL_I2C_Init+0x168>
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	1e58      	subs	r0, r3, #1
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6859      	ldr	r1, [r3, #4]
 8003f18:	460b      	mov	r3, r1
 8003f1a:	005b      	lsls	r3, r3, #1
 8003f1c:	440b      	add	r3, r1
 8003f1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f22:	3301      	adds	r3, #1
 8003f24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	bf0c      	ite	eq
 8003f2c:	2301      	moveq	r3, #1
 8003f2e:	2300      	movne	r3, #0
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	e012      	b.n	8003f5a <HAL_I2C_Init+0x18e>
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	1e58      	subs	r0, r3, #1
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6859      	ldr	r1, [r3, #4]
 8003f3c:	460b      	mov	r3, r1
 8003f3e:	009b      	lsls	r3, r3, #2
 8003f40:	440b      	add	r3, r1
 8003f42:	0099      	lsls	r1, r3, #2
 8003f44:	440b      	add	r3, r1
 8003f46:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f4a:	3301      	adds	r3, #1
 8003f4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	bf0c      	ite	eq
 8003f54:	2301      	moveq	r3, #1
 8003f56:	2300      	movne	r3, #0
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d001      	beq.n	8003f62 <HAL_I2C_Init+0x196>
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e022      	b.n	8003fa8 <HAL_I2C_Init+0x1dc>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d10e      	bne.n	8003f88 <HAL_I2C_Init+0x1bc>
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	1e58      	subs	r0, r3, #1
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6859      	ldr	r1, [r3, #4]
 8003f72:	460b      	mov	r3, r1
 8003f74:	005b      	lsls	r3, r3, #1
 8003f76:	440b      	add	r3, r1
 8003f78:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f7c:	3301      	adds	r3, #1
 8003f7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f86:	e00f      	b.n	8003fa8 <HAL_I2C_Init+0x1dc>
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	1e58      	subs	r0, r3, #1
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6859      	ldr	r1, [r3, #4]
 8003f90:	460b      	mov	r3, r1
 8003f92:	009b      	lsls	r3, r3, #2
 8003f94:	440b      	add	r3, r1
 8003f96:	0099      	lsls	r1, r3, #2
 8003f98:	440b      	add	r3, r1
 8003f9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f9e:	3301      	adds	r3, #1
 8003fa0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fa4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003fa8:	6879      	ldr	r1, [r7, #4]
 8003faa:	6809      	ldr	r1, [r1, #0]
 8003fac:	4313      	orrs	r3, r2
 8003fae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	69da      	ldr	r2, [r3, #28]
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6a1b      	ldr	r3, [r3, #32]
 8003fc2:	431a      	orrs	r2, r3
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	430a      	orrs	r2, r1
 8003fca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003fd6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003fda:	687a      	ldr	r2, [r7, #4]
 8003fdc:	6911      	ldr	r1, [r2, #16]
 8003fde:	687a      	ldr	r2, [r7, #4]
 8003fe0:	68d2      	ldr	r2, [r2, #12]
 8003fe2:	4311      	orrs	r1, r2
 8003fe4:	687a      	ldr	r2, [r7, #4]
 8003fe6:	6812      	ldr	r2, [r2, #0]
 8003fe8:	430b      	orrs	r3, r1
 8003fea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	68db      	ldr	r3, [r3, #12]
 8003ff2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	695a      	ldr	r2, [r3, #20]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	699b      	ldr	r3, [r3, #24]
 8003ffe:	431a      	orrs	r2, r3
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	430a      	orrs	r2, r1
 8004006:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	681a      	ldr	r2, [r3, #0]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f042 0201 	orr.w	r2, r2, #1
 8004016:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2200      	movs	r2, #0
 800401c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2220      	movs	r2, #32
 8004022:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2200      	movs	r2, #0
 800402a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2200      	movs	r2, #0
 8004030:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004034:	2300      	movs	r3, #0
}
 8004036:	4618      	mov	r0, r3
 8004038:	3710      	adds	r7, #16
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}
 800403e:	bf00      	nop
 8004040:	000186a0 	.word	0x000186a0
 8004044:	001e847f 	.word	0x001e847f
 8004048:	003d08ff 	.word	0x003d08ff
 800404c:	431bde83 	.word	0x431bde83
 8004050:	10624dd3 	.word	0x10624dd3

08004054 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b088      	sub	sp, #32
 8004058:	af02      	add	r7, sp, #8
 800405a:	60f8      	str	r0, [r7, #12]
 800405c:	607a      	str	r2, [r7, #4]
 800405e:	461a      	mov	r2, r3
 8004060:	460b      	mov	r3, r1
 8004062:	817b      	strh	r3, [r7, #10]
 8004064:	4613      	mov	r3, r2
 8004066:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004068:	f7ff fbfc 	bl	8003864 <HAL_GetTick>
 800406c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004074:	b2db      	uxtb	r3, r3
 8004076:	2b20      	cmp	r3, #32
 8004078:	f040 80e0 	bne.w	800423c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	9300      	str	r3, [sp, #0]
 8004080:	2319      	movs	r3, #25
 8004082:	2201      	movs	r2, #1
 8004084:	4970      	ldr	r1, [pc, #448]	@ (8004248 <HAL_I2C_Master_Transmit+0x1f4>)
 8004086:	68f8      	ldr	r0, [r7, #12]
 8004088:	f000 ff7e 	bl	8004f88 <I2C_WaitOnFlagUntilTimeout>
 800408c:	4603      	mov	r3, r0
 800408e:	2b00      	cmp	r3, #0
 8004090:	d001      	beq.n	8004096 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004092:	2302      	movs	r3, #2
 8004094:	e0d3      	b.n	800423e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800409c:	2b01      	cmp	r3, #1
 800409e:	d101      	bne.n	80040a4 <HAL_I2C_Master_Transmit+0x50>
 80040a0:	2302      	movs	r3, #2
 80040a2:	e0cc      	b.n	800423e <HAL_I2C_Master_Transmit+0x1ea>
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2201      	movs	r2, #1
 80040a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f003 0301 	and.w	r3, r3, #1
 80040b6:	2b01      	cmp	r3, #1
 80040b8:	d007      	beq.n	80040ca <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f042 0201 	orr.w	r2, r2, #1
 80040c8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80040d8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	2221      	movs	r2, #33	@ 0x21
 80040de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	2210      	movs	r2, #16
 80040e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2200      	movs	r2, #0
 80040ee:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	687a      	ldr	r2, [r7, #4]
 80040f4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	893a      	ldrh	r2, [r7, #8]
 80040fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004100:	b29a      	uxth	r2, r3
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	4a50      	ldr	r2, [pc, #320]	@ (800424c <HAL_I2C_Master_Transmit+0x1f8>)
 800410a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800410c:	8979      	ldrh	r1, [r7, #10]
 800410e:	697b      	ldr	r3, [r7, #20]
 8004110:	6a3a      	ldr	r2, [r7, #32]
 8004112:	68f8      	ldr	r0, [r7, #12]
 8004114:	f000 fd00 	bl	8004b18 <I2C_MasterRequestWrite>
 8004118:	4603      	mov	r3, r0
 800411a:	2b00      	cmp	r3, #0
 800411c:	d001      	beq.n	8004122 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800411e:	2301      	movs	r3, #1
 8004120:	e08d      	b.n	800423e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004122:	2300      	movs	r3, #0
 8004124:	613b      	str	r3, [r7, #16]
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	695b      	ldr	r3, [r3, #20]
 800412c:	613b      	str	r3, [r7, #16]
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	699b      	ldr	r3, [r3, #24]
 8004134:	613b      	str	r3, [r7, #16]
 8004136:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004138:	e066      	b.n	8004208 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800413a:	697a      	ldr	r2, [r7, #20]
 800413c:	6a39      	ldr	r1, [r7, #32]
 800413e:	68f8      	ldr	r0, [r7, #12]
 8004140:	f001 f83c 	bl	80051bc <I2C_WaitOnTXEFlagUntilTimeout>
 8004144:	4603      	mov	r3, r0
 8004146:	2b00      	cmp	r3, #0
 8004148:	d00d      	beq.n	8004166 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800414e:	2b04      	cmp	r3, #4
 8004150:	d107      	bne.n	8004162 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	681a      	ldr	r2, [r3, #0]
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004160:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	e06b      	b.n	800423e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800416a:	781a      	ldrb	r2, [r3, #0]
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004176:	1c5a      	adds	r2, r3, #1
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004180:	b29b      	uxth	r3, r3
 8004182:	3b01      	subs	r3, #1
 8004184:	b29a      	uxth	r2, r3
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800418e:	3b01      	subs	r3, #1
 8004190:	b29a      	uxth	r2, r3
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	695b      	ldr	r3, [r3, #20]
 800419c:	f003 0304 	and.w	r3, r3, #4
 80041a0:	2b04      	cmp	r3, #4
 80041a2:	d11b      	bne.n	80041dc <HAL_I2C_Master_Transmit+0x188>
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d017      	beq.n	80041dc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041b0:	781a      	ldrb	r2, [r3, #0]
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041bc:	1c5a      	adds	r2, r3, #1
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041c6:	b29b      	uxth	r3, r3
 80041c8:	3b01      	subs	r3, #1
 80041ca:	b29a      	uxth	r2, r3
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041d4:	3b01      	subs	r3, #1
 80041d6:	b29a      	uxth	r2, r3
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80041dc:	697a      	ldr	r2, [r7, #20]
 80041de:	6a39      	ldr	r1, [r7, #32]
 80041e0:	68f8      	ldr	r0, [r7, #12]
 80041e2:	f001 f833 	bl	800524c <I2C_WaitOnBTFFlagUntilTimeout>
 80041e6:	4603      	mov	r3, r0
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d00d      	beq.n	8004208 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041f0:	2b04      	cmp	r3, #4
 80041f2:	d107      	bne.n	8004204 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004202:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004204:	2301      	movs	r3, #1
 8004206:	e01a      	b.n	800423e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800420c:	2b00      	cmp	r3, #0
 800420e:	d194      	bne.n	800413a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800421e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2220      	movs	r2, #32
 8004224:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2200      	movs	r2, #0
 800422c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	2200      	movs	r2, #0
 8004234:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004238:	2300      	movs	r3, #0
 800423a:	e000      	b.n	800423e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800423c:	2302      	movs	r3, #2
  }
}
 800423e:	4618      	mov	r0, r3
 8004240:	3718      	adds	r7, #24
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}
 8004246:	bf00      	nop
 8004248:	00100002 	.word	0x00100002
 800424c:	ffff0000 	.word	0xffff0000

08004250 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b08c      	sub	sp, #48	@ 0x30
 8004254:	af02      	add	r7, sp, #8
 8004256:	60f8      	str	r0, [r7, #12]
 8004258:	607a      	str	r2, [r7, #4]
 800425a:	461a      	mov	r2, r3
 800425c:	460b      	mov	r3, r1
 800425e:	817b      	strh	r3, [r7, #10]
 8004260:	4613      	mov	r3, r2
 8004262:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004264:	f7ff fafe 	bl	8003864 <HAL_GetTick>
 8004268:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004270:	b2db      	uxtb	r3, r3
 8004272:	2b20      	cmp	r3, #32
 8004274:	f040 8217 	bne.w	80046a6 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800427a:	9300      	str	r3, [sp, #0]
 800427c:	2319      	movs	r3, #25
 800427e:	2201      	movs	r2, #1
 8004280:	497c      	ldr	r1, [pc, #496]	@ (8004474 <HAL_I2C_Master_Receive+0x224>)
 8004282:	68f8      	ldr	r0, [r7, #12]
 8004284:	f000 fe80 	bl	8004f88 <I2C_WaitOnFlagUntilTimeout>
 8004288:	4603      	mov	r3, r0
 800428a:	2b00      	cmp	r3, #0
 800428c:	d001      	beq.n	8004292 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800428e:	2302      	movs	r3, #2
 8004290:	e20a      	b.n	80046a8 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004298:	2b01      	cmp	r3, #1
 800429a:	d101      	bne.n	80042a0 <HAL_I2C_Master_Receive+0x50>
 800429c:	2302      	movs	r3, #2
 800429e:	e203      	b.n	80046a8 <HAL_I2C_Master_Receive+0x458>
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2201      	movs	r2, #1
 80042a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f003 0301 	and.w	r3, r3, #1
 80042b2:	2b01      	cmp	r3, #1
 80042b4:	d007      	beq.n	80042c6 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f042 0201 	orr.w	r2, r2, #1
 80042c4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80042d4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	2222      	movs	r2, #34	@ 0x22
 80042da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2210      	movs	r2, #16
 80042e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2200      	movs	r2, #0
 80042ea:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	687a      	ldr	r2, [r7, #4]
 80042f0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	893a      	ldrh	r2, [r7, #8]
 80042f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042fc:	b29a      	uxth	r2, r3
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	4a5c      	ldr	r2, [pc, #368]	@ (8004478 <HAL_I2C_Master_Receive+0x228>)
 8004306:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004308:	8979      	ldrh	r1, [r7, #10]
 800430a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800430c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800430e:	68f8      	ldr	r0, [r7, #12]
 8004310:	f000 fc84 	bl	8004c1c <I2C_MasterRequestRead>
 8004314:	4603      	mov	r3, r0
 8004316:	2b00      	cmp	r3, #0
 8004318:	d001      	beq.n	800431e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e1c4      	b.n	80046a8 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004322:	2b00      	cmp	r3, #0
 8004324:	d113      	bne.n	800434e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004326:	2300      	movs	r3, #0
 8004328:	623b      	str	r3, [r7, #32]
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	695b      	ldr	r3, [r3, #20]
 8004330:	623b      	str	r3, [r7, #32]
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	699b      	ldr	r3, [r3, #24]
 8004338:	623b      	str	r3, [r7, #32]
 800433a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	681a      	ldr	r2, [r3, #0]
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800434a:	601a      	str	r2, [r3, #0]
 800434c:	e198      	b.n	8004680 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004352:	2b01      	cmp	r3, #1
 8004354:	d11b      	bne.n	800438e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004364:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004366:	2300      	movs	r3, #0
 8004368:	61fb      	str	r3, [r7, #28]
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	695b      	ldr	r3, [r3, #20]
 8004370:	61fb      	str	r3, [r7, #28]
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	699b      	ldr	r3, [r3, #24]
 8004378:	61fb      	str	r3, [r7, #28]
 800437a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681a      	ldr	r2, [r3, #0]
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800438a:	601a      	str	r2, [r3, #0]
 800438c:	e178      	b.n	8004680 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004392:	2b02      	cmp	r3, #2
 8004394:	d11b      	bne.n	80043ce <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043a4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	681a      	ldr	r2, [r3, #0]
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80043b4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043b6:	2300      	movs	r3, #0
 80043b8:	61bb      	str	r3, [r7, #24]
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	695b      	ldr	r3, [r3, #20]
 80043c0:	61bb      	str	r3, [r7, #24]
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	699b      	ldr	r3, [r3, #24]
 80043c8:	61bb      	str	r3, [r7, #24]
 80043ca:	69bb      	ldr	r3, [r7, #24]
 80043cc:	e158      	b.n	8004680 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80043dc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043de:	2300      	movs	r3, #0
 80043e0:	617b      	str	r3, [r7, #20]
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	695b      	ldr	r3, [r3, #20]
 80043e8:	617b      	str	r3, [r7, #20]
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	699b      	ldr	r3, [r3, #24]
 80043f0:	617b      	str	r3, [r7, #20]
 80043f2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80043f4:	e144      	b.n	8004680 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043fa:	2b03      	cmp	r3, #3
 80043fc:	f200 80f1 	bhi.w	80045e2 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004404:	2b01      	cmp	r3, #1
 8004406:	d123      	bne.n	8004450 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004408:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800440a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800440c:	68f8      	ldr	r0, [r7, #12]
 800440e:	f000 ff65 	bl	80052dc <I2C_WaitOnRXNEFlagUntilTimeout>
 8004412:	4603      	mov	r3, r0
 8004414:	2b00      	cmp	r3, #0
 8004416:	d001      	beq.n	800441c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004418:	2301      	movs	r3, #1
 800441a:	e145      	b.n	80046a8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	691a      	ldr	r2, [r3, #16]
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004426:	b2d2      	uxtb	r2, r2
 8004428:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800442e:	1c5a      	adds	r2, r3, #1
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004438:	3b01      	subs	r3, #1
 800443a:	b29a      	uxth	r2, r3
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004444:	b29b      	uxth	r3, r3
 8004446:	3b01      	subs	r3, #1
 8004448:	b29a      	uxth	r2, r3
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800444e:	e117      	b.n	8004680 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004454:	2b02      	cmp	r3, #2
 8004456:	d14e      	bne.n	80044f6 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800445a:	9300      	str	r3, [sp, #0]
 800445c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800445e:	2200      	movs	r2, #0
 8004460:	4906      	ldr	r1, [pc, #24]	@ (800447c <HAL_I2C_Master_Receive+0x22c>)
 8004462:	68f8      	ldr	r0, [r7, #12]
 8004464:	f000 fd90 	bl	8004f88 <I2C_WaitOnFlagUntilTimeout>
 8004468:	4603      	mov	r3, r0
 800446a:	2b00      	cmp	r3, #0
 800446c:	d008      	beq.n	8004480 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800446e:	2301      	movs	r3, #1
 8004470:	e11a      	b.n	80046a8 <HAL_I2C_Master_Receive+0x458>
 8004472:	bf00      	nop
 8004474:	00100002 	.word	0x00100002
 8004478:	ffff0000 	.word	0xffff0000
 800447c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800448e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	691a      	ldr	r2, [r3, #16]
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800449a:	b2d2      	uxtb	r2, r2
 800449c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044a2:	1c5a      	adds	r2, r3, #1
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044ac:	3b01      	subs	r3, #1
 80044ae:	b29a      	uxth	r2, r3
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044b8:	b29b      	uxth	r3, r3
 80044ba:	3b01      	subs	r3, #1
 80044bc:	b29a      	uxth	r2, r3
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	691a      	ldr	r2, [r3, #16]
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044cc:	b2d2      	uxtb	r2, r2
 80044ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044d4:	1c5a      	adds	r2, r3, #1
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044de:	3b01      	subs	r3, #1
 80044e0:	b29a      	uxth	r2, r3
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044ea:	b29b      	uxth	r3, r3
 80044ec:	3b01      	subs	r3, #1
 80044ee:	b29a      	uxth	r2, r3
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80044f4:	e0c4      	b.n	8004680 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80044f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044f8:	9300      	str	r3, [sp, #0]
 80044fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044fc:	2200      	movs	r2, #0
 80044fe:	496c      	ldr	r1, [pc, #432]	@ (80046b0 <HAL_I2C_Master_Receive+0x460>)
 8004500:	68f8      	ldr	r0, [r7, #12]
 8004502:	f000 fd41 	bl	8004f88 <I2C_WaitOnFlagUntilTimeout>
 8004506:	4603      	mov	r3, r0
 8004508:	2b00      	cmp	r3, #0
 800450a:	d001      	beq.n	8004510 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	e0cb      	b.n	80046a8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800451e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	691a      	ldr	r2, [r3, #16]
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800452a:	b2d2      	uxtb	r2, r2
 800452c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004532:	1c5a      	adds	r2, r3, #1
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800453c:	3b01      	subs	r3, #1
 800453e:	b29a      	uxth	r2, r3
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004548:	b29b      	uxth	r3, r3
 800454a:	3b01      	subs	r3, #1
 800454c:	b29a      	uxth	r2, r3
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004554:	9300      	str	r3, [sp, #0]
 8004556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004558:	2200      	movs	r2, #0
 800455a:	4955      	ldr	r1, [pc, #340]	@ (80046b0 <HAL_I2C_Master_Receive+0x460>)
 800455c:	68f8      	ldr	r0, [r7, #12]
 800455e:	f000 fd13 	bl	8004f88 <I2C_WaitOnFlagUntilTimeout>
 8004562:	4603      	mov	r3, r0
 8004564:	2b00      	cmp	r3, #0
 8004566:	d001      	beq.n	800456c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004568:	2301      	movs	r3, #1
 800456a:	e09d      	b.n	80046a8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800457a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	691a      	ldr	r2, [r3, #16]
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004586:	b2d2      	uxtb	r2, r2
 8004588:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800458e:	1c5a      	adds	r2, r3, #1
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004598:	3b01      	subs	r3, #1
 800459a:	b29a      	uxth	r2, r3
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045a4:	b29b      	uxth	r3, r3
 80045a6:	3b01      	subs	r3, #1
 80045a8:	b29a      	uxth	r2, r3
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	691a      	ldr	r2, [r3, #16]
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b8:	b2d2      	uxtb	r2, r2
 80045ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045c0:	1c5a      	adds	r2, r3, #1
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045ca:	3b01      	subs	r3, #1
 80045cc:	b29a      	uxth	r2, r3
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045d6:	b29b      	uxth	r3, r3
 80045d8:	3b01      	subs	r3, #1
 80045da:	b29a      	uxth	r2, r3
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80045e0:	e04e      	b.n	8004680 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045e4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80045e6:	68f8      	ldr	r0, [r7, #12]
 80045e8:	f000 fe78 	bl	80052dc <I2C_WaitOnRXNEFlagUntilTimeout>
 80045ec:	4603      	mov	r3, r0
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d001      	beq.n	80045f6 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e058      	b.n	80046a8 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	691a      	ldr	r2, [r3, #16]
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004600:	b2d2      	uxtb	r2, r2
 8004602:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004608:	1c5a      	adds	r2, r3, #1
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004612:	3b01      	subs	r3, #1
 8004614:	b29a      	uxth	r2, r3
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800461e:	b29b      	uxth	r3, r3
 8004620:	3b01      	subs	r3, #1
 8004622:	b29a      	uxth	r2, r3
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	695b      	ldr	r3, [r3, #20]
 800462e:	f003 0304 	and.w	r3, r3, #4
 8004632:	2b04      	cmp	r3, #4
 8004634:	d124      	bne.n	8004680 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800463a:	2b03      	cmp	r3, #3
 800463c:	d107      	bne.n	800464e <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	681a      	ldr	r2, [r3, #0]
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800464c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	691a      	ldr	r2, [r3, #16]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004658:	b2d2      	uxtb	r2, r2
 800465a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004660:	1c5a      	adds	r2, r3, #1
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800466a:	3b01      	subs	r3, #1
 800466c:	b29a      	uxth	r2, r3
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004676:	b29b      	uxth	r3, r3
 8004678:	3b01      	subs	r3, #1
 800467a:	b29a      	uxth	r2, r3
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004684:	2b00      	cmp	r3, #0
 8004686:	f47f aeb6 	bne.w	80043f6 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2220      	movs	r2, #32
 800468e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2200      	movs	r2, #0
 8004696:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	2200      	movs	r2, #0
 800469e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80046a2:	2300      	movs	r3, #0
 80046a4:	e000      	b.n	80046a8 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 80046a6:	2302      	movs	r3, #2
  }
}
 80046a8:	4618      	mov	r0, r3
 80046aa:	3728      	adds	r7, #40	@ 0x28
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bd80      	pop	{r7, pc}
 80046b0:	00010004 	.word	0x00010004

080046b4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b08c      	sub	sp, #48	@ 0x30
 80046b8:	af02      	add	r7, sp, #8
 80046ba:	60f8      	str	r0, [r7, #12]
 80046bc:	4608      	mov	r0, r1
 80046be:	4611      	mov	r1, r2
 80046c0:	461a      	mov	r2, r3
 80046c2:	4603      	mov	r3, r0
 80046c4:	817b      	strh	r3, [r7, #10]
 80046c6:	460b      	mov	r3, r1
 80046c8:	813b      	strh	r3, [r7, #8]
 80046ca:	4613      	mov	r3, r2
 80046cc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80046ce:	f7ff f8c9 	bl	8003864 <HAL_GetTick>
 80046d2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046da:	b2db      	uxtb	r3, r3
 80046dc:	2b20      	cmp	r3, #32
 80046de:	f040 8214 	bne.w	8004b0a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80046e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046e4:	9300      	str	r3, [sp, #0]
 80046e6:	2319      	movs	r3, #25
 80046e8:	2201      	movs	r2, #1
 80046ea:	497b      	ldr	r1, [pc, #492]	@ (80048d8 <HAL_I2C_Mem_Read+0x224>)
 80046ec:	68f8      	ldr	r0, [r7, #12]
 80046ee:	f000 fc4b 	bl	8004f88 <I2C_WaitOnFlagUntilTimeout>
 80046f2:	4603      	mov	r3, r0
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d001      	beq.n	80046fc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80046f8:	2302      	movs	r3, #2
 80046fa:	e207      	b.n	8004b0c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004702:	2b01      	cmp	r3, #1
 8004704:	d101      	bne.n	800470a <HAL_I2C_Mem_Read+0x56>
 8004706:	2302      	movs	r3, #2
 8004708:	e200      	b.n	8004b0c <HAL_I2C_Mem_Read+0x458>
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2201      	movs	r2, #1
 800470e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f003 0301 	and.w	r3, r3, #1
 800471c:	2b01      	cmp	r3, #1
 800471e:	d007      	beq.n	8004730 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	681a      	ldr	r2, [r3, #0]
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f042 0201 	orr.w	r2, r2, #1
 800472e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	681a      	ldr	r2, [r3, #0]
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800473e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2222      	movs	r2, #34	@ 0x22
 8004744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2240      	movs	r2, #64	@ 0x40
 800474c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2200      	movs	r2, #0
 8004754:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800475a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004760:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004766:	b29a      	uxth	r2, r3
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	4a5b      	ldr	r2, [pc, #364]	@ (80048dc <HAL_I2C_Mem_Read+0x228>)
 8004770:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004772:	88f8      	ldrh	r0, [r7, #6]
 8004774:	893a      	ldrh	r2, [r7, #8]
 8004776:	8979      	ldrh	r1, [r7, #10]
 8004778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800477a:	9301      	str	r3, [sp, #4]
 800477c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800477e:	9300      	str	r3, [sp, #0]
 8004780:	4603      	mov	r3, r0
 8004782:	68f8      	ldr	r0, [r7, #12]
 8004784:	f000 fb18 	bl	8004db8 <I2C_RequestMemoryRead>
 8004788:	4603      	mov	r3, r0
 800478a:	2b00      	cmp	r3, #0
 800478c:	d001      	beq.n	8004792 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	e1bc      	b.n	8004b0c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004796:	2b00      	cmp	r3, #0
 8004798:	d113      	bne.n	80047c2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800479a:	2300      	movs	r3, #0
 800479c:	623b      	str	r3, [r7, #32]
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	695b      	ldr	r3, [r3, #20]
 80047a4:	623b      	str	r3, [r7, #32]
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	699b      	ldr	r3, [r3, #24]
 80047ac:	623b      	str	r3, [r7, #32]
 80047ae:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	681a      	ldr	r2, [r3, #0]
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047be:	601a      	str	r2, [r3, #0]
 80047c0:	e190      	b.n	8004ae4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047c6:	2b01      	cmp	r3, #1
 80047c8:	d11b      	bne.n	8004802 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	681a      	ldr	r2, [r3, #0]
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047d8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047da:	2300      	movs	r3, #0
 80047dc:	61fb      	str	r3, [r7, #28]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	695b      	ldr	r3, [r3, #20]
 80047e4:	61fb      	str	r3, [r7, #28]
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	699b      	ldr	r3, [r3, #24]
 80047ec:	61fb      	str	r3, [r7, #28]
 80047ee:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	681a      	ldr	r2, [r3, #0]
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047fe:	601a      	str	r2, [r3, #0]
 8004800:	e170      	b.n	8004ae4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004806:	2b02      	cmp	r3, #2
 8004808:	d11b      	bne.n	8004842 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	681a      	ldr	r2, [r3, #0]
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004818:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	681a      	ldr	r2, [r3, #0]
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004828:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800482a:	2300      	movs	r3, #0
 800482c:	61bb      	str	r3, [r7, #24]
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	695b      	ldr	r3, [r3, #20]
 8004834:	61bb      	str	r3, [r7, #24]
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	699b      	ldr	r3, [r3, #24]
 800483c:	61bb      	str	r3, [r7, #24]
 800483e:	69bb      	ldr	r3, [r7, #24]
 8004840:	e150      	b.n	8004ae4 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004842:	2300      	movs	r3, #0
 8004844:	617b      	str	r3, [r7, #20]
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	695b      	ldr	r3, [r3, #20]
 800484c:	617b      	str	r3, [r7, #20]
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	699b      	ldr	r3, [r3, #24]
 8004854:	617b      	str	r3, [r7, #20]
 8004856:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004858:	e144      	b.n	8004ae4 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800485e:	2b03      	cmp	r3, #3
 8004860:	f200 80f1 	bhi.w	8004a46 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004868:	2b01      	cmp	r3, #1
 800486a:	d123      	bne.n	80048b4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800486c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800486e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004870:	68f8      	ldr	r0, [r7, #12]
 8004872:	f000 fd33 	bl	80052dc <I2C_WaitOnRXNEFlagUntilTimeout>
 8004876:	4603      	mov	r3, r0
 8004878:	2b00      	cmp	r3, #0
 800487a:	d001      	beq.n	8004880 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800487c:	2301      	movs	r3, #1
 800487e:	e145      	b.n	8004b0c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	691a      	ldr	r2, [r3, #16]
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800488a:	b2d2      	uxtb	r2, r2
 800488c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004892:	1c5a      	adds	r2, r3, #1
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800489c:	3b01      	subs	r3, #1
 800489e:	b29a      	uxth	r2, r3
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048a8:	b29b      	uxth	r3, r3
 80048aa:	3b01      	subs	r3, #1
 80048ac:	b29a      	uxth	r2, r3
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80048b2:	e117      	b.n	8004ae4 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048b8:	2b02      	cmp	r3, #2
 80048ba:	d14e      	bne.n	800495a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80048bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048be:	9300      	str	r3, [sp, #0]
 80048c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048c2:	2200      	movs	r2, #0
 80048c4:	4906      	ldr	r1, [pc, #24]	@ (80048e0 <HAL_I2C_Mem_Read+0x22c>)
 80048c6:	68f8      	ldr	r0, [r7, #12]
 80048c8:	f000 fb5e 	bl	8004f88 <I2C_WaitOnFlagUntilTimeout>
 80048cc:	4603      	mov	r3, r0
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d008      	beq.n	80048e4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80048d2:	2301      	movs	r3, #1
 80048d4:	e11a      	b.n	8004b0c <HAL_I2C_Mem_Read+0x458>
 80048d6:	bf00      	nop
 80048d8:	00100002 	.word	0x00100002
 80048dc:	ffff0000 	.word	0xffff0000
 80048e0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	691a      	ldr	r2, [r3, #16]
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048fe:	b2d2      	uxtb	r2, r2
 8004900:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004906:	1c5a      	adds	r2, r3, #1
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004910:	3b01      	subs	r3, #1
 8004912:	b29a      	uxth	r2, r3
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800491c:	b29b      	uxth	r3, r3
 800491e:	3b01      	subs	r3, #1
 8004920:	b29a      	uxth	r2, r3
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	691a      	ldr	r2, [r3, #16]
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004930:	b2d2      	uxtb	r2, r2
 8004932:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004938:	1c5a      	adds	r2, r3, #1
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004942:	3b01      	subs	r3, #1
 8004944:	b29a      	uxth	r2, r3
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800494e:	b29b      	uxth	r3, r3
 8004950:	3b01      	subs	r3, #1
 8004952:	b29a      	uxth	r2, r3
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004958:	e0c4      	b.n	8004ae4 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800495a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800495c:	9300      	str	r3, [sp, #0]
 800495e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004960:	2200      	movs	r2, #0
 8004962:	496c      	ldr	r1, [pc, #432]	@ (8004b14 <HAL_I2C_Mem_Read+0x460>)
 8004964:	68f8      	ldr	r0, [r7, #12]
 8004966:	f000 fb0f 	bl	8004f88 <I2C_WaitOnFlagUntilTimeout>
 800496a:	4603      	mov	r3, r0
 800496c:	2b00      	cmp	r3, #0
 800496e:	d001      	beq.n	8004974 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004970:	2301      	movs	r3, #1
 8004972:	e0cb      	b.n	8004b0c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	681a      	ldr	r2, [r3, #0]
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004982:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	691a      	ldr	r2, [r3, #16]
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800498e:	b2d2      	uxtb	r2, r2
 8004990:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004996:	1c5a      	adds	r2, r3, #1
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049a0:	3b01      	subs	r3, #1
 80049a2:	b29a      	uxth	r2, r3
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049ac:	b29b      	uxth	r3, r3
 80049ae:	3b01      	subs	r3, #1
 80049b0:	b29a      	uxth	r2, r3
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80049b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049b8:	9300      	str	r3, [sp, #0]
 80049ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049bc:	2200      	movs	r2, #0
 80049be:	4955      	ldr	r1, [pc, #340]	@ (8004b14 <HAL_I2C_Mem_Read+0x460>)
 80049c0:	68f8      	ldr	r0, [r7, #12]
 80049c2:	f000 fae1 	bl	8004f88 <I2C_WaitOnFlagUntilTimeout>
 80049c6:	4603      	mov	r3, r0
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d001      	beq.n	80049d0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80049cc:	2301      	movs	r3, #1
 80049ce:	e09d      	b.n	8004b0c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	681a      	ldr	r2, [r3, #0]
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049de:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	691a      	ldr	r2, [r3, #16]
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ea:	b2d2      	uxtb	r2, r2
 80049ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049f2:	1c5a      	adds	r2, r3, #1
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049fc:	3b01      	subs	r3, #1
 80049fe:	b29a      	uxth	r2, r3
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a08:	b29b      	uxth	r3, r3
 8004a0a:	3b01      	subs	r3, #1
 8004a0c:	b29a      	uxth	r2, r3
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	691a      	ldr	r2, [r3, #16]
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a1c:	b2d2      	uxtb	r2, r2
 8004a1e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a24:	1c5a      	adds	r2, r3, #1
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a2e:	3b01      	subs	r3, #1
 8004a30:	b29a      	uxth	r2, r3
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a3a:	b29b      	uxth	r3, r3
 8004a3c:	3b01      	subs	r3, #1
 8004a3e:	b29a      	uxth	r2, r3
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004a44:	e04e      	b.n	8004ae4 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a48:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004a4a:	68f8      	ldr	r0, [r7, #12]
 8004a4c:	f000 fc46 	bl	80052dc <I2C_WaitOnRXNEFlagUntilTimeout>
 8004a50:	4603      	mov	r3, r0
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d001      	beq.n	8004a5a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004a56:	2301      	movs	r3, #1
 8004a58:	e058      	b.n	8004b0c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	691a      	ldr	r2, [r3, #16]
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a64:	b2d2      	uxtb	r2, r2
 8004a66:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a6c:	1c5a      	adds	r2, r3, #1
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a76:	3b01      	subs	r3, #1
 8004a78:	b29a      	uxth	r2, r3
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a82:	b29b      	uxth	r3, r3
 8004a84:	3b01      	subs	r3, #1
 8004a86:	b29a      	uxth	r2, r3
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	695b      	ldr	r3, [r3, #20]
 8004a92:	f003 0304 	and.w	r3, r3, #4
 8004a96:	2b04      	cmp	r3, #4
 8004a98:	d124      	bne.n	8004ae4 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a9e:	2b03      	cmp	r3, #3
 8004aa0:	d107      	bne.n	8004ab2 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ab0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	691a      	ldr	r2, [r3, #16]
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004abc:	b2d2      	uxtb	r2, r2
 8004abe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ac4:	1c5a      	adds	r2, r3, #1
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ace:	3b01      	subs	r3, #1
 8004ad0:	b29a      	uxth	r2, r3
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ada:	b29b      	uxth	r3, r3
 8004adc:	3b01      	subs	r3, #1
 8004ade:	b29a      	uxth	r2, r3
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	f47f aeb6 	bne.w	800485a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2220      	movs	r2, #32
 8004af2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	2200      	movs	r2, #0
 8004afa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	2200      	movs	r2, #0
 8004b02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004b06:	2300      	movs	r3, #0
 8004b08:	e000      	b.n	8004b0c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004b0a:	2302      	movs	r3, #2
  }
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	3728      	adds	r7, #40	@ 0x28
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}
 8004b14:	00010004 	.word	0x00010004

08004b18 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b088      	sub	sp, #32
 8004b1c:	af02      	add	r7, sp, #8
 8004b1e:	60f8      	str	r0, [r7, #12]
 8004b20:	607a      	str	r2, [r7, #4]
 8004b22:	603b      	str	r3, [r7, #0]
 8004b24:	460b      	mov	r3, r1
 8004b26:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b2c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	2b08      	cmp	r3, #8
 8004b32:	d006      	beq.n	8004b42 <I2C_MasterRequestWrite+0x2a>
 8004b34:	697b      	ldr	r3, [r7, #20]
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d003      	beq.n	8004b42 <I2C_MasterRequestWrite+0x2a>
 8004b3a:	697b      	ldr	r3, [r7, #20]
 8004b3c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004b40:	d108      	bne.n	8004b54 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	681a      	ldr	r2, [r3, #0]
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b50:	601a      	str	r2, [r3, #0]
 8004b52:	e00b      	b.n	8004b6c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b58:	2b12      	cmp	r3, #18
 8004b5a:	d107      	bne.n	8004b6c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	681a      	ldr	r2, [r3, #0]
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b6a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	9300      	str	r3, [sp, #0]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2200      	movs	r2, #0
 8004b74:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004b78:	68f8      	ldr	r0, [r7, #12]
 8004b7a:	f000 fa05 	bl	8004f88 <I2C_WaitOnFlagUntilTimeout>
 8004b7e:	4603      	mov	r3, r0
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d00d      	beq.n	8004ba0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b92:	d103      	bne.n	8004b9c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004b9a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004b9c:	2303      	movs	r3, #3
 8004b9e:	e035      	b.n	8004c0c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	691b      	ldr	r3, [r3, #16]
 8004ba4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004ba8:	d108      	bne.n	8004bbc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004baa:	897b      	ldrh	r3, [r7, #10]
 8004bac:	b2db      	uxtb	r3, r3
 8004bae:	461a      	mov	r2, r3
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004bb8:	611a      	str	r2, [r3, #16]
 8004bba:	e01b      	b.n	8004bf4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004bbc:	897b      	ldrh	r3, [r7, #10]
 8004bbe:	11db      	asrs	r3, r3, #7
 8004bc0:	b2db      	uxtb	r3, r3
 8004bc2:	f003 0306 	and.w	r3, r3, #6
 8004bc6:	b2db      	uxtb	r3, r3
 8004bc8:	f063 030f 	orn	r3, r3, #15
 8004bcc:	b2da      	uxtb	r2, r3
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	687a      	ldr	r2, [r7, #4]
 8004bd8:	490e      	ldr	r1, [pc, #56]	@ (8004c14 <I2C_MasterRequestWrite+0xfc>)
 8004bda:	68f8      	ldr	r0, [r7, #12]
 8004bdc:	f000 fa4e 	bl	800507c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004be0:	4603      	mov	r3, r0
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d001      	beq.n	8004bea <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004be6:	2301      	movs	r3, #1
 8004be8:	e010      	b.n	8004c0c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004bea:	897b      	ldrh	r3, [r7, #10]
 8004bec:	b2da      	uxtb	r2, r3
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	687a      	ldr	r2, [r7, #4]
 8004bf8:	4907      	ldr	r1, [pc, #28]	@ (8004c18 <I2C_MasterRequestWrite+0x100>)
 8004bfa:	68f8      	ldr	r0, [r7, #12]
 8004bfc:	f000 fa3e 	bl	800507c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c00:	4603      	mov	r3, r0
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d001      	beq.n	8004c0a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	e000      	b.n	8004c0c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004c0a:	2300      	movs	r3, #0
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	3718      	adds	r7, #24
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}
 8004c14:	00010008 	.word	0x00010008
 8004c18:	00010002 	.word	0x00010002

08004c1c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b088      	sub	sp, #32
 8004c20:	af02      	add	r7, sp, #8
 8004c22:	60f8      	str	r0, [r7, #12]
 8004c24:	607a      	str	r2, [r7, #4]
 8004c26:	603b      	str	r3, [r7, #0]
 8004c28:	460b      	mov	r3, r1
 8004c2a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c30:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004c40:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004c42:	697b      	ldr	r3, [r7, #20]
 8004c44:	2b08      	cmp	r3, #8
 8004c46:	d006      	beq.n	8004c56 <I2C_MasterRequestRead+0x3a>
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	2b01      	cmp	r3, #1
 8004c4c:	d003      	beq.n	8004c56 <I2C_MasterRequestRead+0x3a>
 8004c4e:	697b      	ldr	r3, [r7, #20]
 8004c50:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004c54:	d108      	bne.n	8004c68 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	681a      	ldr	r2, [r3, #0]
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c64:	601a      	str	r2, [r3, #0]
 8004c66:	e00b      	b.n	8004c80 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c6c:	2b11      	cmp	r3, #17
 8004c6e:	d107      	bne.n	8004c80 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	681a      	ldr	r2, [r3, #0]
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c7e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	9300      	str	r3, [sp, #0]
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2200      	movs	r2, #0
 8004c88:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004c8c:	68f8      	ldr	r0, [r7, #12]
 8004c8e:	f000 f97b 	bl	8004f88 <I2C_WaitOnFlagUntilTimeout>
 8004c92:	4603      	mov	r3, r0
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d00d      	beq.n	8004cb4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ca2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ca6:	d103      	bne.n	8004cb0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004cae:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004cb0:	2303      	movs	r3, #3
 8004cb2:	e079      	b.n	8004da8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	691b      	ldr	r3, [r3, #16]
 8004cb8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004cbc:	d108      	bne.n	8004cd0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004cbe:	897b      	ldrh	r3, [r7, #10]
 8004cc0:	b2db      	uxtb	r3, r3
 8004cc2:	f043 0301 	orr.w	r3, r3, #1
 8004cc6:	b2da      	uxtb	r2, r3
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	611a      	str	r2, [r3, #16]
 8004cce:	e05f      	b.n	8004d90 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004cd0:	897b      	ldrh	r3, [r7, #10]
 8004cd2:	11db      	asrs	r3, r3, #7
 8004cd4:	b2db      	uxtb	r3, r3
 8004cd6:	f003 0306 	and.w	r3, r3, #6
 8004cda:	b2db      	uxtb	r3, r3
 8004cdc:	f063 030f 	orn	r3, r3, #15
 8004ce0:	b2da      	uxtb	r2, r3
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	687a      	ldr	r2, [r7, #4]
 8004cec:	4930      	ldr	r1, [pc, #192]	@ (8004db0 <I2C_MasterRequestRead+0x194>)
 8004cee:	68f8      	ldr	r0, [r7, #12]
 8004cf0:	f000 f9c4 	bl	800507c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d001      	beq.n	8004cfe <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	e054      	b.n	8004da8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004cfe:	897b      	ldrh	r3, [r7, #10]
 8004d00:	b2da      	uxtb	r2, r3
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	687a      	ldr	r2, [r7, #4]
 8004d0c:	4929      	ldr	r1, [pc, #164]	@ (8004db4 <I2C_MasterRequestRead+0x198>)
 8004d0e:	68f8      	ldr	r0, [r7, #12]
 8004d10:	f000 f9b4 	bl	800507c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d14:	4603      	mov	r3, r0
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d001      	beq.n	8004d1e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e044      	b.n	8004da8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d1e:	2300      	movs	r3, #0
 8004d20:	613b      	str	r3, [r7, #16]
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	695b      	ldr	r3, [r3, #20]
 8004d28:	613b      	str	r3, [r7, #16]
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	699b      	ldr	r3, [r3, #24]
 8004d30:	613b      	str	r3, [r7, #16]
 8004d32:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	681a      	ldr	r2, [r3, #0]
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004d42:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	9300      	str	r3, [sp, #0]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004d50:	68f8      	ldr	r0, [r7, #12]
 8004d52:	f000 f919 	bl	8004f88 <I2C_WaitOnFlagUntilTimeout>
 8004d56:	4603      	mov	r3, r0
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d00d      	beq.n	8004d78 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d6a:	d103      	bne.n	8004d74 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004d72:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8004d74:	2303      	movs	r3, #3
 8004d76:	e017      	b.n	8004da8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004d78:	897b      	ldrh	r3, [r7, #10]
 8004d7a:	11db      	asrs	r3, r3, #7
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	f003 0306 	and.w	r3, r3, #6
 8004d82:	b2db      	uxtb	r3, r3
 8004d84:	f063 030e 	orn	r3, r3, #14
 8004d88:	b2da      	uxtb	r2, r3
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	687a      	ldr	r2, [r7, #4]
 8004d94:	4907      	ldr	r1, [pc, #28]	@ (8004db4 <I2C_MasterRequestRead+0x198>)
 8004d96:	68f8      	ldr	r0, [r7, #12]
 8004d98:	f000 f970 	bl	800507c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d001      	beq.n	8004da6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004da2:	2301      	movs	r3, #1
 8004da4:	e000      	b.n	8004da8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004da6:	2300      	movs	r3, #0
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	3718      	adds	r7, #24
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bd80      	pop	{r7, pc}
 8004db0:	00010008 	.word	0x00010008
 8004db4:	00010002 	.word	0x00010002

08004db8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b088      	sub	sp, #32
 8004dbc:	af02      	add	r7, sp, #8
 8004dbe:	60f8      	str	r0, [r7, #12]
 8004dc0:	4608      	mov	r0, r1
 8004dc2:	4611      	mov	r1, r2
 8004dc4:	461a      	mov	r2, r3
 8004dc6:	4603      	mov	r3, r0
 8004dc8:	817b      	strh	r3, [r7, #10]
 8004dca:	460b      	mov	r3, r1
 8004dcc:	813b      	strh	r3, [r7, #8]
 8004dce:	4613      	mov	r3, r2
 8004dd0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	681a      	ldr	r2, [r3, #0]
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004de0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	681a      	ldr	r2, [r3, #0]
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004df0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004df4:	9300      	str	r3, [sp, #0]
 8004df6:	6a3b      	ldr	r3, [r7, #32]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004dfe:	68f8      	ldr	r0, [r7, #12]
 8004e00:	f000 f8c2 	bl	8004f88 <I2C_WaitOnFlagUntilTimeout>
 8004e04:	4603      	mov	r3, r0
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d00d      	beq.n	8004e26 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e18:	d103      	bne.n	8004e22 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004e20:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004e22:	2303      	movs	r3, #3
 8004e24:	e0aa      	b.n	8004f7c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004e26:	897b      	ldrh	r3, [r7, #10]
 8004e28:	b2db      	uxtb	r3, r3
 8004e2a:	461a      	mov	r2, r3
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004e34:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e38:	6a3a      	ldr	r2, [r7, #32]
 8004e3a:	4952      	ldr	r1, [pc, #328]	@ (8004f84 <I2C_RequestMemoryRead+0x1cc>)
 8004e3c:	68f8      	ldr	r0, [r7, #12]
 8004e3e:	f000 f91d 	bl	800507c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e42:	4603      	mov	r3, r0
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d001      	beq.n	8004e4c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	e097      	b.n	8004f7c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	617b      	str	r3, [r7, #20]
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	695b      	ldr	r3, [r3, #20]
 8004e56:	617b      	str	r3, [r7, #20]
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	699b      	ldr	r3, [r3, #24]
 8004e5e:	617b      	str	r3, [r7, #20]
 8004e60:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e64:	6a39      	ldr	r1, [r7, #32]
 8004e66:	68f8      	ldr	r0, [r7, #12]
 8004e68:	f000 f9a8 	bl	80051bc <I2C_WaitOnTXEFlagUntilTimeout>
 8004e6c:	4603      	mov	r3, r0
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d00d      	beq.n	8004e8e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e76:	2b04      	cmp	r3, #4
 8004e78:	d107      	bne.n	8004e8a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	681a      	ldr	r2, [r3, #0]
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e88:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	e076      	b.n	8004f7c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004e8e:	88fb      	ldrh	r3, [r7, #6]
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	d105      	bne.n	8004ea0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004e94:	893b      	ldrh	r3, [r7, #8]
 8004e96:	b2da      	uxtb	r2, r3
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	611a      	str	r2, [r3, #16]
 8004e9e:	e021      	b.n	8004ee4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004ea0:	893b      	ldrh	r3, [r7, #8]
 8004ea2:	0a1b      	lsrs	r3, r3, #8
 8004ea4:	b29b      	uxth	r3, r3
 8004ea6:	b2da      	uxtb	r2, r3
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004eae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004eb0:	6a39      	ldr	r1, [r7, #32]
 8004eb2:	68f8      	ldr	r0, [r7, #12]
 8004eb4:	f000 f982 	bl	80051bc <I2C_WaitOnTXEFlagUntilTimeout>
 8004eb8:	4603      	mov	r3, r0
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d00d      	beq.n	8004eda <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ec2:	2b04      	cmp	r3, #4
 8004ec4:	d107      	bne.n	8004ed6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	681a      	ldr	r2, [r3, #0]
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ed4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e050      	b.n	8004f7c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004eda:	893b      	ldrh	r3, [r7, #8]
 8004edc:	b2da      	uxtb	r2, r3
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ee4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ee6:	6a39      	ldr	r1, [r7, #32]
 8004ee8:	68f8      	ldr	r0, [r7, #12]
 8004eea:	f000 f967 	bl	80051bc <I2C_WaitOnTXEFlagUntilTimeout>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d00d      	beq.n	8004f10 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ef8:	2b04      	cmp	r3, #4
 8004efa:	d107      	bne.n	8004f0c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	681a      	ldr	r2, [r3, #0]
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f0a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	e035      	b.n	8004f7c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	681a      	ldr	r2, [r3, #0]
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004f1e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f22:	9300      	str	r3, [sp, #0]
 8004f24:	6a3b      	ldr	r3, [r7, #32]
 8004f26:	2200      	movs	r2, #0
 8004f28:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004f2c:	68f8      	ldr	r0, [r7, #12]
 8004f2e:	f000 f82b 	bl	8004f88 <I2C_WaitOnFlagUntilTimeout>
 8004f32:	4603      	mov	r3, r0
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d00d      	beq.n	8004f54 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f46:	d103      	bne.n	8004f50 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004f4e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004f50:	2303      	movs	r3, #3
 8004f52:	e013      	b.n	8004f7c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004f54:	897b      	ldrh	r3, [r7, #10]
 8004f56:	b2db      	uxtb	r3, r3
 8004f58:	f043 0301 	orr.w	r3, r3, #1
 8004f5c:	b2da      	uxtb	r2, r3
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f66:	6a3a      	ldr	r2, [r7, #32]
 8004f68:	4906      	ldr	r1, [pc, #24]	@ (8004f84 <I2C_RequestMemoryRead+0x1cc>)
 8004f6a:	68f8      	ldr	r0, [r7, #12]
 8004f6c:	f000 f886 	bl	800507c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f70:	4603      	mov	r3, r0
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d001      	beq.n	8004f7a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	e000      	b.n	8004f7c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004f7a:	2300      	movs	r3, #0
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	3718      	adds	r7, #24
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bd80      	pop	{r7, pc}
 8004f84:	00010002 	.word	0x00010002

08004f88 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b084      	sub	sp, #16
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	60f8      	str	r0, [r7, #12]
 8004f90:	60b9      	str	r1, [r7, #8]
 8004f92:	603b      	str	r3, [r7, #0]
 8004f94:	4613      	mov	r3, r2
 8004f96:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f98:	e048      	b.n	800502c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004fa0:	d044      	beq.n	800502c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fa2:	f7fe fc5f 	bl	8003864 <HAL_GetTick>
 8004fa6:	4602      	mov	r2, r0
 8004fa8:	69bb      	ldr	r3, [r7, #24]
 8004faa:	1ad3      	subs	r3, r2, r3
 8004fac:	683a      	ldr	r2, [r7, #0]
 8004fae:	429a      	cmp	r2, r3
 8004fb0:	d302      	bcc.n	8004fb8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d139      	bne.n	800502c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	0c1b      	lsrs	r3, r3, #16
 8004fbc:	b2db      	uxtb	r3, r3
 8004fbe:	2b01      	cmp	r3, #1
 8004fc0:	d10d      	bne.n	8004fde <I2C_WaitOnFlagUntilTimeout+0x56>
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	695b      	ldr	r3, [r3, #20]
 8004fc8:	43da      	mvns	r2, r3
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	4013      	ands	r3, r2
 8004fce:	b29b      	uxth	r3, r3
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	bf0c      	ite	eq
 8004fd4:	2301      	moveq	r3, #1
 8004fd6:	2300      	movne	r3, #0
 8004fd8:	b2db      	uxtb	r3, r3
 8004fda:	461a      	mov	r2, r3
 8004fdc:	e00c      	b.n	8004ff8 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	699b      	ldr	r3, [r3, #24]
 8004fe4:	43da      	mvns	r2, r3
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	4013      	ands	r3, r2
 8004fea:	b29b      	uxth	r3, r3
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	bf0c      	ite	eq
 8004ff0:	2301      	moveq	r3, #1
 8004ff2:	2300      	movne	r3, #0
 8004ff4:	b2db      	uxtb	r3, r3
 8004ff6:	461a      	mov	r2, r3
 8004ff8:	79fb      	ldrb	r3, [r7, #7]
 8004ffa:	429a      	cmp	r2, r3
 8004ffc:	d116      	bne.n	800502c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2200      	movs	r2, #0
 8005002:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2220      	movs	r2, #32
 8005008:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	2200      	movs	r2, #0
 8005010:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005018:	f043 0220 	orr.w	r2, r3, #32
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	2200      	movs	r2, #0
 8005024:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005028:	2301      	movs	r3, #1
 800502a:	e023      	b.n	8005074 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	0c1b      	lsrs	r3, r3, #16
 8005030:	b2db      	uxtb	r3, r3
 8005032:	2b01      	cmp	r3, #1
 8005034:	d10d      	bne.n	8005052 <I2C_WaitOnFlagUntilTimeout+0xca>
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	695b      	ldr	r3, [r3, #20]
 800503c:	43da      	mvns	r2, r3
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	4013      	ands	r3, r2
 8005042:	b29b      	uxth	r3, r3
 8005044:	2b00      	cmp	r3, #0
 8005046:	bf0c      	ite	eq
 8005048:	2301      	moveq	r3, #1
 800504a:	2300      	movne	r3, #0
 800504c:	b2db      	uxtb	r3, r3
 800504e:	461a      	mov	r2, r3
 8005050:	e00c      	b.n	800506c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	699b      	ldr	r3, [r3, #24]
 8005058:	43da      	mvns	r2, r3
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	4013      	ands	r3, r2
 800505e:	b29b      	uxth	r3, r3
 8005060:	2b00      	cmp	r3, #0
 8005062:	bf0c      	ite	eq
 8005064:	2301      	moveq	r3, #1
 8005066:	2300      	movne	r3, #0
 8005068:	b2db      	uxtb	r3, r3
 800506a:	461a      	mov	r2, r3
 800506c:	79fb      	ldrb	r3, [r7, #7]
 800506e:	429a      	cmp	r2, r3
 8005070:	d093      	beq.n	8004f9a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005072:	2300      	movs	r3, #0
}
 8005074:	4618      	mov	r0, r3
 8005076:	3710      	adds	r7, #16
 8005078:	46bd      	mov	sp, r7
 800507a:	bd80      	pop	{r7, pc}

0800507c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b084      	sub	sp, #16
 8005080:	af00      	add	r7, sp, #0
 8005082:	60f8      	str	r0, [r7, #12]
 8005084:	60b9      	str	r1, [r7, #8]
 8005086:	607a      	str	r2, [r7, #4]
 8005088:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800508a:	e071      	b.n	8005170 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	695b      	ldr	r3, [r3, #20]
 8005092:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005096:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800509a:	d123      	bne.n	80050e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	681a      	ldr	r2, [r3, #0]
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050aa:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80050b4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2200      	movs	r2, #0
 80050ba:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	2220      	movs	r2, #32
 80050c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	2200      	movs	r2, #0
 80050c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050d0:	f043 0204 	orr.w	r2, r3, #4
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2200      	movs	r2, #0
 80050dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80050e0:	2301      	movs	r3, #1
 80050e2:	e067      	b.n	80051b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80050ea:	d041      	beq.n	8005170 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050ec:	f7fe fbba 	bl	8003864 <HAL_GetTick>
 80050f0:	4602      	mov	r2, r0
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	1ad3      	subs	r3, r2, r3
 80050f6:	687a      	ldr	r2, [r7, #4]
 80050f8:	429a      	cmp	r2, r3
 80050fa:	d302      	bcc.n	8005102 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d136      	bne.n	8005170 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	0c1b      	lsrs	r3, r3, #16
 8005106:	b2db      	uxtb	r3, r3
 8005108:	2b01      	cmp	r3, #1
 800510a:	d10c      	bne.n	8005126 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	695b      	ldr	r3, [r3, #20]
 8005112:	43da      	mvns	r2, r3
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	4013      	ands	r3, r2
 8005118:	b29b      	uxth	r3, r3
 800511a:	2b00      	cmp	r3, #0
 800511c:	bf14      	ite	ne
 800511e:	2301      	movne	r3, #1
 8005120:	2300      	moveq	r3, #0
 8005122:	b2db      	uxtb	r3, r3
 8005124:	e00b      	b.n	800513e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	699b      	ldr	r3, [r3, #24]
 800512c:	43da      	mvns	r2, r3
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	4013      	ands	r3, r2
 8005132:	b29b      	uxth	r3, r3
 8005134:	2b00      	cmp	r3, #0
 8005136:	bf14      	ite	ne
 8005138:	2301      	movne	r3, #1
 800513a:	2300      	moveq	r3, #0
 800513c:	b2db      	uxtb	r3, r3
 800513e:	2b00      	cmp	r3, #0
 8005140:	d016      	beq.n	8005170 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	2200      	movs	r2, #0
 8005146:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2220      	movs	r2, #32
 800514c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2200      	movs	r2, #0
 8005154:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800515c:	f043 0220 	orr.w	r2, r3, #32
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2200      	movs	r2, #0
 8005168:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800516c:	2301      	movs	r3, #1
 800516e:	e021      	b.n	80051b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	0c1b      	lsrs	r3, r3, #16
 8005174:	b2db      	uxtb	r3, r3
 8005176:	2b01      	cmp	r3, #1
 8005178:	d10c      	bne.n	8005194 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	695b      	ldr	r3, [r3, #20]
 8005180:	43da      	mvns	r2, r3
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	4013      	ands	r3, r2
 8005186:	b29b      	uxth	r3, r3
 8005188:	2b00      	cmp	r3, #0
 800518a:	bf14      	ite	ne
 800518c:	2301      	movne	r3, #1
 800518e:	2300      	moveq	r3, #0
 8005190:	b2db      	uxtb	r3, r3
 8005192:	e00b      	b.n	80051ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	699b      	ldr	r3, [r3, #24]
 800519a:	43da      	mvns	r2, r3
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	4013      	ands	r3, r2
 80051a0:	b29b      	uxth	r3, r3
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	bf14      	ite	ne
 80051a6:	2301      	movne	r3, #1
 80051a8:	2300      	moveq	r3, #0
 80051aa:	b2db      	uxtb	r3, r3
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	f47f af6d 	bne.w	800508c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80051b2:	2300      	movs	r3, #0
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	3710      	adds	r7, #16
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd80      	pop	{r7, pc}

080051bc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b084      	sub	sp, #16
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	60f8      	str	r0, [r7, #12]
 80051c4:	60b9      	str	r1, [r7, #8]
 80051c6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80051c8:	e034      	b.n	8005234 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80051ca:	68f8      	ldr	r0, [r7, #12]
 80051cc:	f000 f8e3 	bl	8005396 <I2C_IsAcknowledgeFailed>
 80051d0:	4603      	mov	r3, r0
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d001      	beq.n	80051da <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80051d6:	2301      	movs	r3, #1
 80051d8:	e034      	b.n	8005244 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051da:	68bb      	ldr	r3, [r7, #8]
 80051dc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80051e0:	d028      	beq.n	8005234 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051e2:	f7fe fb3f 	bl	8003864 <HAL_GetTick>
 80051e6:	4602      	mov	r2, r0
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	1ad3      	subs	r3, r2, r3
 80051ec:	68ba      	ldr	r2, [r7, #8]
 80051ee:	429a      	cmp	r2, r3
 80051f0:	d302      	bcc.n	80051f8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d11d      	bne.n	8005234 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	695b      	ldr	r3, [r3, #20]
 80051fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005202:	2b80      	cmp	r3, #128	@ 0x80
 8005204:	d016      	beq.n	8005234 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2200      	movs	r2, #0
 800520a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	2220      	movs	r2, #32
 8005210:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	2200      	movs	r2, #0
 8005218:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005220:	f043 0220 	orr.w	r2, r3, #32
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	2200      	movs	r2, #0
 800522c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005230:	2301      	movs	r3, #1
 8005232:	e007      	b.n	8005244 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	695b      	ldr	r3, [r3, #20]
 800523a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800523e:	2b80      	cmp	r3, #128	@ 0x80
 8005240:	d1c3      	bne.n	80051ca <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005242:	2300      	movs	r3, #0
}
 8005244:	4618      	mov	r0, r3
 8005246:	3710      	adds	r7, #16
 8005248:	46bd      	mov	sp, r7
 800524a:	bd80      	pop	{r7, pc}

0800524c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b084      	sub	sp, #16
 8005250:	af00      	add	r7, sp, #0
 8005252:	60f8      	str	r0, [r7, #12]
 8005254:	60b9      	str	r1, [r7, #8]
 8005256:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005258:	e034      	b.n	80052c4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800525a:	68f8      	ldr	r0, [r7, #12]
 800525c:	f000 f89b 	bl	8005396 <I2C_IsAcknowledgeFailed>
 8005260:	4603      	mov	r3, r0
 8005262:	2b00      	cmp	r3, #0
 8005264:	d001      	beq.n	800526a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005266:	2301      	movs	r3, #1
 8005268:	e034      	b.n	80052d4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005270:	d028      	beq.n	80052c4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005272:	f7fe faf7 	bl	8003864 <HAL_GetTick>
 8005276:	4602      	mov	r2, r0
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	1ad3      	subs	r3, r2, r3
 800527c:	68ba      	ldr	r2, [r7, #8]
 800527e:	429a      	cmp	r2, r3
 8005280:	d302      	bcc.n	8005288 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d11d      	bne.n	80052c4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	695b      	ldr	r3, [r3, #20]
 800528e:	f003 0304 	and.w	r3, r3, #4
 8005292:	2b04      	cmp	r3, #4
 8005294:	d016      	beq.n	80052c4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	2200      	movs	r2, #0
 800529a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	2220      	movs	r2, #32
 80052a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	2200      	movs	r2, #0
 80052a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052b0:	f043 0220 	orr.w	r2, r3, #32
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	2200      	movs	r2, #0
 80052bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80052c0:	2301      	movs	r3, #1
 80052c2:	e007      	b.n	80052d4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	695b      	ldr	r3, [r3, #20]
 80052ca:	f003 0304 	and.w	r3, r3, #4
 80052ce:	2b04      	cmp	r3, #4
 80052d0:	d1c3      	bne.n	800525a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80052d2:	2300      	movs	r3, #0
}
 80052d4:	4618      	mov	r0, r3
 80052d6:	3710      	adds	r7, #16
 80052d8:	46bd      	mov	sp, r7
 80052da:	bd80      	pop	{r7, pc}

080052dc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b084      	sub	sp, #16
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	60f8      	str	r0, [r7, #12]
 80052e4:	60b9      	str	r1, [r7, #8]
 80052e6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80052e8:	e049      	b.n	800537e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	695b      	ldr	r3, [r3, #20]
 80052f0:	f003 0310 	and.w	r3, r3, #16
 80052f4:	2b10      	cmp	r3, #16
 80052f6:	d119      	bne.n	800532c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f06f 0210 	mvn.w	r2, #16
 8005300:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	2200      	movs	r2, #0
 8005306:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	2220      	movs	r2, #32
 800530c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	2200      	movs	r2, #0
 8005314:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2200      	movs	r2, #0
 8005324:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005328:	2301      	movs	r3, #1
 800532a:	e030      	b.n	800538e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800532c:	f7fe fa9a 	bl	8003864 <HAL_GetTick>
 8005330:	4602      	mov	r2, r0
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	1ad3      	subs	r3, r2, r3
 8005336:	68ba      	ldr	r2, [r7, #8]
 8005338:	429a      	cmp	r2, r3
 800533a:	d302      	bcc.n	8005342 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d11d      	bne.n	800537e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	695b      	ldr	r3, [r3, #20]
 8005348:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800534c:	2b40      	cmp	r3, #64	@ 0x40
 800534e:	d016      	beq.n	800537e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	2200      	movs	r2, #0
 8005354:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	2220      	movs	r2, #32
 800535a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	2200      	movs	r2, #0
 8005362:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800536a:	f043 0220 	orr.w	r2, r3, #32
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	2200      	movs	r2, #0
 8005376:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800537a:	2301      	movs	r3, #1
 800537c:	e007      	b.n	800538e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	695b      	ldr	r3, [r3, #20]
 8005384:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005388:	2b40      	cmp	r3, #64	@ 0x40
 800538a:	d1ae      	bne.n	80052ea <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800538c:	2300      	movs	r3, #0
}
 800538e:	4618      	mov	r0, r3
 8005390:	3710      	adds	r7, #16
 8005392:	46bd      	mov	sp, r7
 8005394:	bd80      	pop	{r7, pc}

08005396 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005396:	b480      	push	{r7}
 8005398:	b083      	sub	sp, #12
 800539a:	af00      	add	r7, sp, #0
 800539c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	695b      	ldr	r3, [r3, #20]
 80053a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053ac:	d11b      	bne.n	80053e6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80053b6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2200      	movs	r2, #0
 80053bc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2220      	movs	r2, #32
 80053c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2200      	movs	r2, #0
 80053ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053d2:	f043 0204 	orr.w	r2, r3, #4
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2200      	movs	r2, #0
 80053de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80053e2:	2301      	movs	r3, #1
 80053e4:	e000      	b.n	80053e8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80053e6:	2300      	movs	r3, #0
}
 80053e8:	4618      	mov	r0, r3
 80053ea:	370c      	adds	r7, #12
 80053ec:	46bd      	mov	sp, r7
 80053ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f2:	4770      	bx	lr

080053f4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b086      	sub	sp, #24
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d101      	bne.n	8005406 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005402:	2301      	movs	r3, #1
 8005404:	e267      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f003 0301 	and.w	r3, r3, #1
 800540e:	2b00      	cmp	r3, #0
 8005410:	d075      	beq.n	80054fe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005412:	4b88      	ldr	r3, [pc, #544]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 8005414:	689b      	ldr	r3, [r3, #8]
 8005416:	f003 030c 	and.w	r3, r3, #12
 800541a:	2b04      	cmp	r3, #4
 800541c:	d00c      	beq.n	8005438 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800541e:	4b85      	ldr	r3, [pc, #532]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005426:	2b08      	cmp	r3, #8
 8005428:	d112      	bne.n	8005450 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800542a:	4b82      	ldr	r3, [pc, #520]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005432:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005436:	d10b      	bne.n	8005450 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005438:	4b7e      	ldr	r3, [pc, #504]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005440:	2b00      	cmp	r3, #0
 8005442:	d05b      	beq.n	80054fc <HAL_RCC_OscConfig+0x108>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d157      	bne.n	80054fc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800544c:	2301      	movs	r3, #1
 800544e:	e242      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	685b      	ldr	r3, [r3, #4]
 8005454:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005458:	d106      	bne.n	8005468 <HAL_RCC_OscConfig+0x74>
 800545a:	4b76      	ldr	r3, [pc, #472]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a75      	ldr	r2, [pc, #468]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 8005460:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005464:	6013      	str	r3, [r2, #0]
 8005466:	e01d      	b.n	80054a4 <HAL_RCC_OscConfig+0xb0>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005470:	d10c      	bne.n	800548c <HAL_RCC_OscConfig+0x98>
 8005472:	4b70      	ldr	r3, [pc, #448]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a6f      	ldr	r2, [pc, #444]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 8005478:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800547c:	6013      	str	r3, [r2, #0]
 800547e:	4b6d      	ldr	r3, [pc, #436]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4a6c      	ldr	r2, [pc, #432]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 8005484:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005488:	6013      	str	r3, [r2, #0]
 800548a:	e00b      	b.n	80054a4 <HAL_RCC_OscConfig+0xb0>
 800548c:	4b69      	ldr	r3, [pc, #420]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a68      	ldr	r2, [pc, #416]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 8005492:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005496:	6013      	str	r3, [r2, #0]
 8005498:	4b66      	ldr	r3, [pc, #408]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4a65      	ldr	r2, [pc, #404]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 800549e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80054a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d013      	beq.n	80054d4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054ac:	f7fe f9da 	bl	8003864 <HAL_GetTick>
 80054b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054b2:	e008      	b.n	80054c6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80054b4:	f7fe f9d6 	bl	8003864 <HAL_GetTick>
 80054b8:	4602      	mov	r2, r0
 80054ba:	693b      	ldr	r3, [r7, #16]
 80054bc:	1ad3      	subs	r3, r2, r3
 80054be:	2b64      	cmp	r3, #100	@ 0x64
 80054c0:	d901      	bls.n	80054c6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80054c2:	2303      	movs	r3, #3
 80054c4:	e207      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054c6:	4b5b      	ldr	r3, [pc, #364]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d0f0      	beq.n	80054b4 <HAL_RCC_OscConfig+0xc0>
 80054d2:	e014      	b.n	80054fe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054d4:	f7fe f9c6 	bl	8003864 <HAL_GetTick>
 80054d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80054da:	e008      	b.n	80054ee <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80054dc:	f7fe f9c2 	bl	8003864 <HAL_GetTick>
 80054e0:	4602      	mov	r2, r0
 80054e2:	693b      	ldr	r3, [r7, #16]
 80054e4:	1ad3      	subs	r3, r2, r3
 80054e6:	2b64      	cmp	r3, #100	@ 0x64
 80054e8:	d901      	bls.n	80054ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80054ea:	2303      	movs	r3, #3
 80054ec:	e1f3      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80054ee:	4b51      	ldr	r3, [pc, #324]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d1f0      	bne.n	80054dc <HAL_RCC_OscConfig+0xe8>
 80054fa:	e000      	b.n	80054fe <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f003 0302 	and.w	r3, r3, #2
 8005506:	2b00      	cmp	r3, #0
 8005508:	d063      	beq.n	80055d2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800550a:	4b4a      	ldr	r3, [pc, #296]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 800550c:	689b      	ldr	r3, [r3, #8]
 800550e:	f003 030c 	and.w	r3, r3, #12
 8005512:	2b00      	cmp	r3, #0
 8005514:	d00b      	beq.n	800552e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005516:	4b47      	ldr	r3, [pc, #284]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 8005518:	689b      	ldr	r3, [r3, #8]
 800551a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800551e:	2b08      	cmp	r3, #8
 8005520:	d11c      	bne.n	800555c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005522:	4b44      	ldr	r3, [pc, #272]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 8005524:	685b      	ldr	r3, [r3, #4]
 8005526:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800552a:	2b00      	cmp	r3, #0
 800552c:	d116      	bne.n	800555c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800552e:	4b41      	ldr	r3, [pc, #260]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f003 0302 	and.w	r3, r3, #2
 8005536:	2b00      	cmp	r3, #0
 8005538:	d005      	beq.n	8005546 <HAL_RCC_OscConfig+0x152>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	68db      	ldr	r3, [r3, #12]
 800553e:	2b01      	cmp	r3, #1
 8005540:	d001      	beq.n	8005546 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005542:	2301      	movs	r3, #1
 8005544:	e1c7      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005546:	4b3b      	ldr	r3, [pc, #236]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	691b      	ldr	r3, [r3, #16]
 8005552:	00db      	lsls	r3, r3, #3
 8005554:	4937      	ldr	r1, [pc, #220]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 8005556:	4313      	orrs	r3, r2
 8005558:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800555a:	e03a      	b.n	80055d2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	68db      	ldr	r3, [r3, #12]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d020      	beq.n	80055a6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005564:	4b34      	ldr	r3, [pc, #208]	@ (8005638 <HAL_RCC_OscConfig+0x244>)
 8005566:	2201      	movs	r2, #1
 8005568:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800556a:	f7fe f97b 	bl	8003864 <HAL_GetTick>
 800556e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005570:	e008      	b.n	8005584 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005572:	f7fe f977 	bl	8003864 <HAL_GetTick>
 8005576:	4602      	mov	r2, r0
 8005578:	693b      	ldr	r3, [r7, #16]
 800557a:	1ad3      	subs	r3, r2, r3
 800557c:	2b02      	cmp	r3, #2
 800557e:	d901      	bls.n	8005584 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005580:	2303      	movs	r3, #3
 8005582:	e1a8      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005584:	4b2b      	ldr	r3, [pc, #172]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f003 0302 	and.w	r3, r3, #2
 800558c:	2b00      	cmp	r3, #0
 800558e:	d0f0      	beq.n	8005572 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005590:	4b28      	ldr	r3, [pc, #160]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	691b      	ldr	r3, [r3, #16]
 800559c:	00db      	lsls	r3, r3, #3
 800559e:	4925      	ldr	r1, [pc, #148]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 80055a0:	4313      	orrs	r3, r2
 80055a2:	600b      	str	r3, [r1, #0]
 80055a4:	e015      	b.n	80055d2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80055a6:	4b24      	ldr	r3, [pc, #144]	@ (8005638 <HAL_RCC_OscConfig+0x244>)
 80055a8:	2200      	movs	r2, #0
 80055aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055ac:	f7fe f95a 	bl	8003864 <HAL_GetTick>
 80055b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80055b2:	e008      	b.n	80055c6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80055b4:	f7fe f956 	bl	8003864 <HAL_GetTick>
 80055b8:	4602      	mov	r2, r0
 80055ba:	693b      	ldr	r3, [r7, #16]
 80055bc:	1ad3      	subs	r3, r2, r3
 80055be:	2b02      	cmp	r3, #2
 80055c0:	d901      	bls.n	80055c6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80055c2:	2303      	movs	r3, #3
 80055c4:	e187      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80055c6:	4b1b      	ldr	r3, [pc, #108]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f003 0302 	and.w	r3, r3, #2
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d1f0      	bne.n	80055b4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f003 0308 	and.w	r3, r3, #8
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d036      	beq.n	800564c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	695b      	ldr	r3, [r3, #20]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d016      	beq.n	8005614 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80055e6:	4b15      	ldr	r3, [pc, #84]	@ (800563c <HAL_RCC_OscConfig+0x248>)
 80055e8:	2201      	movs	r2, #1
 80055ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055ec:	f7fe f93a 	bl	8003864 <HAL_GetTick>
 80055f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055f2:	e008      	b.n	8005606 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80055f4:	f7fe f936 	bl	8003864 <HAL_GetTick>
 80055f8:	4602      	mov	r2, r0
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	1ad3      	subs	r3, r2, r3
 80055fe:	2b02      	cmp	r3, #2
 8005600:	d901      	bls.n	8005606 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005602:	2303      	movs	r3, #3
 8005604:	e167      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005606:	4b0b      	ldr	r3, [pc, #44]	@ (8005634 <HAL_RCC_OscConfig+0x240>)
 8005608:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800560a:	f003 0302 	and.w	r3, r3, #2
 800560e:	2b00      	cmp	r3, #0
 8005610:	d0f0      	beq.n	80055f4 <HAL_RCC_OscConfig+0x200>
 8005612:	e01b      	b.n	800564c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005614:	4b09      	ldr	r3, [pc, #36]	@ (800563c <HAL_RCC_OscConfig+0x248>)
 8005616:	2200      	movs	r2, #0
 8005618:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800561a:	f7fe f923 	bl	8003864 <HAL_GetTick>
 800561e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005620:	e00e      	b.n	8005640 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005622:	f7fe f91f 	bl	8003864 <HAL_GetTick>
 8005626:	4602      	mov	r2, r0
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	1ad3      	subs	r3, r2, r3
 800562c:	2b02      	cmp	r3, #2
 800562e:	d907      	bls.n	8005640 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005630:	2303      	movs	r3, #3
 8005632:	e150      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
 8005634:	40023800 	.word	0x40023800
 8005638:	42470000 	.word	0x42470000
 800563c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005640:	4b88      	ldr	r3, [pc, #544]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 8005642:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005644:	f003 0302 	and.w	r3, r3, #2
 8005648:	2b00      	cmp	r3, #0
 800564a:	d1ea      	bne.n	8005622 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f003 0304 	and.w	r3, r3, #4
 8005654:	2b00      	cmp	r3, #0
 8005656:	f000 8097 	beq.w	8005788 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800565a:	2300      	movs	r3, #0
 800565c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800565e:	4b81      	ldr	r3, [pc, #516]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 8005660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005662:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005666:	2b00      	cmp	r3, #0
 8005668:	d10f      	bne.n	800568a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800566a:	2300      	movs	r3, #0
 800566c:	60bb      	str	r3, [r7, #8]
 800566e:	4b7d      	ldr	r3, [pc, #500]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 8005670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005672:	4a7c      	ldr	r2, [pc, #496]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 8005674:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005678:	6413      	str	r3, [r2, #64]	@ 0x40
 800567a:	4b7a      	ldr	r3, [pc, #488]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 800567c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800567e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005682:	60bb      	str	r3, [r7, #8]
 8005684:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005686:	2301      	movs	r3, #1
 8005688:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800568a:	4b77      	ldr	r3, [pc, #476]	@ (8005868 <HAL_RCC_OscConfig+0x474>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005692:	2b00      	cmp	r3, #0
 8005694:	d118      	bne.n	80056c8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005696:	4b74      	ldr	r3, [pc, #464]	@ (8005868 <HAL_RCC_OscConfig+0x474>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a73      	ldr	r2, [pc, #460]	@ (8005868 <HAL_RCC_OscConfig+0x474>)
 800569c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80056a2:	f7fe f8df 	bl	8003864 <HAL_GetTick>
 80056a6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056a8:	e008      	b.n	80056bc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056aa:	f7fe f8db 	bl	8003864 <HAL_GetTick>
 80056ae:	4602      	mov	r2, r0
 80056b0:	693b      	ldr	r3, [r7, #16]
 80056b2:	1ad3      	subs	r3, r2, r3
 80056b4:	2b02      	cmp	r3, #2
 80056b6:	d901      	bls.n	80056bc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80056b8:	2303      	movs	r3, #3
 80056ba:	e10c      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056bc:	4b6a      	ldr	r3, [pc, #424]	@ (8005868 <HAL_RCC_OscConfig+0x474>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d0f0      	beq.n	80056aa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	689b      	ldr	r3, [r3, #8]
 80056cc:	2b01      	cmp	r3, #1
 80056ce:	d106      	bne.n	80056de <HAL_RCC_OscConfig+0x2ea>
 80056d0:	4b64      	ldr	r3, [pc, #400]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 80056d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056d4:	4a63      	ldr	r2, [pc, #396]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 80056d6:	f043 0301 	orr.w	r3, r3, #1
 80056da:	6713      	str	r3, [r2, #112]	@ 0x70
 80056dc:	e01c      	b.n	8005718 <HAL_RCC_OscConfig+0x324>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	689b      	ldr	r3, [r3, #8]
 80056e2:	2b05      	cmp	r3, #5
 80056e4:	d10c      	bne.n	8005700 <HAL_RCC_OscConfig+0x30c>
 80056e6:	4b5f      	ldr	r3, [pc, #380]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 80056e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056ea:	4a5e      	ldr	r2, [pc, #376]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 80056ec:	f043 0304 	orr.w	r3, r3, #4
 80056f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80056f2:	4b5c      	ldr	r3, [pc, #368]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 80056f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056f6:	4a5b      	ldr	r2, [pc, #364]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 80056f8:	f043 0301 	orr.w	r3, r3, #1
 80056fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80056fe:	e00b      	b.n	8005718 <HAL_RCC_OscConfig+0x324>
 8005700:	4b58      	ldr	r3, [pc, #352]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 8005702:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005704:	4a57      	ldr	r2, [pc, #348]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 8005706:	f023 0301 	bic.w	r3, r3, #1
 800570a:	6713      	str	r3, [r2, #112]	@ 0x70
 800570c:	4b55      	ldr	r3, [pc, #340]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 800570e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005710:	4a54      	ldr	r2, [pc, #336]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 8005712:	f023 0304 	bic.w	r3, r3, #4
 8005716:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d015      	beq.n	800574c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005720:	f7fe f8a0 	bl	8003864 <HAL_GetTick>
 8005724:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005726:	e00a      	b.n	800573e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005728:	f7fe f89c 	bl	8003864 <HAL_GetTick>
 800572c:	4602      	mov	r2, r0
 800572e:	693b      	ldr	r3, [r7, #16]
 8005730:	1ad3      	subs	r3, r2, r3
 8005732:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005736:	4293      	cmp	r3, r2
 8005738:	d901      	bls.n	800573e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800573a:	2303      	movs	r3, #3
 800573c:	e0cb      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800573e:	4b49      	ldr	r3, [pc, #292]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 8005740:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005742:	f003 0302 	and.w	r3, r3, #2
 8005746:	2b00      	cmp	r3, #0
 8005748:	d0ee      	beq.n	8005728 <HAL_RCC_OscConfig+0x334>
 800574a:	e014      	b.n	8005776 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800574c:	f7fe f88a 	bl	8003864 <HAL_GetTick>
 8005750:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005752:	e00a      	b.n	800576a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005754:	f7fe f886 	bl	8003864 <HAL_GetTick>
 8005758:	4602      	mov	r2, r0
 800575a:	693b      	ldr	r3, [r7, #16]
 800575c:	1ad3      	subs	r3, r2, r3
 800575e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005762:	4293      	cmp	r3, r2
 8005764:	d901      	bls.n	800576a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005766:	2303      	movs	r3, #3
 8005768:	e0b5      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800576a:	4b3e      	ldr	r3, [pc, #248]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 800576c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800576e:	f003 0302 	and.w	r3, r3, #2
 8005772:	2b00      	cmp	r3, #0
 8005774:	d1ee      	bne.n	8005754 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005776:	7dfb      	ldrb	r3, [r7, #23]
 8005778:	2b01      	cmp	r3, #1
 800577a:	d105      	bne.n	8005788 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800577c:	4b39      	ldr	r3, [pc, #228]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 800577e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005780:	4a38      	ldr	r2, [pc, #224]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 8005782:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005786:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	699b      	ldr	r3, [r3, #24]
 800578c:	2b00      	cmp	r3, #0
 800578e:	f000 80a1 	beq.w	80058d4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005792:	4b34      	ldr	r3, [pc, #208]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 8005794:	689b      	ldr	r3, [r3, #8]
 8005796:	f003 030c 	and.w	r3, r3, #12
 800579a:	2b08      	cmp	r3, #8
 800579c:	d05c      	beq.n	8005858 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	699b      	ldr	r3, [r3, #24]
 80057a2:	2b02      	cmp	r3, #2
 80057a4:	d141      	bne.n	800582a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057a6:	4b31      	ldr	r3, [pc, #196]	@ (800586c <HAL_RCC_OscConfig+0x478>)
 80057a8:	2200      	movs	r2, #0
 80057aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057ac:	f7fe f85a 	bl	8003864 <HAL_GetTick>
 80057b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057b2:	e008      	b.n	80057c6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057b4:	f7fe f856 	bl	8003864 <HAL_GetTick>
 80057b8:	4602      	mov	r2, r0
 80057ba:	693b      	ldr	r3, [r7, #16]
 80057bc:	1ad3      	subs	r3, r2, r3
 80057be:	2b02      	cmp	r3, #2
 80057c0:	d901      	bls.n	80057c6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80057c2:	2303      	movs	r3, #3
 80057c4:	e087      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057c6:	4b27      	ldr	r3, [pc, #156]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d1f0      	bne.n	80057b4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	69da      	ldr	r2, [r3, #28]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6a1b      	ldr	r3, [r3, #32]
 80057da:	431a      	orrs	r2, r3
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057e0:	019b      	lsls	r3, r3, #6
 80057e2:	431a      	orrs	r2, r3
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057e8:	085b      	lsrs	r3, r3, #1
 80057ea:	3b01      	subs	r3, #1
 80057ec:	041b      	lsls	r3, r3, #16
 80057ee:	431a      	orrs	r2, r3
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057f4:	061b      	lsls	r3, r3, #24
 80057f6:	491b      	ldr	r1, [pc, #108]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 80057f8:	4313      	orrs	r3, r2
 80057fa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80057fc:	4b1b      	ldr	r3, [pc, #108]	@ (800586c <HAL_RCC_OscConfig+0x478>)
 80057fe:	2201      	movs	r2, #1
 8005800:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005802:	f7fe f82f 	bl	8003864 <HAL_GetTick>
 8005806:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005808:	e008      	b.n	800581c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800580a:	f7fe f82b 	bl	8003864 <HAL_GetTick>
 800580e:	4602      	mov	r2, r0
 8005810:	693b      	ldr	r3, [r7, #16]
 8005812:	1ad3      	subs	r3, r2, r3
 8005814:	2b02      	cmp	r3, #2
 8005816:	d901      	bls.n	800581c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005818:	2303      	movs	r3, #3
 800581a:	e05c      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800581c:	4b11      	ldr	r3, [pc, #68]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005824:	2b00      	cmp	r3, #0
 8005826:	d0f0      	beq.n	800580a <HAL_RCC_OscConfig+0x416>
 8005828:	e054      	b.n	80058d4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800582a:	4b10      	ldr	r3, [pc, #64]	@ (800586c <HAL_RCC_OscConfig+0x478>)
 800582c:	2200      	movs	r2, #0
 800582e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005830:	f7fe f818 	bl	8003864 <HAL_GetTick>
 8005834:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005836:	e008      	b.n	800584a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005838:	f7fe f814 	bl	8003864 <HAL_GetTick>
 800583c:	4602      	mov	r2, r0
 800583e:	693b      	ldr	r3, [r7, #16]
 8005840:	1ad3      	subs	r3, r2, r3
 8005842:	2b02      	cmp	r3, #2
 8005844:	d901      	bls.n	800584a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005846:	2303      	movs	r3, #3
 8005848:	e045      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800584a:	4b06      	ldr	r3, [pc, #24]	@ (8005864 <HAL_RCC_OscConfig+0x470>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005852:	2b00      	cmp	r3, #0
 8005854:	d1f0      	bne.n	8005838 <HAL_RCC_OscConfig+0x444>
 8005856:	e03d      	b.n	80058d4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	699b      	ldr	r3, [r3, #24]
 800585c:	2b01      	cmp	r3, #1
 800585e:	d107      	bne.n	8005870 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005860:	2301      	movs	r3, #1
 8005862:	e038      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
 8005864:	40023800 	.word	0x40023800
 8005868:	40007000 	.word	0x40007000
 800586c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005870:	4b1b      	ldr	r3, [pc, #108]	@ (80058e0 <HAL_RCC_OscConfig+0x4ec>)
 8005872:	685b      	ldr	r3, [r3, #4]
 8005874:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	699b      	ldr	r3, [r3, #24]
 800587a:	2b01      	cmp	r3, #1
 800587c:	d028      	beq.n	80058d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005888:	429a      	cmp	r2, r3
 800588a:	d121      	bne.n	80058d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005896:	429a      	cmp	r2, r3
 8005898:	d11a      	bne.n	80058d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800589a:	68fa      	ldr	r2, [r7, #12]
 800589c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80058a0:	4013      	ands	r3, r2
 80058a2:	687a      	ldr	r2, [r7, #4]
 80058a4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80058a6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d111      	bne.n	80058d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058b6:	085b      	lsrs	r3, r3, #1
 80058b8:	3b01      	subs	r3, #1
 80058ba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80058bc:	429a      	cmp	r2, r3
 80058be:	d107      	bne.n	80058d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058ca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80058cc:	429a      	cmp	r2, r3
 80058ce:	d001      	beq.n	80058d4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80058d0:	2301      	movs	r3, #1
 80058d2:	e000      	b.n	80058d6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80058d4:	2300      	movs	r3, #0
}
 80058d6:	4618      	mov	r0, r3
 80058d8:	3718      	adds	r7, #24
 80058da:	46bd      	mov	sp, r7
 80058dc:	bd80      	pop	{r7, pc}
 80058de:	bf00      	nop
 80058e0:	40023800 	.word	0x40023800

080058e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b084      	sub	sp, #16
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
 80058ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d101      	bne.n	80058f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80058f4:	2301      	movs	r3, #1
 80058f6:	e0cc      	b.n	8005a92 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80058f8:	4b68      	ldr	r3, [pc, #416]	@ (8005a9c <HAL_RCC_ClockConfig+0x1b8>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f003 0307 	and.w	r3, r3, #7
 8005900:	683a      	ldr	r2, [r7, #0]
 8005902:	429a      	cmp	r2, r3
 8005904:	d90c      	bls.n	8005920 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005906:	4b65      	ldr	r3, [pc, #404]	@ (8005a9c <HAL_RCC_ClockConfig+0x1b8>)
 8005908:	683a      	ldr	r2, [r7, #0]
 800590a:	b2d2      	uxtb	r2, r2
 800590c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800590e:	4b63      	ldr	r3, [pc, #396]	@ (8005a9c <HAL_RCC_ClockConfig+0x1b8>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f003 0307 	and.w	r3, r3, #7
 8005916:	683a      	ldr	r2, [r7, #0]
 8005918:	429a      	cmp	r2, r3
 800591a:	d001      	beq.n	8005920 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800591c:	2301      	movs	r3, #1
 800591e:	e0b8      	b.n	8005a92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f003 0302 	and.w	r3, r3, #2
 8005928:	2b00      	cmp	r3, #0
 800592a:	d020      	beq.n	800596e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f003 0304 	and.w	r3, r3, #4
 8005934:	2b00      	cmp	r3, #0
 8005936:	d005      	beq.n	8005944 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005938:	4b59      	ldr	r3, [pc, #356]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 800593a:	689b      	ldr	r3, [r3, #8]
 800593c:	4a58      	ldr	r2, [pc, #352]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 800593e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005942:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f003 0308 	and.w	r3, r3, #8
 800594c:	2b00      	cmp	r3, #0
 800594e:	d005      	beq.n	800595c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005950:	4b53      	ldr	r3, [pc, #332]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 8005952:	689b      	ldr	r3, [r3, #8]
 8005954:	4a52      	ldr	r2, [pc, #328]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 8005956:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800595a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800595c:	4b50      	ldr	r3, [pc, #320]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 800595e:	689b      	ldr	r3, [r3, #8]
 8005960:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	494d      	ldr	r1, [pc, #308]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 800596a:	4313      	orrs	r3, r2
 800596c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f003 0301 	and.w	r3, r3, #1
 8005976:	2b00      	cmp	r3, #0
 8005978:	d044      	beq.n	8005a04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	685b      	ldr	r3, [r3, #4]
 800597e:	2b01      	cmp	r3, #1
 8005980:	d107      	bne.n	8005992 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005982:	4b47      	ldr	r3, [pc, #284]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800598a:	2b00      	cmp	r3, #0
 800598c:	d119      	bne.n	80059c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800598e:	2301      	movs	r3, #1
 8005990:	e07f      	b.n	8005a92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	2b02      	cmp	r3, #2
 8005998:	d003      	beq.n	80059a2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800599e:	2b03      	cmp	r3, #3
 80059a0:	d107      	bne.n	80059b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059a2:	4b3f      	ldr	r3, [pc, #252]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d109      	bne.n	80059c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80059ae:	2301      	movs	r3, #1
 80059b0:	e06f      	b.n	8005a92 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059b2:	4b3b      	ldr	r3, [pc, #236]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f003 0302 	and.w	r3, r3, #2
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d101      	bne.n	80059c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80059be:	2301      	movs	r3, #1
 80059c0:	e067      	b.n	8005a92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80059c2:	4b37      	ldr	r3, [pc, #220]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	f023 0203 	bic.w	r2, r3, #3
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	4934      	ldr	r1, [pc, #208]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 80059d0:	4313      	orrs	r3, r2
 80059d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80059d4:	f7fd ff46 	bl	8003864 <HAL_GetTick>
 80059d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059da:	e00a      	b.n	80059f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059dc:	f7fd ff42 	bl	8003864 <HAL_GetTick>
 80059e0:	4602      	mov	r2, r0
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	1ad3      	subs	r3, r2, r3
 80059e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d901      	bls.n	80059f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80059ee:	2303      	movs	r3, #3
 80059f0:	e04f      	b.n	8005a92 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059f2:	4b2b      	ldr	r3, [pc, #172]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 80059f4:	689b      	ldr	r3, [r3, #8]
 80059f6:	f003 020c 	and.w	r2, r3, #12
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	009b      	lsls	r3, r3, #2
 8005a00:	429a      	cmp	r2, r3
 8005a02:	d1eb      	bne.n	80059dc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005a04:	4b25      	ldr	r3, [pc, #148]	@ (8005a9c <HAL_RCC_ClockConfig+0x1b8>)
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f003 0307 	and.w	r3, r3, #7
 8005a0c:	683a      	ldr	r2, [r7, #0]
 8005a0e:	429a      	cmp	r2, r3
 8005a10:	d20c      	bcs.n	8005a2c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a12:	4b22      	ldr	r3, [pc, #136]	@ (8005a9c <HAL_RCC_ClockConfig+0x1b8>)
 8005a14:	683a      	ldr	r2, [r7, #0]
 8005a16:	b2d2      	uxtb	r2, r2
 8005a18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a1a:	4b20      	ldr	r3, [pc, #128]	@ (8005a9c <HAL_RCC_ClockConfig+0x1b8>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f003 0307 	and.w	r3, r3, #7
 8005a22:	683a      	ldr	r2, [r7, #0]
 8005a24:	429a      	cmp	r2, r3
 8005a26:	d001      	beq.n	8005a2c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005a28:	2301      	movs	r3, #1
 8005a2a:	e032      	b.n	8005a92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f003 0304 	and.w	r3, r3, #4
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d008      	beq.n	8005a4a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a38:	4b19      	ldr	r3, [pc, #100]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a3a:	689b      	ldr	r3, [r3, #8]
 8005a3c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	68db      	ldr	r3, [r3, #12]
 8005a44:	4916      	ldr	r1, [pc, #88]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a46:	4313      	orrs	r3, r2
 8005a48:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f003 0308 	and.w	r3, r3, #8
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d009      	beq.n	8005a6a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005a56:	4b12      	ldr	r3, [pc, #72]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a58:	689b      	ldr	r3, [r3, #8]
 8005a5a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	691b      	ldr	r3, [r3, #16]
 8005a62:	00db      	lsls	r3, r3, #3
 8005a64:	490e      	ldr	r1, [pc, #56]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a66:	4313      	orrs	r3, r2
 8005a68:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005a6a:	f000 f821 	bl	8005ab0 <HAL_RCC_GetSysClockFreq>
 8005a6e:	4602      	mov	r2, r0
 8005a70:	4b0b      	ldr	r3, [pc, #44]	@ (8005aa0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a72:	689b      	ldr	r3, [r3, #8]
 8005a74:	091b      	lsrs	r3, r3, #4
 8005a76:	f003 030f 	and.w	r3, r3, #15
 8005a7a:	490a      	ldr	r1, [pc, #40]	@ (8005aa4 <HAL_RCC_ClockConfig+0x1c0>)
 8005a7c:	5ccb      	ldrb	r3, [r1, r3]
 8005a7e:	fa22 f303 	lsr.w	r3, r2, r3
 8005a82:	4a09      	ldr	r2, [pc, #36]	@ (8005aa8 <HAL_RCC_ClockConfig+0x1c4>)
 8005a84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005a86:	4b09      	ldr	r3, [pc, #36]	@ (8005aac <HAL_RCC_ClockConfig+0x1c8>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	f7fd fea6 	bl	80037dc <HAL_InitTick>

  return HAL_OK;
 8005a90:	2300      	movs	r3, #0
}
 8005a92:	4618      	mov	r0, r3
 8005a94:	3710      	adds	r7, #16
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bd80      	pop	{r7, pc}
 8005a9a:	bf00      	nop
 8005a9c:	40023c00 	.word	0x40023c00
 8005aa0:	40023800 	.word	0x40023800
 8005aa4:	08007f90 	.word	0x08007f90
 8005aa8:	20000000 	.word	0x20000000
 8005aac:	20000004 	.word	0x20000004

08005ab0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ab0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ab4:	b090      	sub	sp, #64	@ 0x40
 8005ab6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005ab8:	2300      	movs	r3, #0
 8005aba:	637b      	str	r3, [r7, #52]	@ 0x34
 8005abc:	2300      	movs	r3, #0
 8005abe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005ac8:	4b59      	ldr	r3, [pc, #356]	@ (8005c30 <HAL_RCC_GetSysClockFreq+0x180>)
 8005aca:	689b      	ldr	r3, [r3, #8]
 8005acc:	f003 030c 	and.w	r3, r3, #12
 8005ad0:	2b08      	cmp	r3, #8
 8005ad2:	d00d      	beq.n	8005af0 <HAL_RCC_GetSysClockFreq+0x40>
 8005ad4:	2b08      	cmp	r3, #8
 8005ad6:	f200 80a1 	bhi.w	8005c1c <HAL_RCC_GetSysClockFreq+0x16c>
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d002      	beq.n	8005ae4 <HAL_RCC_GetSysClockFreq+0x34>
 8005ade:	2b04      	cmp	r3, #4
 8005ae0:	d003      	beq.n	8005aea <HAL_RCC_GetSysClockFreq+0x3a>
 8005ae2:	e09b      	b.n	8005c1c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005ae4:	4b53      	ldr	r3, [pc, #332]	@ (8005c34 <HAL_RCC_GetSysClockFreq+0x184>)
 8005ae6:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8005ae8:	e09b      	b.n	8005c22 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005aea:	4b53      	ldr	r3, [pc, #332]	@ (8005c38 <HAL_RCC_GetSysClockFreq+0x188>)
 8005aec:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005aee:	e098      	b.n	8005c22 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005af0:	4b4f      	ldr	r3, [pc, #316]	@ (8005c30 <HAL_RCC_GetSysClockFreq+0x180>)
 8005af2:	685b      	ldr	r3, [r3, #4]
 8005af4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005af8:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005afa:	4b4d      	ldr	r3, [pc, #308]	@ (8005c30 <HAL_RCC_GetSysClockFreq+0x180>)
 8005afc:	685b      	ldr	r3, [r3, #4]
 8005afe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d028      	beq.n	8005b58 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b06:	4b4a      	ldr	r3, [pc, #296]	@ (8005c30 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	099b      	lsrs	r3, r3, #6
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	623b      	str	r3, [r7, #32]
 8005b10:	627a      	str	r2, [r7, #36]	@ 0x24
 8005b12:	6a3b      	ldr	r3, [r7, #32]
 8005b14:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005b18:	2100      	movs	r1, #0
 8005b1a:	4b47      	ldr	r3, [pc, #284]	@ (8005c38 <HAL_RCC_GetSysClockFreq+0x188>)
 8005b1c:	fb03 f201 	mul.w	r2, r3, r1
 8005b20:	2300      	movs	r3, #0
 8005b22:	fb00 f303 	mul.w	r3, r0, r3
 8005b26:	4413      	add	r3, r2
 8005b28:	4a43      	ldr	r2, [pc, #268]	@ (8005c38 <HAL_RCC_GetSysClockFreq+0x188>)
 8005b2a:	fba0 1202 	umull	r1, r2, r0, r2
 8005b2e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005b30:	460a      	mov	r2, r1
 8005b32:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005b34:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b36:	4413      	add	r3, r2
 8005b38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005b3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	61bb      	str	r3, [r7, #24]
 8005b40:	61fa      	str	r2, [r7, #28]
 8005b42:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005b46:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005b4a:	f7fa ffaf 	bl	8000aac <__aeabi_uldivmod>
 8005b4e:	4602      	mov	r2, r0
 8005b50:	460b      	mov	r3, r1
 8005b52:	4613      	mov	r3, r2
 8005b54:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b56:	e053      	b.n	8005c00 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b58:	4b35      	ldr	r3, [pc, #212]	@ (8005c30 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b5a:	685b      	ldr	r3, [r3, #4]
 8005b5c:	099b      	lsrs	r3, r3, #6
 8005b5e:	2200      	movs	r2, #0
 8005b60:	613b      	str	r3, [r7, #16]
 8005b62:	617a      	str	r2, [r7, #20]
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005b6a:	f04f 0b00 	mov.w	fp, #0
 8005b6e:	4652      	mov	r2, sl
 8005b70:	465b      	mov	r3, fp
 8005b72:	f04f 0000 	mov.w	r0, #0
 8005b76:	f04f 0100 	mov.w	r1, #0
 8005b7a:	0159      	lsls	r1, r3, #5
 8005b7c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005b80:	0150      	lsls	r0, r2, #5
 8005b82:	4602      	mov	r2, r0
 8005b84:	460b      	mov	r3, r1
 8005b86:	ebb2 080a 	subs.w	r8, r2, sl
 8005b8a:	eb63 090b 	sbc.w	r9, r3, fp
 8005b8e:	f04f 0200 	mov.w	r2, #0
 8005b92:	f04f 0300 	mov.w	r3, #0
 8005b96:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005b9a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005b9e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005ba2:	ebb2 0408 	subs.w	r4, r2, r8
 8005ba6:	eb63 0509 	sbc.w	r5, r3, r9
 8005baa:	f04f 0200 	mov.w	r2, #0
 8005bae:	f04f 0300 	mov.w	r3, #0
 8005bb2:	00eb      	lsls	r3, r5, #3
 8005bb4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005bb8:	00e2      	lsls	r2, r4, #3
 8005bba:	4614      	mov	r4, r2
 8005bbc:	461d      	mov	r5, r3
 8005bbe:	eb14 030a 	adds.w	r3, r4, sl
 8005bc2:	603b      	str	r3, [r7, #0]
 8005bc4:	eb45 030b 	adc.w	r3, r5, fp
 8005bc8:	607b      	str	r3, [r7, #4]
 8005bca:	f04f 0200 	mov.w	r2, #0
 8005bce:	f04f 0300 	mov.w	r3, #0
 8005bd2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005bd6:	4629      	mov	r1, r5
 8005bd8:	028b      	lsls	r3, r1, #10
 8005bda:	4621      	mov	r1, r4
 8005bdc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005be0:	4621      	mov	r1, r4
 8005be2:	028a      	lsls	r2, r1, #10
 8005be4:	4610      	mov	r0, r2
 8005be6:	4619      	mov	r1, r3
 8005be8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bea:	2200      	movs	r2, #0
 8005bec:	60bb      	str	r3, [r7, #8]
 8005bee:	60fa      	str	r2, [r7, #12]
 8005bf0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005bf4:	f7fa ff5a 	bl	8000aac <__aeabi_uldivmod>
 8005bf8:	4602      	mov	r2, r0
 8005bfa:	460b      	mov	r3, r1
 8005bfc:	4613      	mov	r3, r2
 8005bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005c00:	4b0b      	ldr	r3, [pc, #44]	@ (8005c30 <HAL_RCC_GetSysClockFreq+0x180>)
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	0c1b      	lsrs	r3, r3, #16
 8005c06:	f003 0303 	and.w	r3, r3, #3
 8005c0a:	3301      	adds	r3, #1
 8005c0c:	005b      	lsls	r3, r3, #1
 8005c0e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8005c10:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005c12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c14:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c18:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005c1a:	e002      	b.n	8005c22 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005c1c:	4b05      	ldr	r3, [pc, #20]	@ (8005c34 <HAL_RCC_GetSysClockFreq+0x184>)
 8005c1e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005c20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	3740      	adds	r7, #64	@ 0x40
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c2e:	bf00      	nop
 8005c30:	40023800 	.word	0x40023800
 8005c34:	00f42400 	.word	0x00f42400
 8005c38:	017d7840 	.word	0x017d7840

08005c3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005c40:	4b03      	ldr	r3, [pc, #12]	@ (8005c50 <HAL_RCC_GetHCLKFreq+0x14>)
 8005c42:	681b      	ldr	r3, [r3, #0]
}
 8005c44:	4618      	mov	r0, r3
 8005c46:	46bd      	mov	sp, r7
 8005c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4c:	4770      	bx	lr
 8005c4e:	bf00      	nop
 8005c50:	20000000 	.word	0x20000000

08005c54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005c58:	f7ff fff0 	bl	8005c3c <HAL_RCC_GetHCLKFreq>
 8005c5c:	4602      	mov	r2, r0
 8005c5e:	4b05      	ldr	r3, [pc, #20]	@ (8005c74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	0a9b      	lsrs	r3, r3, #10
 8005c64:	f003 0307 	and.w	r3, r3, #7
 8005c68:	4903      	ldr	r1, [pc, #12]	@ (8005c78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005c6a:	5ccb      	ldrb	r3, [r1, r3]
 8005c6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c70:	4618      	mov	r0, r3
 8005c72:	bd80      	pop	{r7, pc}
 8005c74:	40023800 	.word	0x40023800
 8005c78:	08007fa0 	.word	0x08007fa0

08005c7c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b082      	sub	sp, #8
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d101      	bne.n	8005c8e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	e07b      	b.n	8005d86 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d108      	bne.n	8005ca8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c9e:	d009      	beq.n	8005cb4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	61da      	str	r2, [r3, #28]
 8005ca6:	e005      	b.n	8005cb4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2200      	movs	r2, #0
 8005cac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005cc0:	b2db      	uxtb	r3, r3
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d106      	bne.n	8005cd4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2200      	movs	r2, #0
 8005cca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	f7fd f8b4 	bl	8002e3c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2202      	movs	r2, #2
 8005cd8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	681a      	ldr	r2, [r3, #0]
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005cea:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	689b      	ldr	r3, [r3, #8]
 8005cf8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005cfc:	431a      	orrs	r2, r3
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	68db      	ldr	r3, [r3, #12]
 8005d02:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d06:	431a      	orrs	r2, r3
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	691b      	ldr	r3, [r3, #16]
 8005d0c:	f003 0302 	and.w	r3, r3, #2
 8005d10:	431a      	orrs	r2, r3
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	695b      	ldr	r3, [r3, #20]
 8005d16:	f003 0301 	and.w	r3, r3, #1
 8005d1a:	431a      	orrs	r2, r3
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	699b      	ldr	r3, [r3, #24]
 8005d20:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005d24:	431a      	orrs	r2, r3
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	69db      	ldr	r3, [r3, #28]
 8005d2a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005d2e:	431a      	orrs	r2, r3
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	6a1b      	ldr	r3, [r3, #32]
 8005d34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d38:	ea42 0103 	orr.w	r1, r2, r3
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d40:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	430a      	orrs	r2, r1
 8005d4a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	699b      	ldr	r3, [r3, #24]
 8005d50:	0c1b      	lsrs	r3, r3, #16
 8005d52:	f003 0104 	and.w	r1, r3, #4
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d5a:	f003 0210 	and.w	r2, r3, #16
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	430a      	orrs	r2, r1
 8005d64:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	69da      	ldr	r2, [r3, #28]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005d74:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2200      	movs	r2, #0
 8005d7a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2201      	movs	r2, #1
 8005d80:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005d84:	2300      	movs	r3, #0
}
 8005d86:	4618      	mov	r0, r3
 8005d88:	3708      	adds	r7, #8
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bd80      	pop	{r7, pc}

08005d8e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d8e:	b580      	push	{r7, lr}
 8005d90:	b088      	sub	sp, #32
 8005d92:	af00      	add	r7, sp, #0
 8005d94:	60f8      	str	r0, [r7, #12]
 8005d96:	60b9      	str	r1, [r7, #8]
 8005d98:	603b      	str	r3, [r7, #0]
 8005d9a:	4613      	mov	r3, r2
 8005d9c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005d9e:	2300      	movs	r3, #0
 8005da0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005da8:	2b01      	cmp	r3, #1
 8005daa:	d101      	bne.n	8005db0 <HAL_SPI_Transmit+0x22>
 8005dac:	2302      	movs	r3, #2
 8005dae:	e12d      	b.n	800600c <HAL_SPI_Transmit+0x27e>
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	2201      	movs	r2, #1
 8005db4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005db8:	f7fd fd54 	bl	8003864 <HAL_GetTick>
 8005dbc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005dbe:	88fb      	ldrh	r3, [r7, #6]
 8005dc0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005dc8:	b2db      	uxtb	r3, r3
 8005dca:	2b01      	cmp	r3, #1
 8005dcc:	d002      	beq.n	8005dd4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005dce:	2302      	movs	r3, #2
 8005dd0:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005dd2:	e116      	b.n	8006002 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d002      	beq.n	8005de0 <HAL_SPI_Transmit+0x52>
 8005dda:	88fb      	ldrh	r3, [r7, #6]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d102      	bne.n	8005de6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005de0:	2301      	movs	r3, #1
 8005de2:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005de4:	e10d      	b.n	8006002 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	2203      	movs	r2, #3
 8005dea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	2200      	movs	r2, #0
 8005df2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	68ba      	ldr	r2, [r7, #8]
 8005df8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	88fa      	ldrh	r2, [r7, #6]
 8005dfe:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	88fa      	ldrh	r2, [r7, #6]
 8005e04:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	2200      	movs	r2, #0
 8005e16:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	2200      	movs	r2, #0
 8005e22:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	689b      	ldr	r3, [r3, #8]
 8005e28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e2c:	d10f      	bne.n	8005e4e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	681a      	ldr	r2, [r3, #0]
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e3c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	681a      	ldr	r2, [r3, #0]
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005e4c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e58:	2b40      	cmp	r3, #64	@ 0x40
 8005e5a:	d007      	beq.n	8005e6c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	681a      	ldr	r2, [r3, #0]
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005e6a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	68db      	ldr	r3, [r3, #12]
 8005e70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e74:	d14f      	bne.n	8005f16 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	685b      	ldr	r3, [r3, #4]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d002      	beq.n	8005e84 <HAL_SPI_Transmit+0xf6>
 8005e7e:	8afb      	ldrh	r3, [r7, #22]
 8005e80:	2b01      	cmp	r3, #1
 8005e82:	d142      	bne.n	8005f0a <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e88:	881a      	ldrh	r2, [r3, #0]
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e94:	1c9a      	adds	r2, r3, #2
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e9e:	b29b      	uxth	r3, r3
 8005ea0:	3b01      	subs	r3, #1
 8005ea2:	b29a      	uxth	r2, r3
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005ea8:	e02f      	b.n	8005f0a <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	689b      	ldr	r3, [r3, #8]
 8005eb0:	f003 0302 	and.w	r3, r3, #2
 8005eb4:	2b02      	cmp	r3, #2
 8005eb6:	d112      	bne.n	8005ede <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ebc:	881a      	ldrh	r2, [r3, #0]
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ec8:	1c9a      	adds	r2, r3, #2
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ed2:	b29b      	uxth	r3, r3
 8005ed4:	3b01      	subs	r3, #1
 8005ed6:	b29a      	uxth	r2, r3
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005edc:	e015      	b.n	8005f0a <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ede:	f7fd fcc1 	bl	8003864 <HAL_GetTick>
 8005ee2:	4602      	mov	r2, r0
 8005ee4:	69bb      	ldr	r3, [r7, #24]
 8005ee6:	1ad3      	subs	r3, r2, r3
 8005ee8:	683a      	ldr	r2, [r7, #0]
 8005eea:	429a      	cmp	r2, r3
 8005eec:	d803      	bhi.n	8005ef6 <HAL_SPI_Transmit+0x168>
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ef4:	d102      	bne.n	8005efc <HAL_SPI_Transmit+0x16e>
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d106      	bne.n	8005f0a <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8005efc:	2303      	movs	r3, #3
 8005efe:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	2201      	movs	r2, #1
 8005f04:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8005f08:	e07b      	b.n	8006002 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f0e:	b29b      	uxth	r3, r3
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d1ca      	bne.n	8005eaa <HAL_SPI_Transmit+0x11c>
 8005f14:	e050      	b.n	8005fb8 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	685b      	ldr	r3, [r3, #4]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d002      	beq.n	8005f24 <HAL_SPI_Transmit+0x196>
 8005f1e:	8afb      	ldrh	r3, [r7, #22]
 8005f20:	2b01      	cmp	r3, #1
 8005f22:	d144      	bne.n	8005fae <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	330c      	adds	r3, #12
 8005f2e:	7812      	ldrb	r2, [r2, #0]
 8005f30:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f36:	1c5a      	adds	r2, r3, #1
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f40:	b29b      	uxth	r3, r3
 8005f42:	3b01      	subs	r3, #1
 8005f44:	b29a      	uxth	r2, r3
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005f4a:	e030      	b.n	8005fae <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	689b      	ldr	r3, [r3, #8]
 8005f52:	f003 0302 	and.w	r3, r3, #2
 8005f56:	2b02      	cmp	r3, #2
 8005f58:	d113      	bne.n	8005f82 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	330c      	adds	r3, #12
 8005f64:	7812      	ldrb	r2, [r2, #0]
 8005f66:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f6c:	1c5a      	adds	r2, r3, #1
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f76:	b29b      	uxth	r3, r3
 8005f78:	3b01      	subs	r3, #1
 8005f7a:	b29a      	uxth	r2, r3
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005f80:	e015      	b.n	8005fae <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f82:	f7fd fc6f 	bl	8003864 <HAL_GetTick>
 8005f86:	4602      	mov	r2, r0
 8005f88:	69bb      	ldr	r3, [r7, #24]
 8005f8a:	1ad3      	subs	r3, r2, r3
 8005f8c:	683a      	ldr	r2, [r7, #0]
 8005f8e:	429a      	cmp	r2, r3
 8005f90:	d803      	bhi.n	8005f9a <HAL_SPI_Transmit+0x20c>
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005f98:	d102      	bne.n	8005fa0 <HAL_SPI_Transmit+0x212>
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d106      	bne.n	8005fae <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8005fa0:	2303      	movs	r3, #3
 8005fa2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8005fac:	e029      	b.n	8006002 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005fb2:	b29b      	uxth	r3, r3
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d1c9      	bne.n	8005f4c <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005fb8:	69ba      	ldr	r2, [r7, #24]
 8005fba:	6839      	ldr	r1, [r7, #0]
 8005fbc:	68f8      	ldr	r0, [r7, #12]
 8005fbe:	f000 fbdf 	bl	8006780 <SPI_EndRxTxTransaction>
 8005fc2:	4603      	mov	r3, r0
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d002      	beq.n	8005fce <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	2220      	movs	r2, #32
 8005fcc:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	689b      	ldr	r3, [r3, #8]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d10a      	bne.n	8005fec <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	613b      	str	r3, [r7, #16]
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	68db      	ldr	r3, [r3, #12]
 8005fe0:	613b      	str	r3, [r7, #16]
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	689b      	ldr	r3, [r3, #8]
 8005fe8:	613b      	str	r3, [r7, #16]
 8005fea:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d002      	beq.n	8005ffa <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	77fb      	strb	r3, [r7, #31]
 8005ff8:	e003      	b.n	8006002 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	2200      	movs	r2, #0
 8006006:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800600a:	7ffb      	ldrb	r3, [r7, #31]
}
 800600c:	4618      	mov	r0, r3
 800600e:	3720      	adds	r7, #32
 8006010:	46bd      	mov	sp, r7
 8006012:	bd80      	pop	{r7, pc}

08006014 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b088      	sub	sp, #32
 8006018:	af02      	add	r7, sp, #8
 800601a:	60f8      	str	r0, [r7, #12]
 800601c:	60b9      	str	r1, [r7, #8]
 800601e:	603b      	str	r3, [r7, #0]
 8006020:	4613      	mov	r3, r2
 8006022:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006024:	2300      	movs	r3, #0
 8006026:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800602e:	b2db      	uxtb	r3, r3
 8006030:	2b01      	cmp	r3, #1
 8006032:	d002      	beq.n	800603a <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8006034:	2302      	movs	r3, #2
 8006036:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006038:	e0fb      	b.n	8006232 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	685b      	ldr	r3, [r3, #4]
 800603e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006042:	d112      	bne.n	800606a <HAL_SPI_Receive+0x56>
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	689b      	ldr	r3, [r3, #8]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d10e      	bne.n	800606a <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	2204      	movs	r2, #4
 8006050:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006054:	88fa      	ldrh	r2, [r7, #6]
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	9300      	str	r3, [sp, #0]
 800605a:	4613      	mov	r3, r2
 800605c:	68ba      	ldr	r2, [r7, #8]
 800605e:	68b9      	ldr	r1, [r7, #8]
 8006060:	68f8      	ldr	r0, [r7, #12]
 8006062:	f000 f8ef 	bl	8006244 <HAL_SPI_TransmitReceive>
 8006066:	4603      	mov	r3, r0
 8006068:	e0e8      	b.n	800623c <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006070:	2b01      	cmp	r3, #1
 8006072:	d101      	bne.n	8006078 <HAL_SPI_Receive+0x64>
 8006074:	2302      	movs	r3, #2
 8006076:	e0e1      	b.n	800623c <HAL_SPI_Receive+0x228>
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	2201      	movs	r2, #1
 800607c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006080:	f7fd fbf0 	bl	8003864 <HAL_GetTick>
 8006084:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d002      	beq.n	8006092 <HAL_SPI_Receive+0x7e>
 800608c:	88fb      	ldrh	r3, [r7, #6]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d102      	bne.n	8006098 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006092:	2301      	movs	r3, #1
 8006094:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006096:	e0cc      	b.n	8006232 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	2204      	movs	r2, #4
 800609c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	2200      	movs	r2, #0
 80060a4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	68ba      	ldr	r2, [r7, #8]
 80060aa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	88fa      	ldrh	r2, [r7, #6]
 80060b0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	88fa      	ldrh	r2, [r7, #6]
 80060b6:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	2200      	movs	r2, #0
 80060bc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	2200      	movs	r2, #0
 80060c2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2200      	movs	r2, #0
 80060c8:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2200      	movs	r2, #0
 80060ce:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	2200      	movs	r2, #0
 80060d4:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	689b      	ldr	r3, [r3, #8]
 80060da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80060de:	d10f      	bne.n	8006100 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	681a      	ldr	r2, [r3, #0]
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80060ee:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	681a      	ldr	r2, [r3, #0]
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80060fe:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800610a:	2b40      	cmp	r3, #64	@ 0x40
 800610c:	d007      	beq.n	800611e <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	681a      	ldr	r2, [r3, #0]
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800611c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	68db      	ldr	r3, [r3, #12]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d16a      	bne.n	80061fc <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006126:	e032      	b.n	800618e <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	689b      	ldr	r3, [r3, #8]
 800612e:	f003 0301 	and.w	r3, r3, #1
 8006132:	2b01      	cmp	r3, #1
 8006134:	d115      	bne.n	8006162 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f103 020c 	add.w	r2, r3, #12
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006142:	7812      	ldrb	r2, [r2, #0]
 8006144:	b2d2      	uxtb	r2, r2
 8006146:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800614c:	1c5a      	adds	r2, r3, #1
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006156:	b29b      	uxth	r3, r3
 8006158:	3b01      	subs	r3, #1
 800615a:	b29a      	uxth	r2, r3
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006160:	e015      	b.n	800618e <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006162:	f7fd fb7f 	bl	8003864 <HAL_GetTick>
 8006166:	4602      	mov	r2, r0
 8006168:	693b      	ldr	r3, [r7, #16]
 800616a:	1ad3      	subs	r3, r2, r3
 800616c:	683a      	ldr	r2, [r7, #0]
 800616e:	429a      	cmp	r2, r3
 8006170:	d803      	bhi.n	800617a <HAL_SPI_Receive+0x166>
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006178:	d102      	bne.n	8006180 <HAL_SPI_Receive+0x16c>
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d106      	bne.n	800618e <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8006180:	2303      	movs	r3, #3
 8006182:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	2201      	movs	r2, #1
 8006188:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800618c:	e051      	b.n	8006232 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006192:	b29b      	uxth	r3, r3
 8006194:	2b00      	cmp	r3, #0
 8006196:	d1c7      	bne.n	8006128 <HAL_SPI_Receive+0x114>
 8006198:	e035      	b.n	8006206 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	689b      	ldr	r3, [r3, #8]
 80061a0:	f003 0301 	and.w	r3, r3, #1
 80061a4:	2b01      	cmp	r3, #1
 80061a6:	d113      	bne.n	80061d0 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	68da      	ldr	r2, [r3, #12]
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061b2:	b292      	uxth	r2, r2
 80061b4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061ba:	1c9a      	adds	r2, r3, #2
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061c4:	b29b      	uxth	r3, r3
 80061c6:	3b01      	subs	r3, #1
 80061c8:	b29a      	uxth	r2, r3
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80061ce:	e015      	b.n	80061fc <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80061d0:	f7fd fb48 	bl	8003864 <HAL_GetTick>
 80061d4:	4602      	mov	r2, r0
 80061d6:	693b      	ldr	r3, [r7, #16]
 80061d8:	1ad3      	subs	r3, r2, r3
 80061da:	683a      	ldr	r2, [r7, #0]
 80061dc:	429a      	cmp	r2, r3
 80061de:	d803      	bhi.n	80061e8 <HAL_SPI_Receive+0x1d4>
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80061e6:	d102      	bne.n	80061ee <HAL_SPI_Receive+0x1da>
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d106      	bne.n	80061fc <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 80061ee:	2303      	movs	r3, #3
 80061f0:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	2201      	movs	r2, #1
 80061f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80061fa:	e01a      	b.n	8006232 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006200:	b29b      	uxth	r3, r3
 8006202:	2b00      	cmp	r3, #0
 8006204:	d1c9      	bne.n	800619a <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006206:	693a      	ldr	r2, [r7, #16]
 8006208:	6839      	ldr	r1, [r7, #0]
 800620a:	68f8      	ldr	r0, [r7, #12]
 800620c:	f000 fa52 	bl	80066b4 <SPI_EndRxTransaction>
 8006210:	4603      	mov	r3, r0
 8006212:	2b00      	cmp	r3, #0
 8006214:	d002      	beq.n	800621c <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	2220      	movs	r2, #32
 800621a:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006220:	2b00      	cmp	r3, #0
 8006222:	d002      	beq.n	800622a <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8006224:	2301      	movs	r3, #1
 8006226:	75fb      	strb	r3, [r7, #23]
 8006228:	e003      	b.n	8006232 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	2201      	movs	r2, #1
 800622e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	2200      	movs	r2, #0
 8006236:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800623a:	7dfb      	ldrb	r3, [r7, #23]
}
 800623c:	4618      	mov	r0, r3
 800623e:	3718      	adds	r7, #24
 8006240:	46bd      	mov	sp, r7
 8006242:	bd80      	pop	{r7, pc}

08006244 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b08c      	sub	sp, #48	@ 0x30
 8006248:	af00      	add	r7, sp, #0
 800624a:	60f8      	str	r0, [r7, #12]
 800624c:	60b9      	str	r1, [r7, #8]
 800624e:	607a      	str	r2, [r7, #4]
 8006250:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006252:	2301      	movs	r3, #1
 8006254:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006256:	2300      	movs	r3, #0
 8006258:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006262:	2b01      	cmp	r3, #1
 8006264:	d101      	bne.n	800626a <HAL_SPI_TransmitReceive+0x26>
 8006266:	2302      	movs	r3, #2
 8006268:	e198      	b.n	800659c <HAL_SPI_TransmitReceive+0x358>
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	2201      	movs	r2, #1
 800626e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006272:	f7fd faf7 	bl	8003864 <HAL_GetTick>
 8006276:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800627e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	685b      	ldr	r3, [r3, #4]
 8006286:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006288:	887b      	ldrh	r3, [r7, #2]
 800628a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800628c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006290:	2b01      	cmp	r3, #1
 8006292:	d00f      	beq.n	80062b4 <HAL_SPI_TransmitReceive+0x70>
 8006294:	69fb      	ldr	r3, [r7, #28]
 8006296:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800629a:	d107      	bne.n	80062ac <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d103      	bne.n	80062ac <HAL_SPI_TransmitReceive+0x68>
 80062a4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80062a8:	2b04      	cmp	r3, #4
 80062aa:	d003      	beq.n	80062b4 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80062ac:	2302      	movs	r3, #2
 80062ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 80062b2:	e16d      	b.n	8006590 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80062b4:	68bb      	ldr	r3, [r7, #8]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d005      	beq.n	80062c6 <HAL_SPI_TransmitReceive+0x82>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d002      	beq.n	80062c6 <HAL_SPI_TransmitReceive+0x82>
 80062c0:	887b      	ldrh	r3, [r7, #2]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d103      	bne.n	80062ce <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80062c6:	2301      	movs	r3, #1
 80062c8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 80062cc:	e160      	b.n	8006590 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80062d4:	b2db      	uxtb	r3, r3
 80062d6:	2b04      	cmp	r3, #4
 80062d8:	d003      	beq.n	80062e2 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	2205      	movs	r2, #5
 80062de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	2200      	movs	r2, #0
 80062e6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	687a      	ldr	r2, [r7, #4]
 80062ec:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	887a      	ldrh	r2, [r7, #2]
 80062f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	887a      	ldrh	r2, [r7, #2]
 80062f8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	68ba      	ldr	r2, [r7, #8]
 80062fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	887a      	ldrh	r2, [r7, #2]
 8006304:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	887a      	ldrh	r2, [r7, #2]
 800630a:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	2200      	movs	r2, #0
 8006310:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	2200      	movs	r2, #0
 8006316:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006322:	2b40      	cmp	r3, #64	@ 0x40
 8006324:	d007      	beq.n	8006336 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	681a      	ldr	r2, [r3, #0]
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006334:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	68db      	ldr	r3, [r3, #12]
 800633a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800633e:	d17c      	bne.n	800643a <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	685b      	ldr	r3, [r3, #4]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d002      	beq.n	800634e <HAL_SPI_TransmitReceive+0x10a>
 8006348:	8b7b      	ldrh	r3, [r7, #26]
 800634a:	2b01      	cmp	r3, #1
 800634c:	d16a      	bne.n	8006424 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006352:	881a      	ldrh	r2, [r3, #0]
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800635e:	1c9a      	adds	r2, r3, #2
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006368:	b29b      	uxth	r3, r3
 800636a:	3b01      	subs	r3, #1
 800636c:	b29a      	uxth	r2, r3
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006372:	e057      	b.n	8006424 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	689b      	ldr	r3, [r3, #8]
 800637a:	f003 0302 	and.w	r3, r3, #2
 800637e:	2b02      	cmp	r3, #2
 8006380:	d11b      	bne.n	80063ba <HAL_SPI_TransmitReceive+0x176>
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006386:	b29b      	uxth	r3, r3
 8006388:	2b00      	cmp	r3, #0
 800638a:	d016      	beq.n	80063ba <HAL_SPI_TransmitReceive+0x176>
 800638c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800638e:	2b01      	cmp	r3, #1
 8006390:	d113      	bne.n	80063ba <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006396:	881a      	ldrh	r2, [r3, #0]
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063a2:	1c9a      	adds	r2, r3, #2
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80063ac:	b29b      	uxth	r3, r3
 80063ae:	3b01      	subs	r3, #1
 80063b0:	b29a      	uxth	r2, r3
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80063b6:	2300      	movs	r3, #0
 80063b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	689b      	ldr	r3, [r3, #8]
 80063c0:	f003 0301 	and.w	r3, r3, #1
 80063c4:	2b01      	cmp	r3, #1
 80063c6:	d119      	bne.n	80063fc <HAL_SPI_TransmitReceive+0x1b8>
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063cc:	b29b      	uxth	r3, r3
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d014      	beq.n	80063fc <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	68da      	ldr	r2, [r3, #12]
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063dc:	b292      	uxth	r2, r2
 80063de:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063e4:	1c9a      	adds	r2, r3, #2
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063ee:	b29b      	uxth	r3, r3
 80063f0:	3b01      	subs	r3, #1
 80063f2:	b29a      	uxth	r2, r3
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80063f8:	2301      	movs	r3, #1
 80063fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80063fc:	f7fd fa32 	bl	8003864 <HAL_GetTick>
 8006400:	4602      	mov	r2, r0
 8006402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006404:	1ad3      	subs	r3, r2, r3
 8006406:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006408:	429a      	cmp	r2, r3
 800640a:	d80b      	bhi.n	8006424 <HAL_SPI_TransmitReceive+0x1e0>
 800640c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800640e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006412:	d007      	beq.n	8006424 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8006414:	2303      	movs	r3, #3
 8006416:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	2201      	movs	r2, #1
 800641e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8006422:	e0b5      	b.n	8006590 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006428:	b29b      	uxth	r3, r3
 800642a:	2b00      	cmp	r3, #0
 800642c:	d1a2      	bne.n	8006374 <HAL_SPI_TransmitReceive+0x130>
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006432:	b29b      	uxth	r3, r3
 8006434:	2b00      	cmp	r3, #0
 8006436:	d19d      	bne.n	8006374 <HAL_SPI_TransmitReceive+0x130>
 8006438:	e080      	b.n	800653c <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	685b      	ldr	r3, [r3, #4]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d002      	beq.n	8006448 <HAL_SPI_TransmitReceive+0x204>
 8006442:	8b7b      	ldrh	r3, [r7, #26]
 8006444:	2b01      	cmp	r3, #1
 8006446:	d16f      	bne.n	8006528 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	330c      	adds	r3, #12
 8006452:	7812      	ldrb	r2, [r2, #0]
 8006454:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800645a:	1c5a      	adds	r2, r3, #1
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006464:	b29b      	uxth	r3, r3
 8006466:	3b01      	subs	r3, #1
 8006468:	b29a      	uxth	r2, r3
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800646e:	e05b      	b.n	8006528 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	689b      	ldr	r3, [r3, #8]
 8006476:	f003 0302 	and.w	r3, r3, #2
 800647a:	2b02      	cmp	r3, #2
 800647c:	d11c      	bne.n	80064b8 <HAL_SPI_TransmitReceive+0x274>
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006482:	b29b      	uxth	r3, r3
 8006484:	2b00      	cmp	r3, #0
 8006486:	d017      	beq.n	80064b8 <HAL_SPI_TransmitReceive+0x274>
 8006488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800648a:	2b01      	cmp	r3, #1
 800648c:	d114      	bne.n	80064b8 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	330c      	adds	r3, #12
 8006498:	7812      	ldrb	r2, [r2, #0]
 800649a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064a0:	1c5a      	adds	r2, r3, #1
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80064aa:	b29b      	uxth	r3, r3
 80064ac:	3b01      	subs	r3, #1
 80064ae:	b29a      	uxth	r2, r3
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80064b4:	2300      	movs	r3, #0
 80064b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	689b      	ldr	r3, [r3, #8]
 80064be:	f003 0301 	and.w	r3, r3, #1
 80064c2:	2b01      	cmp	r3, #1
 80064c4:	d119      	bne.n	80064fa <HAL_SPI_TransmitReceive+0x2b6>
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064ca:	b29b      	uxth	r3, r3
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d014      	beq.n	80064fa <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	68da      	ldr	r2, [r3, #12]
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064da:	b2d2      	uxtb	r2, r2
 80064dc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064e2:	1c5a      	adds	r2, r3, #1
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064ec:	b29b      	uxth	r3, r3
 80064ee:	3b01      	subs	r3, #1
 80064f0:	b29a      	uxth	r2, r3
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80064f6:	2301      	movs	r3, #1
 80064f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80064fa:	f7fd f9b3 	bl	8003864 <HAL_GetTick>
 80064fe:	4602      	mov	r2, r0
 8006500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006502:	1ad3      	subs	r3, r2, r3
 8006504:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006506:	429a      	cmp	r2, r3
 8006508:	d803      	bhi.n	8006512 <HAL_SPI_TransmitReceive+0x2ce>
 800650a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800650c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006510:	d102      	bne.n	8006518 <HAL_SPI_TransmitReceive+0x2d4>
 8006512:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006514:	2b00      	cmp	r3, #0
 8006516:	d107      	bne.n	8006528 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8006518:	2303      	movs	r3, #3
 800651a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	2201      	movs	r2, #1
 8006522:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8006526:	e033      	b.n	8006590 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800652c:	b29b      	uxth	r3, r3
 800652e:	2b00      	cmp	r3, #0
 8006530:	d19e      	bne.n	8006470 <HAL_SPI_TransmitReceive+0x22c>
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006536:	b29b      	uxth	r3, r3
 8006538:	2b00      	cmp	r3, #0
 800653a:	d199      	bne.n	8006470 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800653c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800653e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006540:	68f8      	ldr	r0, [r7, #12]
 8006542:	f000 f91d 	bl	8006780 <SPI_EndRxTxTransaction>
 8006546:	4603      	mov	r3, r0
 8006548:	2b00      	cmp	r3, #0
 800654a:	d006      	beq.n	800655a <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 800654c:	2301      	movs	r3, #1
 800654e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	2220      	movs	r2, #32
 8006556:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8006558:	e01a      	b.n	8006590 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	689b      	ldr	r3, [r3, #8]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d10a      	bne.n	8006578 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006562:	2300      	movs	r3, #0
 8006564:	617b      	str	r3, [r7, #20]
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	68db      	ldr	r3, [r3, #12]
 800656c:	617b      	str	r3, [r7, #20]
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	689b      	ldr	r3, [r3, #8]
 8006574:	617b      	str	r3, [r7, #20]
 8006576:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800657c:	2b00      	cmp	r3, #0
 800657e:	d003      	beq.n	8006588 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8006580:	2301      	movs	r3, #1
 8006582:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006586:	e003      	b.n	8006590 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	2201      	movs	r2, #1
 800658c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2200      	movs	r2, #0
 8006594:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8006598:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 800659c:	4618      	mov	r0, r3
 800659e:	3730      	adds	r7, #48	@ 0x30
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bd80      	pop	{r7, pc}

080065a4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b088      	sub	sp, #32
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	60f8      	str	r0, [r7, #12]
 80065ac:	60b9      	str	r1, [r7, #8]
 80065ae:	603b      	str	r3, [r7, #0]
 80065b0:	4613      	mov	r3, r2
 80065b2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80065b4:	f7fd f956 	bl	8003864 <HAL_GetTick>
 80065b8:	4602      	mov	r2, r0
 80065ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065bc:	1a9b      	subs	r3, r3, r2
 80065be:	683a      	ldr	r2, [r7, #0]
 80065c0:	4413      	add	r3, r2
 80065c2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80065c4:	f7fd f94e 	bl	8003864 <HAL_GetTick>
 80065c8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80065ca:	4b39      	ldr	r3, [pc, #228]	@ (80066b0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	015b      	lsls	r3, r3, #5
 80065d0:	0d1b      	lsrs	r3, r3, #20
 80065d2:	69fa      	ldr	r2, [r7, #28]
 80065d4:	fb02 f303 	mul.w	r3, r2, r3
 80065d8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80065da:	e054      	b.n	8006686 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80065e2:	d050      	beq.n	8006686 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80065e4:	f7fd f93e 	bl	8003864 <HAL_GetTick>
 80065e8:	4602      	mov	r2, r0
 80065ea:	69bb      	ldr	r3, [r7, #24]
 80065ec:	1ad3      	subs	r3, r2, r3
 80065ee:	69fa      	ldr	r2, [r7, #28]
 80065f0:	429a      	cmp	r2, r3
 80065f2:	d902      	bls.n	80065fa <SPI_WaitFlagStateUntilTimeout+0x56>
 80065f4:	69fb      	ldr	r3, [r7, #28]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d13d      	bne.n	8006676 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	685a      	ldr	r2, [r3, #4]
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006608:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	685b      	ldr	r3, [r3, #4]
 800660e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006612:	d111      	bne.n	8006638 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	689b      	ldr	r3, [r3, #8]
 8006618:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800661c:	d004      	beq.n	8006628 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	689b      	ldr	r3, [r3, #8]
 8006622:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006626:	d107      	bne.n	8006638 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	681a      	ldr	r2, [r3, #0]
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006636:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800663c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006640:	d10f      	bne.n	8006662 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	681a      	ldr	r2, [r3, #0]
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006650:	601a      	str	r2, [r3, #0]
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	681a      	ldr	r2, [r3, #0]
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006660:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	2201      	movs	r2, #1
 8006666:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	2200      	movs	r2, #0
 800666e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8006672:	2303      	movs	r3, #3
 8006674:	e017      	b.n	80066a6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d101      	bne.n	8006680 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800667c:	2300      	movs	r3, #0
 800667e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006680:	697b      	ldr	r3, [r7, #20]
 8006682:	3b01      	subs	r3, #1
 8006684:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	689a      	ldr	r2, [r3, #8]
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	4013      	ands	r3, r2
 8006690:	68ba      	ldr	r2, [r7, #8]
 8006692:	429a      	cmp	r2, r3
 8006694:	bf0c      	ite	eq
 8006696:	2301      	moveq	r3, #1
 8006698:	2300      	movne	r3, #0
 800669a:	b2db      	uxtb	r3, r3
 800669c:	461a      	mov	r2, r3
 800669e:	79fb      	ldrb	r3, [r7, #7]
 80066a0:	429a      	cmp	r2, r3
 80066a2:	d19b      	bne.n	80065dc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80066a4:	2300      	movs	r3, #0
}
 80066a6:	4618      	mov	r0, r3
 80066a8:	3720      	adds	r7, #32
 80066aa:	46bd      	mov	sp, r7
 80066ac:	bd80      	pop	{r7, pc}
 80066ae:	bf00      	nop
 80066b0:	20000000 	.word	0x20000000

080066b4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b086      	sub	sp, #24
 80066b8:	af02      	add	r7, sp, #8
 80066ba:	60f8      	str	r0, [r7, #12]
 80066bc:	60b9      	str	r1, [r7, #8]
 80066be:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80066c8:	d111      	bne.n	80066ee <SPI_EndRxTransaction+0x3a>
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	689b      	ldr	r3, [r3, #8]
 80066ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80066d2:	d004      	beq.n	80066de <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	689b      	ldr	r3, [r3, #8]
 80066d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066dc:	d107      	bne.n	80066ee <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	681a      	ldr	r2, [r3, #0]
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80066ec:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	685b      	ldr	r3, [r3, #4]
 80066f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80066f6:	d12a      	bne.n	800674e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	689b      	ldr	r3, [r3, #8]
 80066fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006700:	d012      	beq.n	8006728 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	9300      	str	r3, [sp, #0]
 8006706:	68bb      	ldr	r3, [r7, #8]
 8006708:	2200      	movs	r2, #0
 800670a:	2180      	movs	r1, #128	@ 0x80
 800670c:	68f8      	ldr	r0, [r7, #12]
 800670e:	f7ff ff49 	bl	80065a4 <SPI_WaitFlagStateUntilTimeout>
 8006712:	4603      	mov	r3, r0
 8006714:	2b00      	cmp	r3, #0
 8006716:	d02d      	beq.n	8006774 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800671c:	f043 0220 	orr.w	r2, r3, #32
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006724:	2303      	movs	r3, #3
 8006726:	e026      	b.n	8006776 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	9300      	str	r3, [sp, #0]
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	2200      	movs	r2, #0
 8006730:	2101      	movs	r1, #1
 8006732:	68f8      	ldr	r0, [r7, #12]
 8006734:	f7ff ff36 	bl	80065a4 <SPI_WaitFlagStateUntilTimeout>
 8006738:	4603      	mov	r3, r0
 800673a:	2b00      	cmp	r3, #0
 800673c:	d01a      	beq.n	8006774 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006742:	f043 0220 	orr.w	r2, r3, #32
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800674a:	2303      	movs	r3, #3
 800674c:	e013      	b.n	8006776 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	9300      	str	r3, [sp, #0]
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	2200      	movs	r2, #0
 8006756:	2101      	movs	r1, #1
 8006758:	68f8      	ldr	r0, [r7, #12]
 800675a:	f7ff ff23 	bl	80065a4 <SPI_WaitFlagStateUntilTimeout>
 800675e:	4603      	mov	r3, r0
 8006760:	2b00      	cmp	r3, #0
 8006762:	d007      	beq.n	8006774 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006768:	f043 0220 	orr.w	r2, r3, #32
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006770:	2303      	movs	r3, #3
 8006772:	e000      	b.n	8006776 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006774:	2300      	movs	r3, #0
}
 8006776:	4618      	mov	r0, r3
 8006778:	3710      	adds	r7, #16
 800677a:	46bd      	mov	sp, r7
 800677c:	bd80      	pop	{r7, pc}
	...

08006780 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b088      	sub	sp, #32
 8006784:	af02      	add	r7, sp, #8
 8006786:	60f8      	str	r0, [r7, #12]
 8006788:	60b9      	str	r1, [r7, #8]
 800678a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	9300      	str	r3, [sp, #0]
 8006790:	68bb      	ldr	r3, [r7, #8]
 8006792:	2201      	movs	r2, #1
 8006794:	2102      	movs	r1, #2
 8006796:	68f8      	ldr	r0, [r7, #12]
 8006798:	f7ff ff04 	bl	80065a4 <SPI_WaitFlagStateUntilTimeout>
 800679c:	4603      	mov	r3, r0
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d007      	beq.n	80067b2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067a6:	f043 0220 	orr.w	r2, r3, #32
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80067ae:	2303      	movs	r3, #3
 80067b0:	e032      	b.n	8006818 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80067b2:	4b1b      	ldr	r3, [pc, #108]	@ (8006820 <SPI_EndRxTxTransaction+0xa0>)
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	4a1b      	ldr	r2, [pc, #108]	@ (8006824 <SPI_EndRxTxTransaction+0xa4>)
 80067b8:	fba2 2303 	umull	r2, r3, r2, r3
 80067bc:	0d5b      	lsrs	r3, r3, #21
 80067be:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80067c2:	fb02 f303 	mul.w	r3, r2, r3
 80067c6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	685b      	ldr	r3, [r3, #4]
 80067cc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80067d0:	d112      	bne.n	80067f8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	9300      	str	r3, [sp, #0]
 80067d6:	68bb      	ldr	r3, [r7, #8]
 80067d8:	2200      	movs	r2, #0
 80067da:	2180      	movs	r1, #128	@ 0x80
 80067dc:	68f8      	ldr	r0, [r7, #12]
 80067de:	f7ff fee1 	bl	80065a4 <SPI_WaitFlagStateUntilTimeout>
 80067e2:	4603      	mov	r3, r0
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d016      	beq.n	8006816 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067ec:	f043 0220 	orr.w	r2, r3, #32
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80067f4:	2303      	movs	r3, #3
 80067f6:	e00f      	b.n	8006818 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80067f8:	697b      	ldr	r3, [r7, #20]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d00a      	beq.n	8006814 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80067fe:	697b      	ldr	r3, [r7, #20]
 8006800:	3b01      	subs	r3, #1
 8006802:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	689b      	ldr	r3, [r3, #8]
 800680a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800680e:	2b80      	cmp	r3, #128	@ 0x80
 8006810:	d0f2      	beq.n	80067f8 <SPI_EndRxTxTransaction+0x78>
 8006812:	e000      	b.n	8006816 <SPI_EndRxTxTransaction+0x96>
        break;
 8006814:	bf00      	nop
  }

  return HAL_OK;
 8006816:	2300      	movs	r3, #0
}
 8006818:	4618      	mov	r0, r3
 800681a:	3718      	adds	r7, #24
 800681c:	46bd      	mov	sp, r7
 800681e:	bd80      	pop	{r7, pc}
 8006820:	20000000 	.word	0x20000000
 8006824:	165e9f81 	.word	0x165e9f81

08006828 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b082      	sub	sp, #8
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d101      	bne.n	800683a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006836:	2301      	movs	r3, #1
 8006838:	e041      	b.n	80068be <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006840:	b2db      	uxtb	r3, r3
 8006842:	2b00      	cmp	r3, #0
 8006844:	d106      	bne.n	8006854 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2200      	movs	r2, #0
 800684a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800684e:	6878      	ldr	r0, [r7, #4]
 8006850:	f7fc fbe4 	bl	800301c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2202      	movs	r2, #2
 8006858:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681a      	ldr	r2, [r3, #0]
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	3304      	adds	r3, #4
 8006864:	4619      	mov	r1, r3
 8006866:	4610      	mov	r0, r2
 8006868:	f000 f976 	bl	8006b58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2201      	movs	r2, #1
 8006870:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2201      	movs	r2, #1
 8006878:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2201      	movs	r2, #1
 8006880:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2201      	movs	r2, #1
 8006888:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2201      	movs	r2, #1
 8006890:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2201      	movs	r2, #1
 8006898:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2201      	movs	r2, #1
 80068a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2201      	movs	r2, #1
 80068a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2201      	movs	r2, #1
 80068b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2201      	movs	r2, #1
 80068b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80068bc:	2300      	movs	r3, #0
}
 80068be:	4618      	mov	r0, r3
 80068c0:	3708      	adds	r7, #8
 80068c2:	46bd      	mov	sp, r7
 80068c4:	bd80      	pop	{r7, pc}
	...

080068c8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80068c8:	b480      	push	{r7}
 80068ca:	b085      	sub	sp, #20
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80068d6:	b2db      	uxtb	r3, r3
 80068d8:	2b01      	cmp	r3, #1
 80068da:	d001      	beq.n	80068e0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80068dc:	2301      	movs	r3, #1
 80068de:	e03c      	b.n	800695a <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2202      	movs	r2, #2
 80068e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4a1e      	ldr	r2, [pc, #120]	@ (8006968 <HAL_TIM_Base_Start+0xa0>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d018      	beq.n	8006924 <HAL_TIM_Base_Start+0x5c>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068fa:	d013      	beq.n	8006924 <HAL_TIM_Base_Start+0x5c>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4a1a      	ldr	r2, [pc, #104]	@ (800696c <HAL_TIM_Base_Start+0xa4>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d00e      	beq.n	8006924 <HAL_TIM_Base_Start+0x5c>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	4a19      	ldr	r2, [pc, #100]	@ (8006970 <HAL_TIM_Base_Start+0xa8>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d009      	beq.n	8006924 <HAL_TIM_Base_Start+0x5c>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a17      	ldr	r2, [pc, #92]	@ (8006974 <HAL_TIM_Base_Start+0xac>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d004      	beq.n	8006924 <HAL_TIM_Base_Start+0x5c>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4a16      	ldr	r2, [pc, #88]	@ (8006978 <HAL_TIM_Base_Start+0xb0>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d111      	bne.n	8006948 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	689b      	ldr	r3, [r3, #8]
 800692a:	f003 0307 	and.w	r3, r3, #7
 800692e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	2b06      	cmp	r3, #6
 8006934:	d010      	beq.n	8006958 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	681a      	ldr	r2, [r3, #0]
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f042 0201 	orr.w	r2, r2, #1
 8006944:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006946:	e007      	b.n	8006958 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	681a      	ldr	r2, [r3, #0]
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f042 0201 	orr.w	r2, r2, #1
 8006956:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006958:	2300      	movs	r3, #0
}
 800695a:	4618      	mov	r0, r3
 800695c:	3714      	adds	r7, #20
 800695e:	46bd      	mov	sp, r7
 8006960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006964:	4770      	bx	lr
 8006966:	bf00      	nop
 8006968:	40010000 	.word	0x40010000
 800696c:	40000400 	.word	0x40000400
 8006970:	40000800 	.word	0x40000800
 8006974:	40000c00 	.word	0x40000c00
 8006978:	40014000 	.word	0x40014000

0800697c <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800697c:	b480      	push	{r7}
 800697e:	b083      	sub	sp, #12
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	6a1a      	ldr	r2, [r3, #32]
 800698a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800698e:	4013      	ands	r3, r2
 8006990:	2b00      	cmp	r3, #0
 8006992:	d10f      	bne.n	80069b4 <HAL_TIM_Base_Stop+0x38>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	6a1a      	ldr	r2, [r3, #32]
 800699a:	f240 4344 	movw	r3, #1092	@ 0x444
 800699e:	4013      	ands	r3, r2
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d107      	bne.n	80069b4 <HAL_TIM_Base_Stop+0x38>
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	681a      	ldr	r2, [r3, #0]
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f022 0201 	bic.w	r2, r2, #1
 80069b2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2201      	movs	r2, #1
 80069b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80069bc:	2300      	movs	r3, #0
}
 80069be:	4618      	mov	r0, r3
 80069c0:	370c      	adds	r7, #12
 80069c2:	46bd      	mov	sp, r7
 80069c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c8:	4770      	bx	lr

080069ca <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80069ca:	b580      	push	{r7, lr}
 80069cc:	b084      	sub	sp, #16
 80069ce:	af00      	add	r7, sp, #0
 80069d0:	6078      	str	r0, [r7, #4]
 80069d2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80069d4:	2300      	movs	r3, #0
 80069d6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80069de:	2b01      	cmp	r3, #1
 80069e0:	d101      	bne.n	80069e6 <HAL_TIM_ConfigClockSource+0x1c>
 80069e2:	2302      	movs	r3, #2
 80069e4:	e0b4      	b.n	8006b50 <HAL_TIM_ConfigClockSource+0x186>
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2201      	movs	r2, #1
 80069ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2202      	movs	r2, #2
 80069f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	689b      	ldr	r3, [r3, #8]
 80069fc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80069fe:	68bb      	ldr	r3, [r7, #8]
 8006a00:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006a04:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a06:	68bb      	ldr	r3, [r7, #8]
 8006a08:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a0c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	68ba      	ldr	r2, [r7, #8]
 8006a14:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a1e:	d03e      	beq.n	8006a9e <HAL_TIM_ConfigClockSource+0xd4>
 8006a20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a24:	f200 8087 	bhi.w	8006b36 <HAL_TIM_ConfigClockSource+0x16c>
 8006a28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a2c:	f000 8086 	beq.w	8006b3c <HAL_TIM_ConfigClockSource+0x172>
 8006a30:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a34:	d87f      	bhi.n	8006b36 <HAL_TIM_ConfigClockSource+0x16c>
 8006a36:	2b70      	cmp	r3, #112	@ 0x70
 8006a38:	d01a      	beq.n	8006a70 <HAL_TIM_ConfigClockSource+0xa6>
 8006a3a:	2b70      	cmp	r3, #112	@ 0x70
 8006a3c:	d87b      	bhi.n	8006b36 <HAL_TIM_ConfigClockSource+0x16c>
 8006a3e:	2b60      	cmp	r3, #96	@ 0x60
 8006a40:	d050      	beq.n	8006ae4 <HAL_TIM_ConfigClockSource+0x11a>
 8006a42:	2b60      	cmp	r3, #96	@ 0x60
 8006a44:	d877      	bhi.n	8006b36 <HAL_TIM_ConfigClockSource+0x16c>
 8006a46:	2b50      	cmp	r3, #80	@ 0x50
 8006a48:	d03c      	beq.n	8006ac4 <HAL_TIM_ConfigClockSource+0xfa>
 8006a4a:	2b50      	cmp	r3, #80	@ 0x50
 8006a4c:	d873      	bhi.n	8006b36 <HAL_TIM_ConfigClockSource+0x16c>
 8006a4e:	2b40      	cmp	r3, #64	@ 0x40
 8006a50:	d058      	beq.n	8006b04 <HAL_TIM_ConfigClockSource+0x13a>
 8006a52:	2b40      	cmp	r3, #64	@ 0x40
 8006a54:	d86f      	bhi.n	8006b36 <HAL_TIM_ConfigClockSource+0x16c>
 8006a56:	2b30      	cmp	r3, #48	@ 0x30
 8006a58:	d064      	beq.n	8006b24 <HAL_TIM_ConfigClockSource+0x15a>
 8006a5a:	2b30      	cmp	r3, #48	@ 0x30
 8006a5c:	d86b      	bhi.n	8006b36 <HAL_TIM_ConfigClockSource+0x16c>
 8006a5e:	2b20      	cmp	r3, #32
 8006a60:	d060      	beq.n	8006b24 <HAL_TIM_ConfigClockSource+0x15a>
 8006a62:	2b20      	cmp	r3, #32
 8006a64:	d867      	bhi.n	8006b36 <HAL_TIM_ConfigClockSource+0x16c>
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d05c      	beq.n	8006b24 <HAL_TIM_ConfigClockSource+0x15a>
 8006a6a:	2b10      	cmp	r3, #16
 8006a6c:	d05a      	beq.n	8006b24 <HAL_TIM_ConfigClockSource+0x15a>
 8006a6e:	e062      	b.n	8006b36 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006a80:	f000 f970 	bl	8006d64 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	689b      	ldr	r3, [r3, #8]
 8006a8a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006a8c:	68bb      	ldr	r3, [r7, #8]
 8006a8e:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006a92:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	68ba      	ldr	r2, [r7, #8]
 8006a9a:	609a      	str	r2, [r3, #8]
      break;
 8006a9c:	e04f      	b.n	8006b3e <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006aa2:	683b      	ldr	r3, [r7, #0]
 8006aa4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006aae:	f000 f959 	bl	8006d64 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	689a      	ldr	r2, [r3, #8]
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006ac0:	609a      	str	r2, [r3, #8]
      break;
 8006ac2:	e03c      	b.n	8006b3e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ad0:	461a      	mov	r2, r3
 8006ad2:	f000 f8cd 	bl	8006c70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	2150      	movs	r1, #80	@ 0x50
 8006adc:	4618      	mov	r0, r3
 8006ade:	f000 f926 	bl	8006d2e <TIM_ITRx_SetConfig>
      break;
 8006ae2:	e02c      	b.n	8006b3e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006af0:	461a      	mov	r2, r3
 8006af2:	f000 f8ec 	bl	8006cce <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	2160      	movs	r1, #96	@ 0x60
 8006afc:	4618      	mov	r0, r3
 8006afe:	f000 f916 	bl	8006d2e <TIM_ITRx_SetConfig>
      break;
 8006b02:	e01c      	b.n	8006b3e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b10:	461a      	mov	r2, r3
 8006b12:	f000 f8ad 	bl	8006c70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	2140      	movs	r1, #64	@ 0x40
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	f000 f906 	bl	8006d2e <TIM_ITRx_SetConfig>
      break;
 8006b22:	e00c      	b.n	8006b3e <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681a      	ldr	r2, [r3, #0]
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	4619      	mov	r1, r3
 8006b2e:	4610      	mov	r0, r2
 8006b30:	f000 f8fd 	bl	8006d2e <TIM_ITRx_SetConfig>
      break;
 8006b34:	e003      	b.n	8006b3e <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006b36:	2301      	movs	r3, #1
 8006b38:	73fb      	strb	r3, [r7, #15]
      break;
 8006b3a:	e000      	b.n	8006b3e <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006b3c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2201      	movs	r2, #1
 8006b42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006b4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b50:	4618      	mov	r0, r3
 8006b52:	3710      	adds	r7, #16
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bd80      	pop	{r7, pc}

08006b58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006b58:	b480      	push	{r7}
 8006b5a:	b085      	sub	sp, #20
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
 8006b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	4a3a      	ldr	r2, [pc, #232]	@ (8006c54 <TIM_Base_SetConfig+0xfc>)
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	d00f      	beq.n	8006b90 <TIM_Base_SetConfig+0x38>
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b76:	d00b      	beq.n	8006b90 <TIM_Base_SetConfig+0x38>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	4a37      	ldr	r2, [pc, #220]	@ (8006c58 <TIM_Base_SetConfig+0x100>)
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d007      	beq.n	8006b90 <TIM_Base_SetConfig+0x38>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	4a36      	ldr	r2, [pc, #216]	@ (8006c5c <TIM_Base_SetConfig+0x104>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d003      	beq.n	8006b90 <TIM_Base_SetConfig+0x38>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	4a35      	ldr	r2, [pc, #212]	@ (8006c60 <TIM_Base_SetConfig+0x108>)
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d108      	bne.n	8006ba2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b96:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	685b      	ldr	r3, [r3, #4]
 8006b9c:	68fa      	ldr	r2, [r7, #12]
 8006b9e:	4313      	orrs	r3, r2
 8006ba0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	4a2b      	ldr	r2, [pc, #172]	@ (8006c54 <TIM_Base_SetConfig+0xfc>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d01b      	beq.n	8006be2 <TIM_Base_SetConfig+0x8a>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bb0:	d017      	beq.n	8006be2 <TIM_Base_SetConfig+0x8a>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	4a28      	ldr	r2, [pc, #160]	@ (8006c58 <TIM_Base_SetConfig+0x100>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d013      	beq.n	8006be2 <TIM_Base_SetConfig+0x8a>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	4a27      	ldr	r2, [pc, #156]	@ (8006c5c <TIM_Base_SetConfig+0x104>)
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	d00f      	beq.n	8006be2 <TIM_Base_SetConfig+0x8a>
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	4a26      	ldr	r2, [pc, #152]	@ (8006c60 <TIM_Base_SetConfig+0x108>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d00b      	beq.n	8006be2 <TIM_Base_SetConfig+0x8a>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	4a25      	ldr	r2, [pc, #148]	@ (8006c64 <TIM_Base_SetConfig+0x10c>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d007      	beq.n	8006be2 <TIM_Base_SetConfig+0x8a>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	4a24      	ldr	r2, [pc, #144]	@ (8006c68 <TIM_Base_SetConfig+0x110>)
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	d003      	beq.n	8006be2 <TIM_Base_SetConfig+0x8a>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	4a23      	ldr	r2, [pc, #140]	@ (8006c6c <TIM_Base_SetConfig+0x114>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d108      	bne.n	8006bf4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006be8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	68db      	ldr	r3, [r3, #12]
 8006bee:	68fa      	ldr	r2, [r7, #12]
 8006bf0:	4313      	orrs	r3, r2
 8006bf2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	695b      	ldr	r3, [r3, #20]
 8006bfe:	4313      	orrs	r3, r2
 8006c00:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	68fa      	ldr	r2, [r7, #12]
 8006c06:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	689a      	ldr	r2, [r3, #8]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	681a      	ldr	r2, [r3, #0]
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	4a0e      	ldr	r2, [pc, #56]	@ (8006c54 <TIM_Base_SetConfig+0xfc>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d103      	bne.n	8006c28 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	691a      	ldr	r2, [r3, #16]
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2201      	movs	r2, #1
 8006c2c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	691b      	ldr	r3, [r3, #16]
 8006c32:	f003 0301 	and.w	r3, r3, #1
 8006c36:	2b01      	cmp	r3, #1
 8006c38:	d105      	bne.n	8006c46 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	691b      	ldr	r3, [r3, #16]
 8006c3e:	f023 0201 	bic.w	r2, r3, #1
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	611a      	str	r2, [r3, #16]
  }
}
 8006c46:	bf00      	nop
 8006c48:	3714      	adds	r7, #20
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c50:	4770      	bx	lr
 8006c52:	bf00      	nop
 8006c54:	40010000 	.word	0x40010000
 8006c58:	40000400 	.word	0x40000400
 8006c5c:	40000800 	.word	0x40000800
 8006c60:	40000c00 	.word	0x40000c00
 8006c64:	40014000 	.word	0x40014000
 8006c68:	40014400 	.word	0x40014400
 8006c6c:	40014800 	.word	0x40014800

08006c70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c70:	b480      	push	{r7}
 8006c72:	b087      	sub	sp, #28
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	60f8      	str	r0, [r7, #12]
 8006c78:	60b9      	str	r1, [r7, #8]
 8006c7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	6a1b      	ldr	r3, [r3, #32]
 8006c80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	6a1b      	ldr	r3, [r3, #32]
 8006c86:	f023 0201 	bic.w	r2, r3, #1
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	699b      	ldr	r3, [r3, #24]
 8006c92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c94:	693b      	ldr	r3, [r7, #16]
 8006c96:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006c9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	011b      	lsls	r3, r3, #4
 8006ca0:	693a      	ldr	r2, [r7, #16]
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006ca6:	697b      	ldr	r3, [r7, #20]
 8006ca8:	f023 030a 	bic.w	r3, r3, #10
 8006cac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006cae:	697a      	ldr	r2, [r7, #20]
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	4313      	orrs	r3, r2
 8006cb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	693a      	ldr	r2, [r7, #16]
 8006cba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	697a      	ldr	r2, [r7, #20]
 8006cc0:	621a      	str	r2, [r3, #32]
}
 8006cc2:	bf00      	nop
 8006cc4:	371c      	adds	r7, #28
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ccc:	4770      	bx	lr

08006cce <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006cce:	b480      	push	{r7}
 8006cd0:	b087      	sub	sp, #28
 8006cd2:	af00      	add	r7, sp, #0
 8006cd4:	60f8      	str	r0, [r7, #12]
 8006cd6:	60b9      	str	r1, [r7, #8]
 8006cd8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	6a1b      	ldr	r3, [r3, #32]
 8006cde:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	6a1b      	ldr	r3, [r3, #32]
 8006ce4:	f023 0210 	bic.w	r2, r3, #16
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	699b      	ldr	r3, [r3, #24]
 8006cf0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006cf2:	693b      	ldr	r3, [r7, #16]
 8006cf4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006cf8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	031b      	lsls	r3, r3, #12
 8006cfe:	693a      	ldr	r2, [r7, #16]
 8006d00:	4313      	orrs	r3, r2
 8006d02:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006d04:	697b      	ldr	r3, [r7, #20]
 8006d06:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006d0a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	011b      	lsls	r3, r3, #4
 8006d10:	697a      	ldr	r2, [r7, #20]
 8006d12:	4313      	orrs	r3, r2
 8006d14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	693a      	ldr	r2, [r7, #16]
 8006d1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	697a      	ldr	r2, [r7, #20]
 8006d20:	621a      	str	r2, [r3, #32]
}
 8006d22:	bf00      	nop
 8006d24:	371c      	adds	r7, #28
 8006d26:	46bd      	mov	sp, r7
 8006d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2c:	4770      	bx	lr

08006d2e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006d2e:	b480      	push	{r7}
 8006d30:	b085      	sub	sp, #20
 8006d32:	af00      	add	r7, sp, #0
 8006d34:	6078      	str	r0, [r7, #4]
 8006d36:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	689b      	ldr	r3, [r3, #8]
 8006d3c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d44:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006d46:	683a      	ldr	r2, [r7, #0]
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	4313      	orrs	r3, r2
 8006d4c:	f043 0307 	orr.w	r3, r3, #7
 8006d50:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	68fa      	ldr	r2, [r7, #12]
 8006d56:	609a      	str	r2, [r3, #8]
}
 8006d58:	bf00      	nop
 8006d5a:	3714      	adds	r7, #20
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d62:	4770      	bx	lr

08006d64 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006d64:	b480      	push	{r7}
 8006d66:	b087      	sub	sp, #28
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	60f8      	str	r0, [r7, #12]
 8006d6c:	60b9      	str	r1, [r7, #8]
 8006d6e:	607a      	str	r2, [r7, #4]
 8006d70:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	689b      	ldr	r3, [r3, #8]
 8006d76:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d78:	697b      	ldr	r3, [r7, #20]
 8006d7a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006d7e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	021a      	lsls	r2, r3, #8
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	431a      	orrs	r2, r3
 8006d88:	68bb      	ldr	r3, [r7, #8]
 8006d8a:	4313      	orrs	r3, r2
 8006d8c:	697a      	ldr	r2, [r7, #20]
 8006d8e:	4313      	orrs	r3, r2
 8006d90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	697a      	ldr	r2, [r7, #20]
 8006d96:	609a      	str	r2, [r3, #8]
}
 8006d98:	bf00      	nop
 8006d9a:	371c      	adds	r7, #28
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da2:	4770      	bx	lr

08006da4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006da4:	b480      	push	{r7}
 8006da6:	b085      	sub	sp, #20
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
 8006dac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006db4:	2b01      	cmp	r3, #1
 8006db6:	d101      	bne.n	8006dbc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006db8:	2302      	movs	r3, #2
 8006dba:	e050      	b.n	8006e5e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2201      	movs	r2, #1
 8006dc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2202      	movs	r2, #2
 8006dc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	685b      	ldr	r3, [r3, #4]
 8006dd2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	689b      	ldr	r3, [r3, #8]
 8006dda:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006de2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	68fa      	ldr	r2, [r7, #12]
 8006dea:	4313      	orrs	r3, r2
 8006dec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	68fa      	ldr	r2, [r7, #12]
 8006df4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	4a1c      	ldr	r2, [pc, #112]	@ (8006e6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006dfc:	4293      	cmp	r3, r2
 8006dfe:	d018      	beq.n	8006e32 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e08:	d013      	beq.n	8006e32 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	4a18      	ldr	r2, [pc, #96]	@ (8006e70 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006e10:	4293      	cmp	r3, r2
 8006e12:	d00e      	beq.n	8006e32 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	4a16      	ldr	r2, [pc, #88]	@ (8006e74 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d009      	beq.n	8006e32 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	4a15      	ldr	r2, [pc, #84]	@ (8006e78 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d004      	beq.n	8006e32 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	4a13      	ldr	r2, [pc, #76]	@ (8006e7c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	d10c      	bne.n	8006e4c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006e32:	68bb      	ldr	r3, [r7, #8]
 8006e34:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006e38:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e3a:	683b      	ldr	r3, [r7, #0]
 8006e3c:	685b      	ldr	r3, [r3, #4]
 8006e3e:	68ba      	ldr	r2, [r7, #8]
 8006e40:	4313      	orrs	r3, r2
 8006e42:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	68ba      	ldr	r2, [r7, #8]
 8006e4a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2201      	movs	r2, #1
 8006e50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2200      	movs	r2, #0
 8006e58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006e5c:	2300      	movs	r3, #0
}
 8006e5e:	4618      	mov	r0, r3
 8006e60:	3714      	adds	r7, #20
 8006e62:	46bd      	mov	sp, r7
 8006e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e68:	4770      	bx	lr
 8006e6a:	bf00      	nop
 8006e6c:	40010000 	.word	0x40010000
 8006e70:	40000400 	.word	0x40000400
 8006e74:	40000800 	.word	0x40000800
 8006e78:	40000c00 	.word	0x40000c00
 8006e7c:	40014000 	.word	0x40014000

08006e80 <std>:
 8006e80:	2300      	movs	r3, #0
 8006e82:	b510      	push	{r4, lr}
 8006e84:	4604      	mov	r4, r0
 8006e86:	e9c0 3300 	strd	r3, r3, [r0]
 8006e8a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006e8e:	6083      	str	r3, [r0, #8]
 8006e90:	8181      	strh	r1, [r0, #12]
 8006e92:	6643      	str	r3, [r0, #100]	@ 0x64
 8006e94:	81c2      	strh	r2, [r0, #14]
 8006e96:	6183      	str	r3, [r0, #24]
 8006e98:	4619      	mov	r1, r3
 8006e9a:	2208      	movs	r2, #8
 8006e9c:	305c      	adds	r0, #92	@ 0x5c
 8006e9e:	f000 f9f9 	bl	8007294 <memset>
 8006ea2:	4b0d      	ldr	r3, [pc, #52]	@ (8006ed8 <std+0x58>)
 8006ea4:	6263      	str	r3, [r4, #36]	@ 0x24
 8006ea6:	4b0d      	ldr	r3, [pc, #52]	@ (8006edc <std+0x5c>)
 8006ea8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006eaa:	4b0d      	ldr	r3, [pc, #52]	@ (8006ee0 <std+0x60>)
 8006eac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006eae:	4b0d      	ldr	r3, [pc, #52]	@ (8006ee4 <std+0x64>)
 8006eb0:	6323      	str	r3, [r4, #48]	@ 0x30
 8006eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8006ee8 <std+0x68>)
 8006eb4:	6224      	str	r4, [r4, #32]
 8006eb6:	429c      	cmp	r4, r3
 8006eb8:	d006      	beq.n	8006ec8 <std+0x48>
 8006eba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006ebe:	4294      	cmp	r4, r2
 8006ec0:	d002      	beq.n	8006ec8 <std+0x48>
 8006ec2:	33d0      	adds	r3, #208	@ 0xd0
 8006ec4:	429c      	cmp	r4, r3
 8006ec6:	d105      	bne.n	8006ed4 <std+0x54>
 8006ec8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006ecc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ed0:	f000 ba58 	b.w	8007384 <__retarget_lock_init_recursive>
 8006ed4:	bd10      	pop	{r4, pc}
 8006ed6:	bf00      	nop
 8006ed8:	080070e5 	.word	0x080070e5
 8006edc:	08007107 	.word	0x08007107
 8006ee0:	0800713f 	.word	0x0800713f
 8006ee4:	08007163 	.word	0x08007163
 8006ee8:	200003bc 	.word	0x200003bc

08006eec <stdio_exit_handler>:
 8006eec:	4a02      	ldr	r2, [pc, #8]	@ (8006ef8 <stdio_exit_handler+0xc>)
 8006eee:	4903      	ldr	r1, [pc, #12]	@ (8006efc <stdio_exit_handler+0x10>)
 8006ef0:	4803      	ldr	r0, [pc, #12]	@ (8006f00 <stdio_exit_handler+0x14>)
 8006ef2:	f000 b869 	b.w	8006fc8 <_fwalk_sglue>
 8006ef6:	bf00      	nop
 8006ef8:	2000000c 	.word	0x2000000c
 8006efc:	08007c25 	.word	0x08007c25
 8006f00:	2000001c 	.word	0x2000001c

08006f04 <cleanup_stdio>:
 8006f04:	6841      	ldr	r1, [r0, #4]
 8006f06:	4b0c      	ldr	r3, [pc, #48]	@ (8006f38 <cleanup_stdio+0x34>)
 8006f08:	4299      	cmp	r1, r3
 8006f0a:	b510      	push	{r4, lr}
 8006f0c:	4604      	mov	r4, r0
 8006f0e:	d001      	beq.n	8006f14 <cleanup_stdio+0x10>
 8006f10:	f000 fe88 	bl	8007c24 <_fflush_r>
 8006f14:	68a1      	ldr	r1, [r4, #8]
 8006f16:	4b09      	ldr	r3, [pc, #36]	@ (8006f3c <cleanup_stdio+0x38>)
 8006f18:	4299      	cmp	r1, r3
 8006f1a:	d002      	beq.n	8006f22 <cleanup_stdio+0x1e>
 8006f1c:	4620      	mov	r0, r4
 8006f1e:	f000 fe81 	bl	8007c24 <_fflush_r>
 8006f22:	68e1      	ldr	r1, [r4, #12]
 8006f24:	4b06      	ldr	r3, [pc, #24]	@ (8006f40 <cleanup_stdio+0x3c>)
 8006f26:	4299      	cmp	r1, r3
 8006f28:	d004      	beq.n	8006f34 <cleanup_stdio+0x30>
 8006f2a:	4620      	mov	r0, r4
 8006f2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f30:	f000 be78 	b.w	8007c24 <_fflush_r>
 8006f34:	bd10      	pop	{r4, pc}
 8006f36:	bf00      	nop
 8006f38:	200003bc 	.word	0x200003bc
 8006f3c:	20000424 	.word	0x20000424
 8006f40:	2000048c 	.word	0x2000048c

08006f44 <global_stdio_init.part.0>:
 8006f44:	b510      	push	{r4, lr}
 8006f46:	4b0b      	ldr	r3, [pc, #44]	@ (8006f74 <global_stdio_init.part.0+0x30>)
 8006f48:	4c0b      	ldr	r4, [pc, #44]	@ (8006f78 <global_stdio_init.part.0+0x34>)
 8006f4a:	4a0c      	ldr	r2, [pc, #48]	@ (8006f7c <global_stdio_init.part.0+0x38>)
 8006f4c:	601a      	str	r2, [r3, #0]
 8006f4e:	4620      	mov	r0, r4
 8006f50:	2200      	movs	r2, #0
 8006f52:	2104      	movs	r1, #4
 8006f54:	f7ff ff94 	bl	8006e80 <std>
 8006f58:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006f5c:	2201      	movs	r2, #1
 8006f5e:	2109      	movs	r1, #9
 8006f60:	f7ff ff8e 	bl	8006e80 <std>
 8006f64:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006f68:	2202      	movs	r2, #2
 8006f6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f6e:	2112      	movs	r1, #18
 8006f70:	f7ff bf86 	b.w	8006e80 <std>
 8006f74:	200004f4 	.word	0x200004f4
 8006f78:	200003bc 	.word	0x200003bc
 8006f7c:	08006eed 	.word	0x08006eed

08006f80 <__sfp_lock_acquire>:
 8006f80:	4801      	ldr	r0, [pc, #4]	@ (8006f88 <__sfp_lock_acquire+0x8>)
 8006f82:	f000 ba00 	b.w	8007386 <__retarget_lock_acquire_recursive>
 8006f86:	bf00      	nop
 8006f88:	200004fd 	.word	0x200004fd

08006f8c <__sfp_lock_release>:
 8006f8c:	4801      	ldr	r0, [pc, #4]	@ (8006f94 <__sfp_lock_release+0x8>)
 8006f8e:	f000 b9fb 	b.w	8007388 <__retarget_lock_release_recursive>
 8006f92:	bf00      	nop
 8006f94:	200004fd 	.word	0x200004fd

08006f98 <__sinit>:
 8006f98:	b510      	push	{r4, lr}
 8006f9a:	4604      	mov	r4, r0
 8006f9c:	f7ff fff0 	bl	8006f80 <__sfp_lock_acquire>
 8006fa0:	6a23      	ldr	r3, [r4, #32]
 8006fa2:	b11b      	cbz	r3, 8006fac <__sinit+0x14>
 8006fa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fa8:	f7ff bff0 	b.w	8006f8c <__sfp_lock_release>
 8006fac:	4b04      	ldr	r3, [pc, #16]	@ (8006fc0 <__sinit+0x28>)
 8006fae:	6223      	str	r3, [r4, #32]
 8006fb0:	4b04      	ldr	r3, [pc, #16]	@ (8006fc4 <__sinit+0x2c>)
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d1f5      	bne.n	8006fa4 <__sinit+0xc>
 8006fb8:	f7ff ffc4 	bl	8006f44 <global_stdio_init.part.0>
 8006fbc:	e7f2      	b.n	8006fa4 <__sinit+0xc>
 8006fbe:	bf00      	nop
 8006fc0:	08006f05 	.word	0x08006f05
 8006fc4:	200004f4 	.word	0x200004f4

08006fc8 <_fwalk_sglue>:
 8006fc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006fcc:	4607      	mov	r7, r0
 8006fce:	4688      	mov	r8, r1
 8006fd0:	4614      	mov	r4, r2
 8006fd2:	2600      	movs	r6, #0
 8006fd4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006fd8:	f1b9 0901 	subs.w	r9, r9, #1
 8006fdc:	d505      	bpl.n	8006fea <_fwalk_sglue+0x22>
 8006fde:	6824      	ldr	r4, [r4, #0]
 8006fe0:	2c00      	cmp	r4, #0
 8006fe2:	d1f7      	bne.n	8006fd4 <_fwalk_sglue+0xc>
 8006fe4:	4630      	mov	r0, r6
 8006fe6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006fea:	89ab      	ldrh	r3, [r5, #12]
 8006fec:	2b01      	cmp	r3, #1
 8006fee:	d907      	bls.n	8007000 <_fwalk_sglue+0x38>
 8006ff0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006ff4:	3301      	adds	r3, #1
 8006ff6:	d003      	beq.n	8007000 <_fwalk_sglue+0x38>
 8006ff8:	4629      	mov	r1, r5
 8006ffa:	4638      	mov	r0, r7
 8006ffc:	47c0      	blx	r8
 8006ffe:	4306      	orrs	r6, r0
 8007000:	3568      	adds	r5, #104	@ 0x68
 8007002:	e7e9      	b.n	8006fd8 <_fwalk_sglue+0x10>

08007004 <iprintf>:
 8007004:	b40f      	push	{r0, r1, r2, r3}
 8007006:	b507      	push	{r0, r1, r2, lr}
 8007008:	4906      	ldr	r1, [pc, #24]	@ (8007024 <iprintf+0x20>)
 800700a:	ab04      	add	r3, sp, #16
 800700c:	6808      	ldr	r0, [r1, #0]
 800700e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007012:	6881      	ldr	r1, [r0, #8]
 8007014:	9301      	str	r3, [sp, #4]
 8007016:	f000 fadb 	bl	80075d0 <_vfiprintf_r>
 800701a:	b003      	add	sp, #12
 800701c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007020:	b004      	add	sp, #16
 8007022:	4770      	bx	lr
 8007024:	20000018 	.word	0x20000018

08007028 <_puts_r>:
 8007028:	6a03      	ldr	r3, [r0, #32]
 800702a:	b570      	push	{r4, r5, r6, lr}
 800702c:	6884      	ldr	r4, [r0, #8]
 800702e:	4605      	mov	r5, r0
 8007030:	460e      	mov	r6, r1
 8007032:	b90b      	cbnz	r3, 8007038 <_puts_r+0x10>
 8007034:	f7ff ffb0 	bl	8006f98 <__sinit>
 8007038:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800703a:	07db      	lsls	r3, r3, #31
 800703c:	d405      	bmi.n	800704a <_puts_r+0x22>
 800703e:	89a3      	ldrh	r3, [r4, #12]
 8007040:	0598      	lsls	r0, r3, #22
 8007042:	d402      	bmi.n	800704a <_puts_r+0x22>
 8007044:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007046:	f000 f99e 	bl	8007386 <__retarget_lock_acquire_recursive>
 800704a:	89a3      	ldrh	r3, [r4, #12]
 800704c:	0719      	lsls	r1, r3, #28
 800704e:	d502      	bpl.n	8007056 <_puts_r+0x2e>
 8007050:	6923      	ldr	r3, [r4, #16]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d135      	bne.n	80070c2 <_puts_r+0x9a>
 8007056:	4621      	mov	r1, r4
 8007058:	4628      	mov	r0, r5
 800705a:	f000 f8c5 	bl	80071e8 <__swsetup_r>
 800705e:	b380      	cbz	r0, 80070c2 <_puts_r+0x9a>
 8007060:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8007064:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007066:	07da      	lsls	r2, r3, #31
 8007068:	d405      	bmi.n	8007076 <_puts_r+0x4e>
 800706a:	89a3      	ldrh	r3, [r4, #12]
 800706c:	059b      	lsls	r3, r3, #22
 800706e:	d402      	bmi.n	8007076 <_puts_r+0x4e>
 8007070:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007072:	f000 f989 	bl	8007388 <__retarget_lock_release_recursive>
 8007076:	4628      	mov	r0, r5
 8007078:	bd70      	pop	{r4, r5, r6, pc}
 800707a:	2b00      	cmp	r3, #0
 800707c:	da04      	bge.n	8007088 <_puts_r+0x60>
 800707e:	69a2      	ldr	r2, [r4, #24]
 8007080:	429a      	cmp	r2, r3
 8007082:	dc17      	bgt.n	80070b4 <_puts_r+0x8c>
 8007084:	290a      	cmp	r1, #10
 8007086:	d015      	beq.n	80070b4 <_puts_r+0x8c>
 8007088:	6823      	ldr	r3, [r4, #0]
 800708a:	1c5a      	adds	r2, r3, #1
 800708c:	6022      	str	r2, [r4, #0]
 800708e:	7019      	strb	r1, [r3, #0]
 8007090:	68a3      	ldr	r3, [r4, #8]
 8007092:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007096:	3b01      	subs	r3, #1
 8007098:	60a3      	str	r3, [r4, #8]
 800709a:	2900      	cmp	r1, #0
 800709c:	d1ed      	bne.n	800707a <_puts_r+0x52>
 800709e:	2b00      	cmp	r3, #0
 80070a0:	da11      	bge.n	80070c6 <_puts_r+0x9e>
 80070a2:	4622      	mov	r2, r4
 80070a4:	210a      	movs	r1, #10
 80070a6:	4628      	mov	r0, r5
 80070a8:	f000 f85f 	bl	800716a <__swbuf_r>
 80070ac:	3001      	adds	r0, #1
 80070ae:	d0d7      	beq.n	8007060 <_puts_r+0x38>
 80070b0:	250a      	movs	r5, #10
 80070b2:	e7d7      	b.n	8007064 <_puts_r+0x3c>
 80070b4:	4622      	mov	r2, r4
 80070b6:	4628      	mov	r0, r5
 80070b8:	f000 f857 	bl	800716a <__swbuf_r>
 80070bc:	3001      	adds	r0, #1
 80070be:	d1e7      	bne.n	8007090 <_puts_r+0x68>
 80070c0:	e7ce      	b.n	8007060 <_puts_r+0x38>
 80070c2:	3e01      	subs	r6, #1
 80070c4:	e7e4      	b.n	8007090 <_puts_r+0x68>
 80070c6:	6823      	ldr	r3, [r4, #0]
 80070c8:	1c5a      	adds	r2, r3, #1
 80070ca:	6022      	str	r2, [r4, #0]
 80070cc:	220a      	movs	r2, #10
 80070ce:	701a      	strb	r2, [r3, #0]
 80070d0:	e7ee      	b.n	80070b0 <_puts_r+0x88>
	...

080070d4 <puts>:
 80070d4:	4b02      	ldr	r3, [pc, #8]	@ (80070e0 <puts+0xc>)
 80070d6:	4601      	mov	r1, r0
 80070d8:	6818      	ldr	r0, [r3, #0]
 80070da:	f7ff bfa5 	b.w	8007028 <_puts_r>
 80070de:	bf00      	nop
 80070e0:	20000018 	.word	0x20000018

080070e4 <__sread>:
 80070e4:	b510      	push	{r4, lr}
 80070e6:	460c      	mov	r4, r1
 80070e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070ec:	f000 f8fc 	bl	80072e8 <_read_r>
 80070f0:	2800      	cmp	r0, #0
 80070f2:	bfab      	itete	ge
 80070f4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80070f6:	89a3      	ldrhlt	r3, [r4, #12]
 80070f8:	181b      	addge	r3, r3, r0
 80070fa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80070fe:	bfac      	ite	ge
 8007100:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007102:	81a3      	strhlt	r3, [r4, #12]
 8007104:	bd10      	pop	{r4, pc}

08007106 <__swrite>:
 8007106:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800710a:	461f      	mov	r7, r3
 800710c:	898b      	ldrh	r3, [r1, #12]
 800710e:	05db      	lsls	r3, r3, #23
 8007110:	4605      	mov	r5, r0
 8007112:	460c      	mov	r4, r1
 8007114:	4616      	mov	r6, r2
 8007116:	d505      	bpl.n	8007124 <__swrite+0x1e>
 8007118:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800711c:	2302      	movs	r3, #2
 800711e:	2200      	movs	r2, #0
 8007120:	f000 f8d0 	bl	80072c4 <_lseek_r>
 8007124:	89a3      	ldrh	r3, [r4, #12]
 8007126:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800712a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800712e:	81a3      	strh	r3, [r4, #12]
 8007130:	4632      	mov	r2, r6
 8007132:	463b      	mov	r3, r7
 8007134:	4628      	mov	r0, r5
 8007136:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800713a:	f000 b8e7 	b.w	800730c <_write_r>

0800713e <__sseek>:
 800713e:	b510      	push	{r4, lr}
 8007140:	460c      	mov	r4, r1
 8007142:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007146:	f000 f8bd 	bl	80072c4 <_lseek_r>
 800714a:	1c43      	adds	r3, r0, #1
 800714c:	89a3      	ldrh	r3, [r4, #12]
 800714e:	bf15      	itete	ne
 8007150:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007152:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007156:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800715a:	81a3      	strheq	r3, [r4, #12]
 800715c:	bf18      	it	ne
 800715e:	81a3      	strhne	r3, [r4, #12]
 8007160:	bd10      	pop	{r4, pc}

08007162 <__sclose>:
 8007162:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007166:	f000 b89d 	b.w	80072a4 <_close_r>

0800716a <__swbuf_r>:
 800716a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800716c:	460e      	mov	r6, r1
 800716e:	4614      	mov	r4, r2
 8007170:	4605      	mov	r5, r0
 8007172:	b118      	cbz	r0, 800717c <__swbuf_r+0x12>
 8007174:	6a03      	ldr	r3, [r0, #32]
 8007176:	b90b      	cbnz	r3, 800717c <__swbuf_r+0x12>
 8007178:	f7ff ff0e 	bl	8006f98 <__sinit>
 800717c:	69a3      	ldr	r3, [r4, #24]
 800717e:	60a3      	str	r3, [r4, #8]
 8007180:	89a3      	ldrh	r3, [r4, #12]
 8007182:	071a      	lsls	r2, r3, #28
 8007184:	d501      	bpl.n	800718a <__swbuf_r+0x20>
 8007186:	6923      	ldr	r3, [r4, #16]
 8007188:	b943      	cbnz	r3, 800719c <__swbuf_r+0x32>
 800718a:	4621      	mov	r1, r4
 800718c:	4628      	mov	r0, r5
 800718e:	f000 f82b 	bl	80071e8 <__swsetup_r>
 8007192:	b118      	cbz	r0, 800719c <__swbuf_r+0x32>
 8007194:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8007198:	4638      	mov	r0, r7
 800719a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800719c:	6823      	ldr	r3, [r4, #0]
 800719e:	6922      	ldr	r2, [r4, #16]
 80071a0:	1a98      	subs	r0, r3, r2
 80071a2:	6963      	ldr	r3, [r4, #20]
 80071a4:	b2f6      	uxtb	r6, r6
 80071a6:	4283      	cmp	r3, r0
 80071a8:	4637      	mov	r7, r6
 80071aa:	dc05      	bgt.n	80071b8 <__swbuf_r+0x4e>
 80071ac:	4621      	mov	r1, r4
 80071ae:	4628      	mov	r0, r5
 80071b0:	f000 fd38 	bl	8007c24 <_fflush_r>
 80071b4:	2800      	cmp	r0, #0
 80071b6:	d1ed      	bne.n	8007194 <__swbuf_r+0x2a>
 80071b8:	68a3      	ldr	r3, [r4, #8]
 80071ba:	3b01      	subs	r3, #1
 80071bc:	60a3      	str	r3, [r4, #8]
 80071be:	6823      	ldr	r3, [r4, #0]
 80071c0:	1c5a      	adds	r2, r3, #1
 80071c2:	6022      	str	r2, [r4, #0]
 80071c4:	701e      	strb	r6, [r3, #0]
 80071c6:	6962      	ldr	r2, [r4, #20]
 80071c8:	1c43      	adds	r3, r0, #1
 80071ca:	429a      	cmp	r2, r3
 80071cc:	d004      	beq.n	80071d8 <__swbuf_r+0x6e>
 80071ce:	89a3      	ldrh	r3, [r4, #12]
 80071d0:	07db      	lsls	r3, r3, #31
 80071d2:	d5e1      	bpl.n	8007198 <__swbuf_r+0x2e>
 80071d4:	2e0a      	cmp	r6, #10
 80071d6:	d1df      	bne.n	8007198 <__swbuf_r+0x2e>
 80071d8:	4621      	mov	r1, r4
 80071da:	4628      	mov	r0, r5
 80071dc:	f000 fd22 	bl	8007c24 <_fflush_r>
 80071e0:	2800      	cmp	r0, #0
 80071e2:	d0d9      	beq.n	8007198 <__swbuf_r+0x2e>
 80071e4:	e7d6      	b.n	8007194 <__swbuf_r+0x2a>
	...

080071e8 <__swsetup_r>:
 80071e8:	b538      	push	{r3, r4, r5, lr}
 80071ea:	4b29      	ldr	r3, [pc, #164]	@ (8007290 <__swsetup_r+0xa8>)
 80071ec:	4605      	mov	r5, r0
 80071ee:	6818      	ldr	r0, [r3, #0]
 80071f0:	460c      	mov	r4, r1
 80071f2:	b118      	cbz	r0, 80071fc <__swsetup_r+0x14>
 80071f4:	6a03      	ldr	r3, [r0, #32]
 80071f6:	b90b      	cbnz	r3, 80071fc <__swsetup_r+0x14>
 80071f8:	f7ff fece 	bl	8006f98 <__sinit>
 80071fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007200:	0719      	lsls	r1, r3, #28
 8007202:	d422      	bmi.n	800724a <__swsetup_r+0x62>
 8007204:	06da      	lsls	r2, r3, #27
 8007206:	d407      	bmi.n	8007218 <__swsetup_r+0x30>
 8007208:	2209      	movs	r2, #9
 800720a:	602a      	str	r2, [r5, #0]
 800720c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007210:	81a3      	strh	r3, [r4, #12]
 8007212:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007216:	e033      	b.n	8007280 <__swsetup_r+0x98>
 8007218:	0758      	lsls	r0, r3, #29
 800721a:	d512      	bpl.n	8007242 <__swsetup_r+0x5a>
 800721c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800721e:	b141      	cbz	r1, 8007232 <__swsetup_r+0x4a>
 8007220:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007224:	4299      	cmp	r1, r3
 8007226:	d002      	beq.n	800722e <__swsetup_r+0x46>
 8007228:	4628      	mov	r0, r5
 800722a:	f000 f8af 	bl	800738c <_free_r>
 800722e:	2300      	movs	r3, #0
 8007230:	6363      	str	r3, [r4, #52]	@ 0x34
 8007232:	89a3      	ldrh	r3, [r4, #12]
 8007234:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007238:	81a3      	strh	r3, [r4, #12]
 800723a:	2300      	movs	r3, #0
 800723c:	6063      	str	r3, [r4, #4]
 800723e:	6923      	ldr	r3, [r4, #16]
 8007240:	6023      	str	r3, [r4, #0]
 8007242:	89a3      	ldrh	r3, [r4, #12]
 8007244:	f043 0308 	orr.w	r3, r3, #8
 8007248:	81a3      	strh	r3, [r4, #12]
 800724a:	6923      	ldr	r3, [r4, #16]
 800724c:	b94b      	cbnz	r3, 8007262 <__swsetup_r+0x7a>
 800724e:	89a3      	ldrh	r3, [r4, #12]
 8007250:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007254:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007258:	d003      	beq.n	8007262 <__swsetup_r+0x7a>
 800725a:	4621      	mov	r1, r4
 800725c:	4628      	mov	r0, r5
 800725e:	f000 fd2f 	bl	8007cc0 <__smakebuf_r>
 8007262:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007266:	f013 0201 	ands.w	r2, r3, #1
 800726a:	d00a      	beq.n	8007282 <__swsetup_r+0x9a>
 800726c:	2200      	movs	r2, #0
 800726e:	60a2      	str	r2, [r4, #8]
 8007270:	6962      	ldr	r2, [r4, #20]
 8007272:	4252      	negs	r2, r2
 8007274:	61a2      	str	r2, [r4, #24]
 8007276:	6922      	ldr	r2, [r4, #16]
 8007278:	b942      	cbnz	r2, 800728c <__swsetup_r+0xa4>
 800727a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800727e:	d1c5      	bne.n	800720c <__swsetup_r+0x24>
 8007280:	bd38      	pop	{r3, r4, r5, pc}
 8007282:	0799      	lsls	r1, r3, #30
 8007284:	bf58      	it	pl
 8007286:	6962      	ldrpl	r2, [r4, #20]
 8007288:	60a2      	str	r2, [r4, #8]
 800728a:	e7f4      	b.n	8007276 <__swsetup_r+0x8e>
 800728c:	2000      	movs	r0, #0
 800728e:	e7f7      	b.n	8007280 <__swsetup_r+0x98>
 8007290:	20000018 	.word	0x20000018

08007294 <memset>:
 8007294:	4402      	add	r2, r0
 8007296:	4603      	mov	r3, r0
 8007298:	4293      	cmp	r3, r2
 800729a:	d100      	bne.n	800729e <memset+0xa>
 800729c:	4770      	bx	lr
 800729e:	f803 1b01 	strb.w	r1, [r3], #1
 80072a2:	e7f9      	b.n	8007298 <memset+0x4>

080072a4 <_close_r>:
 80072a4:	b538      	push	{r3, r4, r5, lr}
 80072a6:	4d06      	ldr	r5, [pc, #24]	@ (80072c0 <_close_r+0x1c>)
 80072a8:	2300      	movs	r3, #0
 80072aa:	4604      	mov	r4, r0
 80072ac:	4608      	mov	r0, r1
 80072ae:	602b      	str	r3, [r5, #0]
 80072b0:	f7fb ff3e 	bl	8003130 <_close>
 80072b4:	1c43      	adds	r3, r0, #1
 80072b6:	d102      	bne.n	80072be <_close_r+0x1a>
 80072b8:	682b      	ldr	r3, [r5, #0]
 80072ba:	b103      	cbz	r3, 80072be <_close_r+0x1a>
 80072bc:	6023      	str	r3, [r4, #0]
 80072be:	bd38      	pop	{r3, r4, r5, pc}
 80072c0:	200004f8 	.word	0x200004f8

080072c4 <_lseek_r>:
 80072c4:	b538      	push	{r3, r4, r5, lr}
 80072c6:	4d07      	ldr	r5, [pc, #28]	@ (80072e4 <_lseek_r+0x20>)
 80072c8:	4604      	mov	r4, r0
 80072ca:	4608      	mov	r0, r1
 80072cc:	4611      	mov	r1, r2
 80072ce:	2200      	movs	r2, #0
 80072d0:	602a      	str	r2, [r5, #0]
 80072d2:	461a      	mov	r2, r3
 80072d4:	f7fb ff53 	bl	800317e <_lseek>
 80072d8:	1c43      	adds	r3, r0, #1
 80072da:	d102      	bne.n	80072e2 <_lseek_r+0x1e>
 80072dc:	682b      	ldr	r3, [r5, #0]
 80072de:	b103      	cbz	r3, 80072e2 <_lseek_r+0x1e>
 80072e0:	6023      	str	r3, [r4, #0]
 80072e2:	bd38      	pop	{r3, r4, r5, pc}
 80072e4:	200004f8 	.word	0x200004f8

080072e8 <_read_r>:
 80072e8:	b538      	push	{r3, r4, r5, lr}
 80072ea:	4d07      	ldr	r5, [pc, #28]	@ (8007308 <_read_r+0x20>)
 80072ec:	4604      	mov	r4, r0
 80072ee:	4608      	mov	r0, r1
 80072f0:	4611      	mov	r1, r2
 80072f2:	2200      	movs	r2, #0
 80072f4:	602a      	str	r2, [r5, #0]
 80072f6:	461a      	mov	r2, r3
 80072f8:	f7fb fee1 	bl	80030be <_read>
 80072fc:	1c43      	adds	r3, r0, #1
 80072fe:	d102      	bne.n	8007306 <_read_r+0x1e>
 8007300:	682b      	ldr	r3, [r5, #0]
 8007302:	b103      	cbz	r3, 8007306 <_read_r+0x1e>
 8007304:	6023      	str	r3, [r4, #0]
 8007306:	bd38      	pop	{r3, r4, r5, pc}
 8007308:	200004f8 	.word	0x200004f8

0800730c <_write_r>:
 800730c:	b538      	push	{r3, r4, r5, lr}
 800730e:	4d07      	ldr	r5, [pc, #28]	@ (800732c <_write_r+0x20>)
 8007310:	4604      	mov	r4, r0
 8007312:	4608      	mov	r0, r1
 8007314:	4611      	mov	r1, r2
 8007316:	2200      	movs	r2, #0
 8007318:	602a      	str	r2, [r5, #0]
 800731a:	461a      	mov	r2, r3
 800731c:	f7fb feec 	bl	80030f8 <_write>
 8007320:	1c43      	adds	r3, r0, #1
 8007322:	d102      	bne.n	800732a <_write_r+0x1e>
 8007324:	682b      	ldr	r3, [r5, #0]
 8007326:	b103      	cbz	r3, 800732a <_write_r+0x1e>
 8007328:	6023      	str	r3, [r4, #0]
 800732a:	bd38      	pop	{r3, r4, r5, pc}
 800732c:	200004f8 	.word	0x200004f8

08007330 <__errno>:
 8007330:	4b01      	ldr	r3, [pc, #4]	@ (8007338 <__errno+0x8>)
 8007332:	6818      	ldr	r0, [r3, #0]
 8007334:	4770      	bx	lr
 8007336:	bf00      	nop
 8007338:	20000018 	.word	0x20000018

0800733c <__libc_init_array>:
 800733c:	b570      	push	{r4, r5, r6, lr}
 800733e:	4d0d      	ldr	r5, [pc, #52]	@ (8007374 <__libc_init_array+0x38>)
 8007340:	4c0d      	ldr	r4, [pc, #52]	@ (8007378 <__libc_init_array+0x3c>)
 8007342:	1b64      	subs	r4, r4, r5
 8007344:	10a4      	asrs	r4, r4, #2
 8007346:	2600      	movs	r6, #0
 8007348:	42a6      	cmp	r6, r4
 800734a:	d109      	bne.n	8007360 <__libc_init_array+0x24>
 800734c:	4d0b      	ldr	r5, [pc, #44]	@ (800737c <__libc_init_array+0x40>)
 800734e:	4c0c      	ldr	r4, [pc, #48]	@ (8007380 <__libc_init_array+0x44>)
 8007350:	f000 fd24 	bl	8007d9c <_init>
 8007354:	1b64      	subs	r4, r4, r5
 8007356:	10a4      	asrs	r4, r4, #2
 8007358:	2600      	movs	r6, #0
 800735a:	42a6      	cmp	r6, r4
 800735c:	d105      	bne.n	800736a <__libc_init_array+0x2e>
 800735e:	bd70      	pop	{r4, r5, r6, pc}
 8007360:	f855 3b04 	ldr.w	r3, [r5], #4
 8007364:	4798      	blx	r3
 8007366:	3601      	adds	r6, #1
 8007368:	e7ee      	b.n	8007348 <__libc_init_array+0xc>
 800736a:	f855 3b04 	ldr.w	r3, [r5], #4
 800736e:	4798      	blx	r3
 8007370:	3601      	adds	r6, #1
 8007372:	e7f2      	b.n	800735a <__libc_init_array+0x1e>
 8007374:	08007fe4 	.word	0x08007fe4
 8007378:	08007fe4 	.word	0x08007fe4
 800737c:	08007fe4 	.word	0x08007fe4
 8007380:	08007fe8 	.word	0x08007fe8

08007384 <__retarget_lock_init_recursive>:
 8007384:	4770      	bx	lr

08007386 <__retarget_lock_acquire_recursive>:
 8007386:	4770      	bx	lr

08007388 <__retarget_lock_release_recursive>:
 8007388:	4770      	bx	lr
	...

0800738c <_free_r>:
 800738c:	b538      	push	{r3, r4, r5, lr}
 800738e:	4605      	mov	r5, r0
 8007390:	2900      	cmp	r1, #0
 8007392:	d041      	beq.n	8007418 <_free_r+0x8c>
 8007394:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007398:	1f0c      	subs	r4, r1, #4
 800739a:	2b00      	cmp	r3, #0
 800739c:	bfb8      	it	lt
 800739e:	18e4      	addlt	r4, r4, r3
 80073a0:	f000 f8e0 	bl	8007564 <__malloc_lock>
 80073a4:	4a1d      	ldr	r2, [pc, #116]	@ (800741c <_free_r+0x90>)
 80073a6:	6813      	ldr	r3, [r2, #0]
 80073a8:	b933      	cbnz	r3, 80073b8 <_free_r+0x2c>
 80073aa:	6063      	str	r3, [r4, #4]
 80073ac:	6014      	str	r4, [r2, #0]
 80073ae:	4628      	mov	r0, r5
 80073b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80073b4:	f000 b8dc 	b.w	8007570 <__malloc_unlock>
 80073b8:	42a3      	cmp	r3, r4
 80073ba:	d908      	bls.n	80073ce <_free_r+0x42>
 80073bc:	6820      	ldr	r0, [r4, #0]
 80073be:	1821      	adds	r1, r4, r0
 80073c0:	428b      	cmp	r3, r1
 80073c2:	bf01      	itttt	eq
 80073c4:	6819      	ldreq	r1, [r3, #0]
 80073c6:	685b      	ldreq	r3, [r3, #4]
 80073c8:	1809      	addeq	r1, r1, r0
 80073ca:	6021      	streq	r1, [r4, #0]
 80073cc:	e7ed      	b.n	80073aa <_free_r+0x1e>
 80073ce:	461a      	mov	r2, r3
 80073d0:	685b      	ldr	r3, [r3, #4]
 80073d2:	b10b      	cbz	r3, 80073d8 <_free_r+0x4c>
 80073d4:	42a3      	cmp	r3, r4
 80073d6:	d9fa      	bls.n	80073ce <_free_r+0x42>
 80073d8:	6811      	ldr	r1, [r2, #0]
 80073da:	1850      	adds	r0, r2, r1
 80073dc:	42a0      	cmp	r0, r4
 80073de:	d10b      	bne.n	80073f8 <_free_r+0x6c>
 80073e0:	6820      	ldr	r0, [r4, #0]
 80073e2:	4401      	add	r1, r0
 80073e4:	1850      	adds	r0, r2, r1
 80073e6:	4283      	cmp	r3, r0
 80073e8:	6011      	str	r1, [r2, #0]
 80073ea:	d1e0      	bne.n	80073ae <_free_r+0x22>
 80073ec:	6818      	ldr	r0, [r3, #0]
 80073ee:	685b      	ldr	r3, [r3, #4]
 80073f0:	6053      	str	r3, [r2, #4]
 80073f2:	4408      	add	r0, r1
 80073f4:	6010      	str	r0, [r2, #0]
 80073f6:	e7da      	b.n	80073ae <_free_r+0x22>
 80073f8:	d902      	bls.n	8007400 <_free_r+0x74>
 80073fa:	230c      	movs	r3, #12
 80073fc:	602b      	str	r3, [r5, #0]
 80073fe:	e7d6      	b.n	80073ae <_free_r+0x22>
 8007400:	6820      	ldr	r0, [r4, #0]
 8007402:	1821      	adds	r1, r4, r0
 8007404:	428b      	cmp	r3, r1
 8007406:	bf04      	itt	eq
 8007408:	6819      	ldreq	r1, [r3, #0]
 800740a:	685b      	ldreq	r3, [r3, #4]
 800740c:	6063      	str	r3, [r4, #4]
 800740e:	bf04      	itt	eq
 8007410:	1809      	addeq	r1, r1, r0
 8007412:	6021      	streq	r1, [r4, #0]
 8007414:	6054      	str	r4, [r2, #4]
 8007416:	e7ca      	b.n	80073ae <_free_r+0x22>
 8007418:	bd38      	pop	{r3, r4, r5, pc}
 800741a:	bf00      	nop
 800741c:	20000504 	.word	0x20000504

08007420 <sbrk_aligned>:
 8007420:	b570      	push	{r4, r5, r6, lr}
 8007422:	4e0f      	ldr	r6, [pc, #60]	@ (8007460 <sbrk_aligned+0x40>)
 8007424:	460c      	mov	r4, r1
 8007426:	6831      	ldr	r1, [r6, #0]
 8007428:	4605      	mov	r5, r0
 800742a:	b911      	cbnz	r1, 8007432 <sbrk_aligned+0x12>
 800742c:	f000 fca6 	bl	8007d7c <_sbrk_r>
 8007430:	6030      	str	r0, [r6, #0]
 8007432:	4621      	mov	r1, r4
 8007434:	4628      	mov	r0, r5
 8007436:	f000 fca1 	bl	8007d7c <_sbrk_r>
 800743a:	1c43      	adds	r3, r0, #1
 800743c:	d103      	bne.n	8007446 <sbrk_aligned+0x26>
 800743e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007442:	4620      	mov	r0, r4
 8007444:	bd70      	pop	{r4, r5, r6, pc}
 8007446:	1cc4      	adds	r4, r0, #3
 8007448:	f024 0403 	bic.w	r4, r4, #3
 800744c:	42a0      	cmp	r0, r4
 800744e:	d0f8      	beq.n	8007442 <sbrk_aligned+0x22>
 8007450:	1a21      	subs	r1, r4, r0
 8007452:	4628      	mov	r0, r5
 8007454:	f000 fc92 	bl	8007d7c <_sbrk_r>
 8007458:	3001      	adds	r0, #1
 800745a:	d1f2      	bne.n	8007442 <sbrk_aligned+0x22>
 800745c:	e7ef      	b.n	800743e <sbrk_aligned+0x1e>
 800745e:	bf00      	nop
 8007460:	20000500 	.word	0x20000500

08007464 <_malloc_r>:
 8007464:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007468:	1ccd      	adds	r5, r1, #3
 800746a:	f025 0503 	bic.w	r5, r5, #3
 800746e:	3508      	adds	r5, #8
 8007470:	2d0c      	cmp	r5, #12
 8007472:	bf38      	it	cc
 8007474:	250c      	movcc	r5, #12
 8007476:	2d00      	cmp	r5, #0
 8007478:	4606      	mov	r6, r0
 800747a:	db01      	blt.n	8007480 <_malloc_r+0x1c>
 800747c:	42a9      	cmp	r1, r5
 800747e:	d904      	bls.n	800748a <_malloc_r+0x26>
 8007480:	230c      	movs	r3, #12
 8007482:	6033      	str	r3, [r6, #0]
 8007484:	2000      	movs	r0, #0
 8007486:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800748a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007560 <_malloc_r+0xfc>
 800748e:	f000 f869 	bl	8007564 <__malloc_lock>
 8007492:	f8d8 3000 	ldr.w	r3, [r8]
 8007496:	461c      	mov	r4, r3
 8007498:	bb44      	cbnz	r4, 80074ec <_malloc_r+0x88>
 800749a:	4629      	mov	r1, r5
 800749c:	4630      	mov	r0, r6
 800749e:	f7ff ffbf 	bl	8007420 <sbrk_aligned>
 80074a2:	1c43      	adds	r3, r0, #1
 80074a4:	4604      	mov	r4, r0
 80074a6:	d158      	bne.n	800755a <_malloc_r+0xf6>
 80074a8:	f8d8 4000 	ldr.w	r4, [r8]
 80074ac:	4627      	mov	r7, r4
 80074ae:	2f00      	cmp	r7, #0
 80074b0:	d143      	bne.n	800753a <_malloc_r+0xd6>
 80074b2:	2c00      	cmp	r4, #0
 80074b4:	d04b      	beq.n	800754e <_malloc_r+0xea>
 80074b6:	6823      	ldr	r3, [r4, #0]
 80074b8:	4639      	mov	r1, r7
 80074ba:	4630      	mov	r0, r6
 80074bc:	eb04 0903 	add.w	r9, r4, r3
 80074c0:	f000 fc5c 	bl	8007d7c <_sbrk_r>
 80074c4:	4581      	cmp	r9, r0
 80074c6:	d142      	bne.n	800754e <_malloc_r+0xea>
 80074c8:	6821      	ldr	r1, [r4, #0]
 80074ca:	1a6d      	subs	r5, r5, r1
 80074cc:	4629      	mov	r1, r5
 80074ce:	4630      	mov	r0, r6
 80074d0:	f7ff ffa6 	bl	8007420 <sbrk_aligned>
 80074d4:	3001      	adds	r0, #1
 80074d6:	d03a      	beq.n	800754e <_malloc_r+0xea>
 80074d8:	6823      	ldr	r3, [r4, #0]
 80074da:	442b      	add	r3, r5
 80074dc:	6023      	str	r3, [r4, #0]
 80074de:	f8d8 3000 	ldr.w	r3, [r8]
 80074e2:	685a      	ldr	r2, [r3, #4]
 80074e4:	bb62      	cbnz	r2, 8007540 <_malloc_r+0xdc>
 80074e6:	f8c8 7000 	str.w	r7, [r8]
 80074ea:	e00f      	b.n	800750c <_malloc_r+0xa8>
 80074ec:	6822      	ldr	r2, [r4, #0]
 80074ee:	1b52      	subs	r2, r2, r5
 80074f0:	d420      	bmi.n	8007534 <_malloc_r+0xd0>
 80074f2:	2a0b      	cmp	r2, #11
 80074f4:	d917      	bls.n	8007526 <_malloc_r+0xc2>
 80074f6:	1961      	adds	r1, r4, r5
 80074f8:	42a3      	cmp	r3, r4
 80074fa:	6025      	str	r5, [r4, #0]
 80074fc:	bf18      	it	ne
 80074fe:	6059      	strne	r1, [r3, #4]
 8007500:	6863      	ldr	r3, [r4, #4]
 8007502:	bf08      	it	eq
 8007504:	f8c8 1000 	streq.w	r1, [r8]
 8007508:	5162      	str	r2, [r4, r5]
 800750a:	604b      	str	r3, [r1, #4]
 800750c:	4630      	mov	r0, r6
 800750e:	f000 f82f 	bl	8007570 <__malloc_unlock>
 8007512:	f104 000b 	add.w	r0, r4, #11
 8007516:	1d23      	adds	r3, r4, #4
 8007518:	f020 0007 	bic.w	r0, r0, #7
 800751c:	1ac2      	subs	r2, r0, r3
 800751e:	bf1c      	itt	ne
 8007520:	1a1b      	subne	r3, r3, r0
 8007522:	50a3      	strne	r3, [r4, r2]
 8007524:	e7af      	b.n	8007486 <_malloc_r+0x22>
 8007526:	6862      	ldr	r2, [r4, #4]
 8007528:	42a3      	cmp	r3, r4
 800752a:	bf0c      	ite	eq
 800752c:	f8c8 2000 	streq.w	r2, [r8]
 8007530:	605a      	strne	r2, [r3, #4]
 8007532:	e7eb      	b.n	800750c <_malloc_r+0xa8>
 8007534:	4623      	mov	r3, r4
 8007536:	6864      	ldr	r4, [r4, #4]
 8007538:	e7ae      	b.n	8007498 <_malloc_r+0x34>
 800753a:	463c      	mov	r4, r7
 800753c:	687f      	ldr	r7, [r7, #4]
 800753e:	e7b6      	b.n	80074ae <_malloc_r+0x4a>
 8007540:	461a      	mov	r2, r3
 8007542:	685b      	ldr	r3, [r3, #4]
 8007544:	42a3      	cmp	r3, r4
 8007546:	d1fb      	bne.n	8007540 <_malloc_r+0xdc>
 8007548:	2300      	movs	r3, #0
 800754a:	6053      	str	r3, [r2, #4]
 800754c:	e7de      	b.n	800750c <_malloc_r+0xa8>
 800754e:	230c      	movs	r3, #12
 8007550:	6033      	str	r3, [r6, #0]
 8007552:	4630      	mov	r0, r6
 8007554:	f000 f80c 	bl	8007570 <__malloc_unlock>
 8007558:	e794      	b.n	8007484 <_malloc_r+0x20>
 800755a:	6005      	str	r5, [r0, #0]
 800755c:	e7d6      	b.n	800750c <_malloc_r+0xa8>
 800755e:	bf00      	nop
 8007560:	20000504 	.word	0x20000504

08007564 <__malloc_lock>:
 8007564:	4801      	ldr	r0, [pc, #4]	@ (800756c <__malloc_lock+0x8>)
 8007566:	f7ff bf0e 	b.w	8007386 <__retarget_lock_acquire_recursive>
 800756a:	bf00      	nop
 800756c:	200004fc 	.word	0x200004fc

08007570 <__malloc_unlock>:
 8007570:	4801      	ldr	r0, [pc, #4]	@ (8007578 <__malloc_unlock+0x8>)
 8007572:	f7ff bf09 	b.w	8007388 <__retarget_lock_release_recursive>
 8007576:	bf00      	nop
 8007578:	200004fc 	.word	0x200004fc

0800757c <__sfputc_r>:
 800757c:	6893      	ldr	r3, [r2, #8]
 800757e:	3b01      	subs	r3, #1
 8007580:	2b00      	cmp	r3, #0
 8007582:	b410      	push	{r4}
 8007584:	6093      	str	r3, [r2, #8]
 8007586:	da08      	bge.n	800759a <__sfputc_r+0x1e>
 8007588:	6994      	ldr	r4, [r2, #24]
 800758a:	42a3      	cmp	r3, r4
 800758c:	db01      	blt.n	8007592 <__sfputc_r+0x16>
 800758e:	290a      	cmp	r1, #10
 8007590:	d103      	bne.n	800759a <__sfputc_r+0x1e>
 8007592:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007596:	f7ff bde8 	b.w	800716a <__swbuf_r>
 800759a:	6813      	ldr	r3, [r2, #0]
 800759c:	1c58      	adds	r0, r3, #1
 800759e:	6010      	str	r0, [r2, #0]
 80075a0:	7019      	strb	r1, [r3, #0]
 80075a2:	4608      	mov	r0, r1
 80075a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075a8:	4770      	bx	lr

080075aa <__sfputs_r>:
 80075aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075ac:	4606      	mov	r6, r0
 80075ae:	460f      	mov	r7, r1
 80075b0:	4614      	mov	r4, r2
 80075b2:	18d5      	adds	r5, r2, r3
 80075b4:	42ac      	cmp	r4, r5
 80075b6:	d101      	bne.n	80075bc <__sfputs_r+0x12>
 80075b8:	2000      	movs	r0, #0
 80075ba:	e007      	b.n	80075cc <__sfputs_r+0x22>
 80075bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075c0:	463a      	mov	r2, r7
 80075c2:	4630      	mov	r0, r6
 80075c4:	f7ff ffda 	bl	800757c <__sfputc_r>
 80075c8:	1c43      	adds	r3, r0, #1
 80075ca:	d1f3      	bne.n	80075b4 <__sfputs_r+0xa>
 80075cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080075d0 <_vfiprintf_r>:
 80075d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075d4:	460d      	mov	r5, r1
 80075d6:	b09d      	sub	sp, #116	@ 0x74
 80075d8:	4614      	mov	r4, r2
 80075da:	4698      	mov	r8, r3
 80075dc:	4606      	mov	r6, r0
 80075de:	b118      	cbz	r0, 80075e8 <_vfiprintf_r+0x18>
 80075e0:	6a03      	ldr	r3, [r0, #32]
 80075e2:	b90b      	cbnz	r3, 80075e8 <_vfiprintf_r+0x18>
 80075e4:	f7ff fcd8 	bl	8006f98 <__sinit>
 80075e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80075ea:	07d9      	lsls	r1, r3, #31
 80075ec:	d405      	bmi.n	80075fa <_vfiprintf_r+0x2a>
 80075ee:	89ab      	ldrh	r3, [r5, #12]
 80075f0:	059a      	lsls	r2, r3, #22
 80075f2:	d402      	bmi.n	80075fa <_vfiprintf_r+0x2a>
 80075f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80075f6:	f7ff fec6 	bl	8007386 <__retarget_lock_acquire_recursive>
 80075fa:	89ab      	ldrh	r3, [r5, #12]
 80075fc:	071b      	lsls	r3, r3, #28
 80075fe:	d501      	bpl.n	8007604 <_vfiprintf_r+0x34>
 8007600:	692b      	ldr	r3, [r5, #16]
 8007602:	b99b      	cbnz	r3, 800762c <_vfiprintf_r+0x5c>
 8007604:	4629      	mov	r1, r5
 8007606:	4630      	mov	r0, r6
 8007608:	f7ff fdee 	bl	80071e8 <__swsetup_r>
 800760c:	b170      	cbz	r0, 800762c <_vfiprintf_r+0x5c>
 800760e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007610:	07dc      	lsls	r4, r3, #31
 8007612:	d504      	bpl.n	800761e <_vfiprintf_r+0x4e>
 8007614:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007618:	b01d      	add	sp, #116	@ 0x74
 800761a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800761e:	89ab      	ldrh	r3, [r5, #12]
 8007620:	0598      	lsls	r0, r3, #22
 8007622:	d4f7      	bmi.n	8007614 <_vfiprintf_r+0x44>
 8007624:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007626:	f7ff feaf 	bl	8007388 <__retarget_lock_release_recursive>
 800762a:	e7f3      	b.n	8007614 <_vfiprintf_r+0x44>
 800762c:	2300      	movs	r3, #0
 800762e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007630:	2320      	movs	r3, #32
 8007632:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007636:	f8cd 800c 	str.w	r8, [sp, #12]
 800763a:	2330      	movs	r3, #48	@ 0x30
 800763c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80077ec <_vfiprintf_r+0x21c>
 8007640:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007644:	f04f 0901 	mov.w	r9, #1
 8007648:	4623      	mov	r3, r4
 800764a:	469a      	mov	sl, r3
 800764c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007650:	b10a      	cbz	r2, 8007656 <_vfiprintf_r+0x86>
 8007652:	2a25      	cmp	r2, #37	@ 0x25
 8007654:	d1f9      	bne.n	800764a <_vfiprintf_r+0x7a>
 8007656:	ebba 0b04 	subs.w	fp, sl, r4
 800765a:	d00b      	beq.n	8007674 <_vfiprintf_r+0xa4>
 800765c:	465b      	mov	r3, fp
 800765e:	4622      	mov	r2, r4
 8007660:	4629      	mov	r1, r5
 8007662:	4630      	mov	r0, r6
 8007664:	f7ff ffa1 	bl	80075aa <__sfputs_r>
 8007668:	3001      	adds	r0, #1
 800766a:	f000 80a7 	beq.w	80077bc <_vfiprintf_r+0x1ec>
 800766e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007670:	445a      	add	r2, fp
 8007672:	9209      	str	r2, [sp, #36]	@ 0x24
 8007674:	f89a 3000 	ldrb.w	r3, [sl]
 8007678:	2b00      	cmp	r3, #0
 800767a:	f000 809f 	beq.w	80077bc <_vfiprintf_r+0x1ec>
 800767e:	2300      	movs	r3, #0
 8007680:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007684:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007688:	f10a 0a01 	add.w	sl, sl, #1
 800768c:	9304      	str	r3, [sp, #16]
 800768e:	9307      	str	r3, [sp, #28]
 8007690:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007694:	931a      	str	r3, [sp, #104]	@ 0x68
 8007696:	4654      	mov	r4, sl
 8007698:	2205      	movs	r2, #5
 800769a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800769e:	4853      	ldr	r0, [pc, #332]	@ (80077ec <_vfiprintf_r+0x21c>)
 80076a0:	f7f8 fd9e 	bl	80001e0 <memchr>
 80076a4:	9a04      	ldr	r2, [sp, #16]
 80076a6:	b9d8      	cbnz	r0, 80076e0 <_vfiprintf_r+0x110>
 80076a8:	06d1      	lsls	r1, r2, #27
 80076aa:	bf44      	itt	mi
 80076ac:	2320      	movmi	r3, #32
 80076ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80076b2:	0713      	lsls	r3, r2, #28
 80076b4:	bf44      	itt	mi
 80076b6:	232b      	movmi	r3, #43	@ 0x2b
 80076b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80076bc:	f89a 3000 	ldrb.w	r3, [sl]
 80076c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80076c2:	d015      	beq.n	80076f0 <_vfiprintf_r+0x120>
 80076c4:	9a07      	ldr	r2, [sp, #28]
 80076c6:	4654      	mov	r4, sl
 80076c8:	2000      	movs	r0, #0
 80076ca:	f04f 0c0a 	mov.w	ip, #10
 80076ce:	4621      	mov	r1, r4
 80076d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80076d4:	3b30      	subs	r3, #48	@ 0x30
 80076d6:	2b09      	cmp	r3, #9
 80076d8:	d94b      	bls.n	8007772 <_vfiprintf_r+0x1a2>
 80076da:	b1b0      	cbz	r0, 800770a <_vfiprintf_r+0x13a>
 80076dc:	9207      	str	r2, [sp, #28]
 80076de:	e014      	b.n	800770a <_vfiprintf_r+0x13a>
 80076e0:	eba0 0308 	sub.w	r3, r0, r8
 80076e4:	fa09 f303 	lsl.w	r3, r9, r3
 80076e8:	4313      	orrs	r3, r2
 80076ea:	9304      	str	r3, [sp, #16]
 80076ec:	46a2      	mov	sl, r4
 80076ee:	e7d2      	b.n	8007696 <_vfiprintf_r+0xc6>
 80076f0:	9b03      	ldr	r3, [sp, #12]
 80076f2:	1d19      	adds	r1, r3, #4
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	9103      	str	r1, [sp, #12]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	bfbb      	ittet	lt
 80076fc:	425b      	neglt	r3, r3
 80076fe:	f042 0202 	orrlt.w	r2, r2, #2
 8007702:	9307      	strge	r3, [sp, #28]
 8007704:	9307      	strlt	r3, [sp, #28]
 8007706:	bfb8      	it	lt
 8007708:	9204      	strlt	r2, [sp, #16]
 800770a:	7823      	ldrb	r3, [r4, #0]
 800770c:	2b2e      	cmp	r3, #46	@ 0x2e
 800770e:	d10a      	bne.n	8007726 <_vfiprintf_r+0x156>
 8007710:	7863      	ldrb	r3, [r4, #1]
 8007712:	2b2a      	cmp	r3, #42	@ 0x2a
 8007714:	d132      	bne.n	800777c <_vfiprintf_r+0x1ac>
 8007716:	9b03      	ldr	r3, [sp, #12]
 8007718:	1d1a      	adds	r2, r3, #4
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	9203      	str	r2, [sp, #12]
 800771e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007722:	3402      	adds	r4, #2
 8007724:	9305      	str	r3, [sp, #20]
 8007726:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80077fc <_vfiprintf_r+0x22c>
 800772a:	7821      	ldrb	r1, [r4, #0]
 800772c:	2203      	movs	r2, #3
 800772e:	4650      	mov	r0, sl
 8007730:	f7f8 fd56 	bl	80001e0 <memchr>
 8007734:	b138      	cbz	r0, 8007746 <_vfiprintf_r+0x176>
 8007736:	9b04      	ldr	r3, [sp, #16]
 8007738:	eba0 000a 	sub.w	r0, r0, sl
 800773c:	2240      	movs	r2, #64	@ 0x40
 800773e:	4082      	lsls	r2, r0
 8007740:	4313      	orrs	r3, r2
 8007742:	3401      	adds	r4, #1
 8007744:	9304      	str	r3, [sp, #16]
 8007746:	f814 1b01 	ldrb.w	r1, [r4], #1
 800774a:	4829      	ldr	r0, [pc, #164]	@ (80077f0 <_vfiprintf_r+0x220>)
 800774c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007750:	2206      	movs	r2, #6
 8007752:	f7f8 fd45 	bl	80001e0 <memchr>
 8007756:	2800      	cmp	r0, #0
 8007758:	d03f      	beq.n	80077da <_vfiprintf_r+0x20a>
 800775a:	4b26      	ldr	r3, [pc, #152]	@ (80077f4 <_vfiprintf_r+0x224>)
 800775c:	bb1b      	cbnz	r3, 80077a6 <_vfiprintf_r+0x1d6>
 800775e:	9b03      	ldr	r3, [sp, #12]
 8007760:	3307      	adds	r3, #7
 8007762:	f023 0307 	bic.w	r3, r3, #7
 8007766:	3308      	adds	r3, #8
 8007768:	9303      	str	r3, [sp, #12]
 800776a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800776c:	443b      	add	r3, r7
 800776e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007770:	e76a      	b.n	8007648 <_vfiprintf_r+0x78>
 8007772:	fb0c 3202 	mla	r2, ip, r2, r3
 8007776:	460c      	mov	r4, r1
 8007778:	2001      	movs	r0, #1
 800777a:	e7a8      	b.n	80076ce <_vfiprintf_r+0xfe>
 800777c:	2300      	movs	r3, #0
 800777e:	3401      	adds	r4, #1
 8007780:	9305      	str	r3, [sp, #20]
 8007782:	4619      	mov	r1, r3
 8007784:	f04f 0c0a 	mov.w	ip, #10
 8007788:	4620      	mov	r0, r4
 800778a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800778e:	3a30      	subs	r2, #48	@ 0x30
 8007790:	2a09      	cmp	r2, #9
 8007792:	d903      	bls.n	800779c <_vfiprintf_r+0x1cc>
 8007794:	2b00      	cmp	r3, #0
 8007796:	d0c6      	beq.n	8007726 <_vfiprintf_r+0x156>
 8007798:	9105      	str	r1, [sp, #20]
 800779a:	e7c4      	b.n	8007726 <_vfiprintf_r+0x156>
 800779c:	fb0c 2101 	mla	r1, ip, r1, r2
 80077a0:	4604      	mov	r4, r0
 80077a2:	2301      	movs	r3, #1
 80077a4:	e7f0      	b.n	8007788 <_vfiprintf_r+0x1b8>
 80077a6:	ab03      	add	r3, sp, #12
 80077a8:	9300      	str	r3, [sp, #0]
 80077aa:	462a      	mov	r2, r5
 80077ac:	4b12      	ldr	r3, [pc, #72]	@ (80077f8 <_vfiprintf_r+0x228>)
 80077ae:	a904      	add	r1, sp, #16
 80077b0:	4630      	mov	r0, r6
 80077b2:	f3af 8000 	nop.w
 80077b6:	4607      	mov	r7, r0
 80077b8:	1c78      	adds	r0, r7, #1
 80077ba:	d1d6      	bne.n	800776a <_vfiprintf_r+0x19a>
 80077bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80077be:	07d9      	lsls	r1, r3, #31
 80077c0:	d405      	bmi.n	80077ce <_vfiprintf_r+0x1fe>
 80077c2:	89ab      	ldrh	r3, [r5, #12]
 80077c4:	059a      	lsls	r2, r3, #22
 80077c6:	d402      	bmi.n	80077ce <_vfiprintf_r+0x1fe>
 80077c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80077ca:	f7ff fddd 	bl	8007388 <__retarget_lock_release_recursive>
 80077ce:	89ab      	ldrh	r3, [r5, #12]
 80077d0:	065b      	lsls	r3, r3, #25
 80077d2:	f53f af1f 	bmi.w	8007614 <_vfiprintf_r+0x44>
 80077d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80077d8:	e71e      	b.n	8007618 <_vfiprintf_r+0x48>
 80077da:	ab03      	add	r3, sp, #12
 80077dc:	9300      	str	r3, [sp, #0]
 80077de:	462a      	mov	r2, r5
 80077e0:	4b05      	ldr	r3, [pc, #20]	@ (80077f8 <_vfiprintf_r+0x228>)
 80077e2:	a904      	add	r1, sp, #16
 80077e4:	4630      	mov	r0, r6
 80077e6:	f000 f879 	bl	80078dc <_printf_i>
 80077ea:	e7e4      	b.n	80077b6 <_vfiprintf_r+0x1e6>
 80077ec:	08007fa8 	.word	0x08007fa8
 80077f0:	08007fb2 	.word	0x08007fb2
 80077f4:	00000000 	.word	0x00000000
 80077f8:	080075ab 	.word	0x080075ab
 80077fc:	08007fae 	.word	0x08007fae

08007800 <_printf_common>:
 8007800:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007804:	4616      	mov	r6, r2
 8007806:	4698      	mov	r8, r3
 8007808:	688a      	ldr	r2, [r1, #8]
 800780a:	690b      	ldr	r3, [r1, #16]
 800780c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007810:	4293      	cmp	r3, r2
 8007812:	bfb8      	it	lt
 8007814:	4613      	movlt	r3, r2
 8007816:	6033      	str	r3, [r6, #0]
 8007818:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800781c:	4607      	mov	r7, r0
 800781e:	460c      	mov	r4, r1
 8007820:	b10a      	cbz	r2, 8007826 <_printf_common+0x26>
 8007822:	3301      	adds	r3, #1
 8007824:	6033      	str	r3, [r6, #0]
 8007826:	6823      	ldr	r3, [r4, #0]
 8007828:	0699      	lsls	r1, r3, #26
 800782a:	bf42      	ittt	mi
 800782c:	6833      	ldrmi	r3, [r6, #0]
 800782e:	3302      	addmi	r3, #2
 8007830:	6033      	strmi	r3, [r6, #0]
 8007832:	6825      	ldr	r5, [r4, #0]
 8007834:	f015 0506 	ands.w	r5, r5, #6
 8007838:	d106      	bne.n	8007848 <_printf_common+0x48>
 800783a:	f104 0a19 	add.w	sl, r4, #25
 800783e:	68e3      	ldr	r3, [r4, #12]
 8007840:	6832      	ldr	r2, [r6, #0]
 8007842:	1a9b      	subs	r3, r3, r2
 8007844:	42ab      	cmp	r3, r5
 8007846:	dc26      	bgt.n	8007896 <_printf_common+0x96>
 8007848:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800784c:	6822      	ldr	r2, [r4, #0]
 800784e:	3b00      	subs	r3, #0
 8007850:	bf18      	it	ne
 8007852:	2301      	movne	r3, #1
 8007854:	0692      	lsls	r2, r2, #26
 8007856:	d42b      	bmi.n	80078b0 <_printf_common+0xb0>
 8007858:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800785c:	4641      	mov	r1, r8
 800785e:	4638      	mov	r0, r7
 8007860:	47c8      	blx	r9
 8007862:	3001      	adds	r0, #1
 8007864:	d01e      	beq.n	80078a4 <_printf_common+0xa4>
 8007866:	6823      	ldr	r3, [r4, #0]
 8007868:	6922      	ldr	r2, [r4, #16]
 800786a:	f003 0306 	and.w	r3, r3, #6
 800786e:	2b04      	cmp	r3, #4
 8007870:	bf02      	ittt	eq
 8007872:	68e5      	ldreq	r5, [r4, #12]
 8007874:	6833      	ldreq	r3, [r6, #0]
 8007876:	1aed      	subeq	r5, r5, r3
 8007878:	68a3      	ldr	r3, [r4, #8]
 800787a:	bf0c      	ite	eq
 800787c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007880:	2500      	movne	r5, #0
 8007882:	4293      	cmp	r3, r2
 8007884:	bfc4      	itt	gt
 8007886:	1a9b      	subgt	r3, r3, r2
 8007888:	18ed      	addgt	r5, r5, r3
 800788a:	2600      	movs	r6, #0
 800788c:	341a      	adds	r4, #26
 800788e:	42b5      	cmp	r5, r6
 8007890:	d11a      	bne.n	80078c8 <_printf_common+0xc8>
 8007892:	2000      	movs	r0, #0
 8007894:	e008      	b.n	80078a8 <_printf_common+0xa8>
 8007896:	2301      	movs	r3, #1
 8007898:	4652      	mov	r2, sl
 800789a:	4641      	mov	r1, r8
 800789c:	4638      	mov	r0, r7
 800789e:	47c8      	blx	r9
 80078a0:	3001      	adds	r0, #1
 80078a2:	d103      	bne.n	80078ac <_printf_common+0xac>
 80078a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80078a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078ac:	3501      	adds	r5, #1
 80078ae:	e7c6      	b.n	800783e <_printf_common+0x3e>
 80078b0:	18e1      	adds	r1, r4, r3
 80078b2:	1c5a      	adds	r2, r3, #1
 80078b4:	2030      	movs	r0, #48	@ 0x30
 80078b6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80078ba:	4422      	add	r2, r4
 80078bc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80078c0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80078c4:	3302      	adds	r3, #2
 80078c6:	e7c7      	b.n	8007858 <_printf_common+0x58>
 80078c8:	2301      	movs	r3, #1
 80078ca:	4622      	mov	r2, r4
 80078cc:	4641      	mov	r1, r8
 80078ce:	4638      	mov	r0, r7
 80078d0:	47c8      	blx	r9
 80078d2:	3001      	adds	r0, #1
 80078d4:	d0e6      	beq.n	80078a4 <_printf_common+0xa4>
 80078d6:	3601      	adds	r6, #1
 80078d8:	e7d9      	b.n	800788e <_printf_common+0x8e>
	...

080078dc <_printf_i>:
 80078dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80078e0:	7e0f      	ldrb	r7, [r1, #24]
 80078e2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80078e4:	2f78      	cmp	r7, #120	@ 0x78
 80078e6:	4691      	mov	r9, r2
 80078e8:	4680      	mov	r8, r0
 80078ea:	460c      	mov	r4, r1
 80078ec:	469a      	mov	sl, r3
 80078ee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80078f2:	d807      	bhi.n	8007904 <_printf_i+0x28>
 80078f4:	2f62      	cmp	r7, #98	@ 0x62
 80078f6:	d80a      	bhi.n	800790e <_printf_i+0x32>
 80078f8:	2f00      	cmp	r7, #0
 80078fa:	f000 80d2 	beq.w	8007aa2 <_printf_i+0x1c6>
 80078fe:	2f58      	cmp	r7, #88	@ 0x58
 8007900:	f000 80b9 	beq.w	8007a76 <_printf_i+0x19a>
 8007904:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007908:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800790c:	e03a      	b.n	8007984 <_printf_i+0xa8>
 800790e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007912:	2b15      	cmp	r3, #21
 8007914:	d8f6      	bhi.n	8007904 <_printf_i+0x28>
 8007916:	a101      	add	r1, pc, #4	@ (adr r1, 800791c <_printf_i+0x40>)
 8007918:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800791c:	08007975 	.word	0x08007975
 8007920:	08007989 	.word	0x08007989
 8007924:	08007905 	.word	0x08007905
 8007928:	08007905 	.word	0x08007905
 800792c:	08007905 	.word	0x08007905
 8007930:	08007905 	.word	0x08007905
 8007934:	08007989 	.word	0x08007989
 8007938:	08007905 	.word	0x08007905
 800793c:	08007905 	.word	0x08007905
 8007940:	08007905 	.word	0x08007905
 8007944:	08007905 	.word	0x08007905
 8007948:	08007a89 	.word	0x08007a89
 800794c:	080079b3 	.word	0x080079b3
 8007950:	08007a43 	.word	0x08007a43
 8007954:	08007905 	.word	0x08007905
 8007958:	08007905 	.word	0x08007905
 800795c:	08007aab 	.word	0x08007aab
 8007960:	08007905 	.word	0x08007905
 8007964:	080079b3 	.word	0x080079b3
 8007968:	08007905 	.word	0x08007905
 800796c:	08007905 	.word	0x08007905
 8007970:	08007a4b 	.word	0x08007a4b
 8007974:	6833      	ldr	r3, [r6, #0]
 8007976:	1d1a      	adds	r2, r3, #4
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	6032      	str	r2, [r6, #0]
 800797c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007980:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007984:	2301      	movs	r3, #1
 8007986:	e09d      	b.n	8007ac4 <_printf_i+0x1e8>
 8007988:	6833      	ldr	r3, [r6, #0]
 800798a:	6820      	ldr	r0, [r4, #0]
 800798c:	1d19      	adds	r1, r3, #4
 800798e:	6031      	str	r1, [r6, #0]
 8007990:	0606      	lsls	r6, r0, #24
 8007992:	d501      	bpl.n	8007998 <_printf_i+0xbc>
 8007994:	681d      	ldr	r5, [r3, #0]
 8007996:	e003      	b.n	80079a0 <_printf_i+0xc4>
 8007998:	0645      	lsls	r5, r0, #25
 800799a:	d5fb      	bpl.n	8007994 <_printf_i+0xb8>
 800799c:	f9b3 5000 	ldrsh.w	r5, [r3]
 80079a0:	2d00      	cmp	r5, #0
 80079a2:	da03      	bge.n	80079ac <_printf_i+0xd0>
 80079a4:	232d      	movs	r3, #45	@ 0x2d
 80079a6:	426d      	negs	r5, r5
 80079a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80079ac:	4859      	ldr	r0, [pc, #356]	@ (8007b14 <_printf_i+0x238>)
 80079ae:	230a      	movs	r3, #10
 80079b0:	e011      	b.n	80079d6 <_printf_i+0xfa>
 80079b2:	6821      	ldr	r1, [r4, #0]
 80079b4:	6833      	ldr	r3, [r6, #0]
 80079b6:	0608      	lsls	r0, r1, #24
 80079b8:	f853 5b04 	ldr.w	r5, [r3], #4
 80079bc:	d402      	bmi.n	80079c4 <_printf_i+0xe8>
 80079be:	0649      	lsls	r1, r1, #25
 80079c0:	bf48      	it	mi
 80079c2:	b2ad      	uxthmi	r5, r5
 80079c4:	2f6f      	cmp	r7, #111	@ 0x6f
 80079c6:	4853      	ldr	r0, [pc, #332]	@ (8007b14 <_printf_i+0x238>)
 80079c8:	6033      	str	r3, [r6, #0]
 80079ca:	bf14      	ite	ne
 80079cc:	230a      	movne	r3, #10
 80079ce:	2308      	moveq	r3, #8
 80079d0:	2100      	movs	r1, #0
 80079d2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80079d6:	6866      	ldr	r6, [r4, #4]
 80079d8:	60a6      	str	r6, [r4, #8]
 80079da:	2e00      	cmp	r6, #0
 80079dc:	bfa2      	ittt	ge
 80079de:	6821      	ldrge	r1, [r4, #0]
 80079e0:	f021 0104 	bicge.w	r1, r1, #4
 80079e4:	6021      	strge	r1, [r4, #0]
 80079e6:	b90d      	cbnz	r5, 80079ec <_printf_i+0x110>
 80079e8:	2e00      	cmp	r6, #0
 80079ea:	d04b      	beq.n	8007a84 <_printf_i+0x1a8>
 80079ec:	4616      	mov	r6, r2
 80079ee:	fbb5 f1f3 	udiv	r1, r5, r3
 80079f2:	fb03 5711 	mls	r7, r3, r1, r5
 80079f6:	5dc7      	ldrb	r7, [r0, r7]
 80079f8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80079fc:	462f      	mov	r7, r5
 80079fe:	42bb      	cmp	r3, r7
 8007a00:	460d      	mov	r5, r1
 8007a02:	d9f4      	bls.n	80079ee <_printf_i+0x112>
 8007a04:	2b08      	cmp	r3, #8
 8007a06:	d10b      	bne.n	8007a20 <_printf_i+0x144>
 8007a08:	6823      	ldr	r3, [r4, #0]
 8007a0a:	07df      	lsls	r7, r3, #31
 8007a0c:	d508      	bpl.n	8007a20 <_printf_i+0x144>
 8007a0e:	6923      	ldr	r3, [r4, #16]
 8007a10:	6861      	ldr	r1, [r4, #4]
 8007a12:	4299      	cmp	r1, r3
 8007a14:	bfde      	ittt	le
 8007a16:	2330      	movle	r3, #48	@ 0x30
 8007a18:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007a1c:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8007a20:	1b92      	subs	r2, r2, r6
 8007a22:	6122      	str	r2, [r4, #16]
 8007a24:	f8cd a000 	str.w	sl, [sp]
 8007a28:	464b      	mov	r3, r9
 8007a2a:	aa03      	add	r2, sp, #12
 8007a2c:	4621      	mov	r1, r4
 8007a2e:	4640      	mov	r0, r8
 8007a30:	f7ff fee6 	bl	8007800 <_printf_common>
 8007a34:	3001      	adds	r0, #1
 8007a36:	d14a      	bne.n	8007ace <_printf_i+0x1f2>
 8007a38:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007a3c:	b004      	add	sp, #16
 8007a3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a42:	6823      	ldr	r3, [r4, #0]
 8007a44:	f043 0320 	orr.w	r3, r3, #32
 8007a48:	6023      	str	r3, [r4, #0]
 8007a4a:	4833      	ldr	r0, [pc, #204]	@ (8007b18 <_printf_i+0x23c>)
 8007a4c:	2778      	movs	r7, #120	@ 0x78
 8007a4e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007a52:	6823      	ldr	r3, [r4, #0]
 8007a54:	6831      	ldr	r1, [r6, #0]
 8007a56:	061f      	lsls	r7, r3, #24
 8007a58:	f851 5b04 	ldr.w	r5, [r1], #4
 8007a5c:	d402      	bmi.n	8007a64 <_printf_i+0x188>
 8007a5e:	065f      	lsls	r7, r3, #25
 8007a60:	bf48      	it	mi
 8007a62:	b2ad      	uxthmi	r5, r5
 8007a64:	6031      	str	r1, [r6, #0]
 8007a66:	07d9      	lsls	r1, r3, #31
 8007a68:	bf44      	itt	mi
 8007a6a:	f043 0320 	orrmi.w	r3, r3, #32
 8007a6e:	6023      	strmi	r3, [r4, #0]
 8007a70:	b11d      	cbz	r5, 8007a7a <_printf_i+0x19e>
 8007a72:	2310      	movs	r3, #16
 8007a74:	e7ac      	b.n	80079d0 <_printf_i+0xf4>
 8007a76:	4827      	ldr	r0, [pc, #156]	@ (8007b14 <_printf_i+0x238>)
 8007a78:	e7e9      	b.n	8007a4e <_printf_i+0x172>
 8007a7a:	6823      	ldr	r3, [r4, #0]
 8007a7c:	f023 0320 	bic.w	r3, r3, #32
 8007a80:	6023      	str	r3, [r4, #0]
 8007a82:	e7f6      	b.n	8007a72 <_printf_i+0x196>
 8007a84:	4616      	mov	r6, r2
 8007a86:	e7bd      	b.n	8007a04 <_printf_i+0x128>
 8007a88:	6833      	ldr	r3, [r6, #0]
 8007a8a:	6825      	ldr	r5, [r4, #0]
 8007a8c:	6961      	ldr	r1, [r4, #20]
 8007a8e:	1d18      	adds	r0, r3, #4
 8007a90:	6030      	str	r0, [r6, #0]
 8007a92:	062e      	lsls	r6, r5, #24
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	d501      	bpl.n	8007a9c <_printf_i+0x1c0>
 8007a98:	6019      	str	r1, [r3, #0]
 8007a9a:	e002      	b.n	8007aa2 <_printf_i+0x1c6>
 8007a9c:	0668      	lsls	r0, r5, #25
 8007a9e:	d5fb      	bpl.n	8007a98 <_printf_i+0x1bc>
 8007aa0:	8019      	strh	r1, [r3, #0]
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	6123      	str	r3, [r4, #16]
 8007aa6:	4616      	mov	r6, r2
 8007aa8:	e7bc      	b.n	8007a24 <_printf_i+0x148>
 8007aaa:	6833      	ldr	r3, [r6, #0]
 8007aac:	1d1a      	adds	r2, r3, #4
 8007aae:	6032      	str	r2, [r6, #0]
 8007ab0:	681e      	ldr	r6, [r3, #0]
 8007ab2:	6862      	ldr	r2, [r4, #4]
 8007ab4:	2100      	movs	r1, #0
 8007ab6:	4630      	mov	r0, r6
 8007ab8:	f7f8 fb92 	bl	80001e0 <memchr>
 8007abc:	b108      	cbz	r0, 8007ac2 <_printf_i+0x1e6>
 8007abe:	1b80      	subs	r0, r0, r6
 8007ac0:	6060      	str	r0, [r4, #4]
 8007ac2:	6863      	ldr	r3, [r4, #4]
 8007ac4:	6123      	str	r3, [r4, #16]
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007acc:	e7aa      	b.n	8007a24 <_printf_i+0x148>
 8007ace:	6923      	ldr	r3, [r4, #16]
 8007ad0:	4632      	mov	r2, r6
 8007ad2:	4649      	mov	r1, r9
 8007ad4:	4640      	mov	r0, r8
 8007ad6:	47d0      	blx	sl
 8007ad8:	3001      	adds	r0, #1
 8007ada:	d0ad      	beq.n	8007a38 <_printf_i+0x15c>
 8007adc:	6823      	ldr	r3, [r4, #0]
 8007ade:	079b      	lsls	r3, r3, #30
 8007ae0:	d413      	bmi.n	8007b0a <_printf_i+0x22e>
 8007ae2:	68e0      	ldr	r0, [r4, #12]
 8007ae4:	9b03      	ldr	r3, [sp, #12]
 8007ae6:	4298      	cmp	r0, r3
 8007ae8:	bfb8      	it	lt
 8007aea:	4618      	movlt	r0, r3
 8007aec:	e7a6      	b.n	8007a3c <_printf_i+0x160>
 8007aee:	2301      	movs	r3, #1
 8007af0:	4632      	mov	r2, r6
 8007af2:	4649      	mov	r1, r9
 8007af4:	4640      	mov	r0, r8
 8007af6:	47d0      	blx	sl
 8007af8:	3001      	adds	r0, #1
 8007afa:	d09d      	beq.n	8007a38 <_printf_i+0x15c>
 8007afc:	3501      	adds	r5, #1
 8007afe:	68e3      	ldr	r3, [r4, #12]
 8007b00:	9903      	ldr	r1, [sp, #12]
 8007b02:	1a5b      	subs	r3, r3, r1
 8007b04:	42ab      	cmp	r3, r5
 8007b06:	dcf2      	bgt.n	8007aee <_printf_i+0x212>
 8007b08:	e7eb      	b.n	8007ae2 <_printf_i+0x206>
 8007b0a:	2500      	movs	r5, #0
 8007b0c:	f104 0619 	add.w	r6, r4, #25
 8007b10:	e7f5      	b.n	8007afe <_printf_i+0x222>
 8007b12:	bf00      	nop
 8007b14:	08007fb9 	.word	0x08007fb9
 8007b18:	08007fca 	.word	0x08007fca

08007b1c <__sflush_r>:
 8007b1c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007b20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b24:	0716      	lsls	r6, r2, #28
 8007b26:	4605      	mov	r5, r0
 8007b28:	460c      	mov	r4, r1
 8007b2a:	d454      	bmi.n	8007bd6 <__sflush_r+0xba>
 8007b2c:	684b      	ldr	r3, [r1, #4]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	dc02      	bgt.n	8007b38 <__sflush_r+0x1c>
 8007b32:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	dd48      	ble.n	8007bca <__sflush_r+0xae>
 8007b38:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007b3a:	2e00      	cmp	r6, #0
 8007b3c:	d045      	beq.n	8007bca <__sflush_r+0xae>
 8007b3e:	2300      	movs	r3, #0
 8007b40:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007b44:	682f      	ldr	r7, [r5, #0]
 8007b46:	6a21      	ldr	r1, [r4, #32]
 8007b48:	602b      	str	r3, [r5, #0]
 8007b4a:	d030      	beq.n	8007bae <__sflush_r+0x92>
 8007b4c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007b4e:	89a3      	ldrh	r3, [r4, #12]
 8007b50:	0759      	lsls	r1, r3, #29
 8007b52:	d505      	bpl.n	8007b60 <__sflush_r+0x44>
 8007b54:	6863      	ldr	r3, [r4, #4]
 8007b56:	1ad2      	subs	r2, r2, r3
 8007b58:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007b5a:	b10b      	cbz	r3, 8007b60 <__sflush_r+0x44>
 8007b5c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007b5e:	1ad2      	subs	r2, r2, r3
 8007b60:	2300      	movs	r3, #0
 8007b62:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007b64:	6a21      	ldr	r1, [r4, #32]
 8007b66:	4628      	mov	r0, r5
 8007b68:	47b0      	blx	r6
 8007b6a:	1c43      	adds	r3, r0, #1
 8007b6c:	89a3      	ldrh	r3, [r4, #12]
 8007b6e:	d106      	bne.n	8007b7e <__sflush_r+0x62>
 8007b70:	6829      	ldr	r1, [r5, #0]
 8007b72:	291d      	cmp	r1, #29
 8007b74:	d82b      	bhi.n	8007bce <__sflush_r+0xb2>
 8007b76:	4a2a      	ldr	r2, [pc, #168]	@ (8007c20 <__sflush_r+0x104>)
 8007b78:	410a      	asrs	r2, r1
 8007b7a:	07d6      	lsls	r6, r2, #31
 8007b7c:	d427      	bmi.n	8007bce <__sflush_r+0xb2>
 8007b7e:	2200      	movs	r2, #0
 8007b80:	6062      	str	r2, [r4, #4]
 8007b82:	04d9      	lsls	r1, r3, #19
 8007b84:	6922      	ldr	r2, [r4, #16]
 8007b86:	6022      	str	r2, [r4, #0]
 8007b88:	d504      	bpl.n	8007b94 <__sflush_r+0x78>
 8007b8a:	1c42      	adds	r2, r0, #1
 8007b8c:	d101      	bne.n	8007b92 <__sflush_r+0x76>
 8007b8e:	682b      	ldr	r3, [r5, #0]
 8007b90:	b903      	cbnz	r3, 8007b94 <__sflush_r+0x78>
 8007b92:	6560      	str	r0, [r4, #84]	@ 0x54
 8007b94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007b96:	602f      	str	r7, [r5, #0]
 8007b98:	b1b9      	cbz	r1, 8007bca <__sflush_r+0xae>
 8007b9a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007b9e:	4299      	cmp	r1, r3
 8007ba0:	d002      	beq.n	8007ba8 <__sflush_r+0x8c>
 8007ba2:	4628      	mov	r0, r5
 8007ba4:	f7ff fbf2 	bl	800738c <_free_r>
 8007ba8:	2300      	movs	r3, #0
 8007baa:	6363      	str	r3, [r4, #52]	@ 0x34
 8007bac:	e00d      	b.n	8007bca <__sflush_r+0xae>
 8007bae:	2301      	movs	r3, #1
 8007bb0:	4628      	mov	r0, r5
 8007bb2:	47b0      	blx	r6
 8007bb4:	4602      	mov	r2, r0
 8007bb6:	1c50      	adds	r0, r2, #1
 8007bb8:	d1c9      	bne.n	8007b4e <__sflush_r+0x32>
 8007bba:	682b      	ldr	r3, [r5, #0]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d0c6      	beq.n	8007b4e <__sflush_r+0x32>
 8007bc0:	2b1d      	cmp	r3, #29
 8007bc2:	d001      	beq.n	8007bc8 <__sflush_r+0xac>
 8007bc4:	2b16      	cmp	r3, #22
 8007bc6:	d11e      	bne.n	8007c06 <__sflush_r+0xea>
 8007bc8:	602f      	str	r7, [r5, #0]
 8007bca:	2000      	movs	r0, #0
 8007bcc:	e022      	b.n	8007c14 <__sflush_r+0xf8>
 8007bce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007bd2:	b21b      	sxth	r3, r3
 8007bd4:	e01b      	b.n	8007c0e <__sflush_r+0xf2>
 8007bd6:	690f      	ldr	r7, [r1, #16]
 8007bd8:	2f00      	cmp	r7, #0
 8007bda:	d0f6      	beq.n	8007bca <__sflush_r+0xae>
 8007bdc:	0793      	lsls	r3, r2, #30
 8007bde:	680e      	ldr	r6, [r1, #0]
 8007be0:	bf08      	it	eq
 8007be2:	694b      	ldreq	r3, [r1, #20]
 8007be4:	600f      	str	r7, [r1, #0]
 8007be6:	bf18      	it	ne
 8007be8:	2300      	movne	r3, #0
 8007bea:	eba6 0807 	sub.w	r8, r6, r7
 8007bee:	608b      	str	r3, [r1, #8]
 8007bf0:	f1b8 0f00 	cmp.w	r8, #0
 8007bf4:	dde9      	ble.n	8007bca <__sflush_r+0xae>
 8007bf6:	6a21      	ldr	r1, [r4, #32]
 8007bf8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007bfa:	4643      	mov	r3, r8
 8007bfc:	463a      	mov	r2, r7
 8007bfe:	4628      	mov	r0, r5
 8007c00:	47b0      	blx	r6
 8007c02:	2800      	cmp	r0, #0
 8007c04:	dc08      	bgt.n	8007c18 <__sflush_r+0xfc>
 8007c06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c0e:	81a3      	strh	r3, [r4, #12]
 8007c10:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007c14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c18:	4407      	add	r7, r0
 8007c1a:	eba8 0800 	sub.w	r8, r8, r0
 8007c1e:	e7e7      	b.n	8007bf0 <__sflush_r+0xd4>
 8007c20:	dfbffffe 	.word	0xdfbffffe

08007c24 <_fflush_r>:
 8007c24:	b538      	push	{r3, r4, r5, lr}
 8007c26:	690b      	ldr	r3, [r1, #16]
 8007c28:	4605      	mov	r5, r0
 8007c2a:	460c      	mov	r4, r1
 8007c2c:	b913      	cbnz	r3, 8007c34 <_fflush_r+0x10>
 8007c2e:	2500      	movs	r5, #0
 8007c30:	4628      	mov	r0, r5
 8007c32:	bd38      	pop	{r3, r4, r5, pc}
 8007c34:	b118      	cbz	r0, 8007c3e <_fflush_r+0x1a>
 8007c36:	6a03      	ldr	r3, [r0, #32]
 8007c38:	b90b      	cbnz	r3, 8007c3e <_fflush_r+0x1a>
 8007c3a:	f7ff f9ad 	bl	8006f98 <__sinit>
 8007c3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d0f3      	beq.n	8007c2e <_fflush_r+0xa>
 8007c46:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007c48:	07d0      	lsls	r0, r2, #31
 8007c4a:	d404      	bmi.n	8007c56 <_fflush_r+0x32>
 8007c4c:	0599      	lsls	r1, r3, #22
 8007c4e:	d402      	bmi.n	8007c56 <_fflush_r+0x32>
 8007c50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c52:	f7ff fb98 	bl	8007386 <__retarget_lock_acquire_recursive>
 8007c56:	4628      	mov	r0, r5
 8007c58:	4621      	mov	r1, r4
 8007c5a:	f7ff ff5f 	bl	8007b1c <__sflush_r>
 8007c5e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007c60:	07da      	lsls	r2, r3, #31
 8007c62:	4605      	mov	r5, r0
 8007c64:	d4e4      	bmi.n	8007c30 <_fflush_r+0xc>
 8007c66:	89a3      	ldrh	r3, [r4, #12]
 8007c68:	059b      	lsls	r3, r3, #22
 8007c6a:	d4e1      	bmi.n	8007c30 <_fflush_r+0xc>
 8007c6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c6e:	f7ff fb8b 	bl	8007388 <__retarget_lock_release_recursive>
 8007c72:	e7dd      	b.n	8007c30 <_fflush_r+0xc>

08007c74 <__swhatbuf_r>:
 8007c74:	b570      	push	{r4, r5, r6, lr}
 8007c76:	460c      	mov	r4, r1
 8007c78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c7c:	2900      	cmp	r1, #0
 8007c7e:	b096      	sub	sp, #88	@ 0x58
 8007c80:	4615      	mov	r5, r2
 8007c82:	461e      	mov	r6, r3
 8007c84:	da0d      	bge.n	8007ca2 <__swhatbuf_r+0x2e>
 8007c86:	89a3      	ldrh	r3, [r4, #12]
 8007c88:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007c8c:	f04f 0100 	mov.w	r1, #0
 8007c90:	bf14      	ite	ne
 8007c92:	2340      	movne	r3, #64	@ 0x40
 8007c94:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007c98:	2000      	movs	r0, #0
 8007c9a:	6031      	str	r1, [r6, #0]
 8007c9c:	602b      	str	r3, [r5, #0]
 8007c9e:	b016      	add	sp, #88	@ 0x58
 8007ca0:	bd70      	pop	{r4, r5, r6, pc}
 8007ca2:	466a      	mov	r2, sp
 8007ca4:	f000 f848 	bl	8007d38 <_fstat_r>
 8007ca8:	2800      	cmp	r0, #0
 8007caa:	dbec      	blt.n	8007c86 <__swhatbuf_r+0x12>
 8007cac:	9901      	ldr	r1, [sp, #4]
 8007cae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007cb2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007cb6:	4259      	negs	r1, r3
 8007cb8:	4159      	adcs	r1, r3
 8007cba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007cbe:	e7eb      	b.n	8007c98 <__swhatbuf_r+0x24>

08007cc0 <__smakebuf_r>:
 8007cc0:	898b      	ldrh	r3, [r1, #12]
 8007cc2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007cc4:	079d      	lsls	r5, r3, #30
 8007cc6:	4606      	mov	r6, r0
 8007cc8:	460c      	mov	r4, r1
 8007cca:	d507      	bpl.n	8007cdc <__smakebuf_r+0x1c>
 8007ccc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007cd0:	6023      	str	r3, [r4, #0]
 8007cd2:	6123      	str	r3, [r4, #16]
 8007cd4:	2301      	movs	r3, #1
 8007cd6:	6163      	str	r3, [r4, #20]
 8007cd8:	b003      	add	sp, #12
 8007cda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007cdc:	ab01      	add	r3, sp, #4
 8007cde:	466a      	mov	r2, sp
 8007ce0:	f7ff ffc8 	bl	8007c74 <__swhatbuf_r>
 8007ce4:	9f00      	ldr	r7, [sp, #0]
 8007ce6:	4605      	mov	r5, r0
 8007ce8:	4639      	mov	r1, r7
 8007cea:	4630      	mov	r0, r6
 8007cec:	f7ff fbba 	bl	8007464 <_malloc_r>
 8007cf0:	b948      	cbnz	r0, 8007d06 <__smakebuf_r+0x46>
 8007cf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007cf6:	059a      	lsls	r2, r3, #22
 8007cf8:	d4ee      	bmi.n	8007cd8 <__smakebuf_r+0x18>
 8007cfa:	f023 0303 	bic.w	r3, r3, #3
 8007cfe:	f043 0302 	orr.w	r3, r3, #2
 8007d02:	81a3      	strh	r3, [r4, #12]
 8007d04:	e7e2      	b.n	8007ccc <__smakebuf_r+0xc>
 8007d06:	89a3      	ldrh	r3, [r4, #12]
 8007d08:	6020      	str	r0, [r4, #0]
 8007d0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d0e:	81a3      	strh	r3, [r4, #12]
 8007d10:	9b01      	ldr	r3, [sp, #4]
 8007d12:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007d16:	b15b      	cbz	r3, 8007d30 <__smakebuf_r+0x70>
 8007d18:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d1c:	4630      	mov	r0, r6
 8007d1e:	f000 f81d 	bl	8007d5c <_isatty_r>
 8007d22:	b128      	cbz	r0, 8007d30 <__smakebuf_r+0x70>
 8007d24:	89a3      	ldrh	r3, [r4, #12]
 8007d26:	f023 0303 	bic.w	r3, r3, #3
 8007d2a:	f043 0301 	orr.w	r3, r3, #1
 8007d2e:	81a3      	strh	r3, [r4, #12]
 8007d30:	89a3      	ldrh	r3, [r4, #12]
 8007d32:	431d      	orrs	r5, r3
 8007d34:	81a5      	strh	r5, [r4, #12]
 8007d36:	e7cf      	b.n	8007cd8 <__smakebuf_r+0x18>

08007d38 <_fstat_r>:
 8007d38:	b538      	push	{r3, r4, r5, lr}
 8007d3a:	4d07      	ldr	r5, [pc, #28]	@ (8007d58 <_fstat_r+0x20>)
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	4604      	mov	r4, r0
 8007d40:	4608      	mov	r0, r1
 8007d42:	4611      	mov	r1, r2
 8007d44:	602b      	str	r3, [r5, #0]
 8007d46:	f7fb f9ff 	bl	8003148 <_fstat>
 8007d4a:	1c43      	adds	r3, r0, #1
 8007d4c:	d102      	bne.n	8007d54 <_fstat_r+0x1c>
 8007d4e:	682b      	ldr	r3, [r5, #0]
 8007d50:	b103      	cbz	r3, 8007d54 <_fstat_r+0x1c>
 8007d52:	6023      	str	r3, [r4, #0]
 8007d54:	bd38      	pop	{r3, r4, r5, pc}
 8007d56:	bf00      	nop
 8007d58:	200004f8 	.word	0x200004f8

08007d5c <_isatty_r>:
 8007d5c:	b538      	push	{r3, r4, r5, lr}
 8007d5e:	4d06      	ldr	r5, [pc, #24]	@ (8007d78 <_isatty_r+0x1c>)
 8007d60:	2300      	movs	r3, #0
 8007d62:	4604      	mov	r4, r0
 8007d64:	4608      	mov	r0, r1
 8007d66:	602b      	str	r3, [r5, #0]
 8007d68:	f7fb f9fe 	bl	8003168 <_isatty>
 8007d6c:	1c43      	adds	r3, r0, #1
 8007d6e:	d102      	bne.n	8007d76 <_isatty_r+0x1a>
 8007d70:	682b      	ldr	r3, [r5, #0]
 8007d72:	b103      	cbz	r3, 8007d76 <_isatty_r+0x1a>
 8007d74:	6023      	str	r3, [r4, #0]
 8007d76:	bd38      	pop	{r3, r4, r5, pc}
 8007d78:	200004f8 	.word	0x200004f8

08007d7c <_sbrk_r>:
 8007d7c:	b538      	push	{r3, r4, r5, lr}
 8007d7e:	4d06      	ldr	r5, [pc, #24]	@ (8007d98 <_sbrk_r+0x1c>)
 8007d80:	2300      	movs	r3, #0
 8007d82:	4604      	mov	r4, r0
 8007d84:	4608      	mov	r0, r1
 8007d86:	602b      	str	r3, [r5, #0]
 8007d88:	f7fb fa06 	bl	8003198 <_sbrk>
 8007d8c:	1c43      	adds	r3, r0, #1
 8007d8e:	d102      	bne.n	8007d96 <_sbrk_r+0x1a>
 8007d90:	682b      	ldr	r3, [r5, #0]
 8007d92:	b103      	cbz	r3, 8007d96 <_sbrk_r+0x1a>
 8007d94:	6023      	str	r3, [r4, #0]
 8007d96:	bd38      	pop	{r3, r4, r5, pc}
 8007d98:	200004f8 	.word	0x200004f8

08007d9c <_init>:
 8007d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d9e:	bf00      	nop
 8007da0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007da2:	bc08      	pop	{r3}
 8007da4:	469e      	mov	lr, r3
 8007da6:	4770      	bx	lr

08007da8 <_fini>:
 8007da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007daa:	bf00      	nop
 8007dac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007dae:	bc08      	pop	{r3}
 8007db0:	469e      	mov	lr, r3
 8007db2:	4770      	bx	lr
