// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See VMul_32_HC_64_BK4_KS2.h for the primary calling header

#ifndef VERILATED_VMUL_32_HC_64_BK4_KS2___024ROOT_H_
#define VERILATED_VMUL_32_HC_64_BK4_KS2___024ROOT_H_  // guard

#include "verilated.h"
class VMul_32_HC_64_BK4_KS2_HC_64_BK4_KS2;


class VMul_32_HC_64_BK4_KS2__Syms;

class alignas(VL_CACHE_LINE_BYTES) VMul_32_HC_64_BK4_KS2___024root final : public VerilatedModule {
  public:
    // CELLS
    VMul_32_HC_64_BK4_KS2_HC_64_BK4_KS2* __PVT__Mul_32_HC_64_BK4_KS2__DOT__HC_64_BK4_KS2_0;
    VMul_32_HC_64_BK4_KS2_HC_64_BK4_KS2* __PVT__Mul_32_HC_64_BK4_KS2__DOT__HC_64_BK4_KS2_1;
    VMul_32_HC_64_BK4_KS2_HC_64_BK4_KS2* __PVT__Mul_32_HC_64_BK4_KS2__DOT__HC_64_BK4_KS2_2;
    VMul_32_HC_64_BK4_KS2_HC_64_BK4_KS2* __PVT__Mul_32_HC_64_BK4_KS2__DOT__HC_64_BK4_KS2_3;
    VMul_32_HC_64_BK4_KS2_HC_64_BK4_KS2* __PVT__Mul_32_HC_64_BK4_KS2__DOT__HC_64_BK4_KS2_4;
    VMul_32_HC_64_BK4_KS2_HC_64_BK4_KS2* __PVT__Mul_32_HC_64_BK4_KS2__DOT__HC_64_BK4_KS2_5;
    VMul_32_HC_64_BK4_KS2_HC_64_BK4_KS2* __PVT__Mul_32_HC_64_BK4_KS2__DOT__HC_64_BK4_KS2_6;
    VMul_32_HC_64_BK4_KS2_HC_64_BK4_KS2* __PVT__Mul_32_HC_64_BK4_KS2__DOT__HC_64_BK4_KS2_7;
    VMul_32_HC_64_BK4_KS2_HC_64_BK4_KS2* __PVT__Mul_32_HC_64_BK4_KS2__DOT__HC_64_BK4_KS2_8;
    VMul_32_HC_64_BK4_KS2_HC_64_BK4_KS2* __PVT__Mul_32_HC_64_BK4_KS2__DOT__HC_64_BK4_KS2_9;
    VMul_32_HC_64_BK4_KS2_HC_64_BK4_KS2* __PVT__Mul_32_HC_64_BK4_KS2__DOT__HC_64_BK4_KS2_10;
    VMul_32_HC_64_BK4_KS2_HC_64_BK4_KS2* __PVT__Mul_32_HC_64_BK4_KS2__DOT__HC_64_BK4_KS2_11;
    VMul_32_HC_64_BK4_KS2_HC_64_BK4_KS2* __PVT__Mul_32_HC_64_BK4_KS2__DOT__HC_64_BK4_KS2_12;
    VMul_32_HC_64_BK4_KS2_HC_64_BK4_KS2* __PVT__Mul_32_HC_64_BK4_KS2__DOT__HC_64_BK4_KS2_13;
    VMul_32_HC_64_BK4_KS2_HC_64_BK4_KS2* __PVT__Mul_32_HC_64_BK4_KS2__DOT__HC_64_BK4_KS2_14;
    VMul_32_HC_64_BK4_KS2_HC_64_BK4_KS2* __PVT__Mul_32_HC_64_BK4_KS2__DOT__HC_64_BK4_KS2_15;
    VMul_32_HC_64_BK4_KS2_HC_64_BK4_KS2* __PVT__Mul_32_HC_64_BK4_KS2__DOT__HC_64_BK4_KS2_16;
    VMul_32_HC_64_BK4_KS2_HC_64_BK4_KS2* __PVT__Mul_32_HC_64_BK4_KS2__DOT__HC_64_BK4_KS2_17;
    VMul_32_HC_64_BK4_KS2_HC_64_BK4_KS2* __PVT__Mul_32_HC_64_BK4_KS2__DOT__HC_64_BK4_KS2_18;
    VMul_32_HC_64_BK4_KS2_HC_64_BK4_KS2* __PVT__Mul_32_HC_64_BK4_KS2__DOT__HC_64_BK4_KS2_19;
    VMul_32_HC_64_BK4_KS2_HC_64_BK4_KS2* __PVT__Mul_32_HC_64_BK4_KS2__DOT__HC_64_BK4_KS2_20;
    VMul_32_HC_64_BK4_KS2_HC_64_BK4_KS2* __PVT__Mul_32_HC_64_BK4_KS2__DOT__HC_64_BK4_KS2_21;
    VMul_32_HC_64_BK4_KS2_HC_64_BK4_KS2* __PVT__Mul_32_HC_64_BK4_KS2__DOT__HC_64_BK4_KS2_22;
    VMul_32_HC_64_BK4_KS2_HC_64_BK4_KS2* __PVT__Mul_32_HC_64_BK4_KS2__DOT__HC_64_BK4_KS2_23;
    VMul_32_HC_64_BK4_KS2_HC_64_BK4_KS2* __PVT__Mul_32_HC_64_BK4_KS2__DOT__HC_64_BK4_KS2_24;
    VMul_32_HC_64_BK4_KS2_HC_64_BK4_KS2* __PVT__Mul_32_HC_64_BK4_KS2__DOT__HC_64_BK4_KS2_25;
    VMul_32_HC_64_BK4_KS2_HC_64_BK4_KS2* __PVT__Mul_32_HC_64_BK4_KS2__DOT__HC_64_BK4_KS2_26;
    VMul_32_HC_64_BK4_KS2_HC_64_BK4_KS2* __PVT__Mul_32_HC_64_BK4_KS2__DOT__HC_64_BK4_KS2_27;
    VMul_32_HC_64_BK4_KS2_HC_64_BK4_KS2* __PVT__Mul_32_HC_64_BK4_KS2__DOT__HC_64_BK4_KS2_28;
    VMul_32_HC_64_BK4_KS2_HC_64_BK4_KS2* __PVT__Mul_32_HC_64_BK4_KS2__DOT__HC_64_BK4_KS2_29;
    VMul_32_HC_64_BK4_KS2_HC_64_BK4_KS2* __PVT__Mul_32_HC_64_BK4_KS2__DOT__HC_64_BK4_KS2_30;

    // DESIGN SPECIFIC STATE
    CData/*0:0*/ __VactContinue;
    VL_IN(a,31,0);
    VL_IN(b,31,0);
    IData/*31:0*/ __VstlIterCount;
    IData/*31:0*/ __VicoIterCount;
    IData/*31:0*/ __VactIterCount;
    VL_OUT64(out,63,0);
    QData/*63:0*/ Mul_32_HC_64_BK4_KS2__DOT____Vcellinp__HC_64_BK4_KS2_0____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK4_KS2__DOT____Vcellinp__HC_64_BK4_KS2_0____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK4_KS2__DOT____Vcellinp__HC_64_BK4_KS2_1____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK4_KS2__DOT____Vcellinp__HC_64_BK4_KS2_1____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK4_KS2__DOT____Vcellinp__HC_64_BK4_KS2_2____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK4_KS2__DOT____Vcellinp__HC_64_BK4_KS2_2____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK4_KS2__DOT____Vcellinp__HC_64_BK4_KS2_3____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK4_KS2__DOT____Vcellinp__HC_64_BK4_KS2_3____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK4_KS2__DOT____Vcellinp__HC_64_BK4_KS2_4____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK4_KS2__DOT____Vcellinp__HC_64_BK4_KS2_4____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK4_KS2__DOT____Vcellinp__HC_64_BK4_KS2_5____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK4_KS2__DOT____Vcellinp__HC_64_BK4_KS2_5____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK4_KS2__DOT____Vcellinp__HC_64_BK4_KS2_6____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK4_KS2__DOT____Vcellinp__HC_64_BK4_KS2_6____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK4_KS2__DOT____Vcellinp__HC_64_BK4_KS2_7____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK4_KS2__DOT____Vcellinp__HC_64_BK4_KS2_7____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK4_KS2__DOT____Vcellinp__HC_64_BK4_KS2_8____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK4_KS2__DOT____Vcellinp__HC_64_BK4_KS2_8____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK4_KS2__DOT____Vcellinp__HC_64_BK4_KS2_9____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK4_KS2__DOT____Vcellinp__HC_64_BK4_KS2_9____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK4_KS2__DOT____Vcellinp__HC_64_BK4_KS2_10____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK4_KS2__DOT____Vcellinp__HC_64_BK4_KS2_10____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK4_KS2__DOT____Vcellinp__HC_64_BK4_KS2_11____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK4_KS2__DOT____Vcellinp__HC_64_BK4_KS2_11____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK4_KS2__DOT____Vcellinp__HC_64_BK4_KS2_12____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK4_KS2__DOT____Vcellinp__HC_64_BK4_KS2_12____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK4_KS2__DOT____Vcellinp__HC_64_BK4_KS2_13____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK4_KS2__DOT____Vcellinp__HC_64_BK4_KS2_13____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK4_KS2__DOT____Vcellinp__HC_64_BK4_KS2_14____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK4_KS2__DOT____Vcellinp__HC_64_BK4_KS2_14____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK4_KS2__DOT____Vcellinp__HC_64_BK4_KS2_15____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK4_KS2__DOT____Vcellinp__HC_64_BK4_KS2_15____pinNumber1;
    VlTriggerVec<1> __VstlTriggered;
    VlTriggerVec<1> __VicoTriggered;
    VlTriggerVec<0> __VactTriggered;
    VlTriggerVec<0> __VnbaTriggered;

    // INTERNAL VARIABLES
    VMul_32_HC_64_BK4_KS2__Syms* const vlSymsp;

    // CONSTRUCTORS
    VMul_32_HC_64_BK4_KS2___024root(VMul_32_HC_64_BK4_KS2__Syms* symsp, const char* v__name);
    ~VMul_32_HC_64_BK4_KS2___024root();
    VL_UNCOPYABLE(VMul_32_HC_64_BK4_KS2___024root);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
};


#endif  // guard
