# TCL File Generated by Component Editor 18.1
# Mon May 12 10:02:04 CEST 2025
# DO NOT MODIFY


# 
# MLP "MLP" v1.0
#  2025.05.12.10:02:04
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module MLP
# 
set_module_property DESCRIPTION ""
set_module_property NAME MLP
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME MLP
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL mlp
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file mlp.v VERILOG PATH ../MLP_IP/mlp.v TOP_LEVEL_FILE
add_fileset_file MLP_layer.v VERILOG PATH ../MLP_IP/MLP_layer.v
add_fileset_file MLP_mac.v VERILOG PATH ../MLP_IP/MLP_mac.v
add_fileset_file MLP_weight_mem.v VERILOG PATH ../MLP_IP/MLP_weight_mem.v


# 
# parameters
# 
add_parameter N_INPUTS INTEGER 4 ""
set_parameter_property N_INPUTS DEFAULT_VALUE 4
set_parameter_property N_INPUTS DISPLAY_NAME N_INPUTS
set_parameter_property N_INPUTS WIDTH ""
set_parameter_property N_INPUTS TYPE INTEGER
set_parameter_property N_INPUTS UNITS None
set_parameter_property N_INPUTS ALLOWED_RANGES -2147483648:2147483647
set_parameter_property N_INPUTS DESCRIPTION ""
set_parameter_property N_INPUTS HDL_PARAMETER true
add_parameter N_HIDDEN INTEGER 8
set_parameter_property N_HIDDEN DEFAULT_VALUE 8
set_parameter_property N_HIDDEN DISPLAY_NAME N_HIDDEN
set_parameter_property N_HIDDEN TYPE INTEGER
set_parameter_property N_HIDDEN UNITS None
set_parameter_property N_HIDDEN HDL_PARAMETER true
add_parameter N_OUTPUT INTEGER 4
set_parameter_property N_OUTPUT DEFAULT_VALUE 4
set_parameter_property N_OUTPUT DISPLAY_NAME N_OUTPUT
set_parameter_property N_OUTPUT TYPE INTEGER
set_parameter_property N_OUTPUT UNITS None
set_parameter_property N_OUTPUT HDL_PARAMETER true
add_parameter IN_WIDTH INTEGER 16
set_parameter_property IN_WIDTH DEFAULT_VALUE 16
set_parameter_property IN_WIDTH DISPLAY_NAME IN_WIDTH
set_parameter_property IN_WIDTH TYPE INTEGER
set_parameter_property IN_WIDTH UNITS None
set_parameter_property IN_WIDTH HDL_PARAMETER true
add_parameter WGT_WIDTH INTEGER 16
set_parameter_property WGT_WIDTH DEFAULT_VALUE 16
set_parameter_property WGT_WIDTH DISPLAY_NAME WGT_WIDTH
set_parameter_property WGT_WIDTH TYPE INTEGER
set_parameter_property WGT_WIDTH UNITS None
set_parameter_property WGT_WIDTH HDL_PARAMETER true
add_parameter MAC_WIDTH INTEGER 32
set_parameter_property MAC_WIDTH DEFAULT_VALUE 32
set_parameter_property MAC_WIDTH DISPLAY_NAME MAC_WIDTH
set_parameter_property MAC_WIDTH TYPE INTEGER
set_parameter_property MAC_WIDTH UNITS None
set_parameter_property MAC_WIDTH HDL_PARAMETER true
add_parameter OUT_WIDTH INTEGER 16
set_parameter_property OUT_WIDTH DEFAULT_VALUE 16
set_parameter_property OUT_WIDTH DISPLAY_NAME OUT_WIDTH
set_parameter_property OUT_WIDTH TYPE INTEGER
set_parameter_property OUT_WIDTH UNITS None
set_parameter_property OUT_WIDTH HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges BOTH
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset rst reset Input 1


# 
# connection point irq
# 
add_interface irq interrupt end
set_interface_property irq associatedAddressablePoint ""
set_interface_property irq associatedClock clock
set_interface_property irq bridgedReceiverOffset ""
set_interface_property irq bridgesToReceiver ""
set_interface_property irq ENABLED true
set_interface_property irq EXPORT_OF ""
set_interface_property irq PORT_NAME_MAP ""
set_interface_property irq CMSIS_SVD_VARIABLES ""
set_interface_property irq SVD_ADDRESS_GROUP ""

add_interface_port irq irq irq Output 1


# 
# connection point mlp_mem_slave
# 
add_interface mlp_mem_slave avalon end
set_interface_property mlp_mem_slave addressUnits WORDS
set_interface_property mlp_mem_slave associatedClock clock
set_interface_property mlp_mem_slave associatedReset reset
set_interface_property mlp_mem_slave bitsPerSymbol 8
set_interface_property mlp_mem_slave burstOnBurstBoundariesOnly false
set_interface_property mlp_mem_slave burstcountUnits WORDS
set_interface_property mlp_mem_slave explicitAddressSpan 0
set_interface_property mlp_mem_slave holdTime 0
set_interface_property mlp_mem_slave linewrapBursts false
set_interface_property mlp_mem_slave maximumPendingReadTransactions 0
set_interface_property mlp_mem_slave maximumPendingWriteTransactions 0
set_interface_property mlp_mem_slave readLatency 0
set_interface_property mlp_mem_slave readWaitTime 1
set_interface_property mlp_mem_slave setupTime 0
set_interface_property mlp_mem_slave timingUnits Cycles
set_interface_property mlp_mem_slave writeWaitTime 0
set_interface_property mlp_mem_slave ENABLED true
set_interface_property mlp_mem_slave EXPORT_OF ""
set_interface_property mlp_mem_slave PORT_NAME_MAP ""
set_interface_property mlp_mem_slave CMSIS_SVD_VARIABLES ""
set_interface_property mlp_mem_slave SVD_ADDRESS_GROUP ""

add_interface_port mlp_mem_slave addr address Input 4
add_interface_port mlp_mem_slave writedata writedata Input 32
add_interface_port mlp_mem_slave readdata readdata Output 32
add_interface_port mlp_mem_slave write_en write Input 1
set_interface_assignment mlp_mem_slave embeddedsw.configuration.isFlash 0
set_interface_assignment mlp_mem_slave embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment mlp_mem_slave embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment mlp_mem_slave embeddedsw.configuration.isPrintableDevice 0

