<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Robobo: src/CMSIS/Device/ATMEL/sam3xa/include/component/component_uotghs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Robobo
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('a00927_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">component_uotghs.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *         SAM Software Package License</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2012, Atmel Corporation</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following condition is met:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * - Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * this list of conditions and the disclaimer below.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Atmel&#39;s name may not be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAM3XA_UOTGHS_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAM3XA_UOTGHS_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="a00180.html">   41</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="a00180.html#acc42d9f08da6c57728dcb7acbe3760b7">   42</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>         <a class="code" href="a00180.html#acc42d9f08da6c57728dcb7acbe3760b7">UOTGHS_DEVDMANXTDSC</a>;   </div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="a00180.html#ab7ddb58281d46faec2e9524b14e0b581">   43</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>         <a class="code" href="a00180.html#ab7ddb58281d46faec2e9524b14e0b581">UOTGHS_DEVDMAADDRESS</a>;  </div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="a00180.html#a429ebdf2a56fddd40bc9df0f312ecf71">   44</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>         <a class="code" href="a00180.html#a429ebdf2a56fddd40bc9df0f312ecf71">UOTGHS_DEVDMACONTROL</a>;  </div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="a00180.html#a35499d8e2996550c04b9e9b70922e149">   45</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>         <a class="code" href="a00180.html#a35499d8e2996550c04b9e9b70922e149">UOTGHS_DEVDMASTATUS</a>;   </div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;} <a class="code" href="a00180.html">UotghsDevdma</a>;</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="a00181.html">   48</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="a00181.html#a15047a242f32dac02cf3d208913bff49">   49</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>         <a class="code" href="a00181.html#a15047a242f32dac02cf3d208913bff49">UOTGHS_HSTDMANXTDSC</a>;   </div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="a00181.html#a5f2ff1da8a14072bcaafffcf80ae37a1">   50</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>         <a class="code" href="a00181.html#a5f2ff1da8a14072bcaafffcf80ae37a1">UOTGHS_HSTDMAADDRESS</a>;  </div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="a00181.html#ae5fdcfefd9d39674664b5b3265cb428f">   51</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>         <a class="code" href="a00181.html#ae5fdcfefd9d39674664b5b3265cb428f">UOTGHS_HSTDMACONTROL</a>;  </div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="a00181.html#a2736559ffd4c6bb6c7c0f6bd877caeab">   52</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>         <a class="code" href="a00181.html#a2736559ffd4c6bb6c7c0f6bd877caeab">UOTGHS_HSTDMASTATUS</a>;   </div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;} <a class="code" href="a00181.html">UotghsHstdma</a>;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="a01634.html#gafe17bdd9f434fb6094cae1424ac9fade">   55</a></span>&#160;<span class="preprocessor">#define UOTGHSDEVDMA_NUMBER 7</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define UOTGHSHSTDMA_NUMBER 7</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="a00179.html">   57</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="a00179.html#a2714b05a5a38d41be5ff41a8d8bc384b">   58</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>         <a class="code" href="a00179.html#a2714b05a5a38d41be5ff41a8d8bc384b">UOTGHS_DEVCTRL</a>;        </div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="a00179.html#a8b3ae453747ede966aba5247b2ae87cb">   59</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         <a class="code" href="a00179.html#a8b3ae453747ede966aba5247b2ae87cb">UOTGHS_DEVISR</a>;         </div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="a00179.html#a7749f8655894449654bc2de105d9fff8">   60</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>         <a class="code" href="a00179.html#a7749f8655894449654bc2de105d9fff8">UOTGHS_DEVICR</a>;         </div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="a00179.html#af8b6ca97a86cf5cb736af3e34412ec7a">   61</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>         <a class="code" href="a00179.html#af8b6ca97a86cf5cb736af3e34412ec7a">UOTGHS_DEVIFR</a>;         </div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="a00179.html#a16d3a2585c1eae2a6f9852956fac491f">   62</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         <a class="code" href="a00179.html#a16d3a2585c1eae2a6f9852956fac491f">UOTGHS_DEVIMR</a>;         </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="a00179.html#a8499d258e620de15b6546a1cce8446fd">   63</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>         <a class="code" href="a00179.html#a8499d258e620de15b6546a1cce8446fd">UOTGHS_DEVIDR</a>;         </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="a00179.html#af6e0e9f02e930091705be6257f989410">   64</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>         <a class="code" href="a00179.html#af6e0e9f02e930091705be6257f989410">UOTGHS_DEVIER</a>;         </div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="a00179.html#a78d919cc21bb231b133210532e5b620e">   65</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>         <a class="code" href="a00179.html#a78d919cc21bb231b133210532e5b620e">UOTGHS_DEVEPT</a>;         </div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="a00179.html#af8f7f054e2cf6b7d18a619a0f5e652e0">   66</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         <a class="code" href="a00179.html#af8f7f054e2cf6b7d18a619a0f5e652e0">UOTGHS_DEVFNUM</a>;        </div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         Reserved1[55];</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="a00179.html#a37cfb9bb046b794d47922c7de9651a5c">   68</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>         UOTGHS_DEVEPTCFG[10];  </div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         Reserved2[2];</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="a00179.html#a1c477a063b4efa90974a180f2fa33c4d">   70</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         UOTGHS_DEVEPTISR[10];  </div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         Reserved3[2];</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="a00179.html#a6461bf68a3f1596109c52fd72a177922">   72</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>         UOTGHS_DEVEPTICR[10];  </div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         Reserved4[2];</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="a00179.html#af5e0dbcaed9da5cb33e12fc7ac247be9">   74</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>         UOTGHS_DEVEPTIFR[10];  </div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         Reserved5[2];</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="a00179.html#a915940361060b2eca285eb987f6d7571">   76</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         UOTGHS_DEVEPTIMR[10];  </div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         Reserved6[2];</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="a00179.html#a01535a37a0f7819399f642869da557d0">   78</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>         UOTGHS_DEVEPTIER[10];  </div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         Reserved7[2];</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="a00179.html#a30a6be076b27d3b009bc5d680077c546">   80</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>         UOTGHS_DEVEPTIDR[10];  </div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         Reserved8[50];</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="a00179.html#a2825cb370ef93ff6a5692016d32b15d6">   82</a></span>&#160;  <a class="code" href="a00180.html">UotghsDevdma</a>  UOTGHS_DEVDMA[<a class="code" href="a01634.html#gafe17bdd9f434fb6094cae1424ac9fade">UOTGHSDEVDMA_NUMBER</a>]; </div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         Reserved9[32];</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="a00179.html#ab614d71c1d1600a80ddb4ea016b34caa">   84</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>         <a class="code" href="a00179.html#ab614d71c1d1600a80ddb4ea016b34caa">UOTGHS_HSTCTRL</a>;        </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="a00179.html#ae478225cee736719a59ff4d4bf61733e">   85</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         <a class="code" href="a00179.html#ae478225cee736719a59ff4d4bf61733e">UOTGHS_HSTISR</a>;         </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="a00179.html#af2066109809e7d3461c07d1e1283cda9">   86</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>         <a class="code" href="a00179.html#af2066109809e7d3461c07d1e1283cda9">UOTGHS_HSTICR</a>;         </div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="a00179.html#a2ba0688f165bc423875ee221a33525be">   87</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>         <a class="code" href="a00179.html#a2ba0688f165bc423875ee221a33525be">UOTGHS_HSTIFR</a>;         </div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="a00179.html#a98f219f9f2802dc1aa74cc6f40c4fff7">   88</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         <a class="code" href="a00179.html#a98f219f9f2802dc1aa74cc6f40c4fff7">UOTGHS_HSTIMR</a>;         </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="a00179.html#ace011e9bbcf0c93b7b4e2e9ac5028641">   89</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>         <a class="code" href="a00179.html#ace011e9bbcf0c93b7b4e2e9ac5028641">UOTGHS_HSTIDR</a>;         </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="a00179.html#a6b68eb380cf794cfa9268d4639bab142">   90</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>         <a class="code" href="a00179.html#a6b68eb380cf794cfa9268d4639bab142">UOTGHS_HSTIER</a>;         </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="a00179.html#a3b0dd83dd637a832a0573f4c0f9866b7">   91</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>         <a class="code" href="a00179.html#a3b0dd83dd637a832a0573f4c0f9866b7">UOTGHS_HSTPIP</a>;         </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="a00179.html#a6fc08ba8de5edb621bbae41bd1d5dcf1">   92</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>         <a class="code" href="a00179.html#a6fc08ba8de5edb621bbae41bd1d5dcf1">UOTGHS_HSTFNUM</a>;        </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="a00179.html#ad9b2fcd7ee10d0194c9725ccd226506b">   93</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>         <a class="code" href="a00179.html#ad9b2fcd7ee10d0194c9725ccd226506b">UOTGHS_HSTADDR1</a>;       </div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="a00179.html#ad4c2161c70b01cb7ed2ee1afc0a3e1db">   94</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>         <a class="code" href="a00179.html#ad4c2161c70b01cb7ed2ee1afc0a3e1db">UOTGHS_HSTADDR2</a>;       </div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="a00179.html#a26fe8461fd868309ac3c5179c12f2a58">   95</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>         <a class="code" href="a00179.html#a26fe8461fd868309ac3c5179c12f2a58">UOTGHS_HSTADDR3</a>;       </div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         Reserved10[52];</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="a00179.html#ac7c7ffb32ab13aa2dec698129d2570a8">   97</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>         UOTGHS_HSTPIPCFG[10];  </div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         Reserved11[2];</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="a00179.html#a7de266e1fa0952e71cc04162a312fc80">   99</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         UOTGHS_HSTPIPISR[10];  </div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         Reserved12[2];</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="a00179.html#a3d0bd2c72c0cec559daf012b9e339b9d">  101</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>         UOTGHS_HSTPIPICR[10];  </div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         Reserved13[2];</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="a00179.html#a9cb6ba0b3ec8bf030dca6a72b27a34fe">  103</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>         UOTGHS_HSTPIPIFR[10];  </div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         Reserved14[2];</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="a00179.html#aed2554e4553295fb6eee6a8401662ce6">  105</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         UOTGHS_HSTPIPIMR[10];  </div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         Reserved15[2];</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="a00179.html#a90616a586d1beb98d2c163aa1b91a69e">  107</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>         UOTGHS_HSTPIPIER[10];  </div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         Reserved16[2];</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="a00179.html#ac8c079eddc9e25f3cfc9fcf6c2454099">  109</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>         UOTGHS_HSTPIPIDR[10];  </div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         Reserved17[2];</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="a00179.html#afbc92f75e4d3fa8cf9ff13d805b2be86">  111</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>         UOTGHS_HSTPIPINRQ[10]; </div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         Reserved18[2];</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="a00179.html#a3956a5381da8607f3df0bce46b24f5bb">  113</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>         UOTGHS_HSTPIPERR[10];  </div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         Reserved19[26];</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="a00179.html#ad32a2283701ddeff3cd6fa18c6a184c7">  115</a></span>&#160;  <a class="code" href="a00181.html">UotghsHstdma</a>  UOTGHS_HSTDMA[UOTGHSHSTDMA_NUMBER]; </div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         Reserved20[32];</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="a00179.html#ad98b023d1c68e18b3073e5f5d75088ec">  117</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>         <a class="code" href="a00179.html#ad98b023d1c68e18b3073e5f5d75088ec">UOTGHS_CTRL</a>;           </div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="a00179.html#ad343dc61c25d67d46616f1f5124564ca">  118</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         <a class="code" href="a00179.html#ad343dc61c25d67d46616f1f5124564ca">UOTGHS_SR</a>;             </div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="a00179.html#aa5bfd1c1b457415562e26224d679391e">  119</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>         <a class="code" href="a00179.html#aa5bfd1c1b457415562e26224d679391e">UOTGHS_SCR</a>;            </div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="a00179.html#ae14523fac73524e1e1804c406f0d2c9f">  120</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>         <a class="code" href="a00179.html#ae14523fac73524e1e1804c406f0d2c9f">UOTGHS_SFR</a>;            </div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         Reserved21[7];</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="a00179.html#a9ca104b0c9ee6a7ba0bfdc725fb88aa3">  122</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         <a class="code" href="a00179.html#a9ca104b0c9ee6a7ba0bfdc725fb88aa3">UOTGHS_FSM</a>;            </div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;} <a class="code" href="a00179.html">Uotghs</a>;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/* -------- UOTGHS_DEVCTRL : (UOTGHS Offset: 0x0000) Device General Control Register -------- */</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define UOTGHS_DEVCTRL_UADD_Pos 0</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="a01634.html#ga534fcb6ee6ad9ea768f61bffa80ea6e6">  127</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVCTRL_UADD_Msk (0x7fu &lt;&lt; UOTGHS_DEVCTRL_UADD_Pos) </span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define UOTGHS_DEVCTRL_UADD(value) ((UOTGHS_DEVCTRL_UADD_Msk &amp; ((value) &lt;&lt; UOTGHS_DEVCTRL_UADD_Pos)))</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="a01634.html#ga67d33516a14ee828ba91f81344f16f87">  129</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVCTRL_ADDEN (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="a01634.html#ga21edee1f5b6df53bece1aeef94a2de96">  130</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVCTRL_DETACH (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="a01634.html#gaa8df0b8c7abb73054208c665f800b711">  131</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVCTRL_RMWKUP (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define UOTGHS_DEVCTRL_SPDCONF_Pos 10</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="a01634.html#ga02d857bbe29419118f8322782f56a1ac">  133</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVCTRL_SPDCONF_Msk (0x3u &lt;&lt; UOTGHS_DEVCTRL_SPDCONF_Pos) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="a01634.html#gac1a997121a997081d099d854c4a7f31c">  134</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVCTRL_SPDCONF_NORMAL (0x0u &lt;&lt; 10) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="a01634.html#ga5fc6988e2af8595064ae43b91ba5ac71">  135</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVCTRL_SPDCONF_LOW_POWER (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="a01634.html#gabd6ccc8afff6029d194e8dd12d43b284">  136</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVCTRL_SPDCONF_HIGH_SPEED (0x2u &lt;&lt; 10) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="a01634.html#gac61875881b7775ab9c5d31c7c0549ce2">  137</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVCTRL_SPDCONF_FORCED_FS (0x3u &lt;&lt; 10) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="a01634.html#ga69e61735e93baaeff2963761b10f33dd">  138</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVCTRL_LS (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="a01634.html#ga970e281322a6332fd18f647e1c44fb9d">  139</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVCTRL_TSTJ (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="a01634.html#ga6b71cd573dd510ad4237cf204c13ccb7">  140</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVCTRL_TSTK (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="a01634.html#ga5c8c9a19e6b03231ef8a02b7fa8309a0">  141</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVCTRL_TSTPCKT (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="a01634.html#ga275177ebee311f679c9ff96e69e5b24b">  142</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVCTRL_OPMODE2 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_DEVISR : (UOTGHS Offset: 0x0004) Device Global Interrupt Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="a01634.html#ga4729115607ee575010328e88d81931e2">  144</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVISR_SUSP (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="a01634.html#ga96d7741ce8431ad10c756fdd7e832ace">  145</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVISR_MSOF (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="a01634.html#gaf4ae75733973d0ea3b8d133796a9df55">  146</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVISR_SOF (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="a01634.html#gaaa7843c8d0b75e295b5e1fb96dd8c2c2">  147</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVISR_EORST (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="a01634.html#ga2cf306268784cd4d19b49dfff5560c15">  148</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVISR_WAKEUP (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="a01634.html#gab1d80c14767478163b0ef476c0215a4e">  149</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVISR_EORSM (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="a01634.html#gad83d070e0a2ee40f8f5e86c75bb7f8f5">  150</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVISR_UPRSM (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="a01634.html#ga9b962a21504e366e956a44e8450d40b9">  151</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVISR_PEP_0 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="a01634.html#gadc33cb59c36755d41bdbc770b1122cbb">  152</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVISR_PEP_1 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="a01634.html#ga91257a7228350436c4c54d3eb280b084">  153</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVISR_PEP_2 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="a01634.html#ga177b5f1aa304c0f4213cfe761feedaf8">  154</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVISR_PEP_3 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="a01634.html#ga6947ef7de91818fb83ff97d391d5920b">  155</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVISR_PEP_4 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="a01634.html#ga9676bd1ef8337482025be2c418f90164">  156</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVISR_PEP_5 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="a01634.html#ga94222c3b1f860458bafbd33818c030c5">  157</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVISR_PEP_6 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="a01634.html#ga72ea3798cc8d587c48b8649ea1ccd4b4">  158</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVISR_PEP_7 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="a01634.html#ga1f18439dbf80ba3fab0fb312ae55872d">  159</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVISR_PEP_8 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="a01634.html#ga8627d8b6bf2a0924cb4622c95483af0d">  160</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVISR_PEP_9 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="a01634.html#gaa0286f3fb7b5be940a2e6aa3112a5111">  161</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVISR_DMA_1 (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="a01634.html#ga122e8d7b5972c0da6bfa7da9d28aeb40">  162</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVISR_DMA_2 (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="a01634.html#gaad2bb58fb8e65a6fbd98a3d22760bcc7">  163</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVISR_DMA_3 (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="a01634.html#ga421b72074e97f5a87d5ef9647a2c1322">  164</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVISR_DMA_4 (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="a01634.html#ga8298164dd5304e7a0a88963217d602a9">  165</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVISR_DMA_5 (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="a01634.html#gab8e9acadeed813d258c2e8dd0cd124dc">  166</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVISR_DMA_6 (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_DEVICR : (UOTGHS Offset: 0x0008) Device Global Interrupt Clear Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="a01634.html#gac6e231424efd1f5bbd75b7b1a0b0964c">  168</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVICR_SUSPC (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="a01634.html#ga86f46a18b438f91c2fcb3d2b12ae8577">  169</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVICR_MSOFC (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="a01634.html#ga0776faf191eaa45a0f1d38dbd747a07b">  170</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVICR_SOFC (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="a01634.html#gac052870af5033d75e82c3ab8787a412f">  171</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVICR_EORSTC (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="a01634.html#ga48b9426b084f2333232093163820685c">  172</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVICR_WAKEUPC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="a01634.html#gaf0b8bb1b59a8f2a0b3bbe59b4bab1572">  173</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVICR_EORSMC (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="a01634.html#ga6bb3b531ef0925fb40157622f89e95bb">  174</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVICR_UPRSMC (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_DEVIFR : (UOTGHS Offset: 0x000C) Device Global Interrupt Set Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="a01634.html#ga37cd8ebe78dc3baf0d37a86435752cd0">  176</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIFR_SUSPS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="a01634.html#ga48fb24323aabccf352c4291ac1793063">  177</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIFR_MSOFS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="a01634.html#gaa2a64480742dc5aba240095c3944403f">  178</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIFR_SOFS (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="a01634.html#ga8eea0d93abc59772e0d45af7540edeca">  179</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIFR_EORSTS (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="a01634.html#gaba8d3cb1060a38ff5c4932bcfe0acef0">  180</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIFR_WAKEUPS (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="a01634.html#gaf21106aabf9dfded4db141b4fef9bb54">  181</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIFR_EORSMS (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="a01634.html#gac22b3269816de6b80292b433ad8faf9e">  182</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIFR_UPRSMS (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="a01634.html#gae15b7f881ea55933b336cdb2f4d99664">  183</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIFR_DMA_1 (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="a01634.html#gabf31aa0fc5723e0e771415bd57eb0c65">  184</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIFR_DMA_2 (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="a01634.html#gac76d689c37b2acc123c14cf3ed07ea70">  185</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIFR_DMA_3 (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="a01634.html#gafe16be89c3d707f14089093e49371510">  186</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIFR_DMA_4 (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="a01634.html#ga211cdde2f78fbfc1a896e8c3b77c9b79">  187</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIFR_DMA_5 (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="a01634.html#ga57184f5c55d8e81d14c1983ddae7ac0d">  188</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIFR_DMA_6 (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_DEVIMR : (UOTGHS Offset: 0x0010) Device Global Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="a01634.html#gaa3e18fbd488edc42cce322a6692d7273">  190</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIMR_SUSPE (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="a01634.html#gaec532421626b868ff1707e4758fe5890">  191</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIMR_MSOFE (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="a01634.html#ga5a6c54a0ee7508bad02be80c62ea2413">  192</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIMR_SOFE (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="a01634.html#ga7ff1a71ef122c22a812d343380cf1bc1">  193</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIMR_EORSTE (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="a01634.html#gad9113b86ee3758d1efb6453b4a01eadd">  194</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIMR_WAKEUPE (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="a01634.html#ga237d2b701dbb4d0a87605cb2160dc80e">  195</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIMR_EORSME (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="a01634.html#ga4a6bc0ae747d7cc9ab73bb8910ebc31d">  196</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIMR_UPRSME (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="a01634.html#gaa63b8e54d743c85cfae9ab841309238c">  197</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIMR_PEP_0 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="a01634.html#ga1021f86d1e3793cfd663a3e063580550">  198</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIMR_PEP_1 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="a01634.html#gacb48f72cd43f1f86e3ad993cc7a4b130">  199</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIMR_PEP_2 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="a01634.html#ga49b3d46144b1e1efd55c8a098193eaf8">  200</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIMR_PEP_3 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="a01634.html#gad76a5212f95d3548ee16059cc075bb18">  201</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIMR_PEP_4 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="a01634.html#ga717aa25763e6a8f6215eeb4b425b85d3">  202</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIMR_PEP_5 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="a01634.html#ga8acd7604e2900d7abafb078253c1572f">  203</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIMR_PEP_6 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="a01634.html#ga6fd8be971c509ee59743342de7af2ef2">  204</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIMR_PEP_7 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="a01634.html#ga6a9d2c286e53a6498cb9167ed7e3af5e">  205</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIMR_PEP_8 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="a01634.html#ga8b5c7b9ad37c2c0973114a4cebc44f79">  206</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIMR_PEP_9 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="a01634.html#ga203e954a3fb015b19bbee036cb960697">  207</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIMR_DMA_1 (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="a01634.html#ga64be8e1481be48f85e14e18e21e7136a">  208</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIMR_DMA_2 (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="a01634.html#ga0f60c868961a722d31774032a45aa02c">  209</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIMR_DMA_3 (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="a01634.html#ga3a8d97fa1e6b60c1c3d0ae7dbfd46613">  210</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIMR_DMA_4 (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="a01634.html#gaba18ff5e1a25d1afa672082ac4a88041">  211</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIMR_DMA_5 (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="a01634.html#ga80cb38c219854ca2f082c5aa6da6cb20">  212</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIMR_DMA_6 (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_DEVIDR : (UOTGHS Offset: 0x0014) Device Global Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="a01634.html#ga2a24f1b47253fa791e57dd672b0df1c7">  214</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIDR_SUSPEC (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="a01634.html#gacc5107342667179295f7644f14a673b6">  215</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIDR_MSOFEC (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="a01634.html#ga72ab3e414bae0b6b692a143b80233876">  216</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIDR_SOFEC (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="a01634.html#gabed46effb55d3cdfaef547da5fbda97b">  217</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIDR_EORSTEC (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="a01634.html#ga14e3de09073e3c2724ff7f06764ba8cf">  218</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIDR_WAKEUPEC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="a01634.html#ga5730381afa43431447788ad493eb57b8">  219</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIDR_EORSMEC (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="a01634.html#ga30c9e4ec5c92bd75be89f7afbb60935e">  220</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIDR_UPRSMEC (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="a01634.html#ga92ac7fa09680bd85f9405880d2667921">  221</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIDR_PEP_0 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="a01634.html#ga4cfd2d295f847c72c4fc0f53e6255b7d">  222</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIDR_PEP_1 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="a01634.html#ga387278cece0841251583ad26b29e0a70">  223</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIDR_PEP_2 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="a01634.html#gaba525462e36fad530e28f4785e4df4b4">  224</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIDR_PEP_3 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="a01634.html#ga671a66169a9df53b0b2047443128ed3e">  225</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIDR_PEP_4 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="a01634.html#gaebca4140aa2345e74016bee79c729445">  226</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIDR_PEP_5 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="a01634.html#ga02cf1e2ca024c6ebb8321f32980dfa48">  227</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIDR_PEP_6 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="a01634.html#gad24c1b57c32247f0d4e615ab448d568b">  228</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIDR_PEP_7 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="a01634.html#ga51471e3401df72775b0dc5a0cfd05353">  229</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIDR_PEP_8 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="a01634.html#gae9bc7d37cac6d359644d76fd4a2a60b5">  230</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIDR_PEP_9 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="a01634.html#ga8405e41c483a33b253bb57bdcb9d1a8d">  231</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIDR_DMA_1 (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="a01634.html#gae34bacf71910d0bb4b749361a16aaa99">  232</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIDR_DMA_2 (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="a01634.html#ga8b8b21a4f1819e984867ced561e53458">  233</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIDR_DMA_3 (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="a01634.html#gaa8d4ec21cc7e264e6fee2a58a7e36a94">  234</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIDR_DMA_4 (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="a01634.html#gaaed3a75b0ae28ebab5f30bc54f73b35b">  235</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIDR_DMA_5 (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="a01634.html#gacc740fc4d308aa76fe4a38b0838a27cd">  236</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIDR_DMA_6 (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_DEVIER : (UOTGHS Offset: 0x0018) Device Global Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="a01634.html#ga6c150930130808352287ed3110309cb0">  238</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIER_SUSPES (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="a01634.html#gad382ccf65fa4bfe604d9cdf7784b78bc">  239</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIER_MSOFES (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="a01634.html#ga4a45b85daf82a41fed71aa5c9e438cdb">  240</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIER_SOFES (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="a01634.html#gaac4519f9d0e669a6dc173ca72d615ba7">  241</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIER_EORSTES (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="a01634.html#ga789e7618a0dc70ff610e28ef2d7ca4f4">  242</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIER_WAKEUPES (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="a01634.html#ga1f5bae055e479dbbc41fb9df4c69e3ca">  243</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIER_EORSMES (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="a01634.html#ga6f35f2c54e1c444252b5ec1debe623f9">  244</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIER_UPRSMES (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="a01634.html#ga242cd2f3ab62afe7fd21b82559f55a0c">  245</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIER_PEP_0 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="a01634.html#gaaaaddb3516fdc43a450559a1266da642">  246</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIER_PEP_1 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="a01634.html#ga15e7daada188fc992db2b50ebd9072ea">  247</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIER_PEP_2 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="a01634.html#gaf80348ddd65a7b583fa0e9b52cf5090e">  248</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIER_PEP_3 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="a01634.html#ga949e46c489064cc5530b1a5e5ce272b3">  249</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIER_PEP_4 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="a01634.html#gacc336b7e255c74994eb28fb73eb34747">  250</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIER_PEP_5 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="a01634.html#ga51396c1093dce19259962ac969a9fdd2">  251</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIER_PEP_6 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="a01634.html#ga6c58fe7cf934cf030fd73ebb2e89a495">  252</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIER_PEP_7 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="a01634.html#gad73494d17e340e15ef10dfdda987939e">  253</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIER_PEP_8 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="a01634.html#ga7beb89e0367582bc1d68eefe2c59abaf">  254</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIER_PEP_9 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="a01634.html#ga239e645aabeb3ed6acb91660820d691d">  255</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIER_DMA_1 (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="a01634.html#ga4126e756680509354ea5d9406a7b3218">  256</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIER_DMA_2 (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="a01634.html#ga00e0c380ff612af1ffa60d5d8f952a37">  257</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIER_DMA_3 (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="a01634.html#ga38183f0c93ff8e3903549a95ff85c38d">  258</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIER_DMA_4 (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="a01634.html#gaa202cda79c7b15cecc4a5116c79d1d1f">  259</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIER_DMA_5 (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="a01634.html#ga369cbe795537111c500844b47dfa4531">  260</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVIER_DMA_6 (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_DEVEPT : (UOTGHS Offset: 0x001C) Device Endpoint Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="a01634.html#ga5afbb82ce4e9af604975fd1914bdaf87">  262</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPT_EPEN0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="a01634.html#gac057c21049643536fa9cc9d071e45b37">  263</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPT_EPEN1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="a01634.html#gaea22598a68309d9b09f34e44eb5e0573">  264</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPT_EPEN2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="a01634.html#ga9d72a76c75d685299492402d7431c3db">  265</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPT_EPEN3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="a01634.html#ga0fe1ad86ad1abbd16eba8afcf2115f2f">  266</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPT_EPEN4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="a01634.html#gabfe55eefa4f523c8ea26a46e9b16d7bd">  267</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPT_EPEN5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="a01634.html#gab74e3b126f2145b385052156871335ab">  268</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPT_EPEN6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="a01634.html#ga3ec904d7ce562e6bd90d2237f821bf8a">  269</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPT_EPEN7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="a01634.html#ga94b0b5e07585a7bef66fbb789880ddc5">  270</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPT_EPEN8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="a01634.html#ga84b034075b925e9a55e87edd9af52816">  271</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPT_EPRST0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="a01634.html#ga4b87feea1760d9343e6a1aecd529b255">  272</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPT_EPRST1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="a01634.html#gabc85da7dbbb5bcb830d1b3e5bc79d19b">  273</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPT_EPRST2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="a01634.html#ga3fca49e3581ae36e009ef3b705cb76c4">  274</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPT_EPRST3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="a01634.html#gafd9d6c65b10059ef1710e048615b43af">  275</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPT_EPRST4 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="a01634.html#gadad8859cc0656d51a15be32e25458910">  276</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPT_EPRST5 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="a01634.html#ga2c873367932e408c58cd67956f078d13">  277</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPT_EPRST6 (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="a01634.html#ga07416fa529b52df38bbbeacf08851bd3">  278</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPT_EPRST7 (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="a01634.html#ga19a320d6dd3a483cbaf21c3dc4fde2cc">  279</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPT_EPRST8 (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_DEVFNUM : (UOTGHS Offset: 0x0020) Device Frame Number Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define UOTGHS_DEVFNUM_MFNUM_Pos 0</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="a01634.html#gae1c81b972b8eb136b355ce26f916bcca">  282</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVFNUM_MFNUM_Msk (0x7u &lt;&lt; UOTGHS_DEVFNUM_MFNUM_Pos) </span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define UOTGHS_DEVFNUM_FNUM_Pos 3</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="a01634.html#gab4a277f43e6b8db5869580327c5509d2">  284</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVFNUM_FNUM_Msk (0x7ffu &lt;&lt; UOTGHS_DEVFNUM_FNUM_Pos) </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="a01634.html#gac9c94af46b569a95027fba5b5cd12554">  285</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVFNUM_FNCERR (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_DEVEPTCFG[10] : (UOTGHS Offset: 0x100) Device Endpoint Configuration Register (n = 0) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="a01634.html#gae5dec0b99328e6815071573cffd06dae">  287</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTCFG_ALLOC (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTCFG_EPBK_Pos 2</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="a01634.html#ga5108d5b6d1523847587275e5bebcc5b7">  289</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTCFG_EPBK_Msk (0x3u &lt;&lt; UOTGHS_DEVEPTCFG_EPBK_Pos) </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="a01634.html#ga875f32f9d09298b5e573d3f61274efa0">  290</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVEPTCFG_EPBK_1_BANK (0x0u &lt;&lt; 2) </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="a01634.html#ga56dccadd8c42a03b25a44c9163237007">  291</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVEPTCFG_EPBK_2_BANK (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="a01634.html#ga73cfade80aca42aade47e3a8d5519dec">  292</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVEPTCFG_EPBK_3_BANK (0x2u &lt;&lt; 2) </span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTCFG_EPSIZE_Pos 4</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="a01634.html#ga9cd8ae3b5b26139b97fd743b87787511">  294</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTCFG_EPSIZE_Msk (0x7u &lt;&lt; UOTGHS_DEVEPTCFG_EPSIZE_Pos) </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="a01634.html#ga17f1d4fb5b6bd694d3e2f3027cda125e">  295</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVEPTCFG_EPSIZE_8_BYTE (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="a01634.html#ga73cf1cb6d15135768b4dd7d6d8b4af91">  296</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVEPTCFG_EPSIZE_16_BYTE (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="a01634.html#gab0cfbd32f89485c37cab2f43113ba50b">  297</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVEPTCFG_EPSIZE_32_BYTE (0x2u &lt;&lt; 4) </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="a01634.html#ga200cb435d618626c9b6ebdfe87a04fed">  298</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVEPTCFG_EPSIZE_64_BYTE (0x3u &lt;&lt; 4) </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="a01634.html#gaac4cddbf4c290252a23e0bb5f5cb75b7">  299</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVEPTCFG_EPSIZE_128_BYTE (0x4u &lt;&lt; 4) </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="a01634.html#ga0a20370835c77cca40bd9d0f6f620237">  300</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVEPTCFG_EPSIZE_256_BYTE (0x5u &lt;&lt; 4) </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="a01634.html#gad1503a81ec4588729f3ca2f7b51efc34">  301</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVEPTCFG_EPSIZE_512_BYTE (0x6u &lt;&lt; 4) </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="a01634.html#gaf4fd50764bdaa9430d9b1ccc133ce104">  302</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVEPTCFG_EPSIZE_1024_BYTE (0x7u &lt;&lt; 4) </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="a01634.html#ga7caffed8a31474dd0dbb32c3dea037a6">  303</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTCFG_EPDIR (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="a01634.html#ga0eed29d214dfe9708bcb02a1a504bbea">  304</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVEPTCFG_EPDIR_OUT (0x0u &lt;&lt; 8) </span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="a01634.html#ga9caea96a186d181ede754498b421b282">  305</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVEPTCFG_EPDIR_IN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="a01634.html#ga48a02786d5b94baaeb3de78a23a51127">  306</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTCFG_AUTOSW (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTCFG_EPTYPE_Pos 11</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="a01634.html#ga5865aa467a8954d42363d20277984203">  308</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTCFG_EPTYPE_Msk (0x3u &lt;&lt; UOTGHS_DEVEPTCFG_EPTYPE_Pos) </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="a01634.html#gaa163df51b3536a584a2c1f00271cc30c">  309</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVEPTCFG_EPTYPE_CTRL (0x0u &lt;&lt; 11) </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="a01634.html#ga4f92c547217a00d1171074181ed02702">  310</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVEPTCFG_EPTYPE_ISO (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="a01634.html#ga173cfb7915dc29edf491a62ffc1b6fcc">  311</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVEPTCFG_EPTYPE_BLK (0x2u &lt;&lt; 11) </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="a01634.html#ga19c48d0ff6bf9ac125d748c518f84df0">  312</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVEPTCFG_EPTYPE_INTRPT (0x3u &lt;&lt; 11) </span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTCFG_NBTRANS_Pos 13</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="a01634.html#gac10f4482d032283bff4cd0f950b09d99">  314</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTCFG_NBTRANS_Msk (0x3u &lt;&lt; UOTGHS_DEVEPTCFG_NBTRANS_Pos) </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="a01634.html#gadfccc43fcd91de4d53ac67d64144fb15">  315</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVEPTCFG_NBTRANS_0_TRANS (0x0u &lt;&lt; 13) </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="a01634.html#ga05a98cafeeab5d8727f5f7e36e165434">  316</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVEPTCFG_NBTRANS_1_TRANS (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="a01634.html#ga0a3e7929850fa77be5f553c0801de6a9">  317</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVEPTCFG_NBTRANS_2_TRANS (0x2u &lt;&lt; 13) </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="a01634.html#ga0d53bbd67b55682822fd90b60b8d834e">  318</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVEPTCFG_NBTRANS_3_TRANS (0x3u &lt;&lt; 13) </span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_DEVEPTISR[10] : (UOTGHS Offset: 0x130) Device Endpoint Status Register (n = 0) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="a01634.html#ga01df42c6f07a601c7cebdc23e1ae61e9">  320</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTISR_TXINI (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="a01634.html#gaf0fbdf0bad20571f1bdb1afdb5c9ae09">  321</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTISR_RXOUTI (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="a01634.html#ga9f4ef79c9d7d8cdd6e2c9c56c2490064">  322</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTISR_RXSTPI (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="a01634.html#ga8003c9ca88844dcfcb5eaaf00fa6b134">  323</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTISR_UNDERFI (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="a01634.html#ga59bdd0bccf39c7b3718997e4a2cf227f">  324</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTISR_NAKOUTI (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="a01634.html#gabf2a53677d4d4418978b5627dd39f08a">  325</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTISR_HBISOINERRI (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="a01634.html#ga91bdc049d3b0dacd9f25342057db6dfd">  326</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTISR_NAKINI (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="a01634.html#ga3fc4461b15094f9c42ad41ddc997febd">  327</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTISR_HBISOFLUSHI (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="a01634.html#ga7cc8e0d98ce5a2f23407790e220068d4">  328</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTISR_OVERFI (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="a01634.html#ga7cb8907c6658503fa3b4e07db81ece65">  329</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTISR_STALLEDI (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="a01634.html#ga49209f1bff557cea8c89bf5fe4cc3fdc">  330</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTISR_CRCERRI (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="a01634.html#ga243a326c6d1d268fd0ed330d84f73c94">  331</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTISR_SHORTPACKET (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTISR_DTSEQ_Pos 8</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="a01634.html#ga5095c4b33fb4341842849a2e43b8e37f">  333</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTISR_DTSEQ_Msk (0x3u &lt;&lt; UOTGHS_DEVEPTISR_DTSEQ_Pos) </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="a01634.html#ga9e4b26c7eb0892e1e760d4ade4e13a7c">  334</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVEPTISR_DTSEQ_DATA0 (0x0u &lt;&lt; 8) </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="a01634.html#gabcfa60a9f9bfe139b50d7b0259b1ab38">  335</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVEPTISR_DTSEQ_DATA1 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="a01634.html#gaf34c6962b3dc554d27a77a95a165e8f3">  336</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVEPTISR_DTSEQ_DATA2 (0x2u &lt;&lt; 8) </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="a01634.html#gabfe2eaa76af309938e02c87642b9a273">  337</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVEPTISR_DTSEQ_MDATA (0x3u &lt;&lt; 8) </span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="a01634.html#ga16afa6e129e833ccecce3c6d4e0d3ee3">  338</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTISR_ERRORTRANS (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTISR_NBUSYBK_Pos 12</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="a01634.html#gaacf0cced3af8976a3f5c0a7474012fcf">  340</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTISR_NBUSYBK_Msk (0x3u &lt;&lt; UOTGHS_DEVEPTISR_NBUSYBK_Pos) </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="a01634.html#gab6c0fa30c75fe5ac0158b36477092d0b">  341</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVEPTISR_NBUSYBK_0_BUSY (0x0u &lt;&lt; 12) </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="a01634.html#gafeff5dd876a83f3439d8d9c7444eaf07">  342</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVEPTISR_NBUSYBK_1_BUSY (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="a01634.html#ga1f9629d67cb88231483d1905aa8d936c">  343</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVEPTISR_NBUSYBK_2_BUSY (0x2u &lt;&lt; 12) </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="a01634.html#gafd560811e0dc6179f424f1753b40d05b">  344</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVEPTISR_NBUSYBK_3_BUSY (0x3u &lt;&lt; 12) </span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTISR_CURRBK_Pos 14</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="a01634.html#gac70834fd5dcd2d4935741fa42e82ee87">  346</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTISR_CURRBK_Msk (0x3u &lt;&lt; UOTGHS_DEVEPTISR_CURRBK_Pos) </span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="a01634.html#gafba5a1ebd5cd0b1290b6eeb2981ce49b">  347</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVEPTISR_CURRBK_BANK0 (0x0u &lt;&lt; 14) </span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="a01634.html#ga6bfa15fb0e122f3156e653108ea5a568">  348</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVEPTISR_CURRBK_BANK1 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="a01634.html#ga8bcbe41eac4b7315cf0235b93f6b8ae3">  349</a></span>&#160;<span class="preprocessor">#define   UOTGHS_DEVEPTISR_CURRBK_BANK2 (0x2u &lt;&lt; 14) </span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="a01634.html#ga6a6b424e86c58f50eb5bbc1d5e9fcbef">  350</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTISR_RWALL (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="a01634.html#ga47ee6c377e6f79b1b1cb29ebc98bbc05">  351</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTISR_CTRLDIR (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="a01634.html#gae94f886040cc5bcf72d582845db5ad8a">  352</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTISR_CFGOK (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTISR_BYCT_Pos 20</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="a01634.html#gae9085e2eb0726b9b87c1e08ec2112cff">  354</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTISR_BYCT_Msk (0x7ffu &lt;&lt; UOTGHS_DEVEPTISR_BYCT_Pos) </span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_DEVEPTICR[10] : (UOTGHS Offset: 0x160) Device Endpoint Clear Register (n = 0) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="a01634.html#ga5fd2afbe3d8065068012caa668a763c9">  356</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTICR_TXINIC (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="a01634.html#ga5c5903b5e33b69b6f88826490ef82651">  357</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTICR_RXOUTIC (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="a01634.html#gaa58eb3fd4fc179a4facfad38286dba59">  358</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTICR_RXSTPIC (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="a01634.html#ga4dcad4acbe848278ddc246c94cfc8021">  359</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTICR_UNDERFIC (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="a01634.html#gaf71a8a4598804a848338854cd2a7866f">  360</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTICR_NAKOUTIC (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="a01634.html#gacc2457af22a2f18f44f5e8dc974cc7d0">  361</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTICR_HBISOINERRIC (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="a01634.html#ga93d9fe74abdd9e3c23b90921378ad1f5">  362</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTICR_NAKINIC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="a01634.html#ga3f048e95493fb15827465624f4990496">  363</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTICR_HBISOFLUSHIC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="a01634.html#ga5a3b9daa157a225f4ccff5bc2b8870e4">  364</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTICR_OVERFIC (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="a01634.html#ga20da25b81cd4d888e6edb6cfdd0eaf1e">  365</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTICR_STALLEDIC (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="a01634.html#gaec08fd21312cad8f9ee30631b87489be">  366</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTICR_CRCERRIC (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="a01634.html#gafcd7bebbd273b37f61ea95587db9ad80">  367</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTICR_SHORTPACKETC (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_DEVEPTIFR[10] : (UOTGHS Offset: 0x190) Device Endpoint Set Register (n = 0) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="a01634.html#ga29bce104735d66225ea2595802e7fe98">  369</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIFR_TXINIS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="a01634.html#gad489b9a06e78d94523cd205e75749277">  370</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIFR_RXOUTIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="a01634.html#ga34fa86bb2e276f6a8c04e31635a8e837">  371</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIFR_RXSTPIS (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="a01634.html#ga9bd9a9c9b90654b6385379ec812d4076">  372</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIFR_UNDERFIS (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="a01634.html#ga8b725792406506dfd933bfe670fa3554">  373</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIFR_NAKOUTIS (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="a01634.html#ga4435b49c1b24cde7eced3488cf35a324">  374</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIFR_HBISOINERRIS (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="a01634.html#ga3b078682ca647ea16e1f266fac7fb806">  375</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIFR_NAKINIS (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="a01634.html#ga32888ea91766b6e40735d69b8af92dcb">  376</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIFR_HBISOFLUSHIS (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="a01634.html#ga06c7f5ae5b3ad19f9840abd26ba62636">  377</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIFR_OVERFIS (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="a01634.html#ga8b8561b767bf087e9ee24c0a6f8a346f">  378</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIFR_STALLEDIS (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="a01634.html#ga7b38815c0e1ceba2477d6373cb3e4d87">  379</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIFR_CRCERRIS (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="a01634.html#ga0482f39b44ef692d3e1d97a2aa2b1e88">  380</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIFR_SHORTPACKETS (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="a01634.html#ga93cbda99349baf4f3979869fa229a12c">  381</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIFR_NBUSYBKS (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_DEVEPTIMR[10] : (UOTGHS Offset: 0x1C0) Device Endpoint Mask Register (n = 0) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="a01634.html#ga6e2b750449c7a47be0101c20b06da77d">  383</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIMR_TXINE (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="a01634.html#gae48df7c3eff7ec04d56e267c3e65af68">  384</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIMR_RXOUTE (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="a01634.html#gadb842033e9c79f95ec60e655da59b7e7">  385</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIMR_RXSTPE (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="a01634.html#gaa1f90e1e5730a4f33c3eb7948886d05e">  386</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIMR_UNDERFE (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="a01634.html#ga9edc0ef6a8e68a729006caee8a0be492">  387</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIMR_NAKOUTE (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="a01634.html#ga2f52a6bff732e675c59d660f43039d85">  388</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIMR_HBISOINERRE (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="a01634.html#gaf0fec5fce6752333acfc7a0962df5e7a">  389</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIMR_NAKINE (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="a01634.html#ga1d1ed1f0def579f544c5410767e7eea7">  390</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIMR_HBISOFLUSHE (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="a01634.html#gac01bc8cb4e1a5fd40bbfe43ce8157239">  391</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIMR_OVERFE (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="a01634.html#gabdf6fe6d3859b2765102a92e09d4f918">  392</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIMR_STALLEDE (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="a01634.html#ga034b0b9baf8071346ad9528086b6390f">  393</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIMR_CRCERRE (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="a01634.html#gafcd815a50b6082282b0480f205e6e8e2">  394</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIMR_SHORTPACKETE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="a01634.html#ga9326df7d5a062071d5831e22ab37983e">  395</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIMR_MDATAE (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="a01634.html#gab1b9cb7cc72910adfbcb8b13d1df15a3">  396</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIMR_DATAXE (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="a01634.html#gae1a43955ae84b596ff850db87bf81a75">  397</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIMR_ERRORTRANSE (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="a01634.html#ga26e527bf83515d3e716812e09d7f9b8f">  398</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIMR_NBUSYBKE (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="a01634.html#ga8c146981c739e8b4d70c7641b575db61">  399</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIMR_KILLBK (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="a01634.html#gaf33a016a26d77780b18ccd0962bda445">  400</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIMR_FIFOCON (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="a01634.html#ga7c21d8390b0662decf5006dd29573d14">  401</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIMR_EPDISHDMA (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="a01634.html#ga47c198faf16fc135e722b49c12d124a9">  402</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIMR_NYETDIS (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="a01634.html#ga1b80f73c3b45c0fc866a5dd903619a0f">  403</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIMR_RSTDT (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="a01634.html#ga0f302b93947b91a73228e328547e9f62">  404</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIMR_STALLRQ (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_DEVEPTIER[10] : (UOTGHS Offset: 0x1F0) Device Endpoint Enable Register (n = 0) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="a01634.html#ga4c546b84705ab3116c9ac72b1f942016">  406</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIER_TXINES (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="a01634.html#ga5840f86f82bbddf44179139a8b2f6f4b">  407</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIER_RXOUTES (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="a01634.html#ga99eace9181abe9820a4589455e3e55f0">  408</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIER_RXSTPES (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="a01634.html#ga186caf895ee90d666189be2008d02978">  409</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIER_UNDERFES (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="a01634.html#ga368de49554a7ae22842f37a47dfdab93">  410</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIER_NAKOUTES (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="a01634.html#gab58bf517f685d4b2358dc4a6753dc771">  411</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIER_HBISOINERRES (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="a01634.html#gabaf73e0050ddae1d26a6e2ad5ad7acf8">  412</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIER_NAKINES (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="a01634.html#ga3a567d1441dc183243a0c82e14accbe2">  413</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIER_HBISOFLUSHES (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="a01634.html#gae69e417dd887c902beaef65c5939ac44">  414</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIER_OVERFES (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="a01634.html#ga795a096f894b3ba8be4e32de55cc747e">  415</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIER_STALLEDES (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="a01634.html#ga2e01d229fe1bdeb94d715d5f40c6c820">  416</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIER_CRCERRES (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="a01634.html#ga2261e61fed4dae24bf8517d2ea52ff7f">  417</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIER_SHORTPACKETES (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="a01634.html#ga304784152e3c708983ace752825ec39b">  418</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIER_MDATAES (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="a01634.html#ga248a07d6422feed3041ac56f8d9e662e">  419</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIER_DATAXES (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="a01634.html#ga9c8488f6d58dded97444a472b7ca985b">  420</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIER_ERRORTRANSES (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="a01634.html#ga715f069d10dbe7d53e3d3903836d4b7c">  421</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIER_NBUSYBKES (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="a01634.html#ga853815ecb090a30b919b09a5f468d5f6">  422</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIER_KILLBKS (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="a01634.html#gadc6589cfd8205462163ea80d4e8bb94e">  423</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIER_EPDISHDMAS (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="a01634.html#ga0fcd555c126ba424272445b3d4826558">  424</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIER_NYETDISS (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="a01634.html#gaf9d878be2a689401ea9bcf0b3eeb4063">  425</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIER_RSTDTS (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="a01634.html#ga0bc4d823d20b46e190a588625a5a7ed9">  426</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIER_STALLRQS (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_DEVEPTIDR[10] : (UOTGHS Offset: 0x220) Device Endpoint Disable Register (n = 0) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="a01634.html#ga650a0c61484234a57cd7efa843c383e8">  428</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIDR_TXINEC (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="a01634.html#ga6f3b72351bf987d884c889c42a0f4133">  429</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIDR_RXOUTEC (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="a01634.html#ga233dcb5c6d0c76f9b61a382eef95452e">  430</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIDR_RXSTPEC (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="a01634.html#gaff31e4cee0761a7693aef2d2ea9abd4d">  431</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIDR_UNDERFEC (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="a01634.html#ga5b89c9d907a1ed687070907f74184fcf">  432</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIDR_NAKOUTEC (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="a01634.html#ga35bc826b527bf3d78ab3c4c50fb17988">  433</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIDR_HBISOINERREC (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="a01634.html#ga7645a86d7894b676de21603886aaec04">  434</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIDR_NAKINEC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="a01634.html#ga1f704d69c233bcdef805ec453bb7b547">  435</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIDR_HBISOFLUSHEC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="a01634.html#gaf0a926bd501b3e2862dfd1b5287bdb2f">  436</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIDR_OVERFEC (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="a01634.html#ga8dd783464eafebd6aa54274a9c9ab9c9">  437</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIDR_STALLEDEC (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="a01634.html#ga9c765514fa2079a66bcade7797199214">  438</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIDR_CRCERREC (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="a01634.html#gaac49281341e7f4552563258de0d9afc5">  439</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIDR_SHORTPACKETEC (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="a01634.html#ga35d4db62e75e3d4cdd35798cf58dbbf6">  440</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIDR_MDATEC (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="a01634.html#gadc08e924b64ba252bc7951ac02fe30b4">  441</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIDR_DATAXEC (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="a01634.html#ga3e312e41aa277bc2f85bb7bdb50b9f15">  442</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIDR_ERRORTRANSEC (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="a01634.html#gab74b25a105862b3481bcbc83e3ac2efa">  443</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIDR_NBUSYBKEC (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="a01634.html#ga041f8dd790c4fa237d2f811785bb1b89">  444</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIDR_FIFOCONC (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="a01634.html#ga5d56b73e19b95a41d19965275064b77a">  445</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIDR_EPDISHDMAC (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="a01634.html#ga28bd9bcfeb0a6013603af76f9dd03ac4">  446</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIDR_NYETDISC (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="a01634.html#ga85103578a0d83c07681b590ada392086">  447</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVEPTIDR_STALLRQC (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_DEVDMANXTDSC : (UOTGHS Offset: N/A) Device DMA Channel Next Descriptor Address Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define UOTGHS_DEVDMANXTDSC_NXT_DSC_ADD_Pos 0</span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="a01634.html#ga264209128ddc6aed0e857d490b86360d">  450</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVDMANXTDSC_NXT_DSC_ADD_Msk (0xffffffffu &lt;&lt; UOTGHS_DEVDMANXTDSC_NXT_DSC_ADD_Pos) </span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define UOTGHS_DEVDMANXTDSC_NXT_DSC_ADD(value) ((UOTGHS_DEVDMANXTDSC_NXT_DSC_ADD_Msk &amp; ((value) &lt;&lt; UOTGHS_DEVDMANXTDSC_NXT_DSC_ADD_Pos)))</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">/* -------- UOTGHS_DEVDMAADDRESS : (UOTGHS Offset: N/A) Device DMA Channel Address Register -------- */</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define UOTGHS_DEVDMAADDRESS_BUFF_ADD_Pos 0</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="a01634.html#gabcefc23e3cdff4352b7bde7641dcf335">  454</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVDMAADDRESS_BUFF_ADD_Msk (0xffffffffu &lt;&lt; UOTGHS_DEVDMAADDRESS_BUFF_ADD_Pos) </span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define UOTGHS_DEVDMAADDRESS_BUFF_ADD(value) ((UOTGHS_DEVDMAADDRESS_BUFF_ADD_Msk &amp; ((value) &lt;&lt; UOTGHS_DEVDMAADDRESS_BUFF_ADD_Pos)))</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">/* -------- UOTGHS_DEVDMACONTROL : (UOTGHS Offset: N/A) Device DMA Channel Control Register -------- */</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="a01634.html#gacfbe14809e9b634637562bebcaca49e7">  457</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVDMACONTROL_CHANN_ENB (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="a01634.html#ga75f017b2f3b90f698ce704562bcee695">  458</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVDMACONTROL_LDNXT_DSC (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="a01634.html#gaf7ea5b3c7fa867953277584e39e9a4f3">  459</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVDMACONTROL_END_TR_EN (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="a01634.html#ga82ad4d8e48e5d88d896f4883cac23b55">  460</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVDMACONTROL_END_B_EN (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="a01634.html#gad0f6d9020c461698ac1040c5ad887412">  461</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVDMACONTROL_END_TR_IT (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="a01634.html#gaf99752f5d61903a3275b2fd43bf5df92">  462</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVDMACONTROL_END_BUFFIT (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="a01634.html#ga2215336c17863a4943105fb930c958d9">  463</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVDMACONTROL_DESC_LD_IT (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="a01634.html#ga488331818b4547814f30d57316f89585">  464</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVDMACONTROL_BURST_LCK (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define UOTGHS_DEVDMACONTROL_BUFF_LENGTH_Pos 16</span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="a01634.html#ga24d2d85db9edc4d8ba2b944ee877eb81">  466</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVDMACONTROL_BUFF_LENGTH_Msk (0xffffu &lt;&lt; UOTGHS_DEVDMACONTROL_BUFF_LENGTH_Pos) </span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define UOTGHS_DEVDMACONTROL_BUFF_LENGTH(value) ((UOTGHS_DEVDMACONTROL_BUFF_LENGTH_Msk &amp; ((value) &lt;&lt; UOTGHS_DEVDMACONTROL_BUFF_LENGTH_Pos)))</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">/* -------- UOTGHS_DEVDMASTATUS : (UOTGHS Offset: N/A) Device DMA Channel Status Register -------- */</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="a01634.html#ga43e9d57d4fb9247f042e39e82d78964d">  469</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVDMASTATUS_CHANN_ENB (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="a01634.html#ga03c12f5eaed1e3cd9d6c6ff42d14d1c3">  470</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVDMASTATUS_CHANN_ACT (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="a01634.html#gae24be147df4ef4267bb71f8528470183">  471</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVDMASTATUS_END_TR_ST (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="a01634.html#ga371a85dcf71c9cfa7c06a94172595123">  472</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVDMASTATUS_END_BF_ST (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="a01634.html#ga31791414098ce194bfb1816a030465be">  473</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVDMASTATUS_DESC_LDST (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define UOTGHS_DEVDMASTATUS_BUFF_COUNT_Pos 16</span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="a01634.html#gadb96cd664429163f304e858022ce91c8">  475</a></span>&#160;<span class="preprocessor">#define UOTGHS_DEVDMASTATUS_BUFF_COUNT_Msk (0xffffu &lt;&lt; UOTGHS_DEVDMASTATUS_BUFF_COUNT_Pos) </span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define UOTGHS_DEVDMASTATUS_BUFF_COUNT(value) ((UOTGHS_DEVDMASTATUS_BUFF_COUNT_Msk &amp; ((value) &lt;&lt; UOTGHS_DEVDMASTATUS_BUFF_COUNT_Pos)))</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">/* -------- UOTGHS_HSTCTRL : (UOTGHS Offset: 0x0400) Host General Control Register -------- */</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="a01634.html#ga2920fb3e9050163ef3409c0913e0d595">  478</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTCTRL_SOFE (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="a01634.html#ga75c78491ba4817d80c1216c4e7b26548">  479</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTCTRL_RESET (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="a01634.html#gaa8997e3081908032670450c5a857b60d">  480</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTCTRL_RESUME (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define UOTGHS_HSTCTRL_SPDCONF_Pos 12</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="a01634.html#ga9206cdcb2d0322b96205374836031fbb">  482</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTCTRL_SPDCONF_Msk (0x3u &lt;&lt; UOTGHS_HSTCTRL_SPDCONF_Pos) </span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="a01634.html#ga0dbbed989db5285f4560d6b00c5ad4bc">  483</a></span>&#160;<span class="preprocessor">#define   UOTGHS_HSTCTRL_SPDCONF_NORMAL (0x0u &lt;&lt; 12) </span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="a01634.html#ga8e60dc1393b761679c0a9b4199000105">  484</a></span>&#160;<span class="preprocessor">#define   UOTGHS_HSTCTRL_SPDCONF_LOW_POWER (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="a01634.html#ga7ccdff39a296dcf20bd31190a32a3a51">  485</a></span>&#160;<span class="preprocessor">#define   UOTGHS_HSTCTRL_SPDCONF_HIGH_SPEED (0x2u &lt;&lt; 12) </span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="a01634.html#ga630a82c0ab31df590d886bc6d72c4a3d">  486</a></span>&#160;<span class="preprocessor">#define   UOTGHS_HSTCTRL_SPDCONF_FORCED_FS (0x3u &lt;&lt; 12) </span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_HSTISR : (UOTGHS Offset: 0x0404) Host Global Interrupt Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="a01634.html#gaa54aaac15205690105e39cb77d98a58e">  488</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTISR_DCONNI (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="a01634.html#ga7caa166425b939c4ab770382cc9fcf7d">  489</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTISR_DDISCI (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="a01634.html#ga2e0f1fc518e91381a3b2584c3a561489">  490</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTISR_RSTI (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="a01634.html#ga8f0f0c6137c963110ea376d8f8c595f5">  491</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTISR_RSMEDI (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="a01634.html#gad5e383f85c52bfa0c7e89d3c3584ce0f">  492</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTISR_RXRSMI (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="a01634.html#ga78c19229141657312ed39c8a0bba457a">  493</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTISR_HSOFI (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="a01634.html#gabb140adcfd3c977625c3ad0a2afbaaf1">  494</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTISR_HWUPI (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="a01634.html#ga202c0ee48d4004e0de8576dec6239415">  495</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTISR_PEP_0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="a01634.html#ga928c737377fb5084e95f9db5713f722f">  496</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTISR_PEP_1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="a01634.html#ga0cee62df58970aae1adfac08ba6f5c85">  497</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTISR_PEP_2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="a01634.html#ga1ab3b87f21d8be5f5daf55a7f4502ef6">  498</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTISR_PEP_3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="a01634.html#ga9623197a400db95c0f2e29a430e4a32e">  499</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTISR_PEP_4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="a01634.html#ga46bb219b67621668e759fad3c254e288">  500</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTISR_PEP_5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="a01634.html#gae97ce9396635fa350e4a8144a78d0d0e">  501</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTISR_PEP_6 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="a01634.html#ga04eaa11e89191fbeffd3dc44710f2dc1">  502</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTISR_PEP_7 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="a01634.html#gacd4391fd440c9c510d6d6bedc06efe5d">  503</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTISR_PEP_8 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="a01634.html#gaf66b793f272abda001d30d468da7dadf">  504</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTISR_PEP_9 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="a01634.html#gad6a6c9ee614bedac42f07ede477fa4da">  505</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTISR_DMA_1 (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="a01634.html#ga0cc84b4059203af9db564a194ab04d9c">  506</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTISR_DMA_2 (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="a01634.html#ga0b2796c39c7cdea53e646a13e03c319a">  507</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTISR_DMA_3 (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="a01634.html#gafa0472df87d9534463c54f81703f442b">  508</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTISR_DMA_4 (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="a01634.html#ga0288f90a45958600e8db61141e0d93d3">  509</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTISR_DMA_5 (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="a01634.html#ga03bc0123972ff8185dc40f9aa6df2b74">  510</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTISR_DMA_6 (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_HSTICR : (UOTGHS Offset: 0x0408) Host Global Interrupt Clear Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="a01634.html#ga3a094b0e7f641936c49dd7564f515b4a">  512</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTICR_DCONNIC (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="a01634.html#ga53a9b00f03cdfacfa7cff55e91b07d47">  513</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTICR_DDISCIC (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="a01634.html#ga348777c9d470be239affd8b75ba99362">  514</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTICR_RSTIC (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="a01634.html#ga633fde655b70b0bc3fb2f58b6fee3b08">  515</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTICR_RSMEDIC (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="a01634.html#ga77bfc5cd5c0b35222eb8b25175d97c4f">  516</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTICR_RXRSMIC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="a01634.html#ga9c1f64b0e648db269a16dfc522b7194e">  517</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTICR_HSOFIC (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="a01634.html#ga87bfe7c6de9775cad9b68aac97ace2b5">  518</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTICR_HWUPIC (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_HSTIFR : (UOTGHS Offset: 0x040C) Host Global Interrupt Set Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="a01634.html#ga3efe327bc77024806f02222cb17405a7">  520</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIFR_DCONNIS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="a01634.html#ga90aa338c34a04628493fcc19bc8bc818">  521</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIFR_DDISCIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="a01634.html#ga1f675a4a1a9c28145ac599d9de20de07">  522</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIFR_RSTIS (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="a01634.html#ga4cd9b485fff5410030f5c5f75e81d57c">  523</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIFR_RSMEDIS (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="a01634.html#ga66486751195679a290c82c537442c8dd">  524</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIFR_RXRSMIS (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="a01634.html#ga01d1588e2492a053ad70b4a941254693">  525</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIFR_HSOFIS (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="a01634.html#gaab7a8030262fc57cadda9c9462a26112">  526</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIFR_HWUPIS (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="a01634.html#ga7173a61df2867eadd2a86555cd8edb2a">  527</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIFR_DMA_1 (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="a01634.html#gaa9472fb92e3475e2352cd8feebb3fb0c">  528</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIFR_DMA_2 (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="a01634.html#gaa09e82e0b5c588f59f134d3869e519df">  529</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIFR_DMA_3 (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="a01634.html#ga45362041d4d13ea7a8e6d20cb76cbff2">  530</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIFR_DMA_4 (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="a01634.html#gabe5949b8101e85b38b2db869e3b74d52">  531</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIFR_DMA_5 (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="a01634.html#gaf525c74d4a3a3890c2de766dfc4db177">  532</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIFR_DMA_6 (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_HSTIMR : (UOTGHS Offset: 0x0410) Host Global Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="a01634.html#gaac98355f3c6224a9d672cbf69a9a541b">  534</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIMR_DCONNIE (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="a01634.html#ga9fcf66641fd8ed6c13205ed679316d37">  535</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIMR_DDISCIE (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="a01634.html#ga1f3cf82481deba5c12d2afdc45aa25af">  536</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIMR_RSTIE (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="a01634.html#gaabe8e3d68a72ba6c824b18e0f01e4650">  537</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIMR_RSMEDIE (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="a01634.html#gac00a6227b53d228cca4ad01f590186cb">  538</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIMR_RXRSMIE (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="a01634.html#gaf65c815c61a2623271484c88fd3f5d4f">  539</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIMR_HSOFIE (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="a01634.html#gad8a034d14d8c833fe9b6da934d8ca4e2">  540</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIMR_HWUPIE (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="a01634.html#ga26c6a252472ced10b581b6be4b58ea30">  541</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIMR_PEP_0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="a01634.html#gabf8b7c9b20d6a7d29c7a291730b51093">  542</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIMR_PEP_1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="a01634.html#ga7b1ab018a85fa4200e5366ff7f5bada5">  543</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIMR_PEP_2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="a01634.html#ga4a86c34d302b1cc255af5eac556fd8f1">  544</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIMR_PEP_3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="a01634.html#gaa79ee1e6c8bbdedd2616683f70782f4b">  545</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIMR_PEP_4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="a01634.html#ga6bf43c81e4d507d985990689110df50d">  546</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIMR_PEP_5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="a01634.html#ga0c50e6b6053b6ebaf0ea13f729b78d02">  547</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIMR_PEP_6 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="a01634.html#ga0fcadaee0c6daf1d8a6e9c447426cd71">  548</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIMR_PEP_7 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="a01634.html#gae778c9ce7231d7551937bcc60b0908d7">  549</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIMR_PEP_8 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="a01634.html#gab97c9eb8848d7e2d08caec5830d40542">  550</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIMR_PEP_9 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="a01634.html#ga818a2106a64f043ef12227b22f1bf242">  551</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIMR_DMA_1 (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="a01634.html#ga5ab0601157e122d151fe439348d6c123">  552</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIMR_DMA_2 (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="a01634.html#gaaf179e077bf9be4535c610c6af6b5502">  553</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIMR_DMA_3 (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="a01634.html#ga913ff649f5c555780fe2815a63f612e9">  554</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIMR_DMA_4 (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="a01634.html#ga76180cb8e5fda9b61fb4d18e219f80db">  555</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIMR_DMA_5 (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="a01634.html#ga53604db2eda079a30427f4492ddff8db">  556</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIMR_DMA_6 (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_HSTIDR : (UOTGHS Offset: 0x0414) Host Global Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="a01634.html#gab1102b1592267c1e38be9b01482f3d7a">  558</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIDR_DCONNIEC (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="a01634.html#ga65c9aafb29edd2d092dc7d891e5efed8">  559</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIDR_DDISCIEC (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="a01634.html#ga455f20f6df5445546ca14d15aa2a6fec">  560</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIDR_RSTIEC (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="a01634.html#gac3ea77b2fc27d8c2742020749d1c7297">  561</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIDR_RSMEDIEC (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="a01634.html#gae65b461425ac443f4255504bfa625625">  562</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIDR_RXRSMIEC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="a01634.html#ga012e7a0edc33fc09d6babd18eeff9360">  563</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIDR_HSOFIEC (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="a01634.html#ga16b64f0774c8da71298387aa7bfe4fe7">  564</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIDR_HWUPIEC (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="a01634.html#ga6b95c60c40140bd03bd3ee3560b38942">  565</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIDR_PEP_0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="a01634.html#ga18e8161efc9855a32d5579433075e3d2">  566</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIDR_PEP_1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="a01634.html#ga6577bb92d73c209c9a48e2313d7947ec">  567</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIDR_PEP_2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="a01634.html#ga0626fb700026dc63b9c307026f92c402">  568</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIDR_PEP_3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="a01634.html#gab5c8a389f6b18e55de2fd2337dbbc1d3">  569</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIDR_PEP_4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="a01634.html#ga309cac45ed75066fe21c6f3aff36ad32">  570</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIDR_PEP_5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="a01634.html#ga6831aa19b884f5c9a62970ca0ffd06ad">  571</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIDR_PEP_6 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="a01634.html#gaa975fab79146fd2d83e710bfe7d43321">  572</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIDR_PEP_7 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="a01634.html#gab53f0c2874efe0a8f2b744b17526dfa8">  573</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIDR_PEP_8 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="a01634.html#ga2d8093919ce5cf9a98cfbebc00fdbc07">  574</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIDR_PEP_9 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="a01634.html#gad16a47e0ef6420b71df4dae0db6a159b">  575</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIDR_DMA_1 (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="a01634.html#gac564fd375293bb17982bbe12ba5e8494">  576</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIDR_DMA_2 (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="a01634.html#gaa757a0a97ccf7a99a507aed509b71855">  577</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIDR_DMA_3 (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="a01634.html#gad9aff8cabe4c53f54848ef7e3c65fc78">  578</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIDR_DMA_4 (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="a01634.html#ga30fb5d65de012b484f1e518ab86fa4d9">  579</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIDR_DMA_5 (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="a01634.html#gaa1ea9cc4c5887ea934d55aebd1b21f47">  580</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIDR_DMA_6 (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_HSTIER : (UOTGHS Offset: 0x0418) Host Global Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="a01634.html#ga0998d9757e298c43e8032da92ff027dd">  582</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIER_DCONNIES (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="a01634.html#ga58a2de3a75d2722bf27816bf57a51e12">  583</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIER_DDISCIES (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="a01634.html#gacfd4623c6244956ccb41abedce844e43">  584</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIER_RSTIES (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="a01634.html#gaf4e1adefd4ccba751642977f677342bb">  585</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIER_RSMEDIES (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="a01634.html#ga256a4b124b0d4f74e3ddc61586c71ac9">  586</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIER_RXRSMIES (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="a01634.html#gaa77c061cde6a12ee29f4cd59a316acb3">  587</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIER_HSOFIES (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="a01634.html#gae2e9bf02f22a7c8298e3d98ad5cf4fee">  588</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIER_HWUPIES (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="a01634.html#ga205dee8cb381eaec17ccf2c7b7708fab">  589</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIER_PEP_0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="a01634.html#ga78f25faac02d2277a1a118c503d10fbc">  590</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIER_PEP_1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="a01634.html#ga1bbf58bf8224a7f38d0db50bedb75b1a">  591</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIER_PEP_2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="a01634.html#ga968443688354118c5f0e23a2abdb203d">  592</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIER_PEP_3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="a01634.html#gaec633cf93bc9455df3af98923fb79909">  593</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIER_PEP_4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="a01634.html#gad33893fe4cb5b017308db9ceb21544be">  594</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIER_PEP_5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="a01634.html#gae68a73908dc1414374cea97ddd460d16">  595</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIER_PEP_6 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="a01634.html#ga002663d9bcecca2f842c87b16b6ebdb9">  596</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIER_PEP_7 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="a01634.html#ga1f3bac2ad49fa440cda64003f12b90c5">  597</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIER_PEP_8 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="a01634.html#gaee93697410b5a242d79d86a61c78a327">  598</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIER_PEP_9 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="a01634.html#gaca8d9f354566596c031237ebb7cd6eef">  599</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIER_DMA_1 (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="a01634.html#gaad0216f70f3883f29bd984deedd28b15">  600</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIER_DMA_2 (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="a01634.html#gaf4b4d2ef112d0ac9bf7db25bcdb0de15">  601</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIER_DMA_3 (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="a01634.html#gaba248e08b175c876f57621c993d7655e">  602</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIER_DMA_4 (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="a01634.html#ga6d4b3f01840e01a162e5b0e6339dcfc6">  603</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIER_DMA_5 (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="a01634.html#ga89a96357eb4e3c4244efcb5dfa60908c">  604</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTIER_DMA_6 (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_HSTPIP : (UOTGHS Offset: 0x0041C) Host Pipe Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="a01634.html#gacad5c62f872e58cb665d425d2ba8cff9">  606</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIP_PEN0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="a01634.html#ga021e1f5a5e19e7798d53ccb9ab1f8994">  607</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIP_PEN1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="a01634.html#ga7277de1d3a90da08f554b3f2388366f1">  608</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIP_PEN2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="a01634.html#ga103f6a2b8b024da83a99c4c807191134">  609</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIP_PEN3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="a01634.html#ga6dae744104ce22f27853fb49c1244994">  610</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIP_PEN4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="a01634.html#gaad0f9bae70d89f321ab0c976313886ab">  611</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIP_PEN5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="a01634.html#gaf823d25da8aaac9de8d38908526d1faf">  612</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIP_PEN6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="a01634.html#ga76cf43f2e2866599abfcaa2316cbb7dd">  613</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIP_PEN7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="a01634.html#gaf33a59069f075de031cc4e39e62303ef">  614</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIP_PEN8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="a01634.html#gab175cd92a2fd84615eeb31154524d93b">  615</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIP_PRST0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="a01634.html#ga4dc76317a795da6f94faea5bfb1e4041">  616</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIP_PRST1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="a01634.html#gaaaae085c245280d31ab42ab351c70845">  617</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIP_PRST2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="a01634.html#ga9d043a9c2ea97df45fad4dfe9759afbb">  618</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIP_PRST3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="a01634.html#ga343dfc258ff27cc04d3376e2b5de85ed">  619</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIP_PRST4 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="a01634.html#ga9adeb72d0a3249774a80b7fd543c09ae">  620</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIP_PRST5 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="a01634.html#gac40a8c58541b1d748aaed3a88cb48cf6">  621</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIP_PRST6 (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="a01634.html#ga30e8552db280b5910f16721d70050874">  622</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIP_PRST7 (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="a01634.html#gaf42f736d393f5460e64a8aad39df4907">  623</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIP_PRST8 (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_HSTFNUM : (UOTGHS Offset: 0x0420) Host Frame Number Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define UOTGHS_HSTFNUM_MFNUM_Pos 0</span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="a01634.html#gad92f6013771071482937a77d8399f9aa">  626</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTFNUM_MFNUM_Msk (0x7u &lt;&lt; UOTGHS_HSTFNUM_MFNUM_Pos) </span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define UOTGHS_HSTFNUM_MFNUM(value) ((UOTGHS_HSTFNUM_MFNUM_Msk &amp; ((value) &lt;&lt; UOTGHS_HSTFNUM_MFNUM_Pos)))</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define UOTGHS_HSTFNUM_FNUM_Pos 3</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="a01634.html#gac5e7302c1651f36233f51f2acc55f77f">  629</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTFNUM_FNUM_Msk (0x7ffu &lt;&lt; UOTGHS_HSTFNUM_FNUM_Pos) </span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define UOTGHS_HSTFNUM_FNUM(value) ((UOTGHS_HSTFNUM_FNUM_Msk &amp; ((value) &lt;&lt; UOTGHS_HSTFNUM_FNUM_Pos)))</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define UOTGHS_HSTFNUM_FLENHIGH_Pos 16</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="a01634.html#ga0b051004cccc73d68ea293b0a79890e0">  632</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTFNUM_FLENHIGH_Msk (0xffu &lt;&lt; UOTGHS_HSTFNUM_FLENHIGH_Pos) </span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#define UOTGHS_HSTFNUM_FLENHIGH(value) ((UOTGHS_HSTFNUM_FLENHIGH_Msk &amp; ((value) &lt;&lt; UOTGHS_HSTFNUM_FLENHIGH_Pos)))</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">/* -------- UOTGHS_HSTADDR1 : (UOTGHS Offset: 0x0424) Host Address 1 Register -------- */</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define UOTGHS_HSTADDR1_HSTADDRP0_Pos 0</span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="a01634.html#gaad85b7d5b0b77d2ebb01a67596f4aee2">  636</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTADDR1_HSTADDRP0_Msk (0x7fu &lt;&lt; UOTGHS_HSTADDR1_HSTADDRP0_Pos) </span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define UOTGHS_HSTADDR1_HSTADDRP0(value) ((UOTGHS_HSTADDR1_HSTADDRP0_Msk &amp; ((value) &lt;&lt; UOTGHS_HSTADDR1_HSTADDRP0_Pos)))</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define UOTGHS_HSTADDR1_HSTADDRP1_Pos 8</span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="a01634.html#gad5a19429d0170de3af93bf3ec503ba05">  639</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTADDR1_HSTADDRP1_Msk (0x7fu &lt;&lt; UOTGHS_HSTADDR1_HSTADDRP1_Pos) </span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define UOTGHS_HSTADDR1_HSTADDRP1(value) ((UOTGHS_HSTADDR1_HSTADDRP1_Msk &amp; ((value) &lt;&lt; UOTGHS_HSTADDR1_HSTADDRP1_Pos)))</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define UOTGHS_HSTADDR1_HSTADDRP2_Pos 16</span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="a01634.html#ga9f398f21c17946ca24ee6a2f91832881">  642</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTADDR1_HSTADDRP2_Msk (0x7fu &lt;&lt; UOTGHS_HSTADDR1_HSTADDRP2_Pos) </span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define UOTGHS_HSTADDR1_HSTADDRP2(value) ((UOTGHS_HSTADDR1_HSTADDRP2_Msk &amp; ((value) &lt;&lt; UOTGHS_HSTADDR1_HSTADDRP2_Pos)))</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define UOTGHS_HSTADDR1_HSTADDRP3_Pos 24</span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="a01634.html#ga6e8dab52fc471d13d08b91b8ae6b0011">  645</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTADDR1_HSTADDRP3_Msk (0x7fu &lt;&lt; UOTGHS_HSTADDR1_HSTADDRP3_Pos) </span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define UOTGHS_HSTADDR1_HSTADDRP3(value) ((UOTGHS_HSTADDR1_HSTADDRP3_Msk &amp; ((value) &lt;&lt; UOTGHS_HSTADDR1_HSTADDRP3_Pos)))</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">/* -------- UOTGHS_HSTADDR2 : (UOTGHS Offset: 0x0428) Host Address 2 Register -------- */</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define UOTGHS_HSTADDR2_HSTADDRP4_Pos 0</span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="a01634.html#ga63d32378815b0bd0845f4c30cc2a097c">  649</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTADDR2_HSTADDRP4_Msk (0x7fu &lt;&lt; UOTGHS_HSTADDR2_HSTADDRP4_Pos) </span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define UOTGHS_HSTADDR2_HSTADDRP4(value) ((UOTGHS_HSTADDR2_HSTADDRP4_Msk &amp; ((value) &lt;&lt; UOTGHS_HSTADDR2_HSTADDRP4_Pos)))</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define UOTGHS_HSTADDR2_HSTADDRP5_Pos 8</span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="a01634.html#gaf3f394129dc24ef9bb54692a11924bc9">  652</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTADDR2_HSTADDRP5_Msk (0x7fu &lt;&lt; UOTGHS_HSTADDR2_HSTADDRP5_Pos) </span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define UOTGHS_HSTADDR2_HSTADDRP5(value) ((UOTGHS_HSTADDR2_HSTADDRP5_Msk &amp; ((value) &lt;&lt; UOTGHS_HSTADDR2_HSTADDRP5_Pos)))</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define UOTGHS_HSTADDR2_HSTADDRP6_Pos 16</span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="a01634.html#gac97f9996e4af4a74e101261d861c9339">  655</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTADDR2_HSTADDRP6_Msk (0x7fu &lt;&lt; UOTGHS_HSTADDR2_HSTADDRP6_Pos) </span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define UOTGHS_HSTADDR2_HSTADDRP6(value) ((UOTGHS_HSTADDR2_HSTADDRP6_Msk &amp; ((value) &lt;&lt; UOTGHS_HSTADDR2_HSTADDRP6_Pos)))</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define UOTGHS_HSTADDR2_HSTADDRP7_Pos 24</span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="a01634.html#gadbcd82ab30b91c36bd3b77bb935ac153">  658</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTADDR2_HSTADDRP7_Msk (0x7fu &lt;&lt; UOTGHS_HSTADDR2_HSTADDRP7_Pos) </span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define UOTGHS_HSTADDR2_HSTADDRP7(value) ((UOTGHS_HSTADDR2_HSTADDRP7_Msk &amp; ((value) &lt;&lt; UOTGHS_HSTADDR2_HSTADDRP7_Pos)))</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment">/* -------- UOTGHS_HSTADDR3 : (UOTGHS Offset: 0x042C) Host Address 3 Register -------- */</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define UOTGHS_HSTADDR3_HSTADDRP8_Pos 0</span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="a01634.html#ga837cb5e1e2ec191647d0eaaeb7769c1f">  662</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTADDR3_HSTADDRP8_Msk (0x7fu &lt;&lt; UOTGHS_HSTADDR3_HSTADDRP8_Pos) </span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define UOTGHS_HSTADDR3_HSTADDRP8(value) ((UOTGHS_HSTADDR3_HSTADDRP8_Msk &amp; ((value) &lt;&lt; UOTGHS_HSTADDR3_HSTADDRP8_Pos)))</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define UOTGHS_HSTADDR3_HSTADDRP9_Pos 8</span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="a01634.html#gaed12ce74e0eed155d5fdb6f2cedfebfe">  665</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTADDR3_HSTADDRP9_Msk (0x7fu &lt;&lt; UOTGHS_HSTADDR3_HSTADDRP9_Pos) </span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define UOTGHS_HSTADDR3_HSTADDRP9(value) ((UOTGHS_HSTADDR3_HSTADDRP9_Msk &amp; ((value) &lt;&lt; UOTGHS_HSTADDR3_HSTADDRP9_Pos)))</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">/* -------- UOTGHS_HSTPIPCFG[10] : (UOTGHS Offset: 0x500) Host Pipe Configuration Register (n = 0) -------- */</span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="a01634.html#gaf76df647c0e498d2560ec8120ef75372">  668</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPCFG_ALLOC (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPCFG_PBK_Pos 2</span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="a01634.html#ga7eeb80901fcbda7f2225adae6e8a0c90">  670</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPCFG_PBK_Msk (0x3u &lt;&lt; UOTGHS_HSTPIPCFG_PBK_Pos) </span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="a01634.html#gae09cca3fff398cc3aa747c641f833789">  671</a></span>&#160;<span class="preprocessor">#define   UOTGHS_HSTPIPCFG_PBK_1_BANK (0x0u &lt;&lt; 2) </span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="a01634.html#gace69e03667308995207228b0f32e06c8">  672</a></span>&#160;<span class="preprocessor">#define   UOTGHS_HSTPIPCFG_PBK_2_BANK (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="a01634.html#ga75ec312f5eb01b90f10c8dbc4447c03c">  673</a></span>&#160;<span class="preprocessor">#define   UOTGHS_HSTPIPCFG_PBK_3_BANK (0x2u &lt;&lt; 2) </span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPCFG_PSIZE_Pos 4</span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="a01634.html#ga6706ab97fa8860364f485b40dbea74f4">  675</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPCFG_PSIZE_Msk (0x7u &lt;&lt; UOTGHS_HSTPIPCFG_PSIZE_Pos) </span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="a01634.html#ga5ca46b8d501ad0a4e68953f4d647f0a0">  676</a></span>&#160;<span class="preprocessor">#define   UOTGHS_HSTPIPCFG_PSIZE_8_BYTE (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="a01634.html#ga0321d9cfd168019510df17494ce7ebbc">  677</a></span>&#160;<span class="preprocessor">#define   UOTGHS_HSTPIPCFG_PSIZE_16_BYTE (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="a01634.html#gadc70d73d8c51bceeaac55648c23315b2">  678</a></span>&#160;<span class="preprocessor">#define   UOTGHS_HSTPIPCFG_PSIZE_32_BYTE (0x2u &lt;&lt; 4) </span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="a01634.html#gae3e73a7441c3f2e4b626c00e9d0bcbcb">  679</a></span>&#160;<span class="preprocessor">#define   UOTGHS_HSTPIPCFG_PSIZE_64_BYTE (0x3u &lt;&lt; 4) </span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="a01634.html#ga603f96cea1c5aacb979243538d375af3">  680</a></span>&#160;<span class="preprocessor">#define   UOTGHS_HSTPIPCFG_PSIZE_128_BYTE (0x4u &lt;&lt; 4) </span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="a01634.html#ga5a574377cc418f24b45052a96cb2a50a">  681</a></span>&#160;<span class="preprocessor">#define   UOTGHS_HSTPIPCFG_PSIZE_256_BYTE (0x5u &lt;&lt; 4) </span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="a01634.html#gab86b30c29d1334991029ca0b6cbc733a">  682</a></span>&#160;<span class="preprocessor">#define   UOTGHS_HSTPIPCFG_PSIZE_512_BYTE (0x6u &lt;&lt; 4) </span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="a01634.html#gaec898ae419d772c3e0515175c3d8e158">  683</a></span>&#160;<span class="preprocessor">#define   UOTGHS_HSTPIPCFG_PSIZE_1024_BYTE (0x7u &lt;&lt; 4) </span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPCFG_PTOKEN_Pos 8</span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="a01634.html#ga8941b386e052017c30be7f2b550bb74d">  685</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPCFG_PTOKEN_Msk (0x3u &lt;&lt; UOTGHS_HSTPIPCFG_PTOKEN_Pos) </span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="a01634.html#gad8f116646ca0434988b484f629f0da00">  686</a></span>&#160;<span class="preprocessor">#define   UOTGHS_HSTPIPCFG_PTOKEN_SETUP (0x0u &lt;&lt; 8) </span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="a01634.html#ga9985331ebb140f21e83a7a89074aae29">  687</a></span>&#160;<span class="preprocessor">#define   UOTGHS_HSTPIPCFG_PTOKEN_IN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="a01634.html#ga6ed286beb2086f2483aa9dce65d6014e">  688</a></span>&#160;<span class="preprocessor">#define   UOTGHS_HSTPIPCFG_PTOKEN_OUT (0x2u &lt;&lt; 8) </span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="a01634.html#gaea9bcb39b000dd0601214a55e1c600a0">  689</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPCFG_AUTOSW (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPCFG_PTYPE_Pos 12</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="a01634.html#ga591a02bdb0c4acee93a192f22d181b97">  691</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPCFG_PTYPE_Msk (0x3u &lt;&lt; UOTGHS_HSTPIPCFG_PTYPE_Pos) </span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="a01634.html#gae867af26bb47d738bc0f958e9125f2ca">  692</a></span>&#160;<span class="preprocessor">#define   UOTGHS_HSTPIPCFG_PTYPE_CTRL (0x0u &lt;&lt; 12) </span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="a01634.html#gaf2179ce28fc5b762591c96c347dfc749">  693</a></span>&#160;<span class="preprocessor">#define   UOTGHS_HSTPIPCFG_PTYPE_ISO (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="a01634.html#ga212533a89eb98a6afbda183553659f62">  694</a></span>&#160;<span class="preprocessor">#define   UOTGHS_HSTPIPCFG_PTYPE_BLK (0x2u &lt;&lt; 12) </span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="a01634.html#ga51760a98d30f95c90d67edb6963389fb">  695</a></span>&#160;<span class="preprocessor">#define   UOTGHS_HSTPIPCFG_PTYPE_INTRPT (0x3u &lt;&lt; 12) </span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPCFG_PEPNUM_Pos 16</span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="a01634.html#gadf3922949849df74e8ee32c2773cc77e">  697</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPCFG_PEPNUM_Msk (0xfu &lt;&lt; UOTGHS_HSTPIPCFG_PEPNUM_Pos) </span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPCFG_PEPNUM(value) ((UOTGHS_HSTPIPCFG_PEPNUM_Msk &amp; ((value) &lt;&lt; UOTGHS_HSTPIPCFG_PEPNUM_Pos)))</span></div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="a01634.html#gabe100dfaf7dd06700039b72b08be1cd5">  699</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPCFG_PINGEN (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPCFG_INTFRQ_Pos 24</span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="a01634.html#gaf00ba489717137678e17c4aedeece047">  701</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPCFG_INTFRQ_Msk (0xffu &lt;&lt; UOTGHS_HSTPIPCFG_INTFRQ_Pos) </span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPCFG_INTFRQ(value) ((UOTGHS_HSTPIPCFG_INTFRQ_Msk &amp; ((value) &lt;&lt; UOTGHS_HSTPIPCFG_INTFRQ_Pos)))</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPCFG_BINTERVAL_Pos 24</span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="a01634.html#gadeb65b5b17a09e352ee0d5bbbd9957a3">  704</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPCFG_BINTERVAL_Msk (0xffu &lt;&lt; UOTGHS_HSTPIPCFG_BINTERVAL_Pos) </span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPCFG_BINTERVAL(value) ((UOTGHS_HSTPIPCFG_BINTERVAL_Msk &amp; ((value) &lt;&lt; UOTGHS_HSTPIPCFG_BINTERVAL_Pos)))</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">/* -------- UOTGHS_HSTPIPISR[10] : (UOTGHS Offset: 0x530) Host Pipe Status Register (n = 0) -------- */</span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="a01634.html#ga1a7aacc6b91650256ab2d8867007d1c9">  707</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPISR_RXINI (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="a01634.html#ga65db83c381851b4b672f2c34763c9621">  708</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPISR_TXOUTI (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="a01634.html#ga4a53cde4845ce4d5a46068cfa75e5322">  709</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPISR_TXSTPI (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="a01634.html#gacb8c19f4968ab1011341a0a78ac70a02">  710</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPISR_UNDERFI (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="a01634.html#gad78887a79bb48056cab980e6584a87d5">  711</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPISR_PERRI (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="a01634.html#ga372bcec41ac3e9e91a741250850c54c9">  712</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPISR_NAKEDI (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="a01634.html#ga13c9fe656f1f6d53fc18210585303350">  713</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPISR_OVERFI (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="a01634.html#ga38e2ad6f35419940460d0e6658f9736b">  714</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPISR_RXSTALLDI (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="a01634.html#gacf8572bfd57b40ef134784f50d8d8cbf">  715</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPISR_CRCERRI (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="a01634.html#ga9a7cf402f8b01245415f3b80785a36dd">  716</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPISR_SHORTPACKETI (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPISR_DTSEQ_Pos 8</span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="a01634.html#ga598847b205a3cf72049c42a2d4133273">  718</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPISR_DTSEQ_Msk (0x3u &lt;&lt; UOTGHS_HSTPIPISR_DTSEQ_Pos) </span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="a01634.html#gac06f2306dcf2f70ca9cde2ad8779b6df">  719</a></span>&#160;<span class="preprocessor">#define   UOTGHS_HSTPIPISR_DTSEQ_DATA0 (0x0u &lt;&lt; 8) </span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="a01634.html#gad3c9572d1e355df7c26ad7a24f39dcaf">  720</a></span>&#160;<span class="preprocessor">#define   UOTGHS_HSTPIPISR_DTSEQ_DATA1 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPISR_NBUSYBK_Pos 12</span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="a01634.html#gae4542a27445ae8660bace1c973257eef">  722</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPISR_NBUSYBK_Msk (0x3u &lt;&lt; UOTGHS_HSTPIPISR_NBUSYBK_Pos) </span></div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="a01634.html#ga2ac72827ec8b7a895f958adb9492c883">  723</a></span>&#160;<span class="preprocessor">#define   UOTGHS_HSTPIPISR_NBUSYBK_0_BUSY (0x0u &lt;&lt; 12) </span></div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="a01634.html#ga1a92565404dce2d6d8916e6c10fa1300">  724</a></span>&#160;<span class="preprocessor">#define   UOTGHS_HSTPIPISR_NBUSYBK_1_BUSY (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="a01634.html#gac04e8926b506769d785a308fcaa0a674">  725</a></span>&#160;<span class="preprocessor">#define   UOTGHS_HSTPIPISR_NBUSYBK_2_BUSY (0x2u &lt;&lt; 12) </span></div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="a01634.html#gacf2cb5734d5d8125108df094662cebea">  726</a></span>&#160;<span class="preprocessor">#define   UOTGHS_HSTPIPISR_NBUSYBK_3_BUSY (0x3u &lt;&lt; 12) </span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPISR_CURRBK_Pos 14</span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="a01634.html#ga3314e35647b1e0bd7f088bc26a991dbc">  728</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPISR_CURRBK_Msk (0x3u &lt;&lt; UOTGHS_HSTPIPISR_CURRBK_Pos) </span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="a01634.html#ga0ba2dcfc4a2e5371121785c7de2d0e8c">  729</a></span>&#160;<span class="preprocessor">#define   UOTGHS_HSTPIPISR_CURRBK_BANK0 (0x0u &lt;&lt; 14) </span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="a01634.html#ga251bb141daaf5fd1f0c8773678861abb">  730</a></span>&#160;<span class="preprocessor">#define   UOTGHS_HSTPIPISR_CURRBK_BANK1 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="a01634.html#ga607ae38e6be2f631e93756ee20fa8608">  731</a></span>&#160;<span class="preprocessor">#define   UOTGHS_HSTPIPISR_CURRBK_BANK2 (0x2u &lt;&lt; 14) </span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="a01634.html#ga5db76ecd8011468b7f0e4d006f1e85e7">  732</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPISR_RWALL (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="a01634.html#gad3ee30850288188ac282a1cc9d153f1a">  733</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPISR_CFGOK (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPISR_PBYCT_Pos 20</span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="a01634.html#ga29c15afb2431cd3bcc9a1bf45c6bbdac">  735</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPISR_PBYCT_Msk (0x7ffu &lt;&lt; UOTGHS_HSTPIPISR_PBYCT_Pos) </span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_HSTPIPICR[10] : (UOTGHS Offset: 0x560) Host Pipe Clear Register (n = 0) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="a01634.html#ga2f8ed3270eae21918278ce1ecbd107d0">  737</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPICR_RXINIC (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="a01634.html#ga8dabc3a018c08ddc7b6b7ce0e75f867e">  738</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPICR_TXOUTIC (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="a01634.html#gadbb5fbf90e222fb3a088472badc1ce22">  739</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPICR_TXSTPIC (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="a01634.html#ga4787980cfcdbc67fa7ec5c12cc15b60c">  740</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPICR_UNDERFIC (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="a01634.html#gaf30d73349f93198503df879def23ca22">  741</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPICR_NAKEDIC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="a01634.html#ga49b70384297653919fd7393c231755c9">  742</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPICR_OVERFIC (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="a01634.html#gad12a76c028275e1d8d2b8c2de0d06812">  743</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPICR_RXSTALLDIC (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="a01634.html#gadb540681c7d1563152ad6451bd9165be">  744</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPICR_CRCERRIC (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="a01634.html#ga8d86d441f3c9d494bd0b9e859a0760e7">  745</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPICR_SHORTPACKETIC (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_HSTPIPIFR[10] : (UOTGHS Offset: 0x590) Host Pipe Set Register (n = 0) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="a01634.html#ga7f20326195a3eebee4981c73c12d6725">  747</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIFR_RXINIS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="a01634.html#gaf6206da82f274de933dbb7bea08b4d8b">  748</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIFR_TXOUTIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="a01634.html#ga3ccd4628d2fa87761bfa988894c90919">  749</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIFR_TXSTPIS (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="a01634.html#ga7e81e1620e16a8186c0f1ad761d58331">  750</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIFR_UNDERFIS (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="a01634.html#ga73fd9d13bcb4eb3567c843200b3f025a">  751</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIFR_PERRIS (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="a01634.html#gaffb2cfc4348aaeadd3df0d061931e620">  752</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIFR_NAKEDIS (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="a01634.html#ga38507096a267b40f97ef95a22cde9c16">  753</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIFR_OVERFIS (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="a01634.html#gaf84c80fe914ae4f8bfdf773021c08549">  754</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIFR_RXSTALLDIS (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="a01634.html#ga797012f6aaee460f34a7539167a0d60d">  755</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIFR_CRCERRIS (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="a01634.html#ga486ab065c353064cdca7b0962ca23575">  756</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIFR_SHORTPACKETIS (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="a01634.html#ga66f5b87bd9e744a6ac734bf33447474c">  757</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIFR_NBUSYBKS (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_HSTPIPIMR[10] : (UOTGHS Offset: 0x5C0) Host Pipe Mask Register (n = 0) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="a01634.html#gac88b7ad28f7e8a77c1f96a2de3e35910">  759</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIMR_RXINE (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="a01634.html#ga0022d70c772bf02e4ec438387a12d431">  760</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIMR_TXOUTE (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="a01634.html#gae5c11537fbeb53871d68d10b237421ea">  761</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIMR_TXSTPE (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="a01634.html#ga219fb83ac5d9d8ede338185854cded87">  762</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIMR_UNDERFIE (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="a01634.html#ga4a69579c03e0eb259ae29cca11a4d390">  763</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIMR_PERRE (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="a01634.html#gadea056ea4700eb4748aa6ffdeb80503a">  764</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIMR_NAKEDE (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="a01634.html#ga7625f18eb48344a184fb5f596ebe6722">  765</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIMR_OVERFIE (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="a01634.html#ga81919871085da013d1e2de6274db3162">  766</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIMR_RXSTALLDE (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="a01634.html#ga644ca8b2ac18207b30c8844fc5e9d64f">  767</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIMR_CRCERRE (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="a01634.html#ga74a3213ba1ab1425810d52d8f1c0635f">  768</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIMR_SHORTPACKETIE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="a01634.html#ga35d3e4294c2a82e0d7bb0821f9ea80bb">  769</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIMR_NBUSYBKE (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="a01634.html#gaf8a370448b29b14b3ff9c81f5c9032b0">  770</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIMR_FIFOCON (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="a01634.html#ga1ef7bc62d09cfacd087e472c59e194b7">  771</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIMR_PDISHDMA (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="a01634.html#ga96efb95c6edf9c8786d077f9dcdb4b9d">  772</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIMR_PFREEZE (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="a01634.html#ga548eca7d6e4e7bd890805f053536416b">  773</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIMR_RSTDT (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_HSTPIPIER[10] : (UOTGHS Offset: 0x5F0) Host Pipe Enable Register (n = 0) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="a01634.html#ga5b1a42d8e98d1e3525ae33764b6d8b9b">  775</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIER_RXINES (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="a01634.html#ga50d82bd3b7977be66405f1f24277bdba">  776</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIER_TXOUTES (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="a01634.html#ga0f577483b2c72a4842f70951d2c121f4">  777</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIER_TXSTPES (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="a01634.html#gaaafa4a067c482d171d6bb358d6a905d9">  778</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIER_UNDERFIES (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="a01634.html#ga399650f80e7e39db25fa762534128b56">  779</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIER_PERRES (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="a01634.html#gab7ac28ba95d5fbd498e24df595df1057">  780</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIER_NAKEDES (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="a01634.html#ga41c6aecc3564c245e8febd52c7ddd1aa">  781</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIER_OVERFIES (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="a01634.html#gaade54487c29fbe1acd461b7a89ce7bcb">  782</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIER_RXSTALLDES (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="a01634.html#ga4873aa94f85a681e275702093b456761">  783</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIER_CRCERRES (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="a01634.html#ga095154b02643b33f944b5c907c079e2d">  784</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIER_SHORTPACKETIES (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="a01634.html#ga1fe0a2f11044fc77bb66e11fdb97c574">  785</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIER_NBUSYBKES (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="a01634.html#gab541eb0350dc156037971b771cd159c8">  786</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIER_PDISHDMAS (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="a01634.html#ga94dfbbc93671710089fcf037af086341">  787</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIER_PFREEZES (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="a01634.html#ga6fdee0b7c74d7f6971c691d6ba43a714">  788</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIER_RSTDTS (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_HSTPIPIDR[10] : (UOTGHS Offset: 0x620) Host Pipe Disable Register (n = 0) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="a01634.html#ga14290e323de627ae1d10c4557dc924aa">  790</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIDR_RXINEC (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="a01634.html#gac6eb923e4915f0f7c8a9dd89a940d8a5">  791</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIDR_TXOUTEC (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="a01634.html#gaca2f1a09bfff1dcafb19cc4e20cb2953">  792</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIDR_TXSTPEC (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="a01634.html#ga991add717ee31318db381caaddec487f">  793</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIDR_UNDERFIEC (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="a01634.html#ga3af31582b9a167ea5cc8dbe4cf32a9e5">  794</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIDR_PERREC (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="a01634.html#ga86fdddef97a93d22f39722022f44ee82">  795</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIDR_NAKEDEC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="a01634.html#ga7186d8475e1fc0d3672821c5e765b74d">  796</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIDR_OVERFIEC (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="a01634.html#ga927862c0ba7206d4fe1f7076a4018cee">  797</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIDR_RXSTALLDEC (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="a01634.html#gacf1af3636e4cd5a5b55187b2e1b30c8c">  798</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIDR_CRCERREC (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="a01634.html#ga13e0423a70825e5c28d7378cc0b41787">  799</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIDR_SHORTPACKETIEC (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="a01634.html#ga8f8aec7f2ee8432dc9a5f940da0303c6">  800</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIDR_NBUSYBKEC (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="a01634.html#ga41a70a739b7c8320368ffdf6f1d32057">  801</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIDR_FIFOCONC (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="a01634.html#gaf04dede81072e791e32434f4d253cd29">  802</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIDR_PDISHDMAC (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="a01634.html#gadbd14a84b30a941cedf447972900a015">  803</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPIDR_PFREEZEC (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_HSTPIPINRQ[10] : (UOTGHS Offset: 0x650) Host Pipe IN Request Register (n = 0) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPINRQ_INRQ_Pos 0</span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="a01634.html#gade3d19332a3fb0f20cc54221dcfd2691">  806</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPINRQ_INRQ_Msk (0xffu &lt;&lt; UOTGHS_HSTPIPINRQ_INRQ_Pos) </span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPINRQ_INRQ(value) ((UOTGHS_HSTPIPINRQ_INRQ_Msk &amp; ((value) &lt;&lt; UOTGHS_HSTPIPINRQ_INRQ_Pos)))</span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="a01634.html#ga4f55981a0be9d3b887674dc20c5a16c8">  808</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPINRQ_INMODE (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_HSTPIPERR[10] : (UOTGHS Offset: 0x680) Host Pipe Error Register (n = 0) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="a01634.html#gaeceeb10fa1af18f715f99310b652d8a0">  810</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPERR_DATATGL (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="a01634.html#ga55b57b06b2114dadc621f260fab75fc9">  811</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPERR_DATAPID (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="a01634.html#ga563ce261d1fd3efcdd252739d3887ce0">  812</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPERR_PID (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="a01634.html#gac30a45649b17b147dca47b519a8eda4c">  813</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPERR_TIMEOUT (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="a01634.html#ga8f8c0833a9ef8d92935f0f3a3ed1a8e7">  814</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPERR_CRC16 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPERR_COUNTER_Pos 5</span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="a01634.html#ga4628144baff374701f2c1f5a39fbb13b">  816</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPERR_COUNTER_Msk (0x3u &lt;&lt; UOTGHS_HSTPIPERR_COUNTER_Pos) </span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define UOTGHS_HSTPIPERR_COUNTER(value) ((UOTGHS_HSTPIPERR_COUNTER_Msk &amp; ((value) &lt;&lt; UOTGHS_HSTPIPERR_COUNTER_Pos)))</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">/* -------- UOTGHS_HSTDMANXTDSC : (UOTGHS Offset: N/A) Host DMA Channel Next Descriptor Address Register -------- */</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#define UOTGHS_HSTDMANXTDSC_NXT_DSC_ADD_Pos 0</span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="a01634.html#ga1372d3f4dbfd54aeb9d7758798660990">  820</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTDMANXTDSC_NXT_DSC_ADD_Msk (0xffffffffu &lt;&lt; UOTGHS_HSTDMANXTDSC_NXT_DSC_ADD_Pos) </span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define UOTGHS_HSTDMANXTDSC_NXT_DSC_ADD(value) ((UOTGHS_HSTDMANXTDSC_NXT_DSC_ADD_Msk &amp; ((value) &lt;&lt; UOTGHS_HSTDMANXTDSC_NXT_DSC_ADD_Pos)))</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">/* -------- UOTGHS_HSTDMAADDRESS : (UOTGHS Offset: N/A) Host DMA Channel Address Register -------- */</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define UOTGHS_HSTDMAADDRESS_BUFF_ADD_Pos 0</span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="a01634.html#gaa15689a12386e29837cab3465fca7b98">  824</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTDMAADDRESS_BUFF_ADD_Msk (0xffffffffu &lt;&lt; UOTGHS_HSTDMAADDRESS_BUFF_ADD_Pos) </span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#define UOTGHS_HSTDMAADDRESS_BUFF_ADD(value) ((UOTGHS_HSTDMAADDRESS_BUFF_ADD_Msk &amp; ((value) &lt;&lt; UOTGHS_HSTDMAADDRESS_BUFF_ADD_Pos)))</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment">/* -------- UOTGHS_HSTDMACONTROL : (UOTGHS Offset: N/A) Host DMA Channel Control Register -------- */</span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="a01634.html#ga5b57baa055d4dd33cbcffd3b2e622790">  827</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTDMACONTROL_CHANN_ENB (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="a01634.html#gaea0ce3217241718efa7ffa26c5e98908">  828</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTDMACONTROL_LDNXT_DSC (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="a01634.html#gaeed26911146c082d789d9ce32f7989c5">  829</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTDMACONTROL_END_TR_EN (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="a01634.html#ga589c29ef4c4e84a43b08bbbab8e51590">  830</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTDMACONTROL_END_B_EN (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="a01634.html#ga4aa91ba9ced728307d036878c1c22933">  831</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTDMACONTROL_END_TR_IT (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="a01634.html#ga5a78824a6bd46a1d2c15b6267e6370bb">  832</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTDMACONTROL_END_BUFFIT (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="a01634.html#gaf9179e6da31fbfeb1603abe15f591964">  833</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTDMACONTROL_DESC_LD_IT (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="a01634.html#gaa38f4b76c4bc91f8ab395fdee52b9d86">  834</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTDMACONTROL_BURST_LCK (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define UOTGHS_HSTDMACONTROL_BUFF_LENGTH_Pos 16</span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="a01634.html#gaf080e272fc33d3c2a38d4b3f0826f86d">  836</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTDMACONTROL_BUFF_LENGTH_Msk (0xffffu &lt;&lt; UOTGHS_HSTDMACONTROL_BUFF_LENGTH_Pos) </span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define UOTGHS_HSTDMACONTROL_BUFF_LENGTH(value) ((UOTGHS_HSTDMACONTROL_BUFF_LENGTH_Msk &amp; ((value) &lt;&lt; UOTGHS_HSTDMACONTROL_BUFF_LENGTH_Pos)))</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment">/* -------- UOTGHS_HSTDMASTATUS : (UOTGHS Offset: N/A) Host DMA Channel Status Register -------- */</span></div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="a01634.html#ga9f245c1fef85226bc03d36a346595097">  839</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTDMASTATUS_CHANN_ENB (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="a01634.html#ga931b32b981f911dc8d89a55c629459dc">  840</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTDMASTATUS_CHANN_ACT (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="a01634.html#ga0c2c7392e0cc7ca2081fda67e5403b6f">  841</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTDMASTATUS_END_TR_ST (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="a01634.html#gad48a5108fec2b6505e73d6c5429d4708">  842</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTDMASTATUS_END_BF_ST (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="a01634.html#ga811a9eb14f7ea535708f034c158cdccc">  843</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTDMASTATUS_DESC_LDST (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#define UOTGHS_HSTDMASTATUS_BUFF_COUNT_Pos 16</span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="a01634.html#ga754492b5ea32b5bbdc86cdfe49ddec40">  845</a></span>&#160;<span class="preprocessor">#define UOTGHS_HSTDMASTATUS_BUFF_COUNT_Msk (0xffffu &lt;&lt; UOTGHS_HSTDMASTATUS_BUFF_COUNT_Pos) </span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define UOTGHS_HSTDMASTATUS_BUFF_COUNT(value) ((UOTGHS_HSTDMASTATUS_BUFF_COUNT_Msk &amp; ((value) &lt;&lt; UOTGHS_HSTDMASTATUS_BUFF_COUNT_Pos)))</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment">/* -------- UOTGHS_CTRL : (UOTGHS Offset: 0x0800) General Control Register -------- */</span></div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="a01634.html#gab1ecfeacb26b4a610113f0923085c5f2">  848</a></span>&#160;<span class="preprocessor">#define UOTGHS_CTRL_IDTE (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="a01634.html#gaf6ee93bf47feb6e7c08157517db94652">  849</a></span>&#160;<span class="preprocessor">#define UOTGHS_CTRL_VBUSTE (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="a01634.html#ga23eb4097316aba69ac93831facde3696">  850</a></span>&#160;<span class="preprocessor">#define UOTGHS_CTRL_SRPE (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="a01634.html#ga14cf09a05a9154b55d6d02d552890aba">  851</a></span>&#160;<span class="preprocessor">#define UOTGHS_CTRL_VBERRE (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="a01634.html#gabbedf8465f2d7ace4c5f9cb11aa50afc">  852</a></span>&#160;<span class="preprocessor">#define UOTGHS_CTRL_BCERRE (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="a01634.html#ga6ca9cb098b6bddc33dfd93779309eaae">  853</a></span>&#160;<span class="preprocessor">#define UOTGHS_CTRL_ROLEEXE (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="a01634.html#gaf91300437aaeed401be9d4b3c778c792">  854</a></span>&#160;<span class="preprocessor">#define UOTGHS_CTRL_HNPERRE (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="a01634.html#ga4aa3de9b5f8b06c89f34398775faac03">  855</a></span>&#160;<span class="preprocessor">#define UOTGHS_CTRL_STOE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="a01634.html#ga2e2fd63abcd0cb1a415a4477c80cb048">  856</a></span>&#160;<span class="preprocessor">#define UOTGHS_CTRL_VBUSHWC (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="a01634.html#ga3f160d3f0c48a1385d0b635496e4f420">  857</a></span>&#160;<span class="preprocessor">#define UOTGHS_CTRL_SRPSEL (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="a01634.html#ga27cc3ff41034e029ce7f9f5514219e79">  858</a></span>&#160;<span class="preprocessor">#define UOTGHS_CTRL_SRPREQ (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="a01634.html#ga47028c2241ac6d5e3c3ca4f8f6250d51">  859</a></span>&#160;<span class="preprocessor">#define UOTGHS_CTRL_HNPREQ (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="a01634.html#gad895cbd7f2a5dff295d234e74980284d">  860</a></span>&#160;<span class="preprocessor">#define UOTGHS_CTRL_OTGPADE (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="a01634.html#ga821d7d83c3c906419d7220e9c4286b75">  861</a></span>&#160;<span class="preprocessor">#define UOTGHS_CTRL_VBUSPO (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="a01634.html#gaaebcbb6e469e713d1d85b24af257f9cd">  862</a></span>&#160;<span class="preprocessor">#define UOTGHS_CTRL_FRZCLK (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="a01634.html#gafb90e41ccbf35b8c14c86280ba56e565">  863</a></span>&#160;<span class="preprocessor">#define UOTGHS_CTRL_USBE (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define UOTGHS_CTRL_TIMVALUE_Pos 16</span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="a01634.html#ga66eea1b048657b9a71dff88b241b3a84">  865</a></span>&#160;<span class="preprocessor">#define UOTGHS_CTRL_TIMVALUE_Msk (0x3u &lt;&lt; UOTGHS_CTRL_TIMVALUE_Pos) </span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define UOTGHS_CTRL_TIMVALUE(value) ((UOTGHS_CTRL_TIMVALUE_Msk &amp; ((value) &lt;&lt; UOTGHS_CTRL_TIMVALUE_Pos)))</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define UOTGHS_CTRL_TIMPAGE_Pos 20</span></div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="a01634.html#ga75218b8629e80ed63481164dc68bfb25">  868</a></span>&#160;<span class="preprocessor">#define UOTGHS_CTRL_TIMPAGE_Msk (0x3u &lt;&lt; UOTGHS_CTRL_TIMPAGE_Pos) </span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#define UOTGHS_CTRL_TIMPAGE(value) ((UOTGHS_CTRL_TIMPAGE_Msk &amp; ((value) &lt;&lt; UOTGHS_CTRL_TIMPAGE_Pos)))</span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="a01634.html#gae3c672cc43f89f887f930c5b4529a8dc">  870</a></span>&#160;<span class="preprocessor">#define UOTGHS_CTRL_UNLOCK (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="a01634.html#gaf8a97c8a97c5ee4fca119ca314887d7c">  871</a></span>&#160;<span class="preprocessor">#define UOTGHS_CTRL_UIDE (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="a01634.html#gabf89fd98ad04f947227fe99252bcd515">  872</a></span>&#160;<span class="preprocessor">#define   UOTGHS_CTRL_UIDE_UIMOD (0x0u &lt;&lt; 24) </span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="a01634.html#gad4c85fbdf5e6970ce4d265d960178183">  873</a></span>&#160;<span class="preprocessor">#define   UOTGHS_CTRL_UIDE_UOTGID (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="a01634.html#gaee20c1b22dda4bb3b0e6a6b0a863333f">  874</a></span>&#160;<span class="preprocessor">#define UOTGHS_CTRL_UIMOD (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="a01634.html#gaf5825e13c98aebef78b43f835495fde2">  875</a></span>&#160;<span class="preprocessor">#define   UOTGHS_CTRL_UIMOD_Host (0x0u &lt;&lt; 25) </span></div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="a01634.html#ga6eaa987e7a608d38cbbd881dabe4e4dc">  876</a></span>&#160;<span class="preprocessor">#define   UOTGHS_CTRL_UIMOD_Device (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_SR : (UOTGHS Offset: 0x0804) General Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="a01634.html#ga3f0f69f5159300fe480398ffe088553a">  878</a></span>&#160;<span class="preprocessor">#define UOTGHS_SR_IDTI (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="a01634.html#ga7f4f80aeb796e01e2aa19ff76e7335b6">  879</a></span>&#160;<span class="preprocessor">#define UOTGHS_SR_VBUSTI (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="a01634.html#ga0c4fb6ec139cf51b2efeec8548292a9f">  880</a></span>&#160;<span class="preprocessor">#define UOTGHS_SR_SRPI (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="a01634.html#ga5936d988f8483ee102c1fddef810d76e">  881</a></span>&#160;<span class="preprocessor">#define UOTGHS_SR_VBERRI (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="a01634.html#ga494bb3ddfe6b188a1c9d69cb385fae5e">  882</a></span>&#160;<span class="preprocessor">#define UOTGHS_SR_BCERRI (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="a01634.html#gac180897d8ad4b88791d42f9eee044ef0">  883</a></span>&#160;<span class="preprocessor">#define UOTGHS_SR_ROLEEXI (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="a01634.html#gaca726244ce2a77fa22daa09b2f200d91">  884</a></span>&#160;<span class="preprocessor">#define UOTGHS_SR_HNPERRI (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="a01634.html#ga1a3b330c074e8dd2e33e96649abb3e23">  885</a></span>&#160;<span class="preprocessor">#define UOTGHS_SR_STOI (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="a01634.html#gab50707fe4f88ea5571c529887433e990">  886</a></span>&#160;<span class="preprocessor">#define UOTGHS_SR_VBUSRQ (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="a01634.html#ga10ac9355634a05cffd93ac8a8fe3cda8">  887</a></span>&#160;<span class="preprocessor">#define UOTGHS_SR_ID (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="a01634.html#ga49f2c913607ae9e5caa048805153137b">  888</a></span>&#160;<span class="preprocessor">#define UOTGHS_SR_VBUS (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define UOTGHS_SR_SPEED_Pos 12</span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="a01634.html#gafd0d26e4b6523fb0ec23877d4e3fef37">  890</a></span>&#160;<span class="preprocessor">#define UOTGHS_SR_SPEED_Msk (0x3u &lt;&lt; UOTGHS_SR_SPEED_Pos) </span></div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="a01634.html#gafcda10da54d284ecf7c347b3008be85c">  891</a></span>&#160;<span class="preprocessor">#define   UOTGHS_SR_SPEED_FULL_SPEED (0x0u &lt;&lt; 12) </span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="a01634.html#ga201fa92d94bc1bcb7dbf7e5a03aafd4d">  892</a></span>&#160;<span class="preprocessor">#define   UOTGHS_SR_SPEED_HIGH_SPEED (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="a01634.html#gac5d4879effcde92f7cb209abee220178">  893</a></span>&#160;<span class="preprocessor">#define   UOTGHS_SR_SPEED_LOW_SPEED (0x2u &lt;&lt; 12) </span></div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="a01634.html#gae7d958bcca1c15e2b9506e741c12423e">  894</a></span>&#160;<span class="preprocessor">#define UOTGHS_SR_CLKUSABLE (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_SCR : (UOTGHS Offset: 0x0808) General Status Clear Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="a01634.html#gaa322ae47e80c1bf57cda68d88cf90124">  896</a></span>&#160;<span class="preprocessor">#define UOTGHS_SCR_IDTIC (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="a01634.html#gaf7aee374da36f5b975617c9558165115">  897</a></span>&#160;<span class="preprocessor">#define UOTGHS_SCR_VBUSTIC (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="a01634.html#ga864184065d2bdac29bf6562033d617b5">  898</a></span>&#160;<span class="preprocessor">#define UOTGHS_SCR_SRPIC (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="a01634.html#ga9ea235cad0c47b49c70562910a52756f">  899</a></span>&#160;<span class="preprocessor">#define UOTGHS_SCR_VBERRIC (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="a01634.html#ga5f777cda4403a3f86de3db3f52781345">  900</a></span>&#160;<span class="preprocessor">#define UOTGHS_SCR_BCERRIC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="a01634.html#gaf3ea001b982ded362c3d13c9750bb5e5">  901</a></span>&#160;<span class="preprocessor">#define UOTGHS_SCR_ROLEEXIC (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="a01634.html#gaa30658685f2a137b4d1cd2a496288bfd">  902</a></span>&#160;<span class="preprocessor">#define UOTGHS_SCR_HNPERRIC (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="a01634.html#ga9820b761cc972f19d9b4311b08ec17c7">  903</a></span>&#160;<span class="preprocessor">#define UOTGHS_SCR_STOIC (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="a01634.html#ga3df5f6eb62166c7ab1318cdabe4962c9">  904</a></span>&#160;<span class="preprocessor">#define UOTGHS_SCR_VBUSRQC (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_SFR : (UOTGHS Offset: 0x080C) General Status Set Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="a01634.html#ga7a024072052a714df90f4f87e712d5b2">  906</a></span>&#160;<span class="preprocessor">#define UOTGHS_SFR_IDTIS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="a01634.html#ga4adb022a4758cf53f33214400d90364b">  907</a></span>&#160;<span class="preprocessor">#define UOTGHS_SFR_VBUSTIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="a01634.html#ga832808f13907bc55ea85e26e4eefaeb9">  908</a></span>&#160;<span class="preprocessor">#define UOTGHS_SFR_SRPIS (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="a01634.html#ga3a7861696ef83754ea62394790c2855b">  909</a></span>&#160;<span class="preprocessor">#define UOTGHS_SFR_VBERRIS (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="a01634.html#gad1e9548eb2e0ebc31bf15093cccc1fd0">  910</a></span>&#160;<span class="preprocessor">#define UOTGHS_SFR_BCERRIS (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="a01634.html#ga8525656bd4cb48ff8a0185ca36c296cb">  911</a></span>&#160;<span class="preprocessor">#define UOTGHS_SFR_ROLEEXIS (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="a01634.html#ga6305c692b45b29e047eb6db179e747fe">  912</a></span>&#160;<span class="preprocessor">#define UOTGHS_SFR_HNPERRIS (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="a01634.html#ga2335c4c82a65df5436ffa956b4235707">  913</a></span>&#160;<span class="preprocessor">#define UOTGHS_SFR_STOIS (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="a01634.html#gafe30668fd15bdb73a2def3973bc155cc">  914</a></span>&#160;<span class="preprocessor">#define UOTGHS_SFR_VBUSRQS (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UOTGHS_FSM : (UOTGHS Offset: 0x082C) General Finite State Machine Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define UOTGHS_FSM_DRDSTATE_Pos 0</span></div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="a01634.html#gac3d2a7515400ab4e9beab31cd4a8167c">  917</a></span>&#160;<span class="preprocessor">#define UOTGHS_FSM_DRDSTATE_Msk (0xfu &lt;&lt; UOTGHS_FSM_DRDSTATE_Pos) </span></div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="a01634.html#ga54342a0c8529a919ec03304cb3680902">  918</a></span>&#160;<span class="preprocessor">#define   UOTGHS_FSM_DRDSTATE_A_IDLESTATE (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="a01634.html#ga658a33f04dc974cbd06fdadc4317c9fa">  919</a></span>&#160;<span class="preprocessor">#define   UOTGHS_FSM_DRDSTATE_A_WAIT_VRISE (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="a01634.html#ga339a9b92990affb19e3558292c7e237f">  920</a></span>&#160;<span class="preprocessor">#define   UOTGHS_FSM_DRDSTATE_A_WAIT_BCON (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="a01634.html#ga52c292663d3cc8b8cf563b2b21ec2ea9">  921</a></span>&#160;<span class="preprocessor">#define   UOTGHS_FSM_DRDSTATE_A_HOST (0x3u &lt;&lt; 0) </span></div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="a01634.html#ga65fbd15b0682435c6d4f2b45c194b6d6">  922</a></span>&#160;<span class="preprocessor">#define   UOTGHS_FSM_DRDSTATE_A_SUSPEND (0x4u &lt;&lt; 0) </span></div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="a01634.html#gab240cf380ae82b22587283532572c3ef">  923</a></span>&#160;<span class="preprocessor">#define   UOTGHS_FSM_DRDSTATE_A_PERIPHERAL (0x5u &lt;&lt; 0) </span></div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="a01634.html#ga7c7af7eaef70979da4b475ae4d62d3a5">  924</a></span>&#160;<span class="preprocessor">#define   UOTGHS_FSM_DRDSTATE_A_WAIT_VFALL (0x6u &lt;&lt; 0) </span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="a01634.html#gaa912f59e4e77693f4ed39607da9a901d">  925</a></span>&#160;<span class="preprocessor">#define   UOTGHS_FSM_DRDSTATE_A_VBUS_ERR (0x7u &lt;&lt; 0) </span></div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="a01634.html#gacfc7d638232ae62982a4a7202c2468ec">  926</a></span>&#160;<span class="preprocessor">#define   UOTGHS_FSM_DRDSTATE_A_WAIT_DISCHARGE (0x8u &lt;&lt; 0) </span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="a01634.html#ga43bed8d5894abd35b969bfe9221dcdf3">  927</a></span>&#160;<span class="preprocessor">#define   UOTGHS_FSM_DRDSTATE_B_IDLE (0x9u &lt;&lt; 0) </span></div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="a01634.html#ga9be0b75f39f71b66651eb18ba3050774">  928</a></span>&#160;<span class="preprocessor">#define   UOTGHS_FSM_DRDSTATE_B_PERIPHERAL (0xAu &lt;&lt; 0) </span></div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="a01634.html#gac2f8c98cdd28947a5185efaa5ce025a8">  929</a></span>&#160;<span class="preprocessor">#define   UOTGHS_FSM_DRDSTATE_B_WAIT_BEGIN_HNP (0xBu &lt;&lt; 0) </span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="a01634.html#gaebbc159ba91e1a7474613f07dd2125f9">  930</a></span>&#160;<span class="preprocessor">#define   UOTGHS_FSM_DRDSTATE_B_WAIT_DISCHARGE (0xCu &lt;&lt; 0) </span></div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="a01634.html#ga8bf7d937e92cf0de47513e6afb863761">  931</a></span>&#160;<span class="preprocessor">#define   UOTGHS_FSM_DRDSTATE_B_WAIT_ACON (0xDu &lt;&lt; 0) </span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="a01634.html#ga4ce77e47d6f90f9fe8880d3e2e684844">  932</a></span>&#160;<span class="preprocessor">#define   UOTGHS_FSM_DRDSTATE_B_HOST (0xEu &lt;&lt; 0) </span></div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="a01634.html#gaeac830a9871a9ec7643d09bd3187afa6">  933</a></span>&#160;<span class="preprocessor">#define   UOTGHS_FSM_DRDSTATE_B_SRP_INIT (0xFu &lt;&lt; 0) </span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAM3XA_UOTGHS_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="a00179_html_a78d919cc21bb231b133210532e5b620e"><div class="ttname"><a href="a00179.html#a78d919cc21bb231b133210532e5b620e">Uotghs::UOTGHS_DEVEPT</a></div><div class="ttdeci">RwReg UOTGHS_DEVEPT</div><div class="ttdoc">(Uotghs Offset: 0x001C) Device Endpoint Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:65</div></div>
<div class="ttc" id="a00179_html_a6fc08ba8de5edb621bbae41bd1d5dcf1"><div class="ttname"><a href="a00179.html#a6fc08ba8de5edb621bbae41bd1d5dcf1">Uotghs::UOTGHS_HSTFNUM</a></div><div class="ttdeci">RwReg UOTGHS_HSTFNUM</div><div class="ttdoc">(Uotghs Offset: 0x0420) Host Frame Number Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:92</div></div>
<div class="ttc" id="a00181_html_ae5fdcfefd9d39674664b5b3265cb428f"><div class="ttname"><a href="a00181.html#ae5fdcfefd9d39674664b5b3265cb428f">UotghsHstdma::UOTGHS_HSTDMACONTROL</a></div><div class="ttdeci">RwReg UOTGHS_HSTDMACONTROL</div><div class="ttdoc">(UotghsHstdma Offset: 0x8) Host DMA Channel Control Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:51</div></div>
<div class="ttc" id="a00179_html_ae478225cee736719a59ff4d4bf61733e"><div class="ttname"><a href="a00179.html#ae478225cee736719a59ff4d4bf61733e">Uotghs::UOTGHS_HSTISR</a></div><div class="ttdeci">RoReg UOTGHS_HSTISR</div><div class="ttdoc">(Uotghs Offset: 0x0404) Host Global Interrupt Status Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:85</div></div>
<div class="ttc" id="a00179_html_af2066109809e7d3461c07d1e1283cda9"><div class="ttname"><a href="a00179.html#af2066109809e7d3461c07d1e1283cda9">Uotghs::UOTGHS_HSTICR</a></div><div class="ttdeci">WoReg UOTGHS_HSTICR</div><div class="ttdoc">(Uotghs Offset: 0x0408) Host Global Interrupt Clear Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:86</div></div>
<div class="ttc" id="a00179_html_a3b0dd83dd637a832a0573f4c0f9866b7"><div class="ttname"><a href="a00179.html#a3b0dd83dd637a832a0573f4c0f9866b7">Uotghs::UOTGHS_HSTPIP</a></div><div class="ttdeci">RwReg UOTGHS_HSTPIP</div><div class="ttdoc">(Uotghs Offset: 0x0041C) Host Pipe Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:91</div></div>
<div class="ttc" id="a00179_html_a16d3a2585c1eae2a6f9852956fac491f"><div class="ttname"><a href="a00179.html#a16d3a2585c1eae2a6f9852956fac491f">Uotghs::UOTGHS_DEVIMR</a></div><div class="ttdeci">RoReg UOTGHS_DEVIMR</div><div class="ttdoc">(Uotghs Offset: 0x0010) Device Global Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:62</div></div>
<div class="ttc" id="a00179_html_a6b68eb380cf794cfa9268d4639bab142"><div class="ttname"><a href="a00179.html#a6b68eb380cf794cfa9268d4639bab142">Uotghs::UOTGHS_HSTIER</a></div><div class="ttdeci">WoReg UOTGHS_HSTIER</div><div class="ttdoc">(Uotghs Offset: 0x0418) Host Global Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:90</div></div>
<div class="ttc" id="a01634_html_gafe17bdd9f434fb6094cae1424ac9fade"><div class="ttname"><a href="a01634.html#gafe17bdd9f434fb6094cae1424ac9fade">UOTGHSDEVDMA_NUMBER</a></div><div class="ttdeci">#define UOTGHSDEVDMA_NUMBER</div><div class="ttdoc">Uotghs hardware registers. </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:55</div></div>
<div class="ttc" id="a00179_html_a2ba0688f165bc423875ee221a33525be"><div class="ttname"><a href="a00179.html#a2ba0688f165bc423875ee221a33525be">Uotghs::UOTGHS_HSTIFR</a></div><div class="ttdeci">WoReg UOTGHS_HSTIFR</div><div class="ttdoc">(Uotghs Offset: 0x040C) Host Global Interrupt Set Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:87</div></div>
<div class="ttc" id="a00180_html_a35499d8e2996550c04b9e9b70922e149"><div class="ttname"><a href="a00180.html#a35499d8e2996550c04b9e9b70922e149">UotghsDevdma::UOTGHS_DEVDMASTATUS</a></div><div class="ttdeci">RwReg UOTGHS_DEVDMASTATUS</div><div class="ttdoc">(UotghsDevdma Offset: 0xC) Device DMA Channel Status Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:45</div></div>
<div class="ttc" id="a00179_html_ad9b2fcd7ee10d0194c9725ccd226506b"><div class="ttname"><a href="a00179.html#ad9b2fcd7ee10d0194c9725ccd226506b">Uotghs::UOTGHS_HSTADDR1</a></div><div class="ttdeci">RwReg UOTGHS_HSTADDR1</div><div class="ttdoc">(Uotghs Offset: 0x0424) Host Address 1 Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:93</div></div>
<div class="ttc" id="a01300_html_gacf1496e3bbe303e55f627fc7558a68c7"><div class="ttname"><a href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a></div><div class="ttdeci">volatile uint32_t RwReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:54</div></div>
<div class="ttc" id="a00179_html_a2714b05a5a38d41be5ff41a8d8bc384b"><div class="ttname"><a href="a00179.html#a2714b05a5a38d41be5ff41a8d8bc384b">Uotghs::UOTGHS_DEVCTRL</a></div><div class="ttdeci">RwReg UOTGHS_DEVCTRL</div><div class="ttdoc">(Uotghs Offset: 0x0000) Device General Control Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:58</div></div>
<div class="ttc" id="a00181_html_a15047a242f32dac02cf3d208913bff49"><div class="ttname"><a href="a00181.html#a15047a242f32dac02cf3d208913bff49">UotghsHstdma::UOTGHS_HSTDMANXTDSC</a></div><div class="ttdeci">RwReg UOTGHS_HSTDMANXTDSC</div><div class="ttdoc">(UotghsHstdma Offset: 0x0) Host DMA Channel Next Descriptor Address Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:49</div></div>
<div class="ttc" id="a00179_html"><div class="ttname"><a href="a00179.html">Uotghs</a></div><div class="ttdef"><b>Definition:</b> component_uotghs.h:57</div></div>
<div class="ttc" id="a00179_html_ad98b023d1c68e18b3073e5f5d75088ec"><div class="ttname"><a href="a00179.html#ad98b023d1c68e18b3073e5f5d75088ec">Uotghs::UOTGHS_CTRL</a></div><div class="ttdeci">RwReg UOTGHS_CTRL</div><div class="ttdoc">(Uotghs Offset: 0x0800) General Control Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:117</div></div>
<div class="ttc" id="a01300_html_gac0f96d4e8018367b38f527007cf0eafd"><div class="ttname"><a href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a></div><div class="ttdeci">volatile uint32_t WoReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:53</div></div>
<div class="ttc" id="a00179_html_ab614d71c1d1600a80ddb4ea016b34caa"><div class="ttname"><a href="a00179.html#ab614d71c1d1600a80ddb4ea016b34caa">Uotghs::UOTGHS_HSTCTRL</a></div><div class="ttdeci">RwReg UOTGHS_HSTCTRL</div><div class="ttdoc">(Uotghs Offset: 0x0400) Host General Control Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:84</div></div>
<div class="ttc" id="a00180_html_a429ebdf2a56fddd40bc9df0f312ecf71"><div class="ttname"><a href="a00180.html#a429ebdf2a56fddd40bc9df0f312ecf71">UotghsDevdma::UOTGHS_DEVDMACONTROL</a></div><div class="ttdeci">RwReg UOTGHS_DEVDMACONTROL</div><div class="ttdoc">(UotghsDevdma Offset: 0x8) Device DMA Channel Control Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:44</div></div>
<div class="ttc" id="a00180_html_ab7ddb58281d46faec2e9524b14e0b581"><div class="ttname"><a href="a00180.html#ab7ddb58281d46faec2e9524b14e0b581">UotghsDevdma::UOTGHS_DEVDMAADDRESS</a></div><div class="ttdeci">RwReg UOTGHS_DEVDMAADDRESS</div><div class="ttdoc">(UotghsDevdma Offset: 0x4) Device DMA Channel Address Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:43</div></div>
<div class="ttc" id="a00181_html"><div class="ttname"><a href="a00181.html">UotghsHstdma</a></div><div class="ttdoc">UotghsHstdma hardware registers. </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:48</div></div>
<div class="ttc" id="a00179_html_af8f7f054e2cf6b7d18a619a0f5e652e0"><div class="ttname"><a href="a00179.html#af8f7f054e2cf6b7d18a619a0f5e652e0">Uotghs::UOTGHS_DEVFNUM</a></div><div class="ttdeci">RoReg UOTGHS_DEVFNUM</div><div class="ttdoc">(Uotghs Offset: 0x0020) Device Frame Number Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:66</div></div>
<div class="ttc" id="a00179_html_ad343dc61c25d67d46616f1f5124564ca"><div class="ttname"><a href="a00179.html#ad343dc61c25d67d46616f1f5124564ca">Uotghs::UOTGHS_SR</a></div><div class="ttdeci">RoReg UOTGHS_SR</div><div class="ttdoc">(Uotghs Offset: 0x0804) General Status Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:118</div></div>
<div class="ttc" id="a00180_html_acc42d9f08da6c57728dcb7acbe3760b7"><div class="ttname"><a href="a00180.html#acc42d9f08da6c57728dcb7acbe3760b7">UotghsDevdma::UOTGHS_DEVDMANXTDSC</a></div><div class="ttdeci">RwReg UOTGHS_DEVDMANXTDSC</div><div class="ttdoc">(UotghsDevdma Offset: 0x0) Device DMA Channel Next Descriptor Address Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:42</div></div>
<div class="ttc" id="a00181_html_a5f2ff1da8a14072bcaafffcf80ae37a1"><div class="ttname"><a href="a00181.html#a5f2ff1da8a14072bcaafffcf80ae37a1">UotghsHstdma::UOTGHS_HSTDMAADDRESS</a></div><div class="ttdeci">RwReg UOTGHS_HSTDMAADDRESS</div><div class="ttdoc">(UotghsHstdma Offset: 0x4) Host DMA Channel Address Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:50</div></div>
<div class="ttc" id="a00179_html_ad4c2161c70b01cb7ed2ee1afc0a3e1db"><div class="ttname"><a href="a00179.html#ad4c2161c70b01cb7ed2ee1afc0a3e1db">Uotghs::UOTGHS_HSTADDR2</a></div><div class="ttdeci">RwReg UOTGHS_HSTADDR2</div><div class="ttdoc">(Uotghs Offset: 0x0428) Host Address 2 Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:94</div></div>
<div class="ttc" id="a00179_html_a98f219f9f2802dc1aa74cc6f40c4fff7"><div class="ttname"><a href="a00179.html#a98f219f9f2802dc1aa74cc6f40c4fff7">Uotghs::UOTGHS_HSTIMR</a></div><div class="ttdeci">RoReg UOTGHS_HSTIMR</div><div class="ttdoc">(Uotghs Offset: 0x0410) Host Global Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:88</div></div>
<div class="ttc" id="a00179_html_ace011e9bbcf0c93b7b4e2e9ac5028641"><div class="ttname"><a href="a00179.html#ace011e9bbcf0c93b7b4e2e9ac5028641">Uotghs::UOTGHS_HSTIDR</a></div><div class="ttdeci">WoReg UOTGHS_HSTIDR</div><div class="ttdoc">(Uotghs Offset: 0x0414) Host Global Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:89</div></div>
<div class="ttc" id="a00179_html_af6e0e9f02e930091705be6257f989410"><div class="ttname"><a href="a00179.html#af6e0e9f02e930091705be6257f989410">Uotghs::UOTGHS_DEVIER</a></div><div class="ttdeci">WoReg UOTGHS_DEVIER</div><div class="ttdoc">(Uotghs Offset: 0x0018) Device Global Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:64</div></div>
<div class="ttc" id="a00179_html_a9ca104b0c9ee6a7ba0bfdc725fb88aa3"><div class="ttname"><a href="a00179.html#a9ca104b0c9ee6a7ba0bfdc725fb88aa3">Uotghs::UOTGHS_FSM</a></div><div class="ttdeci">RoReg UOTGHS_FSM</div><div class="ttdoc">(Uotghs Offset: 0x082C) General Finite State Machine Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:122</div></div>
<div class="ttc" id="a00181_html_a2736559ffd4c6bb6c7c0f6bd877caeab"><div class="ttname"><a href="a00181.html#a2736559ffd4c6bb6c7c0f6bd877caeab">UotghsHstdma::UOTGHS_HSTDMASTATUS</a></div><div class="ttdeci">RwReg UOTGHS_HSTDMASTATUS</div><div class="ttdoc">(UotghsHstdma Offset: 0xC) Host DMA Channel Status Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:52</div></div>
<div class="ttc" id="a01300_html_ga5d556f8391af4141be23f7334ac9dd68"><div class="ttname"><a href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a></div><div class="ttdeci">volatile const uint32_t RoReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:49</div></div>
<div class="ttc" id="a00179_html_aa5bfd1c1b457415562e26224d679391e"><div class="ttname"><a href="a00179.html#aa5bfd1c1b457415562e26224d679391e">Uotghs::UOTGHS_SCR</a></div><div class="ttdeci">WoReg UOTGHS_SCR</div><div class="ttdoc">(Uotghs Offset: 0x0808) General Status Clear Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:119</div></div>
<div class="ttc" id="a00179_html_a26fe8461fd868309ac3c5179c12f2a58"><div class="ttname"><a href="a00179.html#a26fe8461fd868309ac3c5179c12f2a58">Uotghs::UOTGHS_HSTADDR3</a></div><div class="ttdeci">RwReg UOTGHS_HSTADDR3</div><div class="ttdoc">(Uotghs Offset: 0x042C) Host Address 3 Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:95</div></div>
<div class="ttc" id="a00179_html_a7749f8655894449654bc2de105d9fff8"><div class="ttname"><a href="a00179.html#a7749f8655894449654bc2de105d9fff8">Uotghs::UOTGHS_DEVICR</a></div><div class="ttdeci">WoReg UOTGHS_DEVICR</div><div class="ttdoc">(Uotghs Offset: 0x0008) Device Global Interrupt Clear Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:60</div></div>
<div class="ttc" id="a00179_html_a8499d258e620de15b6546a1cce8446fd"><div class="ttname"><a href="a00179.html#a8499d258e620de15b6546a1cce8446fd">Uotghs::UOTGHS_DEVIDR</a></div><div class="ttdeci">WoReg UOTGHS_DEVIDR</div><div class="ttdoc">(Uotghs Offset: 0x0014) Device Global Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:63</div></div>
<div class="ttc" id="a00179_html_a8b3ae453747ede966aba5247b2ae87cb"><div class="ttname"><a href="a00179.html#a8b3ae453747ede966aba5247b2ae87cb">Uotghs::UOTGHS_DEVISR</a></div><div class="ttdeci">RoReg UOTGHS_DEVISR</div><div class="ttdoc">(Uotghs Offset: 0x0004) Device Global Interrupt Status Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:59</div></div>
<div class="ttc" id="a00179_html_af8b6ca97a86cf5cb736af3e34412ec7a"><div class="ttname"><a href="a00179.html#af8b6ca97a86cf5cb736af3e34412ec7a">Uotghs::UOTGHS_DEVIFR</a></div><div class="ttdeci">WoReg UOTGHS_DEVIFR</div><div class="ttdoc">(Uotghs Offset: 0x000C) Device Global Interrupt Set Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:61</div></div>
<div class="ttc" id="a00180_html"><div class="ttname"><a href="a00180.html">UotghsDevdma</a></div><div class="ttdoc">UotghsDevdma hardware registers. </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:41</div></div>
<div class="ttc" id="a00179_html_ae14523fac73524e1e1804c406f0d2c9f"><div class="ttname"><a href="a00179.html#ae14523fac73524e1e1804c406f0d2c9f">Uotghs::UOTGHS_SFR</a></div><div class="ttdeci">WoReg UOTGHS_SFR</div><div class="ttdoc">(Uotghs Offset: 0x080C) General Status Set Register </div><div class="ttdef"><b>Definition:</b> component_uotghs.h:120</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_aa91b471be3929d389112c1a38461b52.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_229331c2a0f67b9540d04d63b18e09c4.html">Device</a></li><li class="navelem"><a class="el" href="dir_6611863d838e2554ab277020077e2f0c.html">ATMEL</a></li><li class="navelem"><a class="el" href="dir_53921dd182752568b345e809db2ba0c1.html">sam3xa</a></li><li class="navelem"><a class="el" href="dir_23159a2ccb710ab3b9c9058be6dbee0f.html">include</a></li><li class="navelem"><a class="el" href="dir_c622f31881448583c234159d95d2741d.html">component</a></li><li class="navelem"><b>component_uotghs.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
