{"title": "ICLR 2018 Conference Acceptance Decision", "comment": "The proposed Bi-BloSAN is a two-levels' block SAN, which has both parallelization efficiency and memory efficiency. The study is thoroughly conducted and well presented.  ", "decision": "Accept (Poster)"}