@W: MO129 :"c:\users\fhcy\desktop\study\signal\j3123009048_slc\hdl\lzy_slc.v":72:8:72:9|Sequential instance lzy_74HC4511_0.S[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\fhcy\desktop\study\signal\j3123009048_slc\hdl\lzy_slc.v":72:8:72:9|Sequential instance lzy_74HC4511_0.S[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\fhcy\desktop\study\signal\j3123009048_slc\hdl\lzy_slc.v":72:8:72:9|Sequential instance lzy_74HC4511_0.S[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\fhcy\desktop\study\signal\j3123009048_slc\hdl\lzy_slc.v":72:8:72:9|Sequential instance lzy_74HC4511_0.S[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\fhcy\desktop\study\signal\j3123009048_slc\hdl\lzy_slc.v":72:8:72:9|Sequential instance lzy_74HC4511_0.S[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\fhcy\desktop\study\signal\j3123009048_slc\hdl\lzy_slc.v":72:8:72:9|Sequential instance lzy_74HC4511_0.S[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\fhcy\desktop\study\signal\j3123009048_slc\hdl\lzy_slc.v":72:8:72:9|Sequential instance lzy_74HC4511_0.S[6] is reduced to a combinational gate by constant propagation.
@W: MT420 |Found inferred clock lzy_SSD2|Clk with period 10.00ns. Please declare a user-defined clock on object "p:Clk"
