Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Tue Oct 18 11:32:28 2022

Timing Constraint:
-------------------------------------------------------
create_clock -name {clk} [get_ports {sys_clk}] -period {20} -waveform {0.000 10.000}

Inferred clocks commands :
-------------------------------------------------------
create_generated_clock -name {clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred} -master_clock {clk} -source [get_ports {sys_clk}] -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} [get_pins {u_pll_clk/u_pll_e1.CLKOUT0}] -add
create_generated_clock -name {clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred} -master_clock {clk} -source [get_ports {sys_clk}] -edges {1 2 3} -edge_shift {0.000000 10.000000 20.000000} [get_pins {u_pll_clk/u_pll_e1.CLKOUT1}] -add


IO Constraint :
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME      | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| sys_clk       | input             | B5      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_rst_n     | input             | G5      | 1.5       | LVCMOS15       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-------------------------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst                | Clk_Inst_Name     | Net_Name           | Fanout     
+-------------------------------------------------------------------------------------------------------------+
| O                   | sys_clk_ibuf                   | clkbufg_3         | nt_sys_clk         | 2          
| TCK_USER            | u_CORES/u_GTP_SCANCHAIN_PG     | clkbufg_4         | u_CORES/drck_o     | 1          
| CLKOUT0             | u_pll_clk/u_pll_e1             | clkbufg_5         | nt_clk_50m         | 2          
| CLKOUT1             | u_pll_clk/u_pll_e1             | clkbufg_6         | nt_clk_25m         | 2          
| CAPDR               | u_CORES/u_GTP_SCANCHAIN_PG     | clkbufg_7         | u_CORES/capt_o     | 1          
+-------------------------------------------------------------------------------------------------------------+


Reset Signal:
+-----------------------------------------------------------------------------------------------------------------+
| Net_Name                                        | Rst_Source_Inst                                 | Fanout     
+-----------------------------------------------------------------------------------------------------------------+
| N0                                              | N0                                              | 1          
| N0_0                                            | N0_0                                            | 32         
| u_CORES/u_debug_core_0/N1                       | u_CORES/u_debug_core_0/N1                       | 470        
| u_CORES/u_jtag_hub/N3                           | u_CORES/u_jtag_hub/N3                           | 1          
| _$$_GND_$$_                                     | _$$_GND_$$_                                     | 14         
| u_CORES/u_debug_core_0/u_hub_data_decode/N0     | u_CORES/u_debug_core_0/u_hub_data_decode/N0     | 68         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N52        | u_CORES/u_debug_core_0/u_rd_addr_gen/N52        | 2          
+-----------------------------------------------------------------------------------------------------------------+


CE Signal:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                           | CE_Source_Inst                                                         | Fanout     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| _$$_VCC_$$_                                                        | _$$_VCC_$$_                                                            | 16         
| u_CORES/update_wire                                                | u_CORES/u_GTP_SCANCHAIN_PG                                             | 1          
| u_CORES/u_jtag_hub/N176                                            | u_CORES/u_jtag_hub/N176_0                                              | 9          
| u_CORES/u_debug_core_0/u0_trig_unit/N1876                          | u_CORES/u_debug_core_0/u0_trig_unit/N1876                              | 85         
| u_CORES/u_debug_core_0/u_Storage_Condition/N413                    | u_CORES/u_debug_core_0/u_Storage_Condition/N413                        | 13         
| u_CORES/u_debug_core_0/u_Storage_Condition/N417                    | u_CORES/u_debug_core_0/u_Storage_Condition/N417                        | 17         
| u_CORES/u_debug_core_0/u_Storage_Condition/N429                    | u_CORES/u_debug_core_0/u_Storage_Condition/N429_3                      | 13         
| u_CORES/u_debug_core_0/u_Storage_Condition/N421                    | u_CORES/u_debug_core_0/u_Storage_Condition/N421                        | 12         
| u_CORES/u_debug_core_0/u_Trigger_Condition/N129                    | u_CORES/u_debug_core_0/u_Trigger_Condition/N129                        | 3          
| u_CORES/u_debug_core_0/u_hub_data_decode/N368                      | u_CORES/u_debug_core_0/u_hub_data_decode/N368                          | 5          
| u_CORES/conf_sel [0]                                               | u_CORES/u_jtag_hub/cs.conf_sel[0]                                      | 5          
| u_CORES/u_debug_core_0/u_rd_addr_gen/N490                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5                            | 12         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N498                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N498                              | 13         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N461            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N461_inv            | 7          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N297     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N297_inv     | 5          
| u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N164     | u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N164_inv     | 2          
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                  | Driver                                                                                    | Fanout     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_CORES/u_debug_core_0/N1                                                 | u_CORES/u_debug_core_0/N1                                                                 | 470        
| ntclkbufg_0                                                               | clkbufg_3                                                                                 | 458        
| ntclkbufg_1                                                               | clkbufg_4                                                                                 | 187        
| u_CORES/u_debug_core_0/data_start_d1                                      | u_CORES/u_debug_core_0/data_start_d1                                                      | 140        
| u_CORES/u_debug_core_0/conf_rst                                           | u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst                                  | 118        
| u_CORES/u_debug_core_0/u0_trig_unit/N1876                                 | u_CORES/u_debug_core_0/u0_trig_unit/N1876                                                 | 85         
| u_CORES/u_debug_core_0/u_hub_data_decode/N0                               | u_CORES/u_debug_core_0/u_hub_data_decode/N0                                               | 68         
| u_CORES/u_debug_core_0/rst_trig [1]                                       | u_CORES/u_debug_core_0/rst_trig[1]                                                        | 44         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [15]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[15]                                   | 41         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [16]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[16]                                   | 41         
| N0_0                                                                      | N0_0                                                                                      | 32         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]                               | 30         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]                               | 29         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]                               | 27         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]                             | 26         
| u_CORES/u_debug_core_0/conf_sel_o                                         | u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini                          | 26         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]                             | 23         
| ntclkbufg_2                                                               | clkbufg_5                                                                                 | 20         
| u_CORES/u_debug_core_0/_N2260                                             | u_CORES/u_debug_core_0/u_hub_data_decode/N11_1                                            | 18         
| u_CORES/u_debug_core_0/u_Storage_Condition/N417                           | u_CORES/u_debug_core_0/u_Storage_Condition/N417                                           | 17         
| u_ram_wr/wr_cnt [5]                                                       | u_ram_wr/wr_cnt[5]                                                                        | 17         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [14]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[14]                                   | 15         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]                                   | 15         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]                                   | 15         
| u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2                          | u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2                                          | 14         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]                             | 14         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N498                                 | u_CORES/u_debug_core_0/u_rd_addr_gen/N498                                                 | 13         
| u_CORES/u_debug_core_0/u_Storage_Condition/N413                           | u_CORES/u_debug_core_0/u_Storage_Condition/N413                                           | 13         
| u_CORES/u_debug_core_0/u_Storage_Condition/N429                           | u_CORES/u_debug_core_0/u_Storage_Condition/N429_3                                         | 13         
| u_CORES/u_debug_core_0/u_Storage_Condition/N421                           | u_CORES/u_debug_core_0/u_Storage_Condition/N421                                           | 12         
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N2228                               | u_CORES/u_debug_core_0/u_rd_addr_gen/N490_1                                               | 12         
| ntclkbufg_3                                                               | clkbufg_6                                                                                 | 12         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N490                                 | u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5                                               | 12         
| ntclkbufg_4                                                               | clkbufg_7                                                                                 | 11         
| u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [1]                    | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]                             | 11         
| u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [3]                    | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]                             | 11         
| u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [2]                    | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]                             | 11         
| u_CORES/shift_wire                                                        | u_CORES/u_GTP_SCANCHAIN_PG                                                                | 11         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]                               | 10         
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N2212                               | u_CORES/u_debug_core_0/u_rd_addr_gen/N65_96                                               | 10         
| u_CORES/u_debug_core_0/ram_radr [0]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]                          | 10         
| u_CORES/u_debug_core_0/u_Storage_Condition/N263_inv                       | u_CORES/u_debug_core_0/u_Storage_Condition/N263_inv                                       | 10         
| u_CORES/u_debug_core_0/ram_radr [1]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]                          | 9          
| nt_ram_rd_addr[0]                                                         | u_ram_rd/ram_rd_addr[0]                                                                   | 9          
| nt_ram_wr_addr[0]                                                         | u_ram_wr/ram_wr_addr[0]                                                                   | 9          
| u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [4]                    | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]                             | 9          
| u_CORES/u_jtag_hub/data_ctrl                                              | u_CORES/u_jtag_hub/d_ctrl.data_ctrl                                                       | 9          
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N2211                               | u_CORES/u_debug_core_0/u_rd_addr_gen/N65_95                                               | 9          
| u_CORES/u_debug_core_0/conf_rden [0]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[0]                                     | 9          
| u_CORES/u_debug_core_0/ram_radr [11]                                      | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]                         | 9          
| u_CORES/u_jtag_hub/N176                                                   | u_CORES/u_jtag_hub/N176_0                                                                 | 9          
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]                               | 9          
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [6]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]                               | 9          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [1]     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]                      | 9          
| u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [0]                    | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]                             | 9          
| nt_ram_rd_addr[1]                                                         | u_ram_rd/ram_rd_addr[1]                                                                   | 8          
| u_CORES/u_debug_core_0/ram_radr [2]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]                          | 8          
| u_CORES/u_debug_core_0/ram_radr [3]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]                          | 8          
| u_CORES/u_debug_core_0/ram_radr [4]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]                          | 8          
| u_CORES/u_debug_core_0/ram_radr [5]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]                          | 8          
| nt_ram_wr_addr[1]                                                         | u_ram_wr/ram_wr_addr[1]                                                                   | 8          
| u_CORES/u_debug_core_0/ram_radr [6]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]                          | 8          
| u_CORES/u_debug_core_0/ram_radr [7]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]                          | 8          
| u_CORES/u_debug_core_0/ram_radr [8]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]                          | 8          
| u_CORES/u_debug_core_0/ram_radr [9]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]                          | 8          
| u_CORES/u_debug_core_0/ram_radr [10]                                      | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]                         | 8          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [0]     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]                      | 8          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [2]     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]                      | 8          
| u_CORES/u_debug_core_0/ram_wadr [6]                                       | u_CORES/u_debug_core_0/ram_wadr[6]                                                        | 7          
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [7]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]                               | 7          
| u_CORES/u_debug_core_0/ram_wadr [7]                                       | u_CORES/u_debug_core_0/ram_wadr[7]                                                        | 7          
| u_CORES/u_debug_core_0/ram_wadr [11]                                      | u_CORES/u_debug_core_0/ram_wadr[11]                                                       | 7          
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [4]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]                               | 7          
| u_CORES/u_debug_core_0/ram_wadr [5]                                       | u_CORES/u_debug_core_0/ram_wadr[5]                                                        | 7          
| nt_ram_wr_addr[2]                                                         | u_ram_wr/ram_wr_addr[2]                                                                   | 7          
| u_CORES/u_debug_core_0/ram_wadr [4]                                       | u_CORES/u_debug_core_0/ram_wadr[4]                                                        | 7          
| u_CORES/u_debug_core_0/ram_wadr [3]                                       | u_CORES/u_debug_core_0/ram_wadr[3]                                                        | 7          
| u_CORES/u_debug_core_0/ram_wadr [2]                                       | u_CORES/u_debug_core_0/ram_wadr[2]                                                        | 7          
| u_CORES/u_debug_core_0/ram_wadr [10]                                      | u_CORES/u_debug_core_0/ram_wadr[10]                                                       | 7          
| u_CORES/u_debug_core_0/ram_wadr [0]                                       | u_CORES/u_debug_core_0/ram_wadr[0]                                                        | 7          
| u_CORES/u_debug_core_0/ram_wren                                           | u_CORES/u_debug_core_0/ram_wren                                                           | 7          
| u_CORES/u_debug_core_0/ram_wadr [9]                                       | u_CORES/u_debug_core_0/ram_wadr[9]                                                        | 7          
| u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [11]             | u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]                              | 7          
| nt_ram_wr_data[0]                                                         | u_ram_wr/ram_wr_data[0]                                                                   | 7          
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N461                   | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N461_inv                               | 7          
| u_CORES/u_debug_core_0/ram_wadr [8]                                       | u_CORES/u_debug_core_0/ram_wadr[8]                                                        | 7          
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [4]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]                             | 7          
| nt_ram_rd_addr[2]                                                         | u_ram_rd/ram_rd_addr[2]                                                                   | 7          
| u_ram_rd/rd_cnt [5]                                                       | u_ram_rd/rd_cnt[5]                                                                        | 7          
| u_CORES/u_debug_core_0/_N38                                               | u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_decode_breg     | 7          
| u_CORES/u_debug_core_0/ram_wadr [1]                                       | u_CORES/u_debug_core_0/ram_wadr[1]                                                        | 7          
| u_CORES/u_debug_core_0/conf_sel_int [22]                                  | u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4                                    | 6          
| u_CORES/u_jtag_hub/N178                                                   | u_CORES/u_jtag_hub/N178                                                                   | 6          
| nt_ram_rd_addr[3]                                                         | u_ram_rd/ram_rd_addr[3]                                                                   | 6          
| u_CORES/u_debug_core_0/u_rd_addr_gen/N501                                 | u_CORES/u_debug_core_0/u_rd_addr_gen/N501                                                 | 6          
| u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [12]             | u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]                              | 6          
| nt_ram_wr_addr[3]                                                         | u_ram_wr/ram_wr_addr[3]                                                                   | 6          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [0]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[0]                                 | 6          
| nt_ram_wr_data[1]                                                         | u_ram_wr/ram_wr_data[1]                                                                   | 6          
| u_CORES/shift_d                                                           | u_CORES/u_jtag_hub/shift_dr_d                                                             | 6          
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.09 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 677      | 26304         | 3                  
| LUT                   | 669      | 17536         | 4                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 7.5      | 48            | 16                 
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 33       | 240           | 14                 
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 6             | 17                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 4             | 25                 
| START                 | 0        | 1             | 0                  
| USCM                  | 5        | 20            | 25                 
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------+
| Type       | File Name                                                                       
+-----------------------------------------------------------------------------------------------+
| Input      | C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/synthesize/ip_2port_ram_syn.adf     
|            | C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/synthesize/ip_2port_ram_syn.fic     
| Output     | C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/device_map/ip_2port_ram_map.adf     
|            | C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/device_map/ip_2port_ram_dmr.prt     
|            | C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/device_map/ip_2port_ram.dmr         
|            | C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/device_map/dmr.db                   
+-----------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 226 MB
Total CPU  time to dev_map completion : 0h:0m:2s
Process Total CPU  time to dev_map completion : 0h:0m:2s
Total real time to dev_map completion : 0h:0m:13s
