Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 03:20:05 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_61/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.949       -8.181                     13                 1135       -0.030       -0.203                     12                 1135        1.725        0.000                       0                  1136  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.949       -8.181                     13                 1135       -0.030       -0.203                     12                 1135        1.725        0.000                       0                  1136  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           13  Failing Endpoints,  Worst Slack       -0.949ns,  Total Violation       -8.181ns
Hold  :           12  Failing Endpoints,  Worst Slack       -0.030ns,  Total Violation       -0.203ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.949ns  (required time - arrival time)
  Source:                 demux/sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            demux/sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 1.868ns (38.200%)  route 3.022ns (61.800%))
  Logic Levels:           18  (CARRY8=10 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.255ns = ( 6.255 - 4.000 ) 
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.845ns (routing 1.005ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.914ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1135, estimated)     1.845     2.791    demux/CLK
    SLICE_X104Y440       FDRE                                         r  demux/sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y440       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.869 r  demux/sel_reg[2]/Q
                         net (fo=59, estimated)       0.395     3.264    demux/sel[2]
    SLICE_X104Y438       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     3.501 f  demux/sel_reg[8]_i_6/O[5]
                         net (fo=41, estimated)       0.291     3.792    demux/sel_reg[0]_0[5]
    SLICE_X104Y438       LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.112     3.904 f  demux/sel[8]_i_240/O
                         net (fo=1, estimated)        0.296     4.200    demux/sel[8]_i_240_n_0
    SLICE_X107Y437       CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     4.293 f  demux/sel_reg[8]_i_213/CO[7]
                         net (fo=1, estimated)        0.026     4.319    demux/sel_reg[8]_i_213_n_0
    SLICE_X107Y438       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     4.396 f  demux/sel_reg[8]_i_195/CO[5]
                         net (fo=30, estimated)       0.299     4.695    demux_n_9
    SLICE_X106Y436       LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.114     4.809 r  sel[8]_i_137/O
                         net (fo=2, estimated)        0.162     4.971    sel[8]_i_137_n_0
    SLICE_X106Y436       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     5.020 r  sel[8]_i_144/O
                         net (fo=1, routed)           0.011     5.031    demux/sel[8]_i_73_0[4]
    SLICE_X106Y436       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.186 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, estimated)        0.026     5.212    demux/sel_reg[8]_i_81_n_0
    SLICE_X106Y437       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.288 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, estimated)        0.287     5.575    demux_n_89
    SLICE_X105Y436       LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.101     5.676 r  sel[8]_i_32/O
                         net (fo=2, estimated)        0.203     5.879    sel[8]_i_32_n_0
    SLICE_X105Y436       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     5.928 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.011     5.939    demux/sel[8]_i_25_0[5]
    SLICE_X105Y436       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     6.094 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, estimated)        0.026     6.120    demux/sel_reg[8]_i_19_n_0
    SLICE_X105Y437       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.176 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, estimated)        0.327     6.503    demux_n_104
    SLICE_X103Y437       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.132     6.635 r  sel_reg[8]_i_18/O[2]
                         net (fo=1, estimated)        0.218     6.853    sel_reg[8]_i_18_n_13
    SLICE_X104Y436       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     6.890 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.022     6.912    demux/sel_reg[5]_0[4]
    SLICE_X104Y436       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     7.071 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, estimated)        0.026     7.097    demux/sel_reg[8]_i_4_n_0
    SLICE_X104Y437       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.153 r  demux/sel_reg[8]_i_5/O[0]
                         net (fo=10, estimated)       0.259     7.412    demux/sel_reg[8]_i_5_n_15
    SLICE_X105Y440       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     7.448 r  demux/sel[1]_i_2/O
                         net (fo=2, estimated)        0.087     7.535    demux/sel[1]_i_2_n_0
    SLICE_X105Y440       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     7.631 r  demux/sel[0]_i_1/O
                         net (fo=1, routed)           0.050     7.681    demux/sel20_in[0]
    SLICE_X105Y440       FDRE                                         r  demux/sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.656 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1135, estimated)     1.599     6.255    demux/CLK
    SLICE_X105Y440       FDRE                                         r  demux/sel_reg[0]/C
                         clock pessimism              0.489     6.743    
                         clock uncertainty           -0.035     6.708    
    SLICE_X105Y440       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.733    demux/sel_reg[0]
  -------------------------------------------------------------------
                         required time                          6.733    
                         arrival time                          -7.681    
  -------------------------------------------------------------------
                         slack                                 -0.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.030ns  (arrival time - required time)
  Source:                 demux/genblk1[263].z_reg[263][1]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[263].reg_in/reg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.059ns (41.259%)  route 0.084ns (58.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.926ns
    Source Clock Delay      (SCD):    2.376ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Net Delay (Source):      1.720ns (routing 0.914ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.980ns (routing 1.005ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1135, estimated)     1.720     2.376    demux/CLK
    SLICE_X115Y440       FDRE                                         r  demux/genblk1[263].z_reg[263][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y440       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.435 r  demux/genblk1[263].z_reg[263][1]/Q
                         net (fo=1, estimated)        0.084     2.519    genblk1[263].reg_in/D[1]
    SLICE_X116Y440       FDRE                                         r  genblk1[263].reg_in/reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1135, estimated)     1.980     2.926    genblk1[263].reg_in/CLK
    SLICE_X116Y440       FDRE                                         r  genblk1[263].reg_in/reg_out_reg[1]/C
                         clock pessimism             -0.439     2.487    
    SLICE_X116Y440       FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     2.549    genblk1[263].reg_in/reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                 -0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X109Y441  genblk1[51].reg_in/reg_out_reg[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X107Y443  demux/genblk1[29].z_reg[29][4]/C



