Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Dec  1 10:10:16 2025
| Host         : claudio-z790prors running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_methodology -file top_block_wrapper_methodology_drc_routed.rpt -pb top_block_wrapper_methodology_drc_routed.pb -rpx top_block_wrapper_methodology_drc_routed.rpx
| Design       : top_block_wrapper
| Device       : xcau15p-sbvb484-1-i
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_top_block_wrapper
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1025
+-----------+------------------+--------------------------------------------------------+------------+
| Rule      | Severity         | Description                                            | Violations |
+-----------+------------------+--------------------------------------------------------+------------+
| TIMING-2  | Critical Warning | Invalid primary clock source pin                       | 1          |
| TIMING-6  | Critical Warning | No common primary clock between related clocks         | 5          |
| TIMING-7  | Critical Warning | No common node between related clocks                  | 5          |
| LUTAR-1   | Warning          | LUT drives async reset alert                           | 7          |
| TIMING-9  | Warning          | Unknown CDC Logic                                      | 1          |
| TIMING-16 | Warning          | Large setup violation                                  | 1000       |
| TIMING-18 | Warning          | Missing input or output delay                          | 2          |
| ULMTCS-1  | Warning          | Control Sets use limits recommend reduction            | 1          |
| XDCC-1    | Warning          | Scoped Clock constraint overwritten with the same name | 1          |
| XDCC-7    | Warning          | Scoped Clock constraint overwritten on the same source | 1          |
| CLKC-56   | Advisory         | MMCME4 with global clock driver has no LOC             | 1          |
+-----------+------------------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-2#1 Critical Warning
Invalid primary clock source pin  
A primary clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK is created on an inappropriate pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_top_block_clk_wiz_0_2 and clk_out1_top_block_clk_wiz_1_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_top_block_clk_wiz_0_2] -to [get_clocks clk_out1_top_block_clk_wiz_1_0]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_top_block_clk_wiz_1_0 and clk_out1_top_block_clk_wiz_0_2 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_top_block_clk_wiz_1_0] -to [get_clocks clk_out1_top_block_clk_wiz_0_2]
Related violations: <none>

TIMING-6#3 Critical Warning
No common primary clock between related clocks  
The clocks clk_out4_top_block_clk_wiz_0_0 and clk_out1_top_block_clk_wiz_0_2 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out4_top_block_clk_wiz_0_0] -to [get_clocks clk_out1_top_block_clk_wiz_0_2]
Related violations: <none>

TIMING-6#4 Critical Warning
No common primary clock between related clocks  
The clocks clk_out4_top_block_clk_wiz_0_0 and txoutclk_out[0] are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out4_top_block_clk_wiz_0_0] -to [get_clocks txoutclk_out[0]]
Related violations: <none>

TIMING-6#5 Critical Warning
No common primary clock between related clocks  
The clocks txoutclk_out[0] and clk_out4_top_block_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks txoutclk_out[0]] -to [get_clocks clk_out4_top_block_clk_wiz_0_0]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks clk_out1_top_block_clk_wiz_0_2 and clk_out1_top_block_clk_wiz_1_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_top_block_clk_wiz_0_2] -to [get_clocks clk_out1_top_block_clk_wiz_1_0]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks clk_out1_top_block_clk_wiz_1_0 and clk_out1_top_block_clk_wiz_0_2 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_top_block_clk_wiz_1_0] -to [get_clocks clk_out1_top_block_clk_wiz_0_2]
Related violations: <none>

TIMING-7#3 Critical Warning
No common node between related clocks  
The clocks clk_out4_top_block_clk_wiz_0_0 and clk_out1_top_block_clk_wiz_0_2 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out4_top_block_clk_wiz_0_0] -to [get_clocks clk_out1_top_block_clk_wiz_0_2]
Related violations: <none>

TIMING-7#4 Critical Warning
No common node between related clocks  
The clocks clk_out4_top_block_clk_wiz_0_0 and txoutclk_out[0] are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out4_top_block_clk_wiz_0_0] -to [get_clocks txoutclk_out[0]]
Related violations: <none>

TIMING-7#5 Critical Warning
No common node between related clocks  
The clocks txoutclk_out[0] and clk_out4_top_block_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks txoutclk_out[0]] -to [get_clocks clk_out4_top_block_clk_wiz_0_0]
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE,
top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE,
top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE,
top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE
top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE,
top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE,
top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE,
top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE
top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE,
top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE,
top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE,
top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE
top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rst_in_meta_i_1__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE,
top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE,
top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE,
top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE
top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/pcs_pma_i/inst/gtwiz_reset_tx_datapath_out_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_meta_reg/PRE,
top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg/PRE,
top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync1_reg/PRE,
top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync2_reg/PRE
top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/pon_r_reg[22]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/cs_clk_sel_0/inst/count_reg[6]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/FSM_sequential_genblk2[0].state_regs_reg[0][0]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.028 ns between top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/write_done_reg/C (clocked by clk_out1_top_block_clk_wiz_0_0) and top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/i2c_wr_reg/D (clocked by clk_out4_top_block_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.034 ns between top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/write_done_reg/C (clocked by clk_out1_top_block_clk_wiz_0_0) and top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_w_r_reg[0]/D (clocked by clk_out4_top_block_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.042 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][151]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.042 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][161]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.042 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][201]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.042 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][211]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.042 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][161]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.042 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][171]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.042 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][201]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.042 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][211]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.043 ns between top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/write_done_reg/C (clocked by clk_out1_top_block_clk_wiz_0_0) and top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/rcnt_reg[7]/D (clocked by clk_out4_top_block_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.049 ns between top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/write_done_reg/C (clocked by clk_out1_top_block_clk_wiz_0_0) and top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/rcnt_reg[6]/D (clocked by clk_out4_top_block_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.054 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][105]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.054 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][115]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.060 ns between top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/write_done_reg/C (clocked by clk_out1_top_block_clk_wiz_0_0) and top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/rcnt_reg[2]/D (clocked by clk_out4_top_block_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.077 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][62]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.079 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][11]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.079 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][21]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/write_done_reg/C (clocked by clk_out1_top_block_clk_wiz_0_0) and top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/rcnt_reg[5]/D (clocked by clk_out4_top_block_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][2]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.086 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][78]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.087 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][102]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.087 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][112]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.087 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][122]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.091 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][111]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.091 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][121]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.091 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][131]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.094 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][70]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.096 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][19]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.109 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][106]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.109 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][116]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.109 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][126]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.109 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][106]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.109 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][116]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.109 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][126]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.109 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][136]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.109 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][124]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.112 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][2]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.112 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][3]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.112 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][4]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.112 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][5]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.112 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][17]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.112 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][27]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][2]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][3]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][0]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][10]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][6]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][7]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.115 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][12]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.115 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][22]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.118 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][320]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.118 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][322]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.118 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][324]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.120 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][125]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.121 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][38]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.123 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][140]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.126 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][133]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.128 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo_reg[8][1][29]/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/FSM_sequential_genblk2[2].state_regs_reg[2][0]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.129 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][130]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.130 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][48]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.130 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][58]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.130 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][58]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.130 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][68]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.134 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][139]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.134 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][149]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.134 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][149]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.134 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][120]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.135 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][162]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.135 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][171]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.135 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][181]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.135 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][191]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.135 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][162]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.135 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][181]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.135 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][191]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.137 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][1]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -1.139 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][78]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -1.139 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][88]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -1.139 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][98]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -1.139 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][108]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -1.139 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][88]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -1.139 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][98]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -1.140 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][136]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -1.142 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].got_trigger_reg[0]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -1.143 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][108]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -1.143 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][118]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -1.143 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][128]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -1.143 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][18]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -1.143 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][28]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -1.143 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][118]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -1.143 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][128]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -1.143 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][28]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -1.144 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][106]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -1.144 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][116]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -1.144 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][126]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -1.144 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][14]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -1.145 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][38]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -1.151 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/FSM_sequential_genblk2[0].state_regs_reg[0][1]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][108]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -1.153 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][72]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -1.153 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][73]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -1.153 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][74]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -1.153 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][76]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -1.154 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][136]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -1.154 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][76]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -1.154 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][86]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -1.154 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][96]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -1.154 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][86]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -1.154 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][96]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -1.154 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][101]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -1.157 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][10]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -1.157 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][20]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -1.166 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][183]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -1.168 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].wr_en_regs_reg[0]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -1.170 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][189]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -1.172 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][118]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -1.173 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][221]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -1.173 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][231]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -1.173 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][241]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -1.173 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][231]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -1.173 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][104]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -1.173 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][114]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][103]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][113]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][123]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][152]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][168]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][178]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][188]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][198]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][93]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][103]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][113]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][123]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][152]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][178]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][188]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][198]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -1.178 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][138]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -1.178 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][148]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -1.178 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][158]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -1.178 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][148]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -1.178 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][158]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -1.178 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][168]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -1.179 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][143]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -1.179 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][153]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -1.179 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][163]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -1.179 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][173]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -1.179 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][153]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -1.179 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][173]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -1.179 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][79]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -1.179 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][80]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -1.180 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][73]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -1.180 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][83]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -1.180 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][83]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -1.180 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][93]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -1.181 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][135]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -1.182 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][100]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -1.182 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][110]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -1.183 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][326]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -1.186 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][17]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -1.186 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][27]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -1.186 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][37]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -1.186 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][199]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -1.186 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][27]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -1.186 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][37]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -1.187 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][261]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -1.187 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][295]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -1.187 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][305]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -1.187 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][261]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -1.187 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][295]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -1.187 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][305]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -1.187 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][315]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -1.189 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_fifo_reg[28][3][15]/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/FSM_sequential_genblk2[1].state_regs_reg[1][0]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -1.189 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][265]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -1.189 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][275]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -1.189 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][285]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -1.189 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][275]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -1.189 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][285]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][100]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][124]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][150]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][74]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][80]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][90]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][100]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][110]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][134]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][150]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][84]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][90]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -1.192 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][104]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -1.192 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][114]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -1.192 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][84]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -1.192 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][94]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -1.192 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][104]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -1.192 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][114]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -1.192 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][124]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -1.192 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][138]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -1.192 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][94]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][110]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][120]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][130]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][140]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][120]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][130]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][140]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -1.195 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][47]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -1.195 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][66]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -1.197 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][132]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -1.199 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][0]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][112]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][122]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][132]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][142]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][243]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][253]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][263]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][273]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][122]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][132]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][142]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][253]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][263]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][273]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][283]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -1.202 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][102]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -1.202 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][72]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -1.202 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][82]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -1.202 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][92]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -1.202 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][102]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -1.202 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][112]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -1.202 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][82]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -1.202 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][92]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -1.202 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][25]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#238 Warning
Large setup violation  
There is a large setup violation of -1.204 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][259]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#239 Warning
Large setup violation  
There is a large setup violation of -1.204 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][269]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#240 Warning
Large setup violation  
There is a large setup violation of -1.204 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][279]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#241 Warning
Large setup violation  
There is a large setup violation of -1.204 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][283]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#242 Warning
Large setup violation  
There is a large setup violation of -1.204 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][269]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#243 Warning
Large setup violation  
There is a large setup violation of -1.204 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][279]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#244 Warning
Large setup violation  
There is a large setup violation of -1.204 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][260]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#245 Warning
Large setup violation  
There is a large setup violation of -1.204 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][270]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#246 Warning
Large setup violation  
There is a large setup violation of -1.204 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][280]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#247 Warning
Large setup violation  
There is a large setup violation of -1.206 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][15]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#248 Warning
Large setup violation  
There is a large setup violation of -1.206 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][220]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#249 Warning
Large setup violation  
There is a large setup violation of -1.206 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][230]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#250 Warning
Large setup violation  
There is a large setup violation of -1.206 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][240]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#251 Warning
Large setup violation  
There is a large setup violation of -1.206 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][250]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#252 Warning
Large setup violation  
There is a large setup violation of -1.207 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][128]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#253 Warning
Large setup violation  
There is a large setup violation of -1.207 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][13]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#254 Warning
Large setup violation  
There is a large setup violation of -1.207 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][23]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#255 Warning
Large setup violation  
There is a large setup violation of -1.209 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][135]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#256 Warning
Large setup violation  
There is a large setup violation of -1.209 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][138]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#257 Warning
Large setup violation  
There is a large setup violation of -1.209 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][145]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#258 Warning
Large setup violation  
There is a large setup violation of -1.209 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][155]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#259 Warning
Large setup violation  
There is a large setup violation of -1.211 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][141]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#260 Warning
Large setup violation  
There is a large setup violation of -1.211 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][151]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#261 Warning
Large setup violation  
There is a large setup violation of -1.212 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][60]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#262 Warning
Large setup violation  
There is a large setup violation of -1.212 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][67]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#263 Warning
Large setup violation  
There is a large setup violation of -1.212 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][70]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#264 Warning
Large setup violation  
There is a large setup violation of -1.213 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][109]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#265 Warning
Large setup violation  
There is a large setup violation of -1.213 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][119]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#266 Warning
Large setup violation  
There is a large setup violation of -1.213 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][129]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#267 Warning
Large setup violation  
There is a large setup violation of -1.214 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][145]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#268 Warning
Large setup violation  
There is a large setup violation of -1.214 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][155]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#269 Warning
Large setup violation  
There is a large setup violation of -1.214 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][165]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#270 Warning
Large setup violation  
There is a large setup violation of -1.214 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][155]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#271 Warning
Large setup violation  
There is a large setup violation of -1.214 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][165]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#272 Warning
Large setup violation  
There is a large setup violation of -1.214 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][137]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#273 Warning
Large setup violation  
There is a large setup violation of -1.215 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][166]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#274 Warning
Large setup violation  
There is a large setup violation of -1.215 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][176]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#275 Warning
Large setup violation  
There is a large setup violation of -1.215 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][186]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#276 Warning
Large setup violation  
There is a large setup violation of -1.215 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][196]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#277 Warning
Large setup violation  
There is a large setup violation of -1.215 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][176]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#278 Warning
Large setup violation  
There is a large setup violation of -1.215 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][186]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#279 Warning
Large setup violation  
There is a large setup violation of -1.215 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][196]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#280 Warning
Large setup violation  
There is a large setup violation of -1.215 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][139]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#281 Warning
Large setup violation  
There is a large setup violation of -1.215 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][142]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#282 Warning
Large setup violation  
There is a large setup violation of -1.216 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][205]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#283 Warning
Large setup violation  
There is a large setup violation of -1.216 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][18]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#284 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][146]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#285 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][156]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#286 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][159]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#287 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][160]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#288 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][169]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#289 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][170]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#290 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][179]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#291 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][146]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#292 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][160]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#293 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][166]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#294 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][169]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#295 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][170]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#296 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][179]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#297 Warning
Large setup violation  
There is a large setup violation of -1.218 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/FSM_sequential_genblk2[3].state_regs_reg[3][0]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#298 Warning
Large setup violation  
There is a large setup violation of -1.218 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/FSM_sequential_genblk2[3].state_regs_reg[3][1]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#299 Warning
Large setup violation  
There is a large setup violation of -1.219 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][193]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#300 Warning
Large setup violation  
There is a large setup violation of -1.219 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][203]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#301 Warning
Large setup violation  
There is a large setup violation of -1.219 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][193]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#302 Warning
Large setup violation  
There is a large setup violation of -1.219 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][203]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#303 Warning
Large setup violation  
There is a large setup violation of -1.221 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][109]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#304 Warning
Large setup violation  
There is a large setup violation of -1.221 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][119]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#305 Warning
Large setup violation  
There is a large setup violation of -1.221 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][129]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#306 Warning
Large setup violation  
There is a large setup violation of -1.221 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][99]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#307 Warning
Large setup violation  
There is a large setup violation of -1.221 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][109]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#308 Warning
Large setup violation  
There is a large setup violation of -1.221 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][119]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#309 Warning
Large setup violation  
There is a large setup violation of -1.221 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][129]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#310 Warning
Large setup violation  
There is a large setup violation of -1.223 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][79]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#311 Warning
Large setup violation  
There is a large setup violation of -1.223 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][89]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#312 Warning
Large setup violation  
There is a large setup violation of -1.223 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][89]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#313 Warning
Large setup violation  
There is a large setup violation of -1.223 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][99]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#314 Warning
Large setup violation  
There is a large setup violation of -1.226 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][133]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#315 Warning
Large setup violation  
There is a large setup violation of -1.228 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][25]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#316 Warning
Large setup violation  
There is a large setup violation of -1.228 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][26]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#317 Warning
Large setup violation  
There is a large setup violation of -1.228 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][28]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#318 Warning
Large setup violation  
There is a large setup violation of -1.228 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][31]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#319 Warning
Large setup violation  
There is a large setup violation of -1.229 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][177]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#320 Warning
Large setup violation  
There is a large setup violation of -1.229 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][187]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#321 Warning
Large setup violation  
There is a large setup violation of -1.229 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][177]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#322 Warning
Large setup violation  
There is a large setup violation of -1.229 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][187]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#323 Warning
Large setup violation  
There is a large setup violation of -1.230 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][133]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#324 Warning
Large setup violation  
There is a large setup violation of -1.230 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][143]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#325 Warning
Large setup violation  
There is a large setup violation of -1.230 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][24]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#326 Warning
Large setup violation  
There is a large setup violation of -1.230 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][27]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#327 Warning
Large setup violation  
There is a large setup violation of -1.230 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][29]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#328 Warning
Large setup violation  
There is a large setup violation of -1.230 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][30]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#329 Warning
Large setup violation  
There is a large setup violation of -1.234 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][24]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#330 Warning
Large setup violation  
There is a large setup violation of -1.235 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][180]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#331 Warning
Large setup violation  
There is a large setup violation of -1.235 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][189]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#332 Warning
Large setup violation  
There is a large setup violation of -1.235 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][190]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#333 Warning
Large setup violation  
There is a large setup violation of -1.235 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][200]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#334 Warning
Large setup violation  
There is a large setup violation of -1.235 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][159]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#335 Warning
Large setup violation  
There is a large setup violation of -1.235 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][163]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#336 Warning
Large setup violation  
There is a large setup violation of -1.235 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][180]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#337 Warning
Large setup violation  
There is a large setup violation of -1.235 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][190]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#338 Warning
Large setup violation  
There is a large setup violation of -1.235 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][200]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#339 Warning
Large setup violation  
There is a large setup violation of -1.235 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][206]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#340 Warning
Large setup violation  
There is a large setup violation of -1.239 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][199]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#341 Warning
Large setup violation  
There is a large setup violation of -1.240 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][146]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#342 Warning
Large setup violation  
There is a large setup violation of -1.240 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][196]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#343 Warning
Large setup violation  
There is a large setup violation of -1.241 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][14]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#344 Warning
Large setup violation  
There is a large setup violation of -1.241 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][15]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#345 Warning
Large setup violation  
There is a large setup violation of -1.241 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][8]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#346 Warning
Large setup violation  
There is a large setup violation of -1.242 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][111]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#347 Warning
Large setup violation  
There is a large setup violation of -1.242 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][121]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#348 Warning
Large setup violation  
There is a large setup violation of -1.242 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][131]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#349 Warning
Large setup violation  
There is a large setup violation of -1.242 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][141]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#350 Warning
Large setup violation  
There is a large setup violation of -1.242 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][121]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#351 Warning
Large setup violation  
There is a large setup violation of -1.242 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][131]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#352 Warning
Large setup violation  
There is a large setup violation of -1.242 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][141]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#353 Warning
Large setup violation  
There is a large setup violation of -1.243 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][11]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#354 Warning
Large setup violation  
There is a large setup violation of -1.243 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][12]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#355 Warning
Large setup violation  
There is a large setup violation of -1.243 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][13]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#356 Warning
Large setup violation  
There is a large setup violation of -1.244 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][107]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#357 Warning
Large setup violation  
There is a large setup violation of -1.244 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][117]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#358 Warning
Large setup violation  
There is a large setup violation of -1.244 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][127]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#359 Warning
Large setup violation  
There is a large setup violation of -1.244 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][137]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#360 Warning
Large setup violation  
There is a large setup violation of -1.244 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][209]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#361 Warning
Large setup violation  
There is a large setup violation of -1.244 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][107]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#362 Warning
Large setup violation  
There is a large setup violation of -1.244 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][117]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#363 Warning
Large setup violation  
There is a large setup violation of -1.244 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][127]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#364 Warning
Large setup violation  
There is a large setup violation of -1.244 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][137]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#365 Warning
Large setup violation  
There is a large setup violation of -1.244 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][156]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#366 Warning
Large setup violation  
There is a large setup violation of -1.244 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][166]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#367 Warning
Large setup violation  
There is a large setup violation of -1.244 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][176]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#368 Warning
Large setup violation  
There is a large setup violation of -1.244 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][186]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#369 Warning
Large setup violation  
There is a large setup violation of -1.246 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][101]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#370 Warning
Large setup violation  
There is a large setup violation of -1.246 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][77]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#371 Warning
Large setup violation  
There is a large setup violation of -1.246 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][81]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#372 Warning
Large setup violation  
There is a large setup violation of -1.246 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][87]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#373 Warning
Large setup violation  
There is a large setup violation of -1.246 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][91]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#374 Warning
Large setup violation  
There is a large setup violation of -1.246 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][97]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#375 Warning
Large setup violation  
There is a large setup violation of -1.246 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][101]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#376 Warning
Large setup violation  
There is a large setup violation of -1.246 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][111]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#377 Warning
Large setup violation  
There is a large setup violation of -1.246 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][77]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#378 Warning
Large setup violation  
There is a large setup violation of -1.246 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][87]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#379 Warning
Large setup violation  
There is a large setup violation of -1.246 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][8]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#380 Warning
Large setup violation  
There is a large setup violation of -1.246 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][91]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#381 Warning
Large setup violation  
There is a large setup violation of -1.246 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][97]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#382 Warning
Large setup violation  
There is a large setup violation of -1.247 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][134]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#383 Warning
Large setup violation  
There is a large setup violation of -1.247 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][144]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#384 Warning
Large setup violation  
There is a large setup violation of -1.247 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][154]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#385 Warning
Large setup violation  
There is a large setup violation of -1.247 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][164]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#386 Warning
Large setup violation  
There is a large setup violation of -1.247 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][144]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#387 Warning
Large setup violation  
There is a large setup violation of -1.247 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][147]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#388 Warning
Large setup violation  
There is a large setup violation of -1.247 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][154]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#389 Warning
Large setup violation  
There is a large setup violation of -1.247 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][164]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#390 Warning
Large setup violation  
There is a large setup violation of -1.249 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][147]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#391 Warning
Large setup violation  
There is a large setup violation of -1.249 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][157]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#392 Warning
Large setup violation  
There is a large setup violation of -1.249 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][167]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#393 Warning
Large setup violation  
There is a large setup violation of -1.249 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][183]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#394 Warning
Large setup violation  
There is a large setup violation of -1.249 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][157]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#395 Warning
Large setup violation  
There is a large setup violation of -1.249 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][167]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#396 Warning
Large setup violation  
There is a large setup violation of -1.252 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][105]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#397 Warning
Large setup violation  
There is a large setup violation of -1.252 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][75]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#398 Warning
Large setup violation  
There is a large setup violation of -1.252 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][85]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#399 Warning
Large setup violation  
There is a large setup violation of -1.252 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][95]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#400 Warning
Large setup violation  
There is a large setup violation of -1.252 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][105]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#401 Warning
Large setup violation  
There is a large setup violation of -1.252 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][85]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#402 Warning
Large setup violation  
There is a large setup violation of -1.252 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][95]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#403 Warning
Large setup violation  
There is a large setup violation of -1.254 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][115]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#404 Warning
Large setup violation  
There is a large setup violation of -1.254 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][125]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#405 Warning
Large setup violation  
There is a large setup violation of -1.254 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][125]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#406 Warning
Large setup violation  
There is a large setup violation of -1.258 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][207]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#407 Warning
Large setup violation  
There is a large setup violation of -1.258 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][210]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#408 Warning
Large setup violation  
There is a large setup violation of -1.258 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][215]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#409 Warning
Large setup violation  
There is a large setup violation of -1.262 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][68]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#410 Warning
Large setup violation  
There is a large setup violation of -1.263 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][271]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#411 Warning
Large setup violation  
There is a large setup violation of -1.267 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][75]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#412 Warning
Large setup violation  
There is a large setup violation of -1.267 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][81]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#413 Warning
Large setup violation  
There is a large setup violation of -1.269 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][208]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#414 Warning
Large setup violation  
There is a large setup violation of -1.272 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].clk_cnts_reg[0][2]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#415 Warning
Large setup violation  
There is a large setup violation of -1.272 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][174]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#416 Warning
Large setup violation  
There is a large setup violation of -1.272 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][184]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#417 Warning
Large setup violation  
There is a large setup violation of -1.272 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][174]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#418 Warning
Large setup violation  
There is a large setup violation of -1.272 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][184]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#419 Warning
Large setup violation  
There is a large setup violation of -1.272 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][214]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#420 Warning
Large setup violation  
There is a large setup violation of -1.276 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][5]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#421 Warning
Large setup violation  
There is a large setup violation of -1.277 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][175]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#422 Warning
Large setup violation  
There is a large setup violation of -1.277 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][185]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#423 Warning
Large setup violation  
There is a large setup violation of -1.277 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][195]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#424 Warning
Large setup violation  
There is a large setup violation of -1.277 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][145]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#425 Warning
Large setup violation  
There is a large setup violation of -1.277 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][175]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#426 Warning
Large setup violation  
There is a large setup violation of -1.277 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][185]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#427 Warning
Large setup violation  
There is a large setup violation of -1.277 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][195]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#428 Warning
Large setup violation  
There is a large setup violation of -1.279 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][205]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#429 Warning
Large setup violation  
There is a large setup violation of -1.283 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].current_sample_reg[0][0]/CE (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#430 Warning
Large setup violation  
There is a large setup violation of -1.283 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].current_sample_reg[0][3]/CE (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#431 Warning
Large setup violation  
There is a large setup violation of -1.283 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].current_sample_reg[0][4]/CE (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#432 Warning
Large setup violation  
There is a large setup violation of -1.284 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][212]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#433 Warning
Large setup violation  
There is a large setup violation of -1.288 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][215]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#434 Warning
Large setup violation  
There is a large setup violation of -1.289 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][194]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#435 Warning
Large setup violation  
There is a large setup violation of -1.289 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][197]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#436 Warning
Large setup violation  
There is a large setup violation of -1.289 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][204]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#437 Warning
Large setup violation  
There is a large setup violation of -1.289 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][151]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#438 Warning
Large setup violation  
There is a large setup violation of -1.289 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][197]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#439 Warning
Large setup violation  
There is a large setup violation of -1.289 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][204]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#440 Warning
Large setup violation  
There is a large setup violation of -1.296 ns between top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/write_done_reg/C (clocked by clk_out1_top_block_clk_wiz_0_0) and top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_w_r_reg[2]/D (clocked by clk_out4_top_block_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#441 Warning
Large setup violation  
There is a large setup violation of -1.301 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][115]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#442 Warning
Large setup violation  
There is a large setup violation of -1.301 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][135]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#443 Warning
Large setup violation  
There is a large setup violation of -1.301 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][139]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#444 Warning
Large setup violation  
There is a large setup violation of -1.301 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][325]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#445 Warning
Large setup violation  
There is a large setup violation of -1.309 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][213]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#446 Warning
Large setup violation  
There is a large setup violation of -1.312 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][212]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#447 Warning
Large setup violation  
There is a large setup violation of -1.312 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][213]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#448 Warning
Large setup violation  
There is a large setup violation of -1.312 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][219]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#449 Warning
Large setup violation  
There is a large setup violation of -1.312 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][223]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#450 Warning
Large setup violation  
There is a large setup violation of -1.312 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][10]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#451 Warning
Large setup violation  
There is a large setup violation of -1.312 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][14]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#452 Warning
Large setup violation  
There is a large setup violation of -1.312 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][17]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#453 Warning
Large setup violation  
There is a large setup violation of -1.312 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][19]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#454 Warning
Large setup violation  
There is a large setup violation of -1.312 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][216]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#455 Warning
Large setup violation  
There is a large setup violation of -1.312 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][219]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#456 Warning
Large setup violation  
There is a large setup violation of -1.312 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][223]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#457 Warning
Large setup violation  
There is a large setup violation of -1.314 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][206]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#458 Warning
Large setup violation  
There is a large setup violation of -1.314 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][207]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#459 Warning
Large setup violation  
There is a large setup violation of -1.314 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][216]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#460 Warning
Large setup violation  
There is a large setup violation of -1.316 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][21]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#461 Warning
Large setup violation  
There is a large setup violation of -1.318 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][29]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#462 Warning
Large setup violation  
There is a large setup violation of -1.318 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][34]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#463 Warning
Large setup violation  
There is a large setup violation of -1.318 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][62]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#464 Warning
Large setup violation  
There is a large setup violation of -1.318 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][65]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#465 Warning
Large setup violation  
There is a large setup violation of -1.319 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][8]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#466 Warning
Large setup violation  
There is a large setup violation of -1.320 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][19]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#467 Warning
Large setup violation  
There is a large setup violation of -1.320 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][288]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#468 Warning
Large setup violation  
There is a large setup violation of -1.321 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][209]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#469 Warning
Large setup violation  
There is a large setup violation of -1.325 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][280]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#470 Warning
Large setup violation  
There is a large setup violation of -1.325 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][215]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#471 Warning
Large setup violation  
There is a large setup violation of -1.327 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][16]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#472 Warning
Large setup violation  
There is a large setup violation of -1.327 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][26]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#473 Warning
Large setup violation  
There is a large setup violation of -1.329 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][194]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#474 Warning
Large setup violation  
There is a large setup violation of -1.331 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][8]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#475 Warning
Large setup violation  
There is a large setup violation of -1.332 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].current_sample_reg[0][1]/CE (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#476 Warning
Large setup violation  
There is a large setup violation of -1.332 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].current_sample_reg[0][5]/CE (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#477 Warning
Large setup violation  
There is a large setup violation of -1.332 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].current_sample_reg[0][6]/CE (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#478 Warning
Large setup violation  
There is a large setup violation of -1.332 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].current_sample_reg[0][7]/CE (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#479 Warning
Large setup violation  
There is a large setup violation of -1.333 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][172]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#480 Warning
Large setup violation  
There is a large setup violation of -1.333 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][182]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#481 Warning
Large setup violation  
There is a large setup violation of -1.333 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][192]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#482 Warning
Large setup violation  
There is a large setup violation of -1.333 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][202]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#483 Warning
Large setup violation  
There is a large setup violation of -1.333 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][156]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#484 Warning
Large setup violation  
There is a large setup violation of -1.333 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][172]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#485 Warning
Large setup violation  
There is a large setup violation of -1.333 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][182]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#486 Warning
Large setup violation  
There is a large setup violation of -1.333 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][192]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#487 Warning
Large setup violation  
There is a large setup violation of -1.335 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][28]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#488 Warning
Large setup violation  
There is a large setup violation of -1.335 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][202]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#489 Warning
Large setup violation  
There is a large setup violation of -1.336 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][25]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#490 Warning
Large setup violation  
There is a large setup violation of -1.343 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][65]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#491 Warning
Large setup violation  
There is a large setup violation of -1.346 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].reset_fifo_regs_reg[0]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#492 Warning
Large setup violation  
There is a large setup violation of -1.347 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][222]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#493 Warning
Large setup violation  
There is a large setup violation of -1.347 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][232]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#494 Warning
Large setup violation  
There is a large setup violation of -1.347 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][242]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#495 Warning
Large setup violation  
There is a large setup violation of -1.347 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][252]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#496 Warning
Large setup violation  
There is a large setup violation of -1.347 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][222]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#497 Warning
Large setup violation  
There is a large setup violation of -1.347 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][232]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#498 Warning
Large setup violation  
There is a large setup violation of -1.347 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][242]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#499 Warning
Large setup violation  
There is a large setup violation of -1.347 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][252]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#500 Warning
Large setup violation  
There is a large setup violation of -1.349 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][1]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#501 Warning
Large setup violation  
There is a large setup violation of -1.349 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][7]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#502 Warning
Large setup violation  
There is a large setup violation of -1.349 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][9]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#503 Warning
Large setup violation  
There is a large setup violation of -1.350 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][11]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#504 Warning
Large setup violation  
There is a large setup violation of -1.350 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][21]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#505 Warning
Large setup violation  
There is a large setup violation of -1.350 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][71]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#506 Warning
Large setup violation  
There is a large setup violation of -1.350 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][21]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#507 Warning
Large setup violation  
There is a large setup violation of -1.350 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][31]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#508 Warning
Large setup violation  
There is a large setup violation of -1.350 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][48]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#509 Warning
Large setup violation  
There is a large setup violation of -1.350 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][49]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#510 Warning
Large setup violation  
There is a large setup violation of -1.351 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][262]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#511 Warning
Large setup violation  
There is a large setup violation of -1.351 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][234]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#512 Warning
Large setup violation  
There is a large setup violation of -1.351 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][262]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#513 Warning
Large setup violation  
There is a large setup violation of -1.353 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][26]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#514 Warning
Large setup violation  
There is a large setup violation of -1.354 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][31]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#515 Warning
Large setup violation  
There is a large setup violation of -1.354 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][41]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#516 Warning
Large setup violation  
There is a large setup violation of -1.354 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][51]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#517 Warning
Large setup violation  
There is a large setup violation of -1.354 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][61]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#518 Warning
Large setup violation  
There is a large setup violation of -1.354 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][41]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#519 Warning
Large setup violation  
There is a large setup violation of -1.354 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][51]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#520 Warning
Large setup violation  
There is a large setup violation of -1.354 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][61]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#521 Warning
Large setup violation  
There is a large setup violation of -1.354 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][71]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#522 Warning
Large setup violation  
There is a large setup violation of -1.355 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][107]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#523 Warning
Large setup violation  
There is a large setup violation of -1.355 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][117]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#524 Warning
Large setup violation  
There is a large setup violation of -1.355 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][127]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#525 Warning
Large setup violation  
There is a large setup violation of -1.356 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][144]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#526 Warning
Large setup violation  
There is a large setup violation of -1.356 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][154]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#527 Warning
Large setup violation  
There is a large setup violation of -1.356 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][164]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#528 Warning
Large setup violation  
There is a large setup violation of -1.356 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][214]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#529 Warning
Large setup violation  
There is a large setup violation of -1.357 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][1]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#530 Warning
Large setup violation  
There is a large setup violation of -1.358 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][17]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#531 Warning
Large setup violation  
There is a large setup violation of -1.360 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][174]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#532 Warning
Large setup violation  
There is a large setup violation of -1.360 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][184]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#533 Warning
Large setup violation  
There is a large setup violation of -1.360 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][194]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#534 Warning
Large setup violation  
There is a large setup violation of -1.360 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][204]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#535 Warning
Large setup violation  
There is a large setup violation of -1.362 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][16]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#536 Warning
Large setup violation  
There is a large setup violation of -1.363 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][11]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#537 Warning
Large setup violation  
There is a large setup violation of -1.365 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][23]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#538 Warning
Large setup violation  
There is a large setup violation of -1.367 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][290]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#539 Warning
Large setup violation  
There is a large setup violation of -1.367 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][300]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#540 Warning
Large setup violation  
There is a large setup violation of -1.367 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][289]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#541 Warning
Large setup violation  
There is a large setup violation of -1.367 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][300]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#542 Warning
Large setup violation  
There is a large setup violation of -1.367 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][310]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#543 Warning
Large setup violation  
There is a large setup violation of -1.371 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].clk_cnts_reg[0][0]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#544 Warning
Large setup violation  
There is a large setup violation of -1.371 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][27]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#545 Warning
Large setup violation  
There is a large setup violation of -1.372 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][0]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#546 Warning
Large setup violation  
There is a large setup violation of -1.372 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][4]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#547 Warning
Large setup violation  
There is a large setup violation of -1.372 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][5]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#548 Warning
Large setup violation  
There is a large setup violation of -1.372 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][6]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#549 Warning
Large setup violation  
There is a large setup violation of -1.372 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][0]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#550 Warning
Large setup violation  
There is a large setup violation of -1.372 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][3]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#551 Warning
Large setup violation  
There is a large setup violation of -1.372 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][4]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#552 Warning
Large setup violation  
There is a large setup violation of -1.372 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][6]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#553 Warning
Large setup violation  
There is a large setup violation of -1.373 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][22]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#554 Warning
Large setup violation  
There is a large setup violation of -1.374 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/FSM_sequential_genblk2[2].state_regs_reg[2][0]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#555 Warning
Large setup violation  
There is a large setup violation of -1.374 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][7]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#556 Warning
Large setup violation  
There is a large setup violation of -1.376 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][24]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#557 Warning
Large setup violation  
There is a large setup violation of -1.377 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][3]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#558 Warning
Large setup violation  
There is a large setup violation of -1.377 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][224]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#559 Warning
Large setup violation  
There is a large setup violation of -1.377 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][234]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#560 Warning
Large setup violation  
There is a large setup violation of -1.377 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][244]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#561 Warning
Large setup violation  
There is a large setup violation of -1.379 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][20]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#562 Warning
Large setup violation  
There is a large setup violation of -1.381 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][2]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#563 Warning
Large setup violation  
There is a large setup violation of -1.381 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/FSM_sequential_genblk2[0].state_regs_reg[0][0]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#564 Warning
Large setup violation  
There is a large setup violation of -1.381 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][1]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#565 Warning
Large setup violation  
There is a large setup violation of -1.381 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][254]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#566 Warning
Large setup violation  
There is a large setup violation of -1.381 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][264]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#567 Warning
Large setup violation  
There is a large setup violation of -1.386 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][19]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#568 Warning
Large setup violation  
There is a large setup violation of -1.386 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][21]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#569 Warning
Large setup violation  
There is a large setup violation of -1.386 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][22]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#570 Warning
Large setup violation  
There is a large setup violation of -1.386 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][23]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#571 Warning
Large setup violation  
There is a large setup violation of -1.388 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][18]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#572 Warning
Large setup violation  
There is a large setup violation of -1.388 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][16]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#573 Warning
Large setup violation  
There is a large setup violation of -1.388 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][17]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#574 Warning
Large setup violation  
There is a large setup violation of -1.388 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][18]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#575 Warning
Large setup violation  
There is a large setup violation of -1.388 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][20]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#576 Warning
Large setup violation  
There is a large setup violation of -1.389 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][30]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#577 Warning
Large setup violation  
There is a large setup violation of -1.389 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][9]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#578 Warning
Large setup violation  
There is a large setup violation of -1.390 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][290]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#579 Warning
Large setup violation  
There is a large setup violation of -1.393 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][29]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#580 Warning
Large setup violation  
There is a large setup violation of -1.394 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][9]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#581 Warning
Large setup violation  
There is a large setup violation of -1.395 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][4]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#582 Warning
Large setup violation  
There is a large setup violation of -1.398 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][12]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#583 Warning
Large setup violation  
There is a large setup violation of -1.398 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][217]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#584 Warning
Large setup violation  
There is a large setup violation of -1.398 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][221]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#585 Warning
Large setup violation  
There is a large setup violation of -1.398 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][239]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#586 Warning
Large setup violation  
There is a large setup violation of -1.398 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][249]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#587 Warning
Large setup violation  
There is a large setup violation of -1.398 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][255]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#588 Warning
Large setup violation  
There is a large setup violation of -1.399 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/FSM_sequential_genblk2[1].state_regs_reg[1][1]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#589 Warning
Large setup violation  
There is a large setup violation of -1.401 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/FSM_sequential_genblk2[1].state_regs_reg[1][0]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#590 Warning
Large setup violation  
There is a large setup violation of -1.401 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/FSM_sequential_genblk2[2].state_regs_reg[2][1]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#591 Warning
Large setup violation  
There is a large setup violation of -1.402 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][31]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#592 Warning
Large setup violation  
There is a large setup violation of -1.402 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][227]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#593 Warning
Large setup violation  
There is a large setup violation of -1.402 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][237]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#594 Warning
Large setup violation  
There is a large setup violation of -1.402 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][247]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#595 Warning
Large setup violation  
There is a large setup violation of -1.402 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][227]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#596 Warning
Large setup violation  
There is a large setup violation of -1.402 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][237]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#597 Warning
Large setup violation  
There is a large setup violation of -1.402 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][247]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#598 Warning
Large setup violation  
There is a large setup violation of -1.402 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][251]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#599 Warning
Large setup violation  
There is a large setup violation of -1.404 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][34]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#600 Warning
Large setup violation  
There is a large setup violation of -1.404 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][44]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#601 Warning
Large setup violation  
There is a large setup violation of -1.404 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][54]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#602 Warning
Large setup violation  
There is a large setup violation of -1.404 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][64]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#603 Warning
Large setup violation  
There is a large setup violation of -1.404 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][314]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#604 Warning
Large setup violation  
There is a large setup violation of -1.404 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][44]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#605 Warning
Large setup violation  
There is a large setup violation of -1.404 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][54]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#606 Warning
Large setup violation  
There is a large setup violation of -1.404 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][64]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#607 Warning
Large setup violation  
There is a large setup violation of -1.405 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].clk_cnts_reg[0][1]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#608 Warning
Large setup violation  
There is a large setup violation of -1.406 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][1]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#609 Warning
Large setup violation  
There is a large setup violation of -1.408 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][10]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#610 Warning
Large setup violation  
There is a large setup violation of -1.408 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][49]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#611 Warning
Large setup violation  
There is a large setup violation of -1.408 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][59]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#612 Warning
Large setup violation  
There is a large setup violation of -1.408 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][69]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#613 Warning
Large setup violation  
There is a large setup violation of -1.408 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][59]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#614 Warning
Large setup violation  
There is a large setup violation of -1.408 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][60]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#615 Warning
Large setup violation  
There is a large setup violation of -1.408 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][69]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#616 Warning
Large setup violation  
There is a large setup violation of -1.409 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][36]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#617 Warning
Large setup violation  
There is a large setup violation of -1.409 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][46]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#618 Warning
Large setup violation  
There is a large setup violation of -1.409 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][56]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#619 Warning
Large setup violation  
There is a large setup violation of -1.409 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][46]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#620 Warning
Large setup violation  
There is a large setup violation of -1.409 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][56]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#621 Warning
Large setup violation  
There is a large setup violation of -1.411 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][16]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#622 Warning
Large setup violation  
There is a large setup violation of -1.411 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][26]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#623 Warning
Large setup violation  
There is a large setup violation of -1.411 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][26]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#624 Warning
Large setup violation  
There is a large setup violation of -1.411 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][36]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#625 Warning
Large setup violation  
There is a large setup violation of -1.411 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][219]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#626 Warning
Large setup violation  
There is a large setup violation of -1.411 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][229]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#627 Warning
Large setup violation  
There is a large setup violation of -1.411 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][239]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#628 Warning
Large setup violation  
There is a large setup violation of -1.411 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][249]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#629 Warning
Large setup violation  
There is a large setup violation of -1.413 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][0]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#630 Warning
Large setup violation  
There is a large setup violation of -1.413 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][103]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#631 Warning
Large setup violation  
There is a large setup violation of -1.415 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][113]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#632 Warning
Large setup violation  
There is a large setup violation of -1.415 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][123]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#633 Warning
Large setup violation  
There is a large setup violation of -1.415 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][259]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#634 Warning
Large setup violation  
There is a large setup violation of -1.415 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][269]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#635 Warning
Large setup violation  
There is a large setup violation of -1.422 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][66]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#636 Warning
Large setup violation  
There is a large setup violation of -1.426 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][15]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#637 Warning
Large setup violation  
There is a large setup violation of -1.426 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][5]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#638 Warning
Large setup violation  
There is a large setup violation of -1.431 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][14]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#639 Warning
Large setup violation  
There is a large setup violation of -1.431 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#640 Warning
Large setup violation  
There is a large setup violation of -1.431 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#641 Warning
Large setup violation  
There is a large setup violation of -1.431 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#642 Warning
Large setup violation  
There is a large setup violation of -1.431 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#643 Warning
Large setup violation  
There is a large setup violation of -1.431 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][234]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#644 Warning
Large setup violation  
There is a large setup violation of -1.431 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][244]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#645 Warning
Large setup violation  
There is a large setup violation of -1.431 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][254]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#646 Warning
Large setup violation  
There is a large setup violation of -1.431 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][260]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#647 Warning
Large setup violation  
There is a large setup violation of -1.431 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][244]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#648 Warning
Large setup violation  
There is a large setup violation of -1.431 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][254]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#649 Warning
Large setup violation  
There is a large setup violation of -1.431 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][264]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#650 Warning
Large setup violation  
There is a large setup violation of -1.431 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][286]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#651 Warning
Large setup violation  
There is a large setup violation of -1.432 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][225]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#652 Warning
Large setup violation  
There is a large setup violation of -1.432 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][275]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#653 Warning
Large setup violation  
There is a large setup violation of -1.433 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][264]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#654 Warning
Large setup violation  
There is a large setup violation of -1.433 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][270]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#655 Warning
Large setup violation  
There is a large setup violation of -1.433 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][274]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#656 Warning
Large setup violation  
There is a large setup violation of -1.433 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][284]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#657 Warning
Large setup violation  
There is a large setup violation of -1.433 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][270]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#658 Warning
Large setup violation  
There is a large setup violation of -1.433 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][274]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#659 Warning
Large setup violation  
There is a large setup violation of -1.433 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][280]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#660 Warning
Large setup violation  
There is a large setup violation of -1.433 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][284]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#661 Warning
Large setup violation  
There is a large setup violation of -1.435 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#662 Warning
Large setup violation  
There is a large setup violation of -1.435 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#663 Warning
Large setup violation  
There is a large setup violation of -1.435 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#664 Warning
Large setup violation  
There is a large setup violation of -1.435 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#665 Warning
Large setup violation  
There is a large setup violation of -1.435 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][255]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#666 Warning
Large setup violation  
There is a large setup violation of -1.435 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][238]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#667 Warning
Large setup violation  
There is a large setup violation of -1.435 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][265]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#668 Warning
Large setup violation  
There is a large setup violation of -1.436 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][235]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#669 Warning
Large setup violation  
There is a large setup violation of -1.436 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][245]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#670 Warning
Large setup violation  
There is a large setup violation of -1.436 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][255]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#671 Warning
Large setup violation  
There is a large setup violation of -1.436 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][265]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#672 Warning
Large setup violation  
There is a large setup violation of -1.444 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][293]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#673 Warning
Large setup violation  
There is a large setup violation of -1.446 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].current_sample_reg[0][2]/CE (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#674 Warning
Large setup violation  
There is a large setup violation of -1.453 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][208]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#675 Warning
Large setup violation  
There is a large setup violation of -1.453 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][241]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#676 Warning
Large setup violation  
There is a large setup violation of -1.456 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][7]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#677 Warning
Large setup violation  
There is a large setup violation of -1.456 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][229]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#678 Warning
Large setup violation  
There is a large setup violation of -1.456 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][239]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#679 Warning
Large setup violation  
There is a large setup violation of -1.456 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][249]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#680 Warning
Large setup violation  
There is a large setup violation of -1.456 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][229]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#681 Warning
Large setup violation  
There is a large setup violation of -1.456 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][243]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#682 Warning
Large setup violation  
There is a large setup violation of -1.456 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][257]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#683 Warning
Large setup violation  
There is a large setup violation of -1.456 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][259]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#684 Warning
Large setup violation  
There is a large setup violation of -1.457 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][210]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#685 Warning
Large setup violation  
There is a large setup violation of -1.457 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][214]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#686 Warning
Large setup violation  
There is a large setup violation of -1.457 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][220]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#687 Warning
Large setup violation  
There is a large setup violation of -1.457 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][230]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#688 Warning
Large setup violation  
There is a large setup violation of -1.457 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][251]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#689 Warning
Large setup violation  
There is a large setup violation of -1.457 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][220]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#690 Warning
Large setup violation  
There is a large setup violation of -1.457 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][224]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#691 Warning
Large setup violation  
There is a large setup violation of -1.457 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][230]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#692 Warning
Large setup violation  
There is a large setup violation of -1.459 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][224]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#693 Warning
Large setup violation  
There is a large setup violation of -1.459 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][240]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#694 Warning
Large setup violation  
There is a large setup violation of -1.459 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][250]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#695 Warning
Large setup violation  
There is a large setup violation of -1.459 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][240]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#696 Warning
Large setup violation  
There is a large setup violation of -1.459 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][250]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#697 Warning
Large setup violation  
There is a large setup violation of -1.459 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][147]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#698 Warning
Large setup violation  
There is a large setup violation of -1.459 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][157]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#699 Warning
Large setup violation  
There is a large setup violation of -1.459 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][167]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#700 Warning
Large setup violation  
There is a large setup violation of -1.459 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][207]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#701 Warning
Large setup violation  
There is a large setup violation of -1.460 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][11]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#702 Warning
Large setup violation  
There is a large setup violation of -1.460 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][13]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#703 Warning
Large setup violation  
There is a large setup violation of -1.460 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][15]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#704 Warning
Large setup violation  
There is a large setup violation of -1.462 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][13]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#705 Warning
Large setup violation  
There is a large setup violation of -1.463 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][225]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#706 Warning
Large setup violation  
There is a large setup violation of -1.463 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][235]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#707 Warning
Large setup violation  
There is a large setup violation of -1.463 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][245]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#708 Warning
Large setup violation  
There is a large setup violation of -1.463 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][225]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#709 Warning
Large setup violation  
There is a large setup violation of -1.463 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][235]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#710 Warning
Large setup violation  
There is a large setup violation of -1.463 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][245]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#711 Warning
Large setup violation  
There is a large setup violation of -1.463 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][177]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#712 Warning
Large setup violation  
There is a large setup violation of -1.463 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][187]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#713 Warning
Large setup violation  
There is a large setup violation of -1.463 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][197]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#714 Warning
Large setup violation  
There is a large setup violation of -1.464 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][6]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#715 Warning
Large setup violation  
There is a large setup violation of -1.466 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[45]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#716 Warning
Large setup violation  
There is a large setup violation of -1.466 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[46]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#717 Warning
Large setup violation  
There is a large setup violation of -1.466 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[47]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#718 Warning
Large setup violation  
There is a large setup violation of -1.466 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[48]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#719 Warning
Large setup violation  
There is a large setup violation of -1.467 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].current_sample_reg[0][3]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#720 Warning
Large setup violation  
There is a large setup violation of -1.470 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[41]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#721 Warning
Large setup violation  
There is a large setup violation of -1.470 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[42]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#722 Warning
Large setup violation  
There is a large setup violation of -1.470 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[43]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#723 Warning
Large setup violation  
There is a large setup violation of -1.470 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[44]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#724 Warning
Large setup violation  
There is a large setup violation of -1.471 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][218]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#725 Warning
Large setup violation  
There is a large setup violation of -1.471 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][228]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#726 Warning
Large setup violation  
There is a large setup violation of -1.471 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][233]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#727 Warning
Large setup violation  
There is a large setup violation of -1.471 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][278]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#728 Warning
Large setup violation  
There is a large setup violation of -1.471 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][217]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#729 Warning
Large setup violation  
There is a large setup violation of -1.471 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][218]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#730 Warning
Large setup violation  
There is a large setup violation of -1.471 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][228]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#731 Warning
Large setup violation  
There is a large setup violation of -1.471 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][233]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#732 Warning
Large setup violation  
There is a large setup violation of -1.475 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][238]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#733 Warning
Large setup violation  
There is a large setup violation of -1.475 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][248]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#734 Warning
Large setup violation  
There is a large setup violation of -1.475 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][258]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#735 Warning
Large setup violation  
There is a large setup violation of -1.475 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][268]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#736 Warning
Large setup violation  
There is a large setup violation of -1.475 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][248]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#737 Warning
Large setup violation  
There is a large setup violation of -1.475 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][258]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#738 Warning
Large setup violation  
There is a large setup violation of -1.475 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][268]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#739 Warning
Large setup violation  
There is a large setup violation of -1.475 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][278]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#740 Warning
Large setup violation  
There is a large setup violation of -1.481 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].current_sample_reg[0][2]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#741 Warning
Large setup violation  
There is a large setup violation of -1.484 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].clk_cnts_reg[0][3]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#742 Warning
Large setup violation  
There is a large setup violation of -1.489 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#743 Warning
Large setup violation  
There is a large setup violation of -1.489 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#744 Warning
Large setup violation  
There is a large setup violation of -1.489 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#745 Warning
Large setup violation  
There is a large setup violation of -1.489 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#746 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#747 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#748 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#749 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#750 Warning
Large setup violation  
There is a large setup violation of -1.494 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][148]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#751 Warning
Large setup violation  
There is a large setup violation of -1.494 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][158]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#752 Warning
Large setup violation  
There is a large setup violation of -1.498 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][168]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#753 Warning
Large setup violation  
There is a large setup violation of -1.498 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][178]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#754 Warning
Large setup violation  
There is a large setup violation of -1.498 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][188]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#755 Warning
Large setup violation  
There is a large setup violation of -1.498 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][198]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#756 Warning
Large setup violation  
There is a large setup violation of -1.502 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][14]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#757 Warning
Large setup violation  
There is a large setup violation of -1.502 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][24]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#758 Warning
Large setup violation  
There is a large setup violation of -1.502 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][47]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#759 Warning
Large setup violation  
There is a large setup violation of -1.502 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][24]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#760 Warning
Large setup violation  
There is a large setup violation of -1.504 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][289]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#761 Warning
Large setup violation  
There is a large setup violation of -1.504 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][299]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#762 Warning
Large setup violation  
There is a large setup violation of -1.504 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][309]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#763 Warning
Large setup violation  
There is a large setup violation of -1.504 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][299]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#764 Warning
Large setup violation  
There is a large setup violation of -1.504 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][309]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#765 Warning
Large setup violation  
There is a large setup violation of -1.504 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][319]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#766 Warning
Large setup violation  
There is a large setup violation of -1.504 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][143]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#767 Warning
Large setup violation  
There is a large setup violation of -1.504 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][153]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#768 Warning
Large setup violation  
There is a large setup violation of -1.504 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][163]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#769 Warning
Large setup violation  
There is a large setup violation of -1.504 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][203]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#770 Warning
Large setup violation  
There is a large setup violation of -1.504 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][251]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#771 Warning
Large setup violation  
There is a large setup violation of -1.504 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][261]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#772 Warning
Large setup violation  
There is a large setup violation of -1.504 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][271]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#773 Warning
Large setup violation  
There is a large setup violation of -1.506 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][293]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#774 Warning
Large setup violation  
There is a large setup violation of -1.506 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][303]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#775 Warning
Large setup violation  
There is a large setup violation of -1.506 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][308]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#776 Warning
Large setup violation  
There is a large setup violation of -1.506 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][303]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#777 Warning
Large setup violation  
There is a large setup violation of -1.506 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][313]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#778 Warning
Large setup violation  
There is a large setup violation of -1.506 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][318]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#779 Warning
Large setup violation  
There is a large setup violation of -1.506 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][281]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#780 Warning
Large setup violation  
There is a large setup violation of -1.508 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][173]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#781 Warning
Large setup violation  
There is a large setup violation of -1.508 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][183]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#782 Warning
Large setup violation  
There is a large setup violation of -1.508 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][193]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#783 Warning
Large setup violation  
There is a large setup violation of -1.509 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][19]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#784 Warning
Large setup violation  
There is a large setup violation of -1.509 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][29]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#785 Warning
Large setup violation  
There is a large setup violation of -1.511 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][53]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#786 Warning
Large setup violation  
There is a large setup violation of -1.511 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][63]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#787 Warning
Large setup violation  
There is a large setup violation of -1.511 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][63]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#788 Warning
Large setup violation  
There is a large setup violation of -1.511 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][213]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#789 Warning
Large setup violation  
There is a large setup violation of -1.511 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][223]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#790 Warning
Large setup violation  
There is a large setup violation of -1.512 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][15]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#791 Warning
Large setup violation  
There is a large setup violation of -1.512 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][25]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#792 Warning
Large setup violation  
There is a large setup violation of -1.512 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][35]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#793 Warning
Large setup violation  
There is a large setup violation of -1.512 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][45]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#794 Warning
Large setup violation  
There is a large setup violation of -1.512 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][12]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#795 Warning
Large setup violation  
There is a large setup violation of -1.512 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][16]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#796 Warning
Large setup violation  
There is a large setup violation of -1.512 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][18]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#797 Warning
Large setup violation  
There is a large setup violation of -1.512 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][25]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#798 Warning
Large setup violation  
There is a large setup violation of -1.512 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][35]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#799 Warning
Large setup violation  
There is a large setup violation of -1.512 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][45]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#800 Warning
Large setup violation  
There is a large setup violation of -1.512 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][55]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#801 Warning
Large setup violation  
There is a large setup violation of -1.513 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][226]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#802 Warning
Large setup violation  
There is a large setup violation of -1.513 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][236]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#803 Warning
Large setup violation  
There is a large setup violation of -1.513 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][226]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#804 Warning
Large setup violation  
There is a large setup violation of -1.513 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][236]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#805 Warning
Large setup violation  
There is a large setup violation of -1.513 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][246]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#806 Warning
Large setup violation  
There is a large setup violation of -1.513 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][272]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#807 Warning
Large setup violation  
There is a large setup violation of -1.514 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][55]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#808 Warning
Large setup violation  
There is a large setup violation of -1.517 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][246]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#809 Warning
Large setup violation  
There is a large setup violation of -1.517 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][256]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#810 Warning
Large setup violation  
There is a large setup violation of -1.517 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][266]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#811 Warning
Large setup violation  
There is a large setup violation of -1.517 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][276]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#812 Warning
Large setup violation  
There is a large setup violation of -1.517 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][256]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#813 Warning
Large setup violation  
There is a large setup violation of -1.517 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][260]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#814 Warning
Large setup violation  
There is a large setup violation of -1.517 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][266]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#815 Warning
Large setup violation  
There is a large setup violation of -1.517 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][276]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#816 Warning
Large setup violation  
There is a large setup violation of -1.518 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][165]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#817 Warning
Large setup violation  
There is a large setup violation of -1.518 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][175]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#818 Warning
Large setup violation  
There is a large setup violation of -1.518 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][185]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#819 Warning
Large setup violation  
There is a large setup violation of -1.520 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].clk_cnts_reg[0][4]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#820 Warning
Large setup violation  
There is a large setup violation of -1.520 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][53]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#821 Warning
Large setup violation  
There is a large setup violation of -1.520 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][195]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#822 Warning
Large setup violation  
There is a large setup violation of -1.520 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][205]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#823 Warning
Large setup violation  
There is a large setup violation of -1.522 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#824 Warning
Large setup violation  
There is a large setup violation of -1.522 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#825 Warning
Large setup violation  
There is a large setup violation of -1.522 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#826 Warning
Large setup violation  
There is a large setup violation of -1.522 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#827 Warning
Large setup violation  
There is a large setup violation of -1.523 ns between top_block_i/appUnit/threshold_comparator_0/inst/channel_ptr_reg[0]_replica_23/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].sync_regs_reg[0][9]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#828 Warning
Large setup violation  
There is a large setup violation of -1.525 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][221]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#829 Warning
Large setup violation  
There is a large setup violation of -1.525 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][231]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#830 Warning
Large setup violation  
There is a large setup violation of -1.525 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][241]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#831 Warning
Large setup violation  
There is a large setup violation of -1.525 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][266]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#832 Warning
Large setup violation  
There is a large setup violation of -1.525 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][274]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#833 Warning
Large setup violation  
There is a large setup violation of -1.525 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][276]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#834 Warning
Large setup violation  
There is a large setup violation of -1.525 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][284]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#835 Warning
Large setup violation  
There is a large setup violation of -1.526 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#836 Warning
Large setup violation  
There is a large setup violation of -1.526 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#837 Warning
Large setup violation  
There is a large setup violation of -1.526 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#838 Warning
Large setup violation  
There is a large setup violation of -1.526 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#839 Warning
Large setup violation  
There is a large setup violation of -1.527 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][57]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#840 Warning
Large setup violation  
There is a large setup violation of -1.529 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][272]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#841 Warning
Large setup violation  
There is a large setup violation of -1.529 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][282]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#842 Warning
Large setup violation  
There is a large setup violation of -1.529 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][282]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#843 Warning
Large setup violation  
There is a large setup violation of -1.529 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][152]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#844 Warning
Large setup violation  
There is a large setup violation of -1.529 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][162]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#845 Warning
Large setup violation  
There is a large setup violation of -1.529 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][172]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#846 Warning
Large setup violation  
There is a large setup violation of -1.530 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][57]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#847 Warning
Large setup violation  
There is a large setup violation of -1.533 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][182]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#848 Warning
Large setup violation  
There is a large setup violation of -1.533 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][192]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#849 Warning
Large setup violation  
There is a large setup violation of -1.533 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][202]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#850 Warning
Large setup violation  
There is a large setup violation of -1.535 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][321]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#851 Warning
Large setup violation  
There is a large setup violation of -1.540 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][39]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#852 Warning
Large setup violation  
There is a large setup violation of -1.543 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][150]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#853 Warning
Large setup violation  
There is a large setup violation of -1.543 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][160]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#854 Warning
Large setup violation  
There is a large setup violation of -1.543 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][170]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#855 Warning
Large setup violation  
There is a large setup violation of -1.543 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][210]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#856 Warning
Large setup violation  
There is a large setup violation of -1.545 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][180]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#857 Warning
Large setup violation  
There is a large setup violation of -1.545 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][190]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#858 Warning
Large setup violation  
There is a large setup violation of -1.545 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][200]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#859 Warning
Large setup violation  
There is a large setup violation of -1.546 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][233]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#860 Warning
Large setup violation  
There is a large setup violation of -1.546 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][243]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#861 Warning
Large setup violation  
There is a large setup violation of -1.546 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][253]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#862 Warning
Large setup violation  
There is a large setup violation of -1.547 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][212]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#863 Warning
Large setup violation  
There is a large setup violation of -1.547 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][222]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#864 Warning
Large setup violation  
There is a large setup violation of -1.547 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][232]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#865 Warning
Large setup violation  
There is a large setup violation of -1.547 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][242]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#866 Warning
Large setup violation  
There is a large setup violation of -1.548 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][149]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#867 Warning
Large setup violation  
There is a large setup violation of -1.548 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][159]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#868 Warning
Large setup violation  
There is a large setup violation of -1.548 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][169]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#869 Warning
Large setup violation  
There is a large setup violation of -1.548 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][179]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#870 Warning
Large setup violation  
There is a large setup violation of -1.550 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[37]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#871 Warning
Large setup violation  
There is a large setup violation of -1.550 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[38]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#872 Warning
Large setup violation  
There is a large setup violation of -1.550 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[39]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#873 Warning
Large setup violation  
There is a large setup violation of -1.550 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[40]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#874 Warning
Large setup violation  
There is a large setup violation of -1.550 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][263]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#875 Warning
Large setup violation  
There is a large setup violation of -1.550 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][273]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#876 Warning
Large setup violation  
There is a large setup violation of -1.551 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][252]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#877 Warning
Large setup violation  
There is a large setup violation of -1.551 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][262]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#878 Warning
Large setup violation  
There is a large setup violation of -1.552 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][189]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#879 Warning
Large setup violation  
There is a large setup violation of -1.552 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][199]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#880 Warning
Large setup violation  
There is a large setup violation of -1.552 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][209]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#881 Warning
Large setup violation  
There is a large setup violation of -1.554 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[33]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#882 Warning
Large setup violation  
There is a large setup violation of -1.554 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[34]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#883 Warning
Large setup violation  
There is a large setup violation of -1.554 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[35]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#884 Warning
Large setup violation  
There is a large setup violation of -1.554 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[36]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#885 Warning
Large setup violation  
There is a large setup violation of -1.554 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][292]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#886 Warning
Large setup violation  
There is a large setup violation of -1.554 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][302]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#887 Warning
Large setup violation  
There is a large setup violation of -1.554 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][302]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#888 Warning
Large setup violation  
There is a large setup violation of -1.554 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][312]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#889 Warning
Large setup violation  
There is a large setup violation of -1.557 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][257]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#890 Warning
Large setup violation  
There is a large setup violation of -1.557 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][267]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#891 Warning
Large setup violation  
There is a large setup violation of -1.557 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][277]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#892 Warning
Large setup violation  
There is a large setup violation of -1.557 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][287]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#893 Warning
Large setup violation  
There is a large setup violation of -1.557 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][39]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#894 Warning
Large setup violation  
There is a large setup violation of -1.557 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][267]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#895 Warning
Large setup violation  
There is a large setup violation of -1.557 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][277]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#896 Warning
Large setup violation  
There is a large setup violation of -1.557 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][287]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#897 Warning
Large setup violation  
There is a large setup violation of -1.557 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][206]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#898 Warning
Large setup violation  
There is a large setup violation of -1.557 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][216]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#899 Warning
Large setup violation  
There is a large setup violation of -1.557 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][226]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#900 Warning
Large setup violation  
There is a large setup violation of -1.557 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][236]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#901 Warning
Large setup violation  
There is a large setup violation of -1.558 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][279]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#902 Warning
Large setup violation  
There is a large setup violation of -1.561 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][297]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#903 Warning
Large setup violation  
There is a large setup violation of -1.561 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][307]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#904 Warning
Large setup violation  
There is a large setup violation of -1.561 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][297]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#905 Warning
Large setup violation  
There is a large setup violation of -1.561 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][307]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#906 Warning
Large setup violation  
There is a large setup violation of -1.561 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][317]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#907 Warning
Large setup violation  
There is a large setup violation of -1.561 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][246]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#908 Warning
Large setup violation  
There is a large setup violation of -1.561 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][256]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#909 Warning
Large setup violation  
There is a large setup violation of -1.562 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][134]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#910 Warning
Large setup violation  
There is a large setup violation of -1.562 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][161]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#911 Warning
Large setup violation  
There is a large setup violation of -1.562 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][171]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#912 Warning
Large setup violation  
There is a large setup violation of -1.562 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][211]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#913 Warning
Large setup violation  
There is a large setup violation of -1.563 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][10]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#914 Warning
Large setup violation  
There is a large setup violation of -1.563 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][20]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#915 Warning
Large setup violation  
There is a large setup violation of -1.563 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][20]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#916 Warning
Large setup violation  
There is a large setup violation of -1.563 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][30]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#917 Warning
Large setup violation  
There is a large setup violation of -1.564 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][181]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#918 Warning
Large setup violation  
There is a large setup violation of -1.564 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][191]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#919 Warning
Large setup violation  
There is a large setup violation of -1.564 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][201]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#920 Warning
Large setup violation  
There is a large setup violation of -1.565 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#921 Warning
Large setup violation  
There is a large setup violation of -1.565 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#922 Warning
Large setup violation  
There is a large setup violation of -1.565 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#923 Warning
Large setup violation  
There is a large setup violation of -1.565 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#924 Warning
Large setup violation  
There is a large setup violation of -1.565 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][298]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#925 Warning
Large setup violation  
There is a large setup violation of -1.565 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][30]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#926 Warning
Large setup violation  
There is a large setup violation of -1.565 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][40]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#927 Warning
Large setup violation  
There is a large setup violation of -1.565 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][50]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#928 Warning
Large setup violation  
There is a large setup violation of -1.565 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][40]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#929 Warning
Large setup violation  
There is a large setup violation of -1.565 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][50]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#930 Warning
Large setup violation  
There is a large setup violation of -1.569 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#931 Warning
Large setup violation  
There is a large setup violation of -1.569 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#932 Warning
Large setup violation  
There is a large setup violation of -1.569 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#933 Warning
Large setup violation  
There is a large setup violation of -1.569 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/FIFO_logic/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#934 Warning
Large setup violation  
There is a large setup violation of -1.573 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][67]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#935 Warning
Large setup violation  
There is a large setup violation of -1.576 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][52]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#936 Warning
Large setup violation  
There is a large setup violation of -1.576 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][323]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#937 Warning
Large setup violation  
There is a large setup violation of -1.576 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][327]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#938 Warning
Large setup violation  
There is a large setup violation of -1.578 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][278]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#939 Warning
Large setup violation  
There is a large setup violation of -1.580 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][12]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#940 Warning
Large setup violation  
There is a large setup violation of -1.580 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][22]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#941 Warning
Large setup violation  
There is a large setup violation of -1.580 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][32]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#942 Warning
Large setup violation  
There is a large setup violation of -1.580 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][42]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#943 Warning
Large setup violation  
There is a large setup violation of -1.580 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][22]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#944 Warning
Large setup violation  
There is a large setup violation of -1.580 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][32]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#945 Warning
Large setup violation  
There is a large setup violation of -1.580 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][42]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#946 Warning
Large setup violation  
There is a large setup violation of -1.580 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][52]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#947 Warning
Large setup violation  
There is a large setup violation of -1.582 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][283]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#948 Warning
Large setup violation  
There is a large setup violation of -1.597 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][271]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#949 Warning
Large setup violation  
There is a large setup violation of -1.597 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][281]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#950 Warning
Large setup violation  
There is a large setup violation of -1.597 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][291]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#951 Warning
Large setup violation  
There is a large setup violation of -1.597 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][301]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#952 Warning
Large setup violation  
There is a large setup violation of -1.597 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][281]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#953 Warning
Large setup violation  
There is a large setup violation of -1.597 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][291]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#954 Warning
Large setup violation  
There is a large setup violation of -1.597 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][301]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#955 Warning
Large setup violation  
There is a large setup violation of -1.597 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][311]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#956 Warning
Large setup violation  
There is a large setup violation of -1.603 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][286]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#957 Warning
Large setup violation  
There is a large setup violation of -1.603 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][296]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#958 Warning
Large setup violation  
There is a large setup violation of -1.603 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][306]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#959 Warning
Large setup violation  
There is a large setup violation of -1.603 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][316]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#960 Warning
Large setup violation  
There is a large setup violation of -1.608 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][272]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#961 Warning
Large setup violation  
There is a large setup violation of -1.608 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][282]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#962 Warning
Large setup violation  
There is a large setup violation of -1.610 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][208]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#963 Warning
Large setup violation  
There is a large setup violation of -1.610 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][218]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#964 Warning
Large setup violation  
There is a large setup violation of -1.610 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][228]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#965 Warning
Large setup violation  
There is a large setup violation of -1.610 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][238]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#966 Warning
Large setup violation  
There is a large setup violation of -1.614 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][248]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#967 Warning
Large setup violation  
There is a large setup violation of -1.614 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][258]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#968 Warning
Large setup violation  
There is a large setup violation of -1.614 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][268]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#969 Warning
Large setup violation  
There is a large setup violation of -1.631 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][288]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#970 Warning
Large setup violation  
There is a large setup violation of -1.631 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][292]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#971 Warning
Large setup violation  
There is a large setup violation of -1.631 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][298]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#972 Warning
Large setup violation  
There is a large setup violation of -1.631 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][308]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#973 Warning
Large setup violation  
There is a large setup violation of -1.638 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][227]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#974 Warning
Large setup violation  
There is a large setup violation of -1.638 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][237]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#975 Warning
Large setup violation  
There is a large setup violation of -1.638 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][247]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#976 Warning
Large setup violation  
There is a large setup violation of -1.642 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][217]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#977 Warning
Large setup violation  
There is a large setup violation of -1.642 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][257]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#978 Warning
Large setup violation  
There is a large setup violation of -1.642 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][267]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#979 Warning
Large setup violation  
There is a large setup violation of -1.642 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[1].bus_internal_regs_reg[1][277]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#980 Warning
Large setup violation  
There is a large setup violation of -1.692 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][294]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#981 Warning
Large setup violation  
There is a large setup violation of -1.692 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][304]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#982 Warning
Large setup violation  
There is a large setup violation of -1.692 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][294]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#983 Warning
Large setup violation  
There is a large setup violation of -1.692 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][296]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#984 Warning
Large setup violation  
There is a large setup violation of -1.692 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][304]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#985 Warning
Large setup violation  
There is a large setup violation of -1.692 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][306]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#986 Warning
Large setup violation  
There is a large setup violation of -1.701 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][13]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#987 Warning
Large setup violation  
There is a large setup violation of -1.701 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][23]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#988 Warning
Large setup violation  
There is a large setup violation of -1.701 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][33]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#989 Warning
Large setup violation  
There is a large setup violation of -1.701 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_internal_regs_reg[0][43]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#990 Warning
Large setup violation  
There is a large setup violation of -1.701 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][23]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#991 Warning
Large setup violation  
There is a large setup violation of -1.701 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][33]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#992 Warning
Large setup violation  
There is a large setup violation of -1.701 ns between top_block_i/trg_en/SAMPA_TRG_EN_v1_0_0/inst/SAMPA_REGREAD_v1_0_M00_AXI_inst/regval_r_reg[0]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].bus_regs_reg[0][43]/R (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#993 Warning
Large setup violation  
There is a large setup violation of -1.898 ns between top_block_i/SO_receiver/idelay_top_v2_0/inst/controller_inst/done_reg/C (clocked by clk_out1_top_block_clk_wiz_1_0) and top_block_i/appUnit/FIFO_logic/cs_ccd_dflop_0/inst/dmeta_reg[0]/D (clocked by clk_out1_top_block_clk_wiz_0_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#994 Warning
Large setup violation  
There is a large setup violation of -2.034 ns between top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/pon_r_reg[12]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].got_trigger_reg[0]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#995 Warning
Large setup violation  
There is a large setup violation of -2.121 ns between top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/pon_r_reg[3]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].current_sample_reg[0][4]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#996 Warning
Large setup violation  
There is a large setup violation of -2.138 ns between top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/pon_r_reg[3]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].current_sample_reg[0][6]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#997 Warning
Large setup violation  
There is a large setup violation of -2.143 ns between top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/pon_r_reg[3]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].current_sample_reg[0][1]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#998 Warning
Large setup violation  
There is a large setup violation of -2.161 ns between top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/pon_r_reg[3]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].current_sample_reg[0][7]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#999 Warning
Large setup violation  
There is a large setup violation of -2.194 ns between top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/pon_r_reg[3]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].current_sample_reg[0][5]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#1000 Warning
Large setup violation  
There is a large setup violation of -2.198 ns between top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/pon_r_reg[3]/C (clocked by clk_out4_top_block_clk_wiz_0_0) and top_block_i/appUnit/cs_das_rx_0/inst/genblk2[0].current_sample_reg[0][0]/D (clocked by clk_out1_top_block_clk_wiz_1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on S_I2C_SCL relative to clock(s) BASECLK
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on S_I2C_SDA relative to clock(s) BASECLK
Related violations: <none>

ULMTCS-1#1 Warning
Control Sets use limits recommend reduction  
This design uses 1881 control sets (vs. available limit of 19440, determined by 1 control set per CLB). This exceeds the control set use guideline of 7.5 percent. This is at a level where reduction is RECOMMENDED (see UG949). Use report_control_sets to get more details.
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 25.000 -name BASECLK [get_ports BASECLK] (Source: /home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc (Line: 23))
Previous: create_clock -period 25.000 [get_ports BASECLK] (Source: /home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_clk_wiz_0_0/top_block_clk_wiz_0_0.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 25.000 -name BASECLK [get_ports BASECLK] (Source: /home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc (Line: 23))
Previous: create_clock -period 25.000 [get_ports BASECLK] (Source: /home/claudio/Developer/Vivado/SAMIDARE_DAQ/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_clk_wiz_0_0/top_block_clk_wiz_0_0.xdc (Line: 56))
Related violations: <none>

CLKC-56#1 Advisory
MMCME4 with global clock driver has no LOC  
The MMCME4_ADV cell top_block_i/clock_wrapper/clk_wiz_1/inst/mmcme4_adv_inst CLKIN1 or CLKIN2 pin is driven by global Clock buffer(s) top_block_i/clock_wrapper/clk_wiz_0/inst/clkout1_buf and does not have a LOC constraint. It is recommended to LOC the MMCM and use the CLOCK_DEDICATED_ROUTE constraint on the net(s) driven by the global Clock buffer(s).
Related violations: <none>


