Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcuart_rx.vhd" in Library work.
Architecture low_level_definition of Entity kcuart_rx is up to date.
Compiling vhdl file "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/bbfifo_16x8.vhd" in Library work.
Architecture low_level_definition of Entity bbfifo_16x8 is up to date.
Compiling vhdl file "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcuart_tx.vhd" in Library work.
Architecture low_level_definition of Entity kcuart_tx is up to date.
Compiling vhdl file "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/uart_rx.vhd" in Library work.
Architecture macro_level_definition of Entity uart_rx is up to date.
Compiling vhdl file "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" in Library work.
Architecture low_level_definition of Entity kcpsm3 is up to date.
Compiling vhdl file "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" in Library work.
Architecture low_level_definition of Entity uclock is up to date.
Compiling vhdl file "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/uart_tx.vhd" in Library work.
Architecture macro_level_definition of Entity uart_tx is up to date.
Compiling vhdl file "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/clk_div.vhd" in Library work.
Architecture behavioral of Entity clk_div is up to date.
Compiling vhdl file "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/pBlaze3_uart.vhd" in Library work.
Architecture behavioral of Entity pblaze3_uart is up to date.
Compiling vhdl file "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/led8a_driver.vhd" in Library work.
Architecture behavioral of Entity led8a_driver is up to date.
Compiling vhdl file "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clk_div> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pBlaze3_uart> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <led8a_driver> in library <work> (architecture <behavioral>) with generics.
	CLKDIV_INTERNAL = true
	MAIN_CLK = 100000000

Analyzing hierarchy for entity <kcpsm3> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <uclock> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <uart_tx> in library <work> (architecture <macro_level_definition>).

Analyzing hierarchy for entity <uart_rx> in library <work> (architecture <macro_level_definition>).

Analyzing hierarchy for entity <kcuart_tx> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <bbfifo_16x8> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <kcuart_rx> in library <work> (architecture <low_level_definition>).

WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 289: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 1200: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 452: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 483: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 606: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 614: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 381: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 423: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 525: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 597: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 682: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 1109: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 1136: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 1220: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 1269: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcuart_tx.vhd" line 270: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcuart_tx.vhd" line 318: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/bbfifo_16x8.vhd" line 257: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcuart_rx.vhd" line 254: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 332: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 371: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 403: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 413: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 432: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 442: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 468: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 493: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 554: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 587: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 794: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 871: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 886: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 937: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 956: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 1244: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 1301: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 1311: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 1327: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 1415: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 1448: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcuart_tx.vhd" line 133: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcuart_tx.vhd" line 281: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcuart_tx.vhd" line 300: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcuart_tx.vhd" line 354: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/bbfifo_16x8.vhd" line 158: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/bbfifo_16x8.vhd" line 239: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcuart_rx.vhd" line 236: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 828: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 1368: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd" line 906: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INITP_00> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INITP_01> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INITP_02> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INITP_03> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INITP_04> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INITP_05> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INITP_06> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INITP_07> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_00> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_01> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_02> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_03> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_04> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_05> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_06> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_07> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_08> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_09> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_0A> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_0B> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_0C> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_0D> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_0E> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_0F> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_10> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_11> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_12> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_13> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_14> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_15> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_16> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_17> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_18> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_19> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_1A> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_1B> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_1C> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_1D> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_1E> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_1F> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_20> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_21> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_22> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_23> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_24> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_25> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_26> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_27> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_28> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_29> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_2A> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_2B> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_2C> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_2D> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_2E> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_2F> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_30> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_31> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_32> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_33> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_34> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_35> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_36> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_37> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_38> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_39> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_3A> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_3B> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_3C> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_3D> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_3E> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd" line 182: attribute on instance <INIT_3F> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcuart_tx.vhd" line 333: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/top.vhd" line 75: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'clk_div'.
WARNING:Xst:753 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/top.vhd" line 75: Unconnected output port 'CLK0_OUT' of component 'clk_div'.
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <clk_div> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <clk_div>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <clk_div>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <clk_div>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <clk_div>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <clk_div>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <clk_div>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST> in unit <clk_div>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <clk_div>.
    Set user-defined property "CLKIN_PERIOD =  83.3329999999999984" for instance <DCM_SP_INST> in unit <clk_div>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <clk_div>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <clk_div>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <clk_div>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clk_div>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clk_div>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <clk_div>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <clk_div>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <clk_div>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <clk_div>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <clk_div>.
Entity <clk_div> analyzed. Unit <clk_div> generated.

Analyzing Entity <pBlaze3_uart> in library <work> (Architecture <behavioral>).
Entity <pBlaze3_uart> analyzed. Unit <pBlaze3_uart> generated.

Analyzing Entity <kcpsm3> in library <work> (Architecture <low_level_definition>).
    Set user-defined property "INIT =  1" for instance <t_state_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <toggle_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  1" for instance <reset_flop1> in unit <kcpsm3>.
    Set user-defined property "INIT =  1" for instance <reset_flop2> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <int_capture_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0080" for instance <int_pulse_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <int_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <ack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shadow_carry_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shadow_zero_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  EAAA" for instance <int_update_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  04" for instance <int_value_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <int_enable_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  7400" for instance <move_group_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  5A3C" for instance <condition_met_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  2F" for instance <normal_count_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  1000" for instance <call_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  5400" for instance <push_pop_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  D" for instance <valid_move_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  41FC" for instance <flag_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <flag_write_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  8" for instance <flag_enable_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0001" for instance <low_zero_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0001" for instance <high_zero_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  3F" for instance <sel_shadow_zero_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <zero_flag_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6996" for instance <low_parity_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  6996" for instance <high_parity_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  F3FF" for instance <sel_parity_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  F3" for instance <sel_arith_carry_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  C" for instance <sel_shift_carry_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  3" for instance <sel_shadow_carry_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <carry_flag_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[0].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[0].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[0].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[1].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[1].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[1].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[2].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[2].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[2].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[3].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[3].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[3].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[4].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[4].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[4].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[5].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[5].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[5].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[6].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[6].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[6].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[7].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[7].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[7].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[8].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[8].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[8].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[9].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[9].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[9].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0145" for instance <register_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <register_write_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  8" for instance <register_enable_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[0].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[0].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[1].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[1].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[2].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[2].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[3].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[3].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[4].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[4].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[5].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[5].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[6].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[6].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[7].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[7].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0400" for instance <memory_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <memory_write_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  8000" for instance <memory_enable_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[0].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[0].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[1].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[1].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[2].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[2].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[3].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[3].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[4].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[4].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[5].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[5].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[6].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[6].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[7].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[7].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  FFE2" for instance <sel_logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[0].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[0].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[1].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[1].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[2].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[2].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[3].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[3].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[4].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[4].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[5].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[5].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[6].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[6].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[7].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[7].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <high_shift_in_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <low_shift_in_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_carry_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pipeline_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[0].lsb_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[0].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[1].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[1].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[2].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[2].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[3].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[3].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[4].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[4].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[5].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[5].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[6].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[6].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[7].msb_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[7].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  1F" for instance <sel_arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  6C" for instance <arith_loop[0].lsb_arith.arith_carry_in_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[0].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[0].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[1].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[1].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[2].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[2].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[3].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[3].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[4].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[4].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[5].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[5].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[6].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[6].arith_flop> in unit <kcpsm3>.
WARNING:Xst:1961 - The length of the hex value for the attribute INIT on instance arith_loop[7].msb_arith.arith_carry_out_lut should be 2 bits long. The current value set is 4 bits long.  Value has been truncated
    Set user-defined property "INIT =  2" for instance <arith_loop[7].msb_arith.arith_carry_out_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[7].msb_arith.arith_carry_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[7].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[7].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0002" for instance <input_fetch_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <sel_group_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[0].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[0].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[1].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[1].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[2].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[2].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[3].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[3].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[4].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[4].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[5].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[5].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[6].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[6].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[7].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[7].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0010" for instance <io_decode_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  4000" for instance <write_active_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <write_strobe_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0100" for instance <read_active_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <read_strobe_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[0].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[0].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[1].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[1].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[2].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[2].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[3].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[3].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[4].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[4].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[5].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[5].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[6].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[6].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[7].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[7].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[8].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[8].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[9].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[9].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[0].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  6555" for instance <stack_count_loop[0].lsb_stack_count.count_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[1].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  A999" for instance <stack_count_loop[1].mid_stack_count.count_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[2].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  A999" for instance <stack_count_loop[2].mid_stack_count.count_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[3].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  A999" for instance <stack_count_loop[3].mid_stack_count.count_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[4].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  A999" for instance <stack_count_loop[4].msb_stack_count.count_lut> in unit <kcpsm3>.
Entity <kcpsm3> analyzed. Unit <kcpsm3> generated.

Analyzing Entity <uclock> in library <work> (Architecture <low_level_definition>).
    Set user-defined property "INIT =  000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INITP_00 =  D3F74FDD3FF8DF7DF837DFEAF77DFDF7DF7DFEAAFDFDF7DF7FDDDCFC3AAAAAA8" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INITP_01 =  CCCF333332CB2CC93EFFFD7D766F443670BBDBD3FCBCA0AFD2CFD2728FE8DDDD" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INITP_02 =  4A19B1619B1619B0B333332CCBCCB33332CCCCB3333332CCCCCCCECCF33CCCCC" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INITP_03 =  0009B19A2C9989980038D34343423B523B523B529775142977514143AC2AAA5D" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INITP_07 =  F500000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_00 =  0D0000A4E00CE00BE00AE009E008E007E006E005E004E003E002E001E0000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_01 =  40490091501200ED50374041501E40545012400D0091012000C30115C0010C00" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_02 =  5812006D541C4020401200A8542C400D0091541C40450091541C404D0091541C" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_03 =  541C40520091541C40410091541C404C0091401200A8E005E004E408E507E606" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_04 =  5812006DC1015055404F0091541C4020401200AC5448400D0091541C404D0091" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_05 =  401200ACE00CC002600C541C400D00915460404E0091401200ACE40BE50AE609" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_06 =  1620588B01EC401200AC00A4E00C0000541C400D0091541C40460091541C4046" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_07 =  009181011420588B01EC548B403A009181011520588B01EC548B403A00918101" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_08 =  000E0001013400E70125A000000E00005C8B443C5C8B453C5C8B4618548B400D" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_09 =  50A220024000A000009D4F0140950185549A20104000A000810101E27010A000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_0A =  013D00BC01600E09A00000BC01600E06A000C000A001600CA000CF01409D0185" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_0B =  4F0D009D7F100120A0000148A000014E50BA2002A000015350B62001600C00E7" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_0C =  810150D34F08B0004F0DFF10009554DB2008400082101210012040BD8101B000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_0D =  400000E400FAEF2000E440C3012240C600EA00E758D94120C10100EA54C65120" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_0E =  0F79009D0F53A000009D0F08A000009D0F20A000009D0F0D40DF4F01B0002010" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_0F =  009D0F65009D0F76009D0F4F410A009D0F78009D0F61009D0F74009D0F6E009D" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_10 =  009D009D0F72009D0F4500E7009D0F77009D0F6F009D0F6C009D0F66009D0F72" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_11 =  009D0F4D009D0F53009D0F50009D0F43009D0F4B00E4A000009D0F72009D0F6F" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_12 =  0F69009D0F6C009D0F61009D0F76009D0F6E009D0F49A000009D0F3E009D0F33" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_13 =  0F6C009D0F41A000009D0F65009D0F6D009D0F69009D0F54A000009D0F64009D" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_14 =  009D0F4FA000009D009D0F46009D0F4FA000009D0F6D009D0F72009D0F61009D" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_15 =  A000009D0F65009D0F76009D0F69009D0F74009D0F63009D0F41A000009D0F4E" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_16 =  F0208201F120017E70E08E018201F020003A8201F0208201F120017E70E00220" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_17 =  81010130A000F020000D8201F0208201F120017E70E08E018201F020003A8201" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_18 =  EC01ED00C00063016200E515E414E313E212E111E010A000803AC1015D7FC00A" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_19 =  82E8419A8001599FE303C2E80000B350924063036202F530D42065016400C001" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_1A =  E204A30382E841AF800159ADE303C2E80000A300920063056204E303E202A303" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_1B =  010041C9E10751BF413C81016107E108010041C9E10851B7413C91006108E305" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_1C =  5010610A600755DB501061096006E106010041C9E10651C7411881016106E107" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_1D =  6414631362126111601000A4E00CC00151DB2002600C55DB5010610B600855DB" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_1E =  1200B80001E87010A000C0F6B80080C6A000A0DFBC00407BB8004061A0006515" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_1F =  000000000000000000000000A0009200B80001E8701081010206920002060206" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "INIT_3F =  43FC8001AC008D01000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "SRVAL =  000000000" for instance <ram_1024_x_18> in unit <uclock>.
    Set user-defined property "WRITE_MODE =  WRITE_FIRST" for instance <ram_1024_x_18> in unit <uclock>.
Entity <uclock> analyzed. Unit <uclock> generated.

Analyzing Entity <uart_tx> in library <work> (Architecture <macro_level_definition>).
Entity <uart_tx> analyzed. Unit <uart_tx> generated.

Analyzing Entity <kcuart_tx> in library <work> (Architecture <low_level_definition>).
    Set user-defined property "INIT =  E4FF" for instance <mux1_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  E4FF" for instance <mux2_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  E4FF" for instance <mux3_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  E4FF" for instance <mux4_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <pipeline_serial> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[0].register_bit> in unit <kcuart_tx>.
    Set user-defined property "INIT =  8" for instance <count_width_loop[0].count_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[1].register_bit> in unit <kcuart_tx>.
    Set user-defined property "INIT =  8" for instance <count_width_loop[1].count_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[2].register_bit> in unit <kcuart_tx>.
    Set user-defined property "INIT =  8" for instance <count_width_loop[2].count_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  10" for instance <ready_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0190" for instance <start_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_start_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  1540" for instance <run_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_run_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  94" for instance <hot_state_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <hot_state_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0000" for instance <delay14_srl> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_bit_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0180" for instance <stop_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_stop_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  8" for instance <complete_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_complete_reg> in unit <kcuart_tx>.
Entity <kcuart_tx> analyzed. Unit <kcuart_tx> generated.

Analyzing Entity <bbfifo_16x8> in library <work> (Architecture <low_level_definition>).
    Set user-defined property "INIT =  0000" for instance <data_width_loop[0].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[1].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[2].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[3].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[4].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[5].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[6].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[7].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[0].register_bit> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  6606" for instance <count_width_loop[0].count_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[1].register_bit> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  6606" for instance <count_width_loop[1].count_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[2].register_bit> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  6606" for instance <count_width_loop[2].count_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[3].register_bit> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  6606" for instance <count_width_loop[3].count_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0001" for instance <zero_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  8000" for instance <full_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  BFA0" for instance <dp_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0" for instance <dp_flop> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  C4" for instance <valid_lut> in unit <bbfifo_16x8>.
Entity <bbfifo_16x8> analyzed. Unit <bbfifo_16x8> generated.

Analyzing Entity <uart_rx> in library <work> (Architecture <macro_level_definition>).
Entity <uart_rx> analyzed. Unit <uart_rx> generated.

Analyzing Entity <kcuart_rx> in library <work> (Architecture <low_level_definition>).
    Set user-defined property "INIT =  0" for instance <sync_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <stop_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[0].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[0].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[1].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[1].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[2].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[2].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[3].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[3].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[4].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[4].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[5].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[5].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[6].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[6].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[7].msb.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[7].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <start_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <start_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <edge_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <edge_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0040" for instance <valid_lut> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  54" for instance <purge_lut> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <purge_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[0].lsb.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[0].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[1].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[1].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[2].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[2].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[3].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[3].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[4].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[4].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[5].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[5].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[6].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[6].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[7].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[7].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[8].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[8].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  8" for instance <strobe_lut> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <strobe_reg> in unit <kcuart_rx>.
Entity <kcuart_rx> analyzed. Unit <kcuart_rx> generated.

Analyzing generic Entity <led8a_driver> in library <work> (Architecture <behavioral>).
	CLKDIV_INTERNAL = true
	MAIN_CLK = 100000000
WARNING:Xst:819 - "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/led8a_driver.vhd" line 70: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <digit_address>
Entity <led8a_driver> analyzed. Unit <led8a_driver> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_div>.
    Related source file is "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/clk_div.vhd".
Unit <clk_div> synthesized.


Synthesizing Unit <kcpsm3>.
    Related source file is "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcpsm3.vhd".
Unit <kcpsm3> synthesized.


Synthesizing Unit <uclock>.
    Related source file is "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/Software/uclock.vhd".
Unit <uclock> synthesized.


Synthesizing Unit <kcuart_tx>.
    Related source file is "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcuart_tx.vhd".
Unit <kcuart_tx> synthesized.


Synthesizing Unit <bbfifo_16x8>.
    Related source file is "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/bbfifo_16x8.vhd".
Unit <bbfifo_16x8> synthesized.


Synthesizing Unit <kcuart_rx>.
    Related source file is "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/kcuart_rx.vhd".
Unit <kcuart_rx> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/uart_tx.vhd".
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/uart_rx.vhd".
Unit <uart_rx> synthesized.


Synthesizing Unit <pBlaze3_uart>.
    Related source file is "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/pBlaze3_uart.vhd".
    Found 7-bit up counter for signal <baud_count_38400>.
    Found 7-bit up counter for signal <baud_count_9600>.
    Found 1-bit register for signal <en_16_x_baud_38400>.
    Found 1-bit register for signal <en_16_x_baud_9600>.
    Found 8-bit register for signal <in_port>.
    Found 1-bit register for signal <interrupt>.
    Found 8-bit register for signal <out_port_8seg>.
    Found 8-bit register for signal <out_port_led>.
    Found 8-bit register for signal <out_port_user>.
    Found 1-bit register for signal <read_from_uart_counter_led>.
    Found 1-bit register for signal <read_from_uart_user>.
    Found 6-bit up counter for signal <timer_count>.
    Found 1-bit register for signal <timer_pulse>.
    Summary:
	inferred   3 Counter(s).
	inferred  38 D-type flip-flop(s).
Unit <pBlaze3_uart> synthesized.


Synthesizing Unit <led8a_driver>.
    Related source file is "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/led8a_driver.vhd".
WARNING:Xst:646 - Signal <rx_half_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_in                    (rising_edge)        |
    | Reset              | rx_data_present           (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | no_data_received                               |
    | Power Up State     | address_ready                                  |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 2-bit latch for signal <digit_address>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <a>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <b>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <c>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 7-bit up counter for signal <baud_count>.
    Found 17-bit up counter for signal <clkdiv_counter>.
    Found 1-bit register for signal <en_16_x_baud>.
    Found 3-bit register for signal <one_hot>.
    Found 1-bit register for signal <slow_clk>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <led8a_driver> synthesized.


Synthesizing Unit <top>.
    Related source file is "/home/paul/Documents/Laboratory_reports/PUR/PUR_Project/PUR_Project/top.vhd".
WARNING:Xst:646 - Signal <tx_led> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <rx_counter_led> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 5
 17-bit up counter                                     : 1
 6-bit up counter                                      : 1
 7-bit up counter                                      : 3
# Registers                                            : 13
 1-bit register                                        : 8
 3-bit register                                        : 1
 8-bit register                                        : 4
# Latches                                              : 4
 2-bit latch                                           : 1
 8-bit latch                                           : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <LED_DRIVER_UART/current_state/FSM> on signal <current_state[1:3]> with gray encoding.
------------------------------
 State            | Encoding
------------------------------
 address_ready    | 000
 data_ready       | 110
 address_received | 011
 data_received    | 010
 no_data_received | 001
------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 5
 17-bit up counter                                     : 1
 6-bit up counter                                      : 1
 7-bit up counter                                      : 3
# Registers                                            : 251
 Flip-Flops                                            : 251
# Latches                                              : 4
 2-bit latch                                           : 1
 8-bit latch                                           : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance program_rom/ram_1024_x_18 in unit pBlaze3_uart of type RAMB16_S18 has been replaced by RAMB16BWE

Optimizing unit <top> ...

Optimizing unit <kcpsm3> ...

Optimizing unit <kcuart_tx> ...

Optimizing unit <bbfifo_16x8> ...

Optimizing unit <kcuart_rx> ...

Optimizing unit <pBlaze3_uart> ...

Optimizing unit <led8a_driver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 44.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 298
 Flip-Flops                                            : 298

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 625
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 19
#      LUT2                        : 36
#      LUT2_D                      : 4
#      LUT3                        : 118
#      LUT3_D                      : 3
#      LUT3_L                      : 1
#      LUT4                        : 204
#      LUT4_D                      : 2
#      LUT4_L                      : 6
#      MULT_AND                    : 9
#      MUXCY                       : 87
#      MUXF5                       : 33
#      MUXF6                       : 3
#      VCC                         : 1
#      XORCY                       : 87
# FlipFlops/Latches                : 324
#      FD                          : 44
#      FDE                         : 105
#      FDR                         : 85
#      FDRE                        : 42
#      FDRS                        : 4
#      FDRSE                       : 10
#      FDS                         : 8
#      LDE                         : 26
# RAMS                             : 27
#      RAM16X1D                    : 8
#      RAM32X1S                    : 10
#      RAM64X1S                    : 8
#      RAMB16BWE                   : 1
# Shift Registers                  : 108
#      SRL16E                      : 108
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 14
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 11
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                      303  out of    704    43%  
 Number of Slice Flip Flops:            324  out of   1408    23%  
 Number of 4 input LUTs:                580  out of   1408    41%  
    Number used as logic:               404
    Number used as Shift registers:     108
    Number used as RAMs:                 68
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    108    12%  
 Number of BRAMs:                         1  out of      3    33%  
 Number of GCLKs:                         3  out of     24    12%  
 Number of DCMs:                          1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------+-----------------------------------------+-------+
Clock Signal                                                                        | Clock buffer(FF name)                   | Load  |
------------------------------------------------------------------------------------+-----------------------------------------+-------+
clk                                                                                 | CLOCK_DIVIDE_BY_TWO/DCM_SP_INST:CLKDV   | 430   |
LED_DRIVER_UART/current_state_cmp_eq00061(LED_DRIVER_UART/current_state_FSM_Out11:O)| BUFG(*)(LED_DRIVER_UART/a_7)            | 24    |
LED_DRIVER_UART/current_state_cmp_eq0005(LED_DRIVER_UART/current_state_FSM_Out01:O) | NONE(*)(LED_DRIVER_UART/digit_address_1)| 2     |
LED_DRIVER_UART/slow_clk                                                            | NONE(LED_DRIVER_UART/one_hot_2)         | 3     |
------------------------------------------------------------------------------------+-----------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.492ns (Maximum Frequency: 222.625MHz)
   Minimum input arrival time before clock: 1.378ns
   Maximum output required time after clock: 10.952ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.492ns (frequency: 222.625MHz)
  Total number of paths / destination ports: 9867 / 1207
-------------------------------------------------------------------------
Delay:               8.984ns (Levels of Logic = 9)
  Source:            LED_DRIVER_UART/receive/buf/data_width_loop[4].data_srl (FF)
  Destination:       LED_DRIVER_UART/receive/buf/count_width_loop[3].register_bit (FF)
  Source Clock:      clk rising 0.5X
  Destination Clock: clk rising 0.5X

  Data Path: LED_DRIVER_UART/receive/buf/data_width_loop[4].data_srl to LED_DRIVER_UART/receive/buf/count_width_loop[3].register_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         6   3.050   0.592  LED_DRIVER_UART/receive/buf/data_width_loop[4].data_srl (LED_DRIVER_UART/rx_data<4>)
     LUT4:I2->O            1   0.561   0.000  LED_DRIVER_UART/current_state_cmp_eq00001_SW3_F (N63)
     MUXF5:I0->O           1   0.229   0.380  LED_DRIVER_UART/current_state_cmp_eq00001_SW3 (N59)
     LUT4:I2->O            1   0.561   0.380  LED_DRIVER_UART/read_from_uart13 (LED_DRIVER_UART/read_from_uart13)
     LUT3_D:I2->O          5   0.561   0.604  LED_DRIVER_UART/read_from_uart35 (LED_DRIVER_UART/read_from_uart)
     LUT4:I1->O            1   0.562   0.000  LED_DRIVER_UART/receive/buf/count_width_loop[0].count_lut (LED_DRIVER_UART/receive/buf/half_count<0>)
     MUXCY:S->O            1   0.523   0.000  LED_DRIVER_UART/receive/buf/count_width_loop[0].lsb_count.count_muxcy (LED_DRIVER_UART/receive/buf/count_carry<0>)
     MUXCY:CI->O           1   0.065   0.000  LED_DRIVER_UART/receive/buf/count_width_loop[1].mid_count.count_muxcy (LED_DRIVER_UART/receive/buf/count_carry<1>)
     MUXCY:CI->O           0   0.065   0.000  LED_DRIVER_UART/receive/buf/count_width_loop[2].mid_count.count_muxcy (LED_DRIVER_UART/receive/buf/count_carry<2>)
     XORCY:CI->O           1   0.654   0.000  LED_DRIVER_UART/receive/buf/count_width_loop[3].upper_count.count_xor (LED_DRIVER_UART/receive/buf/next_count<3>)
     FDRE:D                    0.197          LED_DRIVER_UART/receive/buf/count_width_loop[3].register_bit
    ----------------------------------------
    Total                      8.984ns (7.028ns logic, 1.956ns route)
                                       (78.2% logic, 21.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LED_DRIVER_UART/current_state_cmp_eq00061'
  Clock period: 1.834ns (frequency: 545.271MHz)
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Delay:               1.834ns (Levels of Logic = 1)
  Source:            LED_DRIVER_UART/c_7 (LATCH)
  Destination:       LED_DRIVER_UART/c_7 (LATCH)
  Source Clock:      LED_DRIVER_UART/current_state_cmp_eq00061 falling
  Destination Clock: LED_DRIVER_UART/current_state_cmp_eq00061 falling

  Data Path: LED_DRIVER_UART/c_7 to LED_DRIVER_UART/c_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.629   0.446  LED_DRIVER_UART/c_7 (LED_DRIVER_UART/c_7)
     LUT4:I1->O            1   0.562   0.000  LED_DRIVER_UART/c_mux0003<7>1 (LED_DRIVER_UART/c_mux0003<7>)
     LDE:D                     0.197          LED_DRIVER_UART/c_7
    ----------------------------------------
    Total                      1.834ns (1.388ns logic, 0.446ns route)
                                       (75.7% logic, 24.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LED_DRIVER_UART/slow_clk'
  Clock period: 1.585ns (frequency: 630.776MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               1.585ns (Levels of Logic = 0)
  Source:            LED_DRIVER_UART/one_hot_1 (FF)
  Destination:       LED_DRIVER_UART/one_hot_2 (FF)
  Source Clock:      LED_DRIVER_UART/slow_clk rising
  Destination Clock: LED_DRIVER_UART/slow_clk rising

  Data Path: LED_DRIVER_UART/one_hot_1 to LED_DRIVER_UART/one_hot_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              17   0.495   0.893  LED_DRIVER_UART/one_hot_1 (LED_DRIVER_UART/one_hot_1)
     FD:D                      0.197          LED_DRIVER_UART/one_hot_2
    ----------------------------------------
    Total                      1.585ns (0.692ns logic, 0.893ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.378ns (Levels of Logic = 1)
  Source:            rx (PAD)
  Destination:       UART/rx_user_uart/kcuart/sync_reg (FF)
  Destination Clock: clk rising 0.5X

  Data Path: rx to UART/rx_user_uart/kcuart/sync_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.824   0.357  rx_IBUF (rx_IBUF)
     FD:D                      0.197          UART/rx_user_uart/kcuart/sync_reg
    ----------------------------------------
    Total                      1.378ns (1.021ns logic, 0.357ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.248ns (Levels of Logic = 1)
  Source:            UART/tx_user_uart/kcuart/pipeline_serial (FF)
  Destination:       tx (PAD)
  Source Clock:      clk rising 0.5X

  Data Path: UART/tx_user_uart/kcuart/pipeline_serial to tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             1   0.495   0.357  UART/tx_user_uart/kcuart/pipeline_serial (tx_OBUF)
     OBUF:I->O                 4.396          tx_OBUF (tx)
    ----------------------------------------
    Total                      5.248ns (4.891ns logic, 0.357ns route)
                                       (93.2% logic, 6.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LED_DRIVER_UART/slow_clk'
  Total number of paths / destination ports: 793 / 10
-------------------------------------------------------------------------
Offset:              10.952ns (Levels of Logic = 7)
  Source:            LED_DRIVER_UART/one_hot_1 (FF)
  Destination:       sseg<5> (PAD)
  Source Clock:      LED_DRIVER_UART/slow_clk rising

  Data Path: LED_DRIVER_UART/one_hot_1 to sseg<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              17   0.495   1.001  LED_DRIVER_UART/one_hot_1 (LED_DRIVER_UART/one_hot_1)
     LUT3:I0->O            1   0.561   0.000  LED_DRIVER_UART/digit<1>_F (N95)
     MUXF5:I0->O          18   0.229   0.974  LED_DRIVER_UART/digit<1> (LED_DRIVER_UART/digit<1>)
     LUT3:I1->O            1   0.562   0.380  LED_DRIVER_UART/sseg<5>3_SW0 (N29)
     LUT4:I2->O            5   0.561   0.646  LED_DRIVER_UART/sseg<5>3 (LED_DRIVER_UART/N24)
     LUT3:I0->O            1   0.561   0.000  LED_DRIVER_UART/sseg<3>72_G (N98)
     MUXF5:I1->O           1   0.229   0.357  LED_DRIVER_UART/sseg<3>72 (sseg_3_OBUF)
     OBUF:I->O                 4.396          sseg_3_OBUF (sseg<3>)
    ----------------------------------------
    Total                     10.952ns (7.594ns logic, 3.358ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LED_DRIVER_UART/current_state_cmp_eq00061'
  Total number of paths / destination ports: 486 / 7
-------------------------------------------------------------------------
Offset:              10.532ns (Levels of Logic = 7)
  Source:            LED_DRIVER_UART/a_1 (LATCH)
  Destination:       sseg<5> (PAD)
  Source Clock:      LED_DRIVER_UART/current_state_cmp_eq00061 falling

  Data Path: LED_DRIVER_UART/a_1 to sseg<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.629   0.446  LED_DRIVER_UART/a_1 (LED_DRIVER_UART/a_1)
     LUT3:I1->O            1   0.562   0.000  LED_DRIVER_UART/digit<1>_F (N95)
     MUXF5:I0->O          18   0.229   0.974  LED_DRIVER_UART/digit<1> (LED_DRIVER_UART/digit<1>)
     LUT3:I1->O            1   0.562   0.380  LED_DRIVER_UART/sseg<5>3_SW0 (N29)
     LUT4:I2->O            5   0.561   0.646  LED_DRIVER_UART/sseg<5>3 (LED_DRIVER_UART/N24)
     LUT3:I0->O            1   0.561   0.000  LED_DRIVER_UART/sseg<3>72_G (N98)
     MUXF5:I1->O           1   0.229   0.357  LED_DRIVER_UART/sseg<3>72 (sseg_3_OBUF)
     OBUF:I->O                 4.396          sseg_3_OBUF (sseg<3>)
    ----------------------------------------
    Total                     10.532ns (7.729ns logic, 2.803ns route)
                                       (73.4% logic, 26.6% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.45 secs
 
--> 


Total memory usage is 558032 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  135 (   0 filtered)
Number of infos    :    2 (   0 filtered)

