// Seed: 522154516
module module_0 (
    output supply1 id_0,
    output uwire id_1,
    input tri id_2,
    input uwire id_3,
    output wand id_4,
    output tri1 id_5,
    input tri1 id_6,
    output supply0 id_7,
    output wand id_8
);
  wire id_10, id_11;
  id_12(
      1
  );
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    output wire id_2,
    output tri id_3,
    input supply1 id_4,
    input wand id_5,
    output tri0 id_6,
    output tri1 id_7,
    output supply0 id_8
);
  wire id_10, id_11;
  tri1 id_12, id_13 = id_5;
  assign id_13 = 1;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_1,
      id_4,
      id_13,
      id_12,
      id_0,
      id_12,
      id_3
  );
  assign modCall_1.type_5 = 0;
endmodule
