
---------- Begin Simulation Statistics ----------
final_tick                                  689061500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 697588                       # Simulator instruction rate (inst/s)
host_mem_usage                                 669408                       # Number of bytes of host memory used
host_op_rate                                  1233397                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.35                       # Real time elapsed on the host
host_tick_rate                             1952097657                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      246151                       # Number of instructions simulated
sim_ops                                        435324                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000689                       # Number of seconds simulated
sim_ticks                                   689061500                       # Number of ticks simulated
system.cpu.Branches                             48408                       # Number of branches fetched
system.cpu.committedInsts                      246151                       # Number of instructions committed
system.cpu.committedOps                        435324                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          1378123                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               1378122.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads               254702                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              171358                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts        39479                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   8482                       # Number of float alu accesses
system.cpu.num_fp_insts                          8482                       # number of float instructions
system.cpu.num_fp_register_reads                12629                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                6506                       # number of times the floating registers were written
system.cpu.num_func_calls                        3166                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                426945                       # Number of integer alu accesses
system.cpu.num_int_insts                       426945                       # number of integer instructions
system.cpu.num_int_register_reads              843250                       # number of times the integer registers were read
system.cpu.num_int_register_writes             360048                       # number of times the integer registers were written
system.cpu.num_load_insts                       63020                       # Number of load instructions
system.cpu.num_mem_refs                         84883                       # number of memory refs
system.cpu.num_store_insts                      21863                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  3522      0.81%      0.81% # Class of executed instruction
system.cpu.op_class::IntAlu                    339455     77.95%     78.76% # Class of executed instruction
system.cpu.op_class::IntMult                      591      0.14%     78.89% # Class of executed instruction
system.cpu.op_class::IntDiv                      1742      0.40%     79.29% # Class of executed instruction
system.cpu.op_class::FloatAdd                     495      0.11%     79.41% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.41% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.01%     79.42% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.42% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.42% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.42% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.42% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.42% # Class of executed instruction
system.cpu.op_class::SimdAdd                      318      0.07%     79.49% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.49% # Class of executed instruction
system.cpu.op_class::SimdAlu                     1169      0.27%     79.76% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     79.76% # Class of executed instruction
system.cpu.op_class::SimdCvt                     1216      0.28%     80.04% # Class of executed instruction
system.cpu.op_class::SimdMisc                    1965      0.45%     80.49% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.49% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.49% # Class of executed instruction
system.cpu.op_class::SimdShift                     85      0.02%     80.51% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::MemRead                    61794     14.19%     94.70% # Class of executed instruction
system.cpu.op_class::MemWrite                   20563      4.72%     99.42% # Class of executed instruction
system.cpu.op_class::FloatMemRead                1226      0.28%     99.70% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1300      0.30%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     435479                       # Class of executed instruction
system.cpu.workload.numSyscalls                    99                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3605                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           71                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         3680                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data        82255                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            82255                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        82255                       # number of overall hits
system.cpu.dcache.overall_hits::total           82255                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2575                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2575                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2575                       # number of overall misses
system.cpu.dcache.overall_misses::total          2575                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    202657000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    202657000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    202657000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    202657000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        84830                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        84830                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        84830                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        84830                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030355                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030355                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030355                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030355                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78701.747573                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78701.747573                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78701.747573                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78701.747573                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           28                       # number of writebacks
system.cpu.dcache.writebacks::total                28                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data         2575                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2575                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2575                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2575                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    200082000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    200082000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    200082000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    200082000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030355                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030355                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030355                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030355                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77701.747573                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77701.747573                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77701.747573                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77701.747573                       # average overall mshr miss latency
system.cpu.dcache.replacements                     55                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        60981                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           60981                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1999                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1999                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    158134000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    158134000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        62980                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        62980                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031740                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031740                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79106.553277                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79106.553277                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1999                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1999                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    156135000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    156135000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.031740                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031740                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78106.553277                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78106.553277                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        21274                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          21274                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          576                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          576                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     44523000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     44523000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        21850                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        21850                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77296.875000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77296.875000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          576                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          576                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     43947000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     43947000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76296.875000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76296.875000                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    689061500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1596.464289                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               84830                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2575                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.943689                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1596.464289                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.389762                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.389762                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2520                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.615234                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            172235                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           172235                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    689061500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                       63023                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       21863                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           148                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            34                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    689061500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    689061500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    689061500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       322791                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           322791                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       322791                       # number of overall hits
system.cpu.icache.overall_hits::total          322791                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1034                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1034                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1034                       # number of overall misses
system.cpu.icache.overall_misses::total          1034                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     81361500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     81361500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     81361500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     81361500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       323825                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       323825                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       323825                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       323825                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003193                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003193                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003193                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003193                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78686.170213                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78686.170213                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78686.170213                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78686.170213                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           16                       # number of writebacks
system.cpu.icache.writebacks::total                16                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1034                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1034                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1034                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1034                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     80327500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     80327500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     80327500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     80327500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003193                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003193                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003193                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003193                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77686.170213                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77686.170213                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77686.170213                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77686.170213                       # average overall mshr miss latency
system.cpu.icache.replacements                     16                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       322791                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          322791                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1034                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1034                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     81361500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     81361500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       323825                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       323825                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003193                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003193                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78686.170213                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78686.170213                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1034                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1034                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     80327500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     80327500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003193                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003193                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77686.170213                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77686.170213                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    689061500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           680.806277                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              323825                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1034                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            313.176983                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   680.806277                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.166212                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.166212                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1018                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          945                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.248535                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            648684                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           648684                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    689061500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      323867                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           159                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    689061500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    689061500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    689061500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    689061500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.data                    4                       # number of demand (read+write) hits
system.l2.demand_hits::total                        4                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.data                   4                       # number of overall hits
system.l2.overall_hits::total                       4                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1034                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2571                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3605                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1034                       # number of overall misses
system.l2.overall_misses::.cpu.data              2571                       # number of overall misses
system.l2.overall_misses::total                  3605                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     78776500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    196177500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        274954000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     78776500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    196177500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       274954000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1034                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2575                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3609                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1034                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2575                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3609                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.998447                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998892                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.998447                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998892                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76186.170213                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76303.967328                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76270.180305                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76186.170213                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76303.967328                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76270.180305                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1034                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2571                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3605                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1034                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2571                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3605                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     68436500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    170467500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    238904000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     68436500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    170467500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    238904000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.998447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998892                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.998447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998892                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66186.170213                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66303.967328                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66270.180305                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66186.170213                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66303.967328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66270.180305                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           28                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               28                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           28                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           28                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           16                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               16                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           16                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           16                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             576                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 576                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     43083000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      43083000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           576                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               576                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74796.875000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74796.875000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          576                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            576                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     37323000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     37323000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64796.875000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64796.875000                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst         1034                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1034                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     78776500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     78776500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1034                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1034                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76186.170213                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76186.170213                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1034                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1034                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     68436500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     68436500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66186.170213                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66186.170213                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1995                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1995                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    153094500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    153094500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1999                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1999                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.997999                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.997999                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76739.097744                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76739.097744                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1995                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1995                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    133144500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    133144500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.997999                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.997999                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66739.097744                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66739.097744                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    689061500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2295.821644                       # Cycle average of tags in use
system.l2.tags.total_refs                        3680                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3605                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.020804                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       684.833254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1610.988390                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.041799                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.098327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.140126                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3605                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3527                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.220032                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      7285                       # Number of tag accesses
system.l2.tags.data_accesses                     7285                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    689061500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      1034.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2571.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000577500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7386                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3605                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3605                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3605                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  230720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    334.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     688987500                       # Total gap between requests
system.mem_ctrls.avgGap                     191119.97                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        66176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       164544                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 96037871.800993084908                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 238794360.155080497265                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1034                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2571                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     26237750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     65556750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25375.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25498.54                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        66176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       164544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        230720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        66176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        66176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1034                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2571                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           3605                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     96037872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    238794360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        334832232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     96037872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     96037872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     96037872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    238794360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       334832232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 3605                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          339                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          277                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          287                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          222                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          257                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          180                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          226                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          215                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          236                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          273                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          221                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          126                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          276                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          182                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                24200750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              18025000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           91794500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6713.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25463.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                2907                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.64                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          691                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   331.670043                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   199.677056                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   337.277568                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          221     31.98%     31.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          178     25.76%     57.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           78     11.29%     69.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           49      7.09%     76.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           24      3.47%     79.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           20      2.89%     82.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           15      2.17%     84.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            9      1.30%     85.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           97     14.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          691                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                230720                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              334.832232                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.62                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    689061500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         2341920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1229580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       13737360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 54088320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    213349860                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy     84936960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     369684000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   536.503636                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    218734500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     22880000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    447447000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         2641800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1392765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       12002340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 54088320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    220253700                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy     79123200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     369502125                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   536.239690                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    203697750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     22880000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    462483750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    689061500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3029                       # Transaction distribution
system.membus.trans_dist::ReadExReq               576                       # Transaction distribution
system.membus.trans_dist::ReadExResp              576                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3029                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         7210                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         7210                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   7210                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       230720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       230720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  230720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3605                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3605    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3605                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    689061500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             3605500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           19131500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              3033                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           28                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           16                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              27                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              576                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             576                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1034                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1999                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2084                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         5205                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  7289                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        67200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       166592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 233792                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             3609                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   3609    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3609                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    689061500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy            1884000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1551000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           3862500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
