Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jun 20 18:10:58 2025
| Host         : PC-20250209HYYK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: clock_btn (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.204        0.000                      0                 4233        0.108        0.000                      0                 4233        7.000        0.000                       0                  1527  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_11M0592             {0.000 45.211}     90.422          11.059          
clk_50M                 {0.000 10.000}     20.000          50.000          
  cpuclk                {0.000 10.000}     20.000          50.000          
clock_gen/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_pll_example  {0.000 25.000}     50.000          20.000          
  clkfbout_pll_example  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M                      16.781        0.000                      0                  242        0.108        0.000                      0                  242        9.500        0.000                       0                   134  
  cpuclk                      2.204        0.000                      0                 3990        0.139        0.000                      0                 3990        9.500        0.000                       0                  1387  
clock_gen/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_pll_example                                                                                                                                                   48.408        0.000                       0                     2  
  clkfbout_pll_example                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpuclk             cpuclk                  18.737        0.000                      0                    1        0.406        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       16.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.781ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.643ns (23.495%)  route 2.094ns (76.505%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.575ns = ( 24.575 - 20.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.540     4.842    vga800x600at75/clk
    SLICE_X6Y167         FDRE                                         r  vga800x600at75/hdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_fdre_C_Q)         0.433     5.275 f  vga800x600at75/hdata_reg[9]/Q
                         net (fo=7, routed)           0.816     6.091    vga800x600at75/hdata[9]
    SLICE_X7Y165         LUT6 (Prop_lut6_I5_O)        0.105     6.196 r  vga800x600at75/hdata[11]_i_3/O
                         net (fo=3, routed)           0.553     6.749    vga800x600at75/hdata[11]_i_3_n_0
    SLICE_X8Y165         LUT5 (Prop_lut5_I0_O)        0.105     6.854 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=22, routed)          0.725     7.579    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X6Y166         FDRE                                         r  vga800x600at75/hdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.436    24.575    vga800x600at75/clk
    SLICE_X6Y166         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
                         clock pessimism              0.243    24.818    
                         clock uncertainty           -0.035    24.783    
    SLICE_X6Y166         FDRE (Setup_fdre_C_R)       -0.423    24.360    vga800x600at75/hdata_reg[5]
  -------------------------------------------------------------------
                         required time                         24.360    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                 16.781    

Slack (MET) :             16.781ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.643ns (23.495%)  route 2.094ns (76.505%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.575ns = ( 24.575 - 20.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.540     4.842    vga800x600at75/clk
    SLICE_X6Y167         FDRE                                         r  vga800x600at75/hdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_fdre_C_Q)         0.433     5.275 f  vga800x600at75/hdata_reg[9]/Q
                         net (fo=7, routed)           0.816     6.091    vga800x600at75/hdata[9]
    SLICE_X7Y165         LUT6 (Prop_lut6_I5_O)        0.105     6.196 r  vga800x600at75/hdata[11]_i_3/O
                         net (fo=3, routed)           0.553     6.749    vga800x600at75/hdata[11]_i_3_n_0
    SLICE_X8Y165         LUT5 (Prop_lut5_I0_O)        0.105     6.854 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=22, routed)          0.725     7.579    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X6Y166         FDRE                                         r  vga800x600at75/hdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.436    24.575    vga800x600at75/clk
    SLICE_X6Y166         FDRE                                         r  vga800x600at75/hdata_reg[6]/C
                         clock pessimism              0.243    24.818    
                         clock uncertainty           -0.035    24.783    
    SLICE_X6Y166         FDRE (Setup_fdre_C_R)       -0.423    24.360    vga800x600at75/hdata_reg[6]
  -------------------------------------------------------------------
                         required time                         24.360    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                 16.781    

Slack (MET) :             16.781ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.643ns (23.495%)  route 2.094ns (76.505%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.575ns = ( 24.575 - 20.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.540     4.842    vga800x600at75/clk
    SLICE_X6Y167         FDRE                                         r  vga800x600at75/hdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_fdre_C_Q)         0.433     5.275 f  vga800x600at75/hdata_reg[9]/Q
                         net (fo=7, routed)           0.816     6.091    vga800x600at75/hdata[9]
    SLICE_X7Y165         LUT6 (Prop_lut6_I5_O)        0.105     6.196 r  vga800x600at75/hdata[11]_i_3/O
                         net (fo=3, routed)           0.553     6.749    vga800x600at75/hdata[11]_i_3_n_0
    SLICE_X8Y165         LUT5 (Prop_lut5_I0_O)        0.105     6.854 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=22, routed)          0.725     7.579    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X6Y166         FDRE                                         r  vga800x600at75/hdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.436    24.575    vga800x600at75/clk
    SLICE_X6Y166         FDRE                                         r  vga800x600at75/hdata_reg[7]/C
                         clock pessimism              0.243    24.818    
                         clock uncertainty           -0.035    24.783    
    SLICE_X6Y166         FDRE (Setup_fdre_C_R)       -0.423    24.360    vga800x600at75/hdata_reg[7]
  -------------------------------------------------------------------
                         required time                         24.360    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                 16.781    

Slack (MET) :             16.781ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.643ns (23.495%)  route 2.094ns (76.505%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.575ns = ( 24.575 - 20.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.540     4.842    vga800x600at75/clk
    SLICE_X6Y167         FDRE                                         r  vga800x600at75/hdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_fdre_C_Q)         0.433     5.275 f  vga800x600at75/hdata_reg[9]/Q
                         net (fo=7, routed)           0.816     6.091    vga800x600at75/hdata[9]
    SLICE_X7Y165         LUT6 (Prop_lut6_I5_O)        0.105     6.196 r  vga800x600at75/hdata[11]_i_3/O
                         net (fo=3, routed)           0.553     6.749    vga800x600at75/hdata[11]_i_3_n_0
    SLICE_X8Y165         LUT5 (Prop_lut5_I0_O)        0.105     6.854 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=22, routed)          0.725     7.579    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X6Y166         FDRE                                         r  vga800x600at75/hdata_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.436    24.575    vga800x600at75/clk
    SLICE_X6Y166         FDRE                                         r  vga800x600at75/hdata_reg[8]/C
                         clock pessimism              0.243    24.818    
                         clock uncertainty           -0.035    24.783    
    SLICE_X6Y166         FDRE (Setup_fdre_C_R)       -0.423    24.360    vga800x600at75/hdata_reg[8]
  -------------------------------------------------------------------
                         required time                         24.360    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                 16.781    

Slack (MET) :             16.875ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.643ns (22.188%)  route 2.255ns (77.812%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.575ns = ( 24.575 - 20.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.540     4.842    vga800x600at75/clk
    SLICE_X6Y167         FDRE                                         r  vga800x600at75/hdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_fdre_C_Q)         0.433     5.275 f  vga800x600at75/hdata_reg[9]/Q
                         net (fo=7, routed)           0.816     6.091    vga800x600at75/hdata[9]
    SLICE_X7Y165         LUT6 (Prop_lut6_I5_O)        0.105     6.196 r  vga800x600at75/hdata[11]_i_3/O
                         net (fo=3, routed)           0.553     6.749    vga800x600at75/hdata[11]_i_3_n_0
    SLICE_X8Y165         LUT5 (Prop_lut5_I0_O)        0.105     6.854 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=22, routed)          0.886     7.740    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X5Y165         FDRE                                         r  vga800x600at75/vdata_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.436    24.575    vga800x600at75/clk
    SLICE_X5Y165         FDRE                                         r  vga800x600at75/vdata_reg[10]/C
                         clock pessimism              0.243    24.818    
                         clock uncertainty           -0.035    24.783    
    SLICE_X5Y165         FDRE (Setup_fdre_C_CE)      -0.168    24.615    vga800x600at75/vdata_reg[10]
  -------------------------------------------------------------------
                         required time                         24.615    
                         arrival time                          -7.740    
  -------------------------------------------------------------------
                         slack                                 16.875    

Slack (MET) :             16.875ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.643ns (22.188%)  route 2.255ns (77.812%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.575ns = ( 24.575 - 20.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.540     4.842    vga800x600at75/clk
    SLICE_X6Y167         FDRE                                         r  vga800x600at75/hdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_fdre_C_Q)         0.433     5.275 f  vga800x600at75/hdata_reg[9]/Q
                         net (fo=7, routed)           0.816     6.091    vga800x600at75/hdata[9]
    SLICE_X7Y165         LUT6 (Prop_lut6_I5_O)        0.105     6.196 r  vga800x600at75/hdata[11]_i_3/O
                         net (fo=3, routed)           0.553     6.749    vga800x600at75/hdata[11]_i_3_n_0
    SLICE_X8Y165         LUT5 (Prop_lut5_I0_O)        0.105     6.854 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=22, routed)          0.886     7.740    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X5Y165         FDRE                                         r  vga800x600at75/vdata_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.436    24.575    vga800x600at75/clk
    SLICE_X5Y165         FDRE                                         r  vga800x600at75/vdata_reg[11]/C
                         clock pessimism              0.243    24.818    
                         clock uncertainty           -0.035    24.783    
    SLICE_X5Y165         FDRE (Setup_fdre_C_CE)      -0.168    24.615    vga800x600at75/vdata_reg[11]
  -------------------------------------------------------------------
                         required time                         24.615    
                         arrival time                          -7.740    
  -------------------------------------------------------------------
                         slack                                 16.875    

Slack (MET) :             16.875ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.643ns (22.188%)  route 2.255ns (77.812%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.575ns = ( 24.575 - 20.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.540     4.842    vga800x600at75/clk
    SLICE_X6Y167         FDRE                                         r  vga800x600at75/hdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_fdre_C_Q)         0.433     5.275 f  vga800x600at75/hdata_reg[9]/Q
                         net (fo=7, routed)           0.816     6.091    vga800x600at75/hdata[9]
    SLICE_X7Y165         LUT6 (Prop_lut6_I5_O)        0.105     6.196 r  vga800x600at75/hdata[11]_i_3/O
                         net (fo=3, routed)           0.553     6.749    vga800x600at75/hdata[11]_i_3_n_0
    SLICE_X8Y165         LUT5 (Prop_lut5_I0_O)        0.105     6.854 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=22, routed)          0.886     7.740    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X5Y165         FDRE                                         r  vga800x600at75/vdata_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.436    24.575    vga800x600at75/clk
    SLICE_X5Y165         FDRE                                         r  vga800x600at75/vdata_reg[9]/C
                         clock pessimism              0.243    24.818    
                         clock uncertainty           -0.035    24.783    
    SLICE_X5Y165         FDRE (Setup_fdre_C_CE)      -0.168    24.615    vga800x600at75/vdata_reg[9]
  -------------------------------------------------------------------
                         required time                         24.615    
                         arrival time                          -7.740    
  -------------------------------------------------------------------
                         slack                                 16.875    

Slack (MET) :             16.942ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.643ns (24.729%)  route 1.957ns (75.271%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns = ( 24.574 - 20.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.540     4.842    vga800x600at75/clk
    SLICE_X6Y167         FDRE                                         r  vga800x600at75/hdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_fdre_C_Q)         0.433     5.275 f  vga800x600at75/hdata_reg[9]/Q
                         net (fo=7, routed)           0.816     6.091    vga800x600at75/hdata[9]
    SLICE_X7Y165         LUT6 (Prop_lut6_I5_O)        0.105     6.196 r  vga800x600at75/hdata[11]_i_3/O
                         net (fo=3, routed)           0.553     6.749    vga800x600at75/hdata[11]_i_3_n_0
    SLICE_X8Y165         LUT5 (Prop_lut5_I0_O)        0.105     6.854 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=22, routed)          0.588     7.442    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X6Y167         FDRE                                         r  vga800x600at75/hdata_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.435    24.574    vga800x600at75/clk
    SLICE_X6Y167         FDRE                                         r  vga800x600at75/hdata_reg[10]/C
                         clock pessimism              0.268    24.842    
                         clock uncertainty           -0.035    24.807    
    SLICE_X6Y167         FDRE (Setup_fdre_C_R)       -0.423    24.384    vga800x600at75/hdata_reg[10]
  -------------------------------------------------------------------
                         required time                         24.384    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                 16.942    

Slack (MET) :             16.942ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.643ns (24.729%)  route 1.957ns (75.271%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns = ( 24.574 - 20.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.540     4.842    vga800x600at75/clk
    SLICE_X6Y167         FDRE                                         r  vga800x600at75/hdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_fdre_C_Q)         0.433     5.275 f  vga800x600at75/hdata_reg[9]/Q
                         net (fo=7, routed)           0.816     6.091    vga800x600at75/hdata[9]
    SLICE_X7Y165         LUT6 (Prop_lut6_I5_O)        0.105     6.196 r  vga800x600at75/hdata[11]_i_3/O
                         net (fo=3, routed)           0.553     6.749    vga800x600at75/hdata[11]_i_3_n_0
    SLICE_X8Y165         LUT5 (Prop_lut5_I0_O)        0.105     6.854 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=22, routed)          0.588     7.442    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X6Y167         FDRE                                         r  vga800x600at75/hdata_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.435    24.574    vga800x600at75/clk
    SLICE_X6Y167         FDRE                                         r  vga800x600at75/hdata_reg[11]/C
                         clock pessimism              0.268    24.842    
                         clock uncertainty           -0.035    24.807    
    SLICE_X6Y167         FDRE (Setup_fdre_C_R)       -0.423    24.384    vga800x600at75/hdata_reg[11]
  -------------------------------------------------------------------
                         required time                         24.384    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                 16.942    

Slack (MET) :             16.942ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.643ns (24.729%)  route 1.957ns (75.271%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns = ( 24.574 - 20.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.540     4.842    vga800x600at75/clk
    SLICE_X6Y167         FDRE                                         r  vga800x600at75/hdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_fdre_C_Q)         0.433     5.275 f  vga800x600at75/hdata_reg[9]/Q
                         net (fo=7, routed)           0.816     6.091    vga800x600at75/hdata[9]
    SLICE_X7Y165         LUT6 (Prop_lut6_I5_O)        0.105     6.196 r  vga800x600at75/hdata[11]_i_3/O
                         net (fo=3, routed)           0.553     6.749    vga800x600at75/hdata[11]_i_3_n_0
    SLICE_X8Y165         LUT5 (Prop_lut5_I0_O)        0.105     6.854 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=22, routed)          0.588     7.442    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X6Y167         FDRE                                         r  vga800x600at75/hdata_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.435    24.574    vga800x600at75/clk
    SLICE_X6Y167         FDRE                                         r  vga800x600at75/hdata_reg[9]/C
                         clock pessimism              0.268    24.842    
                         clock uncertainty           -0.035    24.807    
    SLICE_X6Y167         FDRE (Setup_fdre_C_R)       -0.423    24.384    vga800x600at75/hdata_reg[9]
  -------------------------------------------------------------------
                         required time                         24.384    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                 16.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ext_uart_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_t/TxD_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.036%)  route 0.055ns (22.964%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.642     1.589    clk_50M_IBUF_BUFG
    SLICE_X7Y169         FDRE                                         r  ext_uart_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y169         FDRE (Prop_fdre_C_Q)         0.141     1.730 r  ext_uart_tx_reg[2]/Q
                         net (fo=1, routed)           0.055     1.785    ext_uart_t/TxD_data[2]
    SLICE_X6Y169         LUT4 (Prop_lut4_I3_O)        0.045     1.830 r  ext_uart_t/TxD_shift[2]_i_1/O
                         net (fo=1, routed)           0.000     1.830    ext_uart_t/p_1_in[2]
    SLICE_X6Y169         FDRE                                         r  ext_uart_t/TxD_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.914     2.111    ext_uart_t/clk
    SLICE_X6Y169         FDRE                                         r  ext_uart_t/TxD_shift_reg[2]/C
                         clock pessimism             -0.509     1.602    
    SLICE_X6Y169         FDRE (Hold_fdre_C_D)         0.120     1.722    ext_uart_t/TxD_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ext_uart_r/RxD_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/RxD_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.190ns (66.229%)  route 0.097ns (33.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.645     1.592    ext_uart_r/clk
    SLICE_X1Y167         FDRE                                         r  ext_uart_r/RxD_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y167         FDRE (Prop_fdre_C_Q)         0.141     1.733 r  ext_uart_r/RxD_sync_reg[0]/Q
                         net (fo=1, routed)           0.097     1.830    ext_uart_r/RxD_sync_reg_n_0_[0]
    SLICE_X0Y167         LUT3 (Prop_lut3_I0_O)        0.049     1.879 r  ext_uart_r/RxD_sync[1]_i_1/O
                         net (fo=1, routed)           0.000     1.879    ext_uart_r/RxD_sync[1]_i_1_n_0
    SLICE_X0Y167         FDRE                                         r  ext_uart_r/RxD_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.917     2.114    ext_uart_r/clk
    SLICE_X0Y167         FDRE                                         r  ext_uart_r/RxD_sync_reg[1]/C
                         clock pessimism             -0.509     1.605    
    SLICE_X0Y167         FDRE (Hold_fdre_C_D)         0.107     1.712    ext_uart_r/RxD_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ext_uart_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_tx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.128%)  route 0.102ns (41.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.643     1.590    clk_50M_IBUF_BUFG
    SLICE_X7Y168         FDRE                                         r  ext_uart_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y168         FDRE (Prop_fdre_C_Q)         0.141     1.731 r  ext_uart_buffer_reg[2]/Q
                         net (fo=1, routed)           0.102     1.832    ext_uart_buffer[2]
    SLICE_X7Y169         FDRE                                         r  ext_uart_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.914     2.111    clk_50M_IBUF_BUFG
    SLICE_X7Y169         FDRE                                         r  ext_uart_tx_reg[2]/C
                         clock pessimism             -0.508     1.603    
    SLICE_X7Y169         FDRE (Hold_fdre_C_D)         0.047     1.650    ext_uart_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ext_uart_r/FSM_onehot_RxD_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/FSM_onehot_RxD_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.726%)  route 0.132ns (48.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.645     1.592    ext_uart_r/clk
    SLICE_X4Y166         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y166         FDRE (Prop_fdre_C_Q)         0.141     1.733 r  ext_uart_r/FSM_onehot_RxD_state_reg[4]/Q
                         net (fo=3, routed)           0.132     1.864    ext_uart_r/FSM_onehot_RxD_state_reg_n_0_[4]
    SLICE_X4Y166         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.917     2.114    ext_uart_r/clk
    SLICE_X4Y166         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[5]/C
                         clock pessimism             -0.522     1.592    
    SLICE_X4Y166         FDRE (Hold_fdre_C_D)         0.071     1.663    ext_uart_r/FSM_onehot_RxD_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 ext_uart_t/FSM_onehot_TxD_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_t/FSM_onehot_TxD_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.227ns (76.208%)  route 0.071ns (23.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.641     1.588    ext_uart_t/clk
    SLICE_X4Y170         FDRE                                         r  ext_uart_t/FSM_onehot_TxD_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y170         FDRE (Prop_fdre_C_Q)         0.128     1.716 r  ext_uart_t/FSM_onehot_TxD_state_reg[10]/Q
                         net (fo=2, routed)           0.071     1.787    ext_uart_t/FSM_onehot_TxD_state_reg_n_0_[10]
    SLICE_X4Y170         LUT3 (Prop_lut3_I2_O)        0.099     1.886 r  ext_uart_t/FSM_onehot_TxD_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.886    ext_uart_t/FSM_onehot_TxD_state[0]_i_1_n_0
    SLICE_X4Y170         FDRE                                         r  ext_uart_t/FSM_onehot_TxD_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.913     2.110    ext_uart_t/clk
    SLICE_X4Y170         FDRE                                         r  ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
                         clock pessimism             -0.522     1.588    
    SLICE_X4Y170         FDRE (Hold_fdre_C_D)         0.091     1.679    ext_uart_t/FSM_onehot_TxD_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ext_uart_t/TxD_shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_t/TxD_shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.247ns (75.173%)  route 0.082ns (24.827%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.642     1.589    ext_uart_t/clk
    SLICE_X6Y169         FDRE                                         r  ext_uart_t/TxD_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y169         FDRE (Prop_fdre_C_Q)         0.148     1.737 r  ext_uart_t/TxD_shift_reg[7]/Q
                         net (fo=1, routed)           0.082     1.818    ext_uart_t/TxD_shift_reg_n_0_[7]
    SLICE_X6Y169         LUT4 (Prop_lut4_I0_O)        0.099     1.917 r  ext_uart_t/TxD_shift[6]_i_1/O
                         net (fo=1, routed)           0.000     1.917    ext_uart_t/p_1_in[6]
    SLICE_X6Y169         FDRE                                         r  ext_uart_t/TxD_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.914     2.111    ext_uart_t/clk
    SLICE_X6Y169         FDRE                                         r  ext_uart_t/TxD_shift_reg[6]/C
                         clock pessimism             -0.522     1.589    
    SLICE_X6Y169         FDRE (Hold_fdre_C_D)         0.121     1.710    ext_uart_t/TxD_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ext_uart_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_tx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.624%)  route 0.111ns (46.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.643     1.590    clk_50M_IBUF_BUFG
    SLICE_X7Y168         FDRE                                         r  ext_uart_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y168         FDRE (Prop_fdre_C_Q)         0.128     1.718 r  ext_uart_buffer_reg[5]/Q
                         net (fo=1, routed)           0.111     1.828    ext_uart_buffer[5]
    SLICE_X7Y169         FDRE                                         r  ext_uart_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.914     2.111    clk_50M_IBUF_BUFG
    SLICE_X7Y169         FDRE                                         r  ext_uart_tx_reg[5]/C
                         clock pessimism             -0.508     1.603    
    SLICE_X7Y169         FDRE (Hold_fdre_C_D)         0.018     1.621    ext_uart_tx_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ext_uart_t/FSM_onehot_TxD_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_t/FSM_onehot_TxD_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.765%)  route 0.120ns (42.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.642     1.589    ext_uart_t/clk
    SLICE_X2Y170         FDRE                                         r  ext_uart_t/FSM_onehot_TxD_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDRE (Prop_fdre_C_Q)         0.164     1.753 r  ext_uart_t/FSM_onehot_TxD_state_reg[5]/Q
                         net (fo=2, routed)           0.120     1.873    ext_uart_t/FSM_onehot_TxD_state_reg_n_0_[5]
    SLICE_X2Y170         FDRE                                         r  ext_uart_t/FSM_onehot_TxD_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.914     2.111    ext_uart_t/clk
    SLICE_X2Y170         FDRE                                         r  ext_uart_t/FSM_onehot_TxD_state_reg[6]/C
                         clock pessimism             -0.522     1.589    
    SLICE_X2Y170         FDRE (Hold_fdre_C_D)         0.076     1.665    ext_uart_t/FSM_onehot_TxD_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ext_uart_r/FSM_onehot_RxD_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/FSM_onehot_RxD_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.671%)  route 0.142ns (46.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.646     1.593    ext_uart_r/clk
    SLICE_X2Y166         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166         FDRE (Prop_fdre_C_Q)         0.164     1.757 r  ext_uart_r/FSM_onehot_RxD_state_reg[6]/Q
                         net (fo=2, routed)           0.142     1.898    ext_uart_r/FSM_onehot_RxD_state_reg_n_0_[6]
    SLICE_X2Y166         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.918     2.115    ext_uart_r/clk
    SLICE_X2Y166         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[7]/C
                         clock pessimism             -0.522     1.593    
    SLICE_X2Y166         FDRE (Hold_fdre_C_D)         0.083     1.676    ext_uart_r/FSM_onehot_RxD_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ext_uart_r/tickgen/Acc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/tickgen/Acc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.293ns (81.679%)  route 0.066ns (18.321%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.649     1.596    ext_uart_r/tickgen/clk
    SLICE_X2Y161         FDRE                                         r  ext_uart_r/tickgen/Acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.164     1.760 r  ext_uart_r/tickgen/Acc_reg[7]/Q
                         net (fo=2, routed)           0.066     1.825    ext_uart_r/tickgen/Acc[7]
    SLICE_X2Y161         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.954 r  ext_uart_r/tickgen/Acc_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.954    ext_uart_r/tickgen/p_1_in[8]
    SLICE_X2Y161         FDRE                                         r  ext_uart_r/tickgen/Acc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.923     2.120    ext_uart_r/tickgen/clk
    SLICE_X2Y161         FDRE                                         r  ext_uart_r/tickgen/Acc_reg[8]/C
                         clock pessimism             -0.524     1.596    
    SLICE_X2Y161         FDRE (Hold_fdre_C_D)         0.134     1.730    ext_uart_r/tickgen/Acc_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_50M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y169    ext_uart_avai_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y168    ext_uart_buffer_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y168    ext_uart_buffer_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y168    ext_uart_buffer_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y168    ext_uart_buffer_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y168    ext_uart_buffer_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y168    ext_uart_buffer_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y168    ext_uart_buffer_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y168    ext_uart_buffer_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y162    ext_uart_r/tickgen/Acc_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y162    ext_uart_r/tickgen/Acc_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y162    ext_uart_r/tickgen/Acc_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y161    ext_uart_r/tickgen/Acc_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y161    ext_uart_r/tickgen/Acc_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y161    ext_uart_r/tickgen/Acc_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y161    ext_uart_r/tickgen/Acc_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y162    ext_uart_r/tickgen/Acc_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y169    ext_uart_avai_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y168    ext_uart_buffer_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y166    ext_uart_t/tickgen/Acc_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y166    ext_uart_t/tickgen/Acc_reg[6]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X3Y166    ext_uart_t/tickgen/Acc_reg[7]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X3Y166    ext_uart_t/tickgen/Acc_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y167    ext_uart_t/tickgen/Acc_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y166    ext_uart_r/FSM_onehot_RxD_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y166    ext_uart_r/FSM_onehot_RxD_state_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y166    ext_uart_r/FSM_onehot_RxD_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y166    ext_uart_r/FSM_onehot_RxD_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y166    ext_uart_r/FSM_onehot_RxD_state_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  cpuclk
  To Clock:  cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        2.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.204ns  (required time - arrival time)
  Source:                 cpu/ex_mem_reg/write_reg_M_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_ex_reg/rd1_E_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        17.241ns  (logic 5.158ns (29.917%)  route 12.083ns (70.083%))
  Logic Levels:           26  (CARRY4=9 LUT2=2 LUT3=3 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 21.676 - 20.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        1.712     1.712    cpu/ex_mem_reg/clk
    SLICE_X2Y56          FDRE                                         r  cpu/ex_mem_reg/write_reg_M_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.433     2.145 r  cpu/ex_mem_reg/write_reg_M_reg[4]/Q
                         net (fo=7, routed)           0.922     3.067    cpu/hazard_unit/write_reg_M[4]
    SLICE_X3Y56          LUT6 (Prop_lut6_I1_O)        0.105     3.172 f  cpu/hazard_unit/forward_BE[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.347     3.519    cpu/hazard_unit/forward_BE[1]_INST_0_i_1_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I5_O)        0.105     3.624 f  cpu/hazard_unit/forward_BE[1]_INST_0/O
                         net (fo=33, routed)          0.379     4.002    cpu/hazard_unit/forward_BE[1]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.105     4.107 r  cpu/hazard_unit/forward_BE[0]_INST_0/O
                         net (fo=32, routed)          1.052     5.159    cpu/ex_stage/forward_BE[0]
    SLICE_X8Y45          LUT5 (Prop_lut5_I2_O)        0.105     5.264 r  cpu/ex_stage/write_data_E[9]_INST_0/O
                         net (fo=2, routed)           0.911     6.175    cpu/ex_stage/write_data_E[9]
    SLICE_X3Y50          LUT3 (Prop_lut3_I1_O)        0.125     6.300 r  cpu/ex_stage/alu_i_55/O
                         net (fo=6, routed)           0.751     7.051    cpu/ex_stage/alu/b[9]
    SLICE_X7Y43          LUT4 (Prop_lut4_I3_O)        0.275     7.326 r  cpu/ex_stage/alu/result[0]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     7.326    cpu/ex_stage/alu/result[0]_INST_0_i_30_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.766 r  cpu/ex_stage/alu/result[0]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.766    cpu/ex_stage/alu/result[0]_INST_0_i_13_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.864 r  cpu/ex_stage/alu/result[0]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.864    cpu/ex_stage/alu/result[0]_INST_0_i_4_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.962 r  cpu/ex_stage/alu/result[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.614     8.575    cpu/ex_stage/alu/data5
    SLICE_X6Y42          LUT6 (Prop_lut6_I4_O)        0.105     8.680 r  cpu/ex_stage/alu/result[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.434     9.115    cpu/ex_stage/alu/result[0]_INST_0_i_1_n_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.105     9.220 r  cpu/ex_stage/alu/result[0]_INST_0/O
                         net (fo=2, routed)           0.530     9.750    cpu/hazard_unit/alu_out_E[0]
    SLICE_X3Y44          LUT6 (Prop_lut6_I1_O)        0.105     9.855 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_23/O
                         net (fo=1, routed)           0.000     9.855    cpu/hazard_unit/sw_to_lw_forward_INST_0_i_23_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.295 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.295    cpu/hazard_unit/sw_to_lw_forward_INST_0_i_15_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.393 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.393    cpu/hazard_unit/sw_to_lw_forward_INST_0_i_7_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    10.583 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_1/CO[2]
                         net (fo=1, routed)           0.438    11.020    cpu/hazard_unit/sw_lw_hazard1
    SLICE_X1Y44          LUT6 (Prop_lut6_I0_O)        0.261    11.281 r  cpu/hazard_unit/sw_to_lw_forward_INST_0/O
                         net (fo=34, routed)          0.725    12.006    cpu/mem_stage_inst/sw_to_lw_forward
    SLICE_X1Y36          LUT3 (Prop_lut3_I2_O)        0.108    12.114 r  cpu/mem_stage_inst/read_data_M[4]_INST_0/O
                         net (fo=2, routed)           0.695    12.808    cpu/read_data_M[4]
    SLICE_X1Y40          LUT3 (Prop_lut3_I0_O)        0.288    13.096 r  cpu/if_stage_i_155/O
                         net (fo=2, routed)           0.814    13.911    cpu/if_stage_i_155_n_0
    SLICE_X10Y41         LUT5 (Prop_lut5_I0_O)        0.267    14.178 r  cpu/if_stage_i_119/O
                         net (fo=1, routed)           0.768    14.945    cpu/if_stage_i_119_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.105    15.050 r  cpu/if_stage_i_69/O
                         net (fo=1, routed)           0.000    15.050    cpu/if_stage_i_69_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.494 r  cpu/if_stage_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.494    cpu/if_stage_i_46_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.594 r  cpu/if_stage_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.594    cpu/if_stage_i_42_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    15.785 r  cpu/if_stage_i_11/CO[2]
                         net (fo=1, routed)           0.904    16.689    cpu/branch_equal
    SLICE_X4Y61          LUT5 (Prop_lut5_I1_O)        0.252    16.941 r  cpu/if_stage_i_1/O
                         net (fo=33, routed)          0.406    17.347    cpu/hazard_unit/pc_src_D
    SLICE_X4Y62          LUT5 (Prop_lut5_I1_O)        0.105    17.452 r  cpu/hazard_unit/flush_E_INST_0/O
                         net (fo=2, routed)           0.327    17.779    cpu/id_ex_reg/flush_E
    SLICE_X4Y62          LUT2 (Prop_lut2_I1_O)        0.105    17.884 r  cpu/id_ex_reg/rd1_E[31]_i_1/O
                         net (fo=99, routed)          1.069    18.953    cpu/id_ex_reg/rd1_E[31]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  cpu/id_ex_reg/rd1_E_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        1.676    21.676    cpu/id_ex_reg/clk
    SLICE_X8Y43          FDRE                                         r  cpu/id_ex_reg/rd1_E_reg[17]/C
                         clock pessimism              0.013    21.689    
                         clock uncertainty           -0.109    21.580    
    SLICE_X8Y43          FDRE (Setup_fdre_C_R)       -0.423    21.157    cpu/id_ex_reg/rd1_E_reg[17]
  -------------------------------------------------------------------
                         required time                         21.157    
                         arrival time                         -18.953    
  -------------------------------------------------------------------
                         slack                                  2.204    

Slack (MET) :             2.204ns  (required time - arrival time)
  Source:                 cpu/ex_mem_reg/write_reg_M_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_ex_reg/rd1_E_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        17.241ns  (logic 5.158ns (29.917%)  route 12.083ns (70.083%))
  Logic Levels:           26  (CARRY4=9 LUT2=2 LUT3=3 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 21.676 - 20.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        1.712     1.712    cpu/ex_mem_reg/clk
    SLICE_X2Y56          FDRE                                         r  cpu/ex_mem_reg/write_reg_M_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.433     2.145 r  cpu/ex_mem_reg/write_reg_M_reg[4]/Q
                         net (fo=7, routed)           0.922     3.067    cpu/hazard_unit/write_reg_M[4]
    SLICE_X3Y56          LUT6 (Prop_lut6_I1_O)        0.105     3.172 f  cpu/hazard_unit/forward_BE[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.347     3.519    cpu/hazard_unit/forward_BE[1]_INST_0_i_1_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I5_O)        0.105     3.624 f  cpu/hazard_unit/forward_BE[1]_INST_0/O
                         net (fo=33, routed)          0.379     4.002    cpu/hazard_unit/forward_BE[1]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.105     4.107 r  cpu/hazard_unit/forward_BE[0]_INST_0/O
                         net (fo=32, routed)          1.052     5.159    cpu/ex_stage/forward_BE[0]
    SLICE_X8Y45          LUT5 (Prop_lut5_I2_O)        0.105     5.264 r  cpu/ex_stage/write_data_E[9]_INST_0/O
                         net (fo=2, routed)           0.911     6.175    cpu/ex_stage/write_data_E[9]
    SLICE_X3Y50          LUT3 (Prop_lut3_I1_O)        0.125     6.300 r  cpu/ex_stage/alu_i_55/O
                         net (fo=6, routed)           0.751     7.051    cpu/ex_stage/alu/b[9]
    SLICE_X7Y43          LUT4 (Prop_lut4_I3_O)        0.275     7.326 r  cpu/ex_stage/alu/result[0]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     7.326    cpu/ex_stage/alu/result[0]_INST_0_i_30_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.766 r  cpu/ex_stage/alu/result[0]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.766    cpu/ex_stage/alu/result[0]_INST_0_i_13_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.864 r  cpu/ex_stage/alu/result[0]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.864    cpu/ex_stage/alu/result[0]_INST_0_i_4_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.962 r  cpu/ex_stage/alu/result[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.614     8.575    cpu/ex_stage/alu/data5
    SLICE_X6Y42          LUT6 (Prop_lut6_I4_O)        0.105     8.680 r  cpu/ex_stage/alu/result[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.434     9.115    cpu/ex_stage/alu/result[0]_INST_0_i_1_n_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.105     9.220 r  cpu/ex_stage/alu/result[0]_INST_0/O
                         net (fo=2, routed)           0.530     9.750    cpu/hazard_unit/alu_out_E[0]
    SLICE_X3Y44          LUT6 (Prop_lut6_I1_O)        0.105     9.855 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_23/O
                         net (fo=1, routed)           0.000     9.855    cpu/hazard_unit/sw_to_lw_forward_INST_0_i_23_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.295 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.295    cpu/hazard_unit/sw_to_lw_forward_INST_0_i_15_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.393 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.393    cpu/hazard_unit/sw_to_lw_forward_INST_0_i_7_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    10.583 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_1/CO[2]
                         net (fo=1, routed)           0.438    11.020    cpu/hazard_unit/sw_lw_hazard1
    SLICE_X1Y44          LUT6 (Prop_lut6_I0_O)        0.261    11.281 r  cpu/hazard_unit/sw_to_lw_forward_INST_0/O
                         net (fo=34, routed)          0.725    12.006    cpu/mem_stage_inst/sw_to_lw_forward
    SLICE_X1Y36          LUT3 (Prop_lut3_I2_O)        0.108    12.114 r  cpu/mem_stage_inst/read_data_M[4]_INST_0/O
                         net (fo=2, routed)           0.695    12.808    cpu/read_data_M[4]
    SLICE_X1Y40          LUT3 (Prop_lut3_I0_O)        0.288    13.096 r  cpu/if_stage_i_155/O
                         net (fo=2, routed)           0.814    13.911    cpu/if_stage_i_155_n_0
    SLICE_X10Y41         LUT5 (Prop_lut5_I0_O)        0.267    14.178 r  cpu/if_stage_i_119/O
                         net (fo=1, routed)           0.768    14.945    cpu/if_stage_i_119_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.105    15.050 r  cpu/if_stage_i_69/O
                         net (fo=1, routed)           0.000    15.050    cpu/if_stage_i_69_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.494 r  cpu/if_stage_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.494    cpu/if_stage_i_46_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.594 r  cpu/if_stage_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.594    cpu/if_stage_i_42_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    15.785 r  cpu/if_stage_i_11/CO[2]
                         net (fo=1, routed)           0.904    16.689    cpu/branch_equal
    SLICE_X4Y61          LUT5 (Prop_lut5_I1_O)        0.252    16.941 r  cpu/if_stage_i_1/O
                         net (fo=33, routed)          0.406    17.347    cpu/hazard_unit/pc_src_D
    SLICE_X4Y62          LUT5 (Prop_lut5_I1_O)        0.105    17.452 r  cpu/hazard_unit/flush_E_INST_0/O
                         net (fo=2, routed)           0.327    17.779    cpu/id_ex_reg/flush_E
    SLICE_X4Y62          LUT2 (Prop_lut2_I1_O)        0.105    17.884 r  cpu/id_ex_reg/rd1_E[31]_i_1/O
                         net (fo=99, routed)          1.069    18.953    cpu/id_ex_reg/rd1_E[31]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  cpu/id_ex_reg/rd1_E_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        1.676    21.676    cpu/id_ex_reg/clk
    SLICE_X8Y43          FDRE                                         r  cpu/id_ex_reg/rd1_E_reg[22]/C
                         clock pessimism              0.013    21.689    
                         clock uncertainty           -0.109    21.580    
    SLICE_X8Y43          FDRE (Setup_fdre_C_R)       -0.423    21.157    cpu/id_ex_reg/rd1_E_reg[22]
  -------------------------------------------------------------------
                         required time                         21.157    
                         arrival time                         -18.953    
  -------------------------------------------------------------------
                         slack                                  2.204    

Slack (MET) :             2.204ns  (required time - arrival time)
  Source:                 cpu/ex_mem_reg/write_reg_M_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_ex_reg/rd1_E_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        17.241ns  (logic 5.158ns (29.917%)  route 12.083ns (70.083%))
  Logic Levels:           26  (CARRY4=9 LUT2=2 LUT3=3 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 21.676 - 20.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        1.712     1.712    cpu/ex_mem_reg/clk
    SLICE_X2Y56          FDRE                                         r  cpu/ex_mem_reg/write_reg_M_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.433     2.145 r  cpu/ex_mem_reg/write_reg_M_reg[4]/Q
                         net (fo=7, routed)           0.922     3.067    cpu/hazard_unit/write_reg_M[4]
    SLICE_X3Y56          LUT6 (Prop_lut6_I1_O)        0.105     3.172 f  cpu/hazard_unit/forward_BE[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.347     3.519    cpu/hazard_unit/forward_BE[1]_INST_0_i_1_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I5_O)        0.105     3.624 f  cpu/hazard_unit/forward_BE[1]_INST_0/O
                         net (fo=33, routed)          0.379     4.002    cpu/hazard_unit/forward_BE[1]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.105     4.107 r  cpu/hazard_unit/forward_BE[0]_INST_0/O
                         net (fo=32, routed)          1.052     5.159    cpu/ex_stage/forward_BE[0]
    SLICE_X8Y45          LUT5 (Prop_lut5_I2_O)        0.105     5.264 r  cpu/ex_stage/write_data_E[9]_INST_0/O
                         net (fo=2, routed)           0.911     6.175    cpu/ex_stage/write_data_E[9]
    SLICE_X3Y50          LUT3 (Prop_lut3_I1_O)        0.125     6.300 r  cpu/ex_stage/alu_i_55/O
                         net (fo=6, routed)           0.751     7.051    cpu/ex_stage/alu/b[9]
    SLICE_X7Y43          LUT4 (Prop_lut4_I3_O)        0.275     7.326 r  cpu/ex_stage/alu/result[0]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     7.326    cpu/ex_stage/alu/result[0]_INST_0_i_30_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.766 r  cpu/ex_stage/alu/result[0]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.766    cpu/ex_stage/alu/result[0]_INST_0_i_13_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.864 r  cpu/ex_stage/alu/result[0]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.864    cpu/ex_stage/alu/result[0]_INST_0_i_4_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.962 r  cpu/ex_stage/alu/result[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.614     8.575    cpu/ex_stage/alu/data5
    SLICE_X6Y42          LUT6 (Prop_lut6_I4_O)        0.105     8.680 r  cpu/ex_stage/alu/result[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.434     9.115    cpu/ex_stage/alu/result[0]_INST_0_i_1_n_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.105     9.220 r  cpu/ex_stage/alu/result[0]_INST_0/O
                         net (fo=2, routed)           0.530     9.750    cpu/hazard_unit/alu_out_E[0]
    SLICE_X3Y44          LUT6 (Prop_lut6_I1_O)        0.105     9.855 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_23/O
                         net (fo=1, routed)           0.000     9.855    cpu/hazard_unit/sw_to_lw_forward_INST_0_i_23_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.295 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.295    cpu/hazard_unit/sw_to_lw_forward_INST_0_i_15_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.393 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.393    cpu/hazard_unit/sw_to_lw_forward_INST_0_i_7_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    10.583 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_1/CO[2]
                         net (fo=1, routed)           0.438    11.020    cpu/hazard_unit/sw_lw_hazard1
    SLICE_X1Y44          LUT6 (Prop_lut6_I0_O)        0.261    11.281 r  cpu/hazard_unit/sw_to_lw_forward_INST_0/O
                         net (fo=34, routed)          0.725    12.006    cpu/mem_stage_inst/sw_to_lw_forward
    SLICE_X1Y36          LUT3 (Prop_lut3_I2_O)        0.108    12.114 r  cpu/mem_stage_inst/read_data_M[4]_INST_0/O
                         net (fo=2, routed)           0.695    12.808    cpu/read_data_M[4]
    SLICE_X1Y40          LUT3 (Prop_lut3_I0_O)        0.288    13.096 r  cpu/if_stage_i_155/O
                         net (fo=2, routed)           0.814    13.911    cpu/if_stage_i_155_n_0
    SLICE_X10Y41         LUT5 (Prop_lut5_I0_O)        0.267    14.178 r  cpu/if_stage_i_119/O
                         net (fo=1, routed)           0.768    14.945    cpu/if_stage_i_119_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.105    15.050 r  cpu/if_stage_i_69/O
                         net (fo=1, routed)           0.000    15.050    cpu/if_stage_i_69_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.494 r  cpu/if_stage_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.494    cpu/if_stage_i_46_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.594 r  cpu/if_stage_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.594    cpu/if_stage_i_42_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    15.785 r  cpu/if_stage_i_11/CO[2]
                         net (fo=1, routed)           0.904    16.689    cpu/branch_equal
    SLICE_X4Y61          LUT5 (Prop_lut5_I1_O)        0.252    16.941 r  cpu/if_stage_i_1/O
                         net (fo=33, routed)          0.406    17.347    cpu/hazard_unit/pc_src_D
    SLICE_X4Y62          LUT5 (Prop_lut5_I1_O)        0.105    17.452 r  cpu/hazard_unit/flush_E_INST_0/O
                         net (fo=2, routed)           0.327    17.779    cpu/id_ex_reg/flush_E
    SLICE_X4Y62          LUT2 (Prop_lut2_I1_O)        0.105    17.884 r  cpu/id_ex_reg/rd1_E[31]_i_1/O
                         net (fo=99, routed)          1.069    18.953    cpu/id_ex_reg/rd1_E[31]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  cpu/id_ex_reg/rd1_E_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        1.676    21.676    cpu/id_ex_reg/clk
    SLICE_X8Y43          FDRE                                         r  cpu/id_ex_reg/rd1_E_reg[9]/C
                         clock pessimism              0.013    21.689    
                         clock uncertainty           -0.109    21.580    
    SLICE_X8Y43          FDRE (Setup_fdre_C_R)       -0.423    21.157    cpu/id_ex_reg/rd1_E_reg[9]
  -------------------------------------------------------------------
                         required time                         21.157    
                         arrival time                         -18.953    
  -------------------------------------------------------------------
                         slack                                  2.204    

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 cpu/ex_mem_reg/write_reg_M_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_ex_reg/rd1_E_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        17.371ns  (logic 5.158ns (29.692%)  route 12.213ns (70.308%))
  Logic Levels:           26  (CARRY4=9 LUT2=2 LUT3=3 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.743ns = ( 21.743 - 20.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        1.712     1.712    cpu/ex_mem_reg/clk
    SLICE_X2Y56          FDRE                                         r  cpu/ex_mem_reg/write_reg_M_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.433     2.145 r  cpu/ex_mem_reg/write_reg_M_reg[4]/Q
                         net (fo=7, routed)           0.922     3.067    cpu/hazard_unit/write_reg_M[4]
    SLICE_X3Y56          LUT6 (Prop_lut6_I1_O)        0.105     3.172 f  cpu/hazard_unit/forward_BE[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.347     3.519    cpu/hazard_unit/forward_BE[1]_INST_0_i_1_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I5_O)        0.105     3.624 f  cpu/hazard_unit/forward_BE[1]_INST_0/O
                         net (fo=33, routed)          0.379     4.002    cpu/hazard_unit/forward_BE[1]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.105     4.107 r  cpu/hazard_unit/forward_BE[0]_INST_0/O
                         net (fo=32, routed)          1.052     5.159    cpu/ex_stage/forward_BE[0]
    SLICE_X8Y45          LUT5 (Prop_lut5_I2_O)        0.105     5.264 r  cpu/ex_stage/write_data_E[9]_INST_0/O
                         net (fo=2, routed)           0.911     6.175    cpu/ex_stage/write_data_E[9]
    SLICE_X3Y50          LUT3 (Prop_lut3_I1_O)        0.125     6.300 r  cpu/ex_stage/alu_i_55/O
                         net (fo=6, routed)           0.751     7.051    cpu/ex_stage/alu/b[9]
    SLICE_X7Y43          LUT4 (Prop_lut4_I3_O)        0.275     7.326 r  cpu/ex_stage/alu/result[0]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     7.326    cpu/ex_stage/alu/result[0]_INST_0_i_30_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.766 r  cpu/ex_stage/alu/result[0]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.766    cpu/ex_stage/alu/result[0]_INST_0_i_13_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.864 r  cpu/ex_stage/alu/result[0]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.864    cpu/ex_stage/alu/result[0]_INST_0_i_4_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.962 r  cpu/ex_stage/alu/result[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.614     8.575    cpu/ex_stage/alu/data5
    SLICE_X6Y42          LUT6 (Prop_lut6_I4_O)        0.105     8.680 r  cpu/ex_stage/alu/result[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.434     9.115    cpu/ex_stage/alu/result[0]_INST_0_i_1_n_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.105     9.220 r  cpu/ex_stage/alu/result[0]_INST_0/O
                         net (fo=2, routed)           0.530     9.750    cpu/hazard_unit/alu_out_E[0]
    SLICE_X3Y44          LUT6 (Prop_lut6_I1_O)        0.105     9.855 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_23/O
                         net (fo=1, routed)           0.000     9.855    cpu/hazard_unit/sw_to_lw_forward_INST_0_i_23_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.295 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.295    cpu/hazard_unit/sw_to_lw_forward_INST_0_i_15_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.393 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.393    cpu/hazard_unit/sw_to_lw_forward_INST_0_i_7_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    10.583 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_1/CO[2]
                         net (fo=1, routed)           0.438    11.020    cpu/hazard_unit/sw_lw_hazard1
    SLICE_X1Y44          LUT6 (Prop_lut6_I0_O)        0.261    11.281 r  cpu/hazard_unit/sw_to_lw_forward_INST_0/O
                         net (fo=34, routed)          0.725    12.006    cpu/mem_stage_inst/sw_to_lw_forward
    SLICE_X1Y36          LUT3 (Prop_lut3_I2_O)        0.108    12.114 r  cpu/mem_stage_inst/read_data_M[4]_INST_0/O
                         net (fo=2, routed)           0.695    12.808    cpu/read_data_M[4]
    SLICE_X1Y40          LUT3 (Prop_lut3_I0_O)        0.288    13.096 r  cpu/if_stage_i_155/O
                         net (fo=2, routed)           0.814    13.911    cpu/if_stage_i_155_n_0
    SLICE_X10Y41         LUT5 (Prop_lut5_I0_O)        0.267    14.178 r  cpu/if_stage_i_119/O
                         net (fo=1, routed)           0.768    14.945    cpu/if_stage_i_119_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.105    15.050 r  cpu/if_stage_i_69/O
                         net (fo=1, routed)           0.000    15.050    cpu/if_stage_i_69_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.494 r  cpu/if_stage_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.494    cpu/if_stage_i_46_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.594 r  cpu/if_stage_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.594    cpu/if_stage_i_42_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    15.785 r  cpu/if_stage_i_11/CO[2]
                         net (fo=1, routed)           0.904    16.689    cpu/branch_equal
    SLICE_X4Y61          LUT5 (Prop_lut5_I1_O)        0.252    16.941 r  cpu/if_stage_i_1/O
                         net (fo=33, routed)          0.406    17.347    cpu/hazard_unit/pc_src_D
    SLICE_X4Y62          LUT5 (Prop_lut5_I1_O)        0.105    17.452 r  cpu/hazard_unit/flush_E_INST_0/O
                         net (fo=2, routed)           0.327    17.779    cpu/id_ex_reg/flush_E
    SLICE_X4Y62          LUT2 (Prop_lut2_I1_O)        0.105    17.884 r  cpu/id_ex_reg/rd1_E[31]_i_1/O
                         net (fo=99, routed)          1.200    19.083    cpu/id_ex_reg/rd1_E[31]_i_1_n_0
    SLICE_X4Y41          FDRE                                         r  cpu/id_ex_reg/rd1_E_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        1.743    21.743    cpu/id_ex_reg/clk
    SLICE_X4Y41          FDRE                                         r  cpu/id_ex_reg/rd1_E_reg[1]/C
                         clock pessimism              0.013    21.756    
                         clock uncertainty           -0.109    21.647    
    SLICE_X4Y41          FDRE (Setup_fdre_C_R)       -0.352    21.295    cpu/id_ex_reg/rd1_E_reg[1]
  -------------------------------------------------------------------
                         required time                         21.295    
                         arrival time                         -19.083    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 cpu/ex_mem_reg/write_reg_M_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_ex_reg/rd1_E_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        17.371ns  (logic 5.158ns (29.692%)  route 12.213ns (70.308%))
  Logic Levels:           26  (CARRY4=9 LUT2=2 LUT3=3 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.743ns = ( 21.743 - 20.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        1.712     1.712    cpu/ex_mem_reg/clk
    SLICE_X2Y56          FDRE                                         r  cpu/ex_mem_reg/write_reg_M_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.433     2.145 r  cpu/ex_mem_reg/write_reg_M_reg[4]/Q
                         net (fo=7, routed)           0.922     3.067    cpu/hazard_unit/write_reg_M[4]
    SLICE_X3Y56          LUT6 (Prop_lut6_I1_O)        0.105     3.172 f  cpu/hazard_unit/forward_BE[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.347     3.519    cpu/hazard_unit/forward_BE[1]_INST_0_i_1_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I5_O)        0.105     3.624 f  cpu/hazard_unit/forward_BE[1]_INST_0/O
                         net (fo=33, routed)          0.379     4.002    cpu/hazard_unit/forward_BE[1]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.105     4.107 r  cpu/hazard_unit/forward_BE[0]_INST_0/O
                         net (fo=32, routed)          1.052     5.159    cpu/ex_stage/forward_BE[0]
    SLICE_X8Y45          LUT5 (Prop_lut5_I2_O)        0.105     5.264 r  cpu/ex_stage/write_data_E[9]_INST_0/O
                         net (fo=2, routed)           0.911     6.175    cpu/ex_stage/write_data_E[9]
    SLICE_X3Y50          LUT3 (Prop_lut3_I1_O)        0.125     6.300 r  cpu/ex_stage/alu_i_55/O
                         net (fo=6, routed)           0.751     7.051    cpu/ex_stage/alu/b[9]
    SLICE_X7Y43          LUT4 (Prop_lut4_I3_O)        0.275     7.326 r  cpu/ex_stage/alu/result[0]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     7.326    cpu/ex_stage/alu/result[0]_INST_0_i_30_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.766 r  cpu/ex_stage/alu/result[0]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.766    cpu/ex_stage/alu/result[0]_INST_0_i_13_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.864 r  cpu/ex_stage/alu/result[0]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.864    cpu/ex_stage/alu/result[0]_INST_0_i_4_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.962 r  cpu/ex_stage/alu/result[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.614     8.575    cpu/ex_stage/alu/data5
    SLICE_X6Y42          LUT6 (Prop_lut6_I4_O)        0.105     8.680 r  cpu/ex_stage/alu/result[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.434     9.115    cpu/ex_stage/alu/result[0]_INST_0_i_1_n_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.105     9.220 r  cpu/ex_stage/alu/result[0]_INST_0/O
                         net (fo=2, routed)           0.530     9.750    cpu/hazard_unit/alu_out_E[0]
    SLICE_X3Y44          LUT6 (Prop_lut6_I1_O)        0.105     9.855 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_23/O
                         net (fo=1, routed)           0.000     9.855    cpu/hazard_unit/sw_to_lw_forward_INST_0_i_23_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.295 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.295    cpu/hazard_unit/sw_to_lw_forward_INST_0_i_15_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.393 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.393    cpu/hazard_unit/sw_to_lw_forward_INST_0_i_7_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    10.583 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_1/CO[2]
                         net (fo=1, routed)           0.438    11.020    cpu/hazard_unit/sw_lw_hazard1
    SLICE_X1Y44          LUT6 (Prop_lut6_I0_O)        0.261    11.281 r  cpu/hazard_unit/sw_to_lw_forward_INST_0/O
                         net (fo=34, routed)          0.725    12.006    cpu/mem_stage_inst/sw_to_lw_forward
    SLICE_X1Y36          LUT3 (Prop_lut3_I2_O)        0.108    12.114 r  cpu/mem_stage_inst/read_data_M[4]_INST_0/O
                         net (fo=2, routed)           0.695    12.808    cpu/read_data_M[4]
    SLICE_X1Y40          LUT3 (Prop_lut3_I0_O)        0.288    13.096 r  cpu/if_stage_i_155/O
                         net (fo=2, routed)           0.814    13.911    cpu/if_stage_i_155_n_0
    SLICE_X10Y41         LUT5 (Prop_lut5_I0_O)        0.267    14.178 r  cpu/if_stage_i_119/O
                         net (fo=1, routed)           0.768    14.945    cpu/if_stage_i_119_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.105    15.050 r  cpu/if_stage_i_69/O
                         net (fo=1, routed)           0.000    15.050    cpu/if_stage_i_69_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.494 r  cpu/if_stage_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.494    cpu/if_stage_i_46_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.594 r  cpu/if_stage_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.594    cpu/if_stage_i_42_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    15.785 r  cpu/if_stage_i_11/CO[2]
                         net (fo=1, routed)           0.904    16.689    cpu/branch_equal
    SLICE_X4Y61          LUT5 (Prop_lut5_I1_O)        0.252    16.941 r  cpu/if_stage_i_1/O
                         net (fo=33, routed)          0.406    17.347    cpu/hazard_unit/pc_src_D
    SLICE_X4Y62          LUT5 (Prop_lut5_I1_O)        0.105    17.452 r  cpu/hazard_unit/flush_E_INST_0/O
                         net (fo=2, routed)           0.327    17.779    cpu/id_ex_reg/flush_E
    SLICE_X4Y62          LUT2 (Prop_lut2_I1_O)        0.105    17.884 r  cpu/id_ex_reg/rd1_E[31]_i_1/O
                         net (fo=99, routed)          1.200    19.083    cpu/id_ex_reg/rd1_E[31]_i_1_n_0
    SLICE_X4Y41          FDRE                                         r  cpu/id_ex_reg/rd1_E_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        1.743    21.743    cpu/id_ex_reg/clk
    SLICE_X4Y41          FDRE                                         r  cpu/id_ex_reg/rd1_E_reg[6]/C
                         clock pessimism              0.013    21.756    
                         clock uncertainty           -0.109    21.647    
    SLICE_X4Y41          FDRE (Setup_fdre_C_R)       -0.352    21.295    cpu/id_ex_reg/rd1_E_reg[6]
  -------------------------------------------------------------------
                         required time                         21.295    
                         arrival time                         -19.083    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 cpu/ex_mem_reg/write_reg_M_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_ex_reg/rd2_E_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        17.371ns  (logic 5.158ns (29.692%)  route 12.213ns (70.308%))
  Logic Levels:           26  (CARRY4=9 LUT2=2 LUT3=3 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.743ns = ( 21.743 - 20.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        1.712     1.712    cpu/ex_mem_reg/clk
    SLICE_X2Y56          FDRE                                         r  cpu/ex_mem_reg/write_reg_M_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.433     2.145 r  cpu/ex_mem_reg/write_reg_M_reg[4]/Q
                         net (fo=7, routed)           0.922     3.067    cpu/hazard_unit/write_reg_M[4]
    SLICE_X3Y56          LUT6 (Prop_lut6_I1_O)        0.105     3.172 f  cpu/hazard_unit/forward_BE[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.347     3.519    cpu/hazard_unit/forward_BE[1]_INST_0_i_1_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I5_O)        0.105     3.624 f  cpu/hazard_unit/forward_BE[1]_INST_0/O
                         net (fo=33, routed)          0.379     4.002    cpu/hazard_unit/forward_BE[1]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.105     4.107 r  cpu/hazard_unit/forward_BE[0]_INST_0/O
                         net (fo=32, routed)          1.052     5.159    cpu/ex_stage/forward_BE[0]
    SLICE_X8Y45          LUT5 (Prop_lut5_I2_O)        0.105     5.264 r  cpu/ex_stage/write_data_E[9]_INST_0/O
                         net (fo=2, routed)           0.911     6.175    cpu/ex_stage/write_data_E[9]
    SLICE_X3Y50          LUT3 (Prop_lut3_I1_O)        0.125     6.300 r  cpu/ex_stage/alu_i_55/O
                         net (fo=6, routed)           0.751     7.051    cpu/ex_stage/alu/b[9]
    SLICE_X7Y43          LUT4 (Prop_lut4_I3_O)        0.275     7.326 r  cpu/ex_stage/alu/result[0]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     7.326    cpu/ex_stage/alu/result[0]_INST_0_i_30_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.766 r  cpu/ex_stage/alu/result[0]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.766    cpu/ex_stage/alu/result[0]_INST_0_i_13_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.864 r  cpu/ex_stage/alu/result[0]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.864    cpu/ex_stage/alu/result[0]_INST_0_i_4_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.962 r  cpu/ex_stage/alu/result[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.614     8.575    cpu/ex_stage/alu/data5
    SLICE_X6Y42          LUT6 (Prop_lut6_I4_O)        0.105     8.680 r  cpu/ex_stage/alu/result[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.434     9.115    cpu/ex_stage/alu/result[0]_INST_0_i_1_n_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.105     9.220 r  cpu/ex_stage/alu/result[0]_INST_0/O
                         net (fo=2, routed)           0.530     9.750    cpu/hazard_unit/alu_out_E[0]
    SLICE_X3Y44          LUT6 (Prop_lut6_I1_O)        0.105     9.855 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_23/O
                         net (fo=1, routed)           0.000     9.855    cpu/hazard_unit/sw_to_lw_forward_INST_0_i_23_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.295 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.295    cpu/hazard_unit/sw_to_lw_forward_INST_0_i_15_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.393 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.393    cpu/hazard_unit/sw_to_lw_forward_INST_0_i_7_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    10.583 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_1/CO[2]
                         net (fo=1, routed)           0.438    11.020    cpu/hazard_unit/sw_lw_hazard1
    SLICE_X1Y44          LUT6 (Prop_lut6_I0_O)        0.261    11.281 r  cpu/hazard_unit/sw_to_lw_forward_INST_0/O
                         net (fo=34, routed)          0.725    12.006    cpu/mem_stage_inst/sw_to_lw_forward
    SLICE_X1Y36          LUT3 (Prop_lut3_I2_O)        0.108    12.114 r  cpu/mem_stage_inst/read_data_M[4]_INST_0/O
                         net (fo=2, routed)           0.695    12.808    cpu/read_data_M[4]
    SLICE_X1Y40          LUT3 (Prop_lut3_I0_O)        0.288    13.096 r  cpu/if_stage_i_155/O
                         net (fo=2, routed)           0.814    13.911    cpu/if_stage_i_155_n_0
    SLICE_X10Y41         LUT5 (Prop_lut5_I0_O)        0.267    14.178 r  cpu/if_stage_i_119/O
                         net (fo=1, routed)           0.768    14.945    cpu/if_stage_i_119_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.105    15.050 r  cpu/if_stage_i_69/O
                         net (fo=1, routed)           0.000    15.050    cpu/if_stage_i_69_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.494 r  cpu/if_stage_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.494    cpu/if_stage_i_46_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.594 r  cpu/if_stage_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.594    cpu/if_stage_i_42_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    15.785 r  cpu/if_stage_i_11/CO[2]
                         net (fo=1, routed)           0.904    16.689    cpu/branch_equal
    SLICE_X4Y61          LUT5 (Prop_lut5_I1_O)        0.252    16.941 r  cpu/if_stage_i_1/O
                         net (fo=33, routed)          0.406    17.347    cpu/hazard_unit/pc_src_D
    SLICE_X4Y62          LUT5 (Prop_lut5_I1_O)        0.105    17.452 r  cpu/hazard_unit/flush_E_INST_0/O
                         net (fo=2, routed)           0.327    17.779    cpu/id_ex_reg/flush_E
    SLICE_X4Y62          LUT2 (Prop_lut2_I1_O)        0.105    17.884 r  cpu/id_ex_reg/rd1_E[31]_i_1/O
                         net (fo=99, routed)          1.200    19.083    cpu/id_ex_reg/rd1_E[31]_i_1_n_0
    SLICE_X4Y41          FDRE                                         r  cpu/id_ex_reg/rd2_E_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        1.743    21.743    cpu/id_ex_reg/clk
    SLICE_X4Y41          FDRE                                         r  cpu/id_ex_reg/rd2_E_reg[1]/C
                         clock pessimism              0.013    21.756    
                         clock uncertainty           -0.109    21.647    
    SLICE_X4Y41          FDRE (Setup_fdre_C_R)       -0.352    21.295    cpu/id_ex_reg/rd2_E_reg[1]
  -------------------------------------------------------------------
                         required time                         21.295    
                         arrival time                         -19.083    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.216ns  (required time - arrival time)
  Source:                 cpu/ex_mem_reg/write_reg_M_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_ex_reg/rd1_E_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        17.368ns  (logic 5.158ns (29.699%)  route 12.210ns (70.301%))
  Logic Levels:           26  (CARRY4=9 LUT2=2 LUT3=3 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.743ns = ( 21.743 - 20.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        1.712     1.712    cpu/ex_mem_reg/clk
    SLICE_X2Y56          FDRE                                         r  cpu/ex_mem_reg/write_reg_M_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.433     2.145 r  cpu/ex_mem_reg/write_reg_M_reg[4]/Q
                         net (fo=7, routed)           0.922     3.067    cpu/hazard_unit/write_reg_M[4]
    SLICE_X3Y56          LUT6 (Prop_lut6_I1_O)        0.105     3.172 f  cpu/hazard_unit/forward_BE[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.347     3.519    cpu/hazard_unit/forward_BE[1]_INST_0_i_1_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I5_O)        0.105     3.624 f  cpu/hazard_unit/forward_BE[1]_INST_0/O
                         net (fo=33, routed)          0.379     4.002    cpu/hazard_unit/forward_BE[1]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.105     4.107 r  cpu/hazard_unit/forward_BE[0]_INST_0/O
                         net (fo=32, routed)          1.052     5.159    cpu/ex_stage/forward_BE[0]
    SLICE_X8Y45          LUT5 (Prop_lut5_I2_O)        0.105     5.264 r  cpu/ex_stage/write_data_E[9]_INST_0/O
                         net (fo=2, routed)           0.911     6.175    cpu/ex_stage/write_data_E[9]
    SLICE_X3Y50          LUT3 (Prop_lut3_I1_O)        0.125     6.300 r  cpu/ex_stage/alu_i_55/O
                         net (fo=6, routed)           0.751     7.051    cpu/ex_stage/alu/b[9]
    SLICE_X7Y43          LUT4 (Prop_lut4_I3_O)        0.275     7.326 r  cpu/ex_stage/alu/result[0]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     7.326    cpu/ex_stage/alu/result[0]_INST_0_i_30_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.766 r  cpu/ex_stage/alu/result[0]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.766    cpu/ex_stage/alu/result[0]_INST_0_i_13_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.864 r  cpu/ex_stage/alu/result[0]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.864    cpu/ex_stage/alu/result[0]_INST_0_i_4_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.962 r  cpu/ex_stage/alu/result[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.614     8.575    cpu/ex_stage/alu/data5
    SLICE_X6Y42          LUT6 (Prop_lut6_I4_O)        0.105     8.680 r  cpu/ex_stage/alu/result[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.434     9.115    cpu/ex_stage/alu/result[0]_INST_0_i_1_n_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.105     9.220 r  cpu/ex_stage/alu/result[0]_INST_0/O
                         net (fo=2, routed)           0.530     9.750    cpu/hazard_unit/alu_out_E[0]
    SLICE_X3Y44          LUT6 (Prop_lut6_I1_O)        0.105     9.855 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_23/O
                         net (fo=1, routed)           0.000     9.855    cpu/hazard_unit/sw_to_lw_forward_INST_0_i_23_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.295 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.295    cpu/hazard_unit/sw_to_lw_forward_INST_0_i_15_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.393 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.393    cpu/hazard_unit/sw_to_lw_forward_INST_0_i_7_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    10.583 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_1/CO[2]
                         net (fo=1, routed)           0.438    11.020    cpu/hazard_unit/sw_lw_hazard1
    SLICE_X1Y44          LUT6 (Prop_lut6_I0_O)        0.261    11.281 r  cpu/hazard_unit/sw_to_lw_forward_INST_0/O
                         net (fo=34, routed)          0.725    12.006    cpu/mem_stage_inst/sw_to_lw_forward
    SLICE_X1Y36          LUT3 (Prop_lut3_I2_O)        0.108    12.114 r  cpu/mem_stage_inst/read_data_M[4]_INST_0/O
                         net (fo=2, routed)           0.695    12.808    cpu/read_data_M[4]
    SLICE_X1Y40          LUT3 (Prop_lut3_I0_O)        0.288    13.096 r  cpu/if_stage_i_155/O
                         net (fo=2, routed)           0.814    13.911    cpu/if_stage_i_155_n_0
    SLICE_X10Y41         LUT5 (Prop_lut5_I0_O)        0.267    14.178 r  cpu/if_stage_i_119/O
                         net (fo=1, routed)           0.768    14.945    cpu/if_stage_i_119_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.105    15.050 r  cpu/if_stage_i_69/O
                         net (fo=1, routed)           0.000    15.050    cpu/if_stage_i_69_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.494 r  cpu/if_stage_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.494    cpu/if_stage_i_46_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.594 r  cpu/if_stage_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.594    cpu/if_stage_i_42_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    15.785 r  cpu/if_stage_i_11/CO[2]
                         net (fo=1, routed)           0.904    16.689    cpu/branch_equal
    SLICE_X4Y61          LUT5 (Prop_lut5_I1_O)        0.252    16.941 r  cpu/if_stage_i_1/O
                         net (fo=33, routed)          0.406    17.347    cpu/hazard_unit/pc_src_D
    SLICE_X4Y62          LUT5 (Prop_lut5_I1_O)        0.105    17.452 r  cpu/hazard_unit/flush_E_INST_0/O
                         net (fo=2, routed)           0.327    17.779    cpu/id_ex_reg/flush_E
    SLICE_X4Y62          LUT2 (Prop_lut2_I1_O)        0.105    17.884 r  cpu/id_ex_reg/rd1_E[31]_i_1/O
                         net (fo=99, routed)          1.196    19.080    cpu/id_ex_reg/rd1_E[31]_i_1_n_0
    SLICE_X5Y41          FDRE                                         r  cpu/id_ex_reg/rd1_E_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        1.743    21.743    cpu/id_ex_reg/clk
    SLICE_X5Y41          FDRE                                         r  cpu/id_ex_reg/rd1_E_reg[18]/C
                         clock pessimism              0.013    21.756    
                         clock uncertainty           -0.109    21.647    
    SLICE_X5Y41          FDRE (Setup_fdre_C_R)       -0.352    21.295    cpu/id_ex_reg/rd1_E_reg[18]
  -------------------------------------------------------------------
                         required time                         21.295    
                         arrival time                         -19.080    
  -------------------------------------------------------------------
                         slack                                  2.216    

Slack (MET) :             2.216ns  (required time - arrival time)
  Source:                 cpu/ex_mem_reg/write_reg_M_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_ex_reg/rd1_E_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        17.368ns  (logic 5.158ns (29.699%)  route 12.210ns (70.301%))
  Logic Levels:           26  (CARRY4=9 LUT2=2 LUT3=3 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.743ns = ( 21.743 - 20.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        1.712     1.712    cpu/ex_mem_reg/clk
    SLICE_X2Y56          FDRE                                         r  cpu/ex_mem_reg/write_reg_M_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.433     2.145 r  cpu/ex_mem_reg/write_reg_M_reg[4]/Q
                         net (fo=7, routed)           0.922     3.067    cpu/hazard_unit/write_reg_M[4]
    SLICE_X3Y56          LUT6 (Prop_lut6_I1_O)        0.105     3.172 f  cpu/hazard_unit/forward_BE[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.347     3.519    cpu/hazard_unit/forward_BE[1]_INST_0_i_1_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I5_O)        0.105     3.624 f  cpu/hazard_unit/forward_BE[1]_INST_0/O
                         net (fo=33, routed)          0.379     4.002    cpu/hazard_unit/forward_BE[1]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.105     4.107 r  cpu/hazard_unit/forward_BE[0]_INST_0/O
                         net (fo=32, routed)          1.052     5.159    cpu/ex_stage/forward_BE[0]
    SLICE_X8Y45          LUT5 (Prop_lut5_I2_O)        0.105     5.264 r  cpu/ex_stage/write_data_E[9]_INST_0/O
                         net (fo=2, routed)           0.911     6.175    cpu/ex_stage/write_data_E[9]
    SLICE_X3Y50          LUT3 (Prop_lut3_I1_O)        0.125     6.300 r  cpu/ex_stage/alu_i_55/O
                         net (fo=6, routed)           0.751     7.051    cpu/ex_stage/alu/b[9]
    SLICE_X7Y43          LUT4 (Prop_lut4_I3_O)        0.275     7.326 r  cpu/ex_stage/alu/result[0]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     7.326    cpu/ex_stage/alu/result[0]_INST_0_i_30_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.766 r  cpu/ex_stage/alu/result[0]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.766    cpu/ex_stage/alu/result[0]_INST_0_i_13_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.864 r  cpu/ex_stage/alu/result[0]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.864    cpu/ex_stage/alu/result[0]_INST_0_i_4_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.962 r  cpu/ex_stage/alu/result[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.614     8.575    cpu/ex_stage/alu/data5
    SLICE_X6Y42          LUT6 (Prop_lut6_I4_O)        0.105     8.680 r  cpu/ex_stage/alu/result[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.434     9.115    cpu/ex_stage/alu/result[0]_INST_0_i_1_n_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.105     9.220 r  cpu/ex_stage/alu/result[0]_INST_0/O
                         net (fo=2, routed)           0.530     9.750    cpu/hazard_unit/alu_out_E[0]
    SLICE_X3Y44          LUT6 (Prop_lut6_I1_O)        0.105     9.855 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_23/O
                         net (fo=1, routed)           0.000     9.855    cpu/hazard_unit/sw_to_lw_forward_INST_0_i_23_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.295 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.295    cpu/hazard_unit/sw_to_lw_forward_INST_0_i_15_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.393 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.393    cpu/hazard_unit/sw_to_lw_forward_INST_0_i_7_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    10.583 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_1/CO[2]
                         net (fo=1, routed)           0.438    11.020    cpu/hazard_unit/sw_lw_hazard1
    SLICE_X1Y44          LUT6 (Prop_lut6_I0_O)        0.261    11.281 r  cpu/hazard_unit/sw_to_lw_forward_INST_0/O
                         net (fo=34, routed)          0.725    12.006    cpu/mem_stage_inst/sw_to_lw_forward
    SLICE_X1Y36          LUT3 (Prop_lut3_I2_O)        0.108    12.114 r  cpu/mem_stage_inst/read_data_M[4]_INST_0/O
                         net (fo=2, routed)           0.695    12.808    cpu/read_data_M[4]
    SLICE_X1Y40          LUT3 (Prop_lut3_I0_O)        0.288    13.096 r  cpu/if_stage_i_155/O
                         net (fo=2, routed)           0.814    13.911    cpu/if_stage_i_155_n_0
    SLICE_X10Y41         LUT5 (Prop_lut5_I0_O)        0.267    14.178 r  cpu/if_stage_i_119/O
                         net (fo=1, routed)           0.768    14.945    cpu/if_stage_i_119_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.105    15.050 r  cpu/if_stage_i_69/O
                         net (fo=1, routed)           0.000    15.050    cpu/if_stage_i_69_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.494 r  cpu/if_stage_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.494    cpu/if_stage_i_46_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.594 r  cpu/if_stage_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.594    cpu/if_stage_i_42_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    15.785 r  cpu/if_stage_i_11/CO[2]
                         net (fo=1, routed)           0.904    16.689    cpu/branch_equal
    SLICE_X4Y61          LUT5 (Prop_lut5_I1_O)        0.252    16.941 r  cpu/if_stage_i_1/O
                         net (fo=33, routed)          0.406    17.347    cpu/hazard_unit/pc_src_D
    SLICE_X4Y62          LUT5 (Prop_lut5_I1_O)        0.105    17.452 r  cpu/hazard_unit/flush_E_INST_0/O
                         net (fo=2, routed)           0.327    17.779    cpu/id_ex_reg/flush_E
    SLICE_X4Y62          LUT2 (Prop_lut2_I1_O)        0.105    17.884 r  cpu/id_ex_reg/rd1_E[31]_i_1/O
                         net (fo=99, routed)          1.196    19.080    cpu/id_ex_reg/rd1_E[31]_i_1_n_0
    SLICE_X5Y41          FDRE                                         r  cpu/id_ex_reg/rd1_E_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        1.743    21.743    cpu/id_ex_reg/clk
    SLICE_X5Y41          FDRE                                         r  cpu/id_ex_reg/rd1_E_reg[2]/C
                         clock pessimism              0.013    21.756    
                         clock uncertainty           -0.109    21.647    
    SLICE_X5Y41          FDRE (Setup_fdre_C_R)       -0.352    21.295    cpu/id_ex_reg/rd1_E_reg[2]
  -------------------------------------------------------------------
                         required time                         21.295    
                         arrival time                         -19.080    
  -------------------------------------------------------------------
                         slack                                  2.216    

Slack (MET) :             2.216ns  (required time - arrival time)
  Source:                 cpu/ex_mem_reg/write_reg_M_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_ex_reg/rd1_E_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        17.368ns  (logic 5.158ns (29.699%)  route 12.210ns (70.301%))
  Logic Levels:           26  (CARRY4=9 LUT2=2 LUT3=3 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.743ns = ( 21.743 - 20.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        1.712     1.712    cpu/ex_mem_reg/clk
    SLICE_X2Y56          FDRE                                         r  cpu/ex_mem_reg/write_reg_M_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.433     2.145 r  cpu/ex_mem_reg/write_reg_M_reg[4]/Q
                         net (fo=7, routed)           0.922     3.067    cpu/hazard_unit/write_reg_M[4]
    SLICE_X3Y56          LUT6 (Prop_lut6_I1_O)        0.105     3.172 f  cpu/hazard_unit/forward_BE[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.347     3.519    cpu/hazard_unit/forward_BE[1]_INST_0_i_1_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I5_O)        0.105     3.624 f  cpu/hazard_unit/forward_BE[1]_INST_0/O
                         net (fo=33, routed)          0.379     4.002    cpu/hazard_unit/forward_BE[1]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.105     4.107 r  cpu/hazard_unit/forward_BE[0]_INST_0/O
                         net (fo=32, routed)          1.052     5.159    cpu/ex_stage/forward_BE[0]
    SLICE_X8Y45          LUT5 (Prop_lut5_I2_O)        0.105     5.264 r  cpu/ex_stage/write_data_E[9]_INST_0/O
                         net (fo=2, routed)           0.911     6.175    cpu/ex_stage/write_data_E[9]
    SLICE_X3Y50          LUT3 (Prop_lut3_I1_O)        0.125     6.300 r  cpu/ex_stage/alu_i_55/O
                         net (fo=6, routed)           0.751     7.051    cpu/ex_stage/alu/b[9]
    SLICE_X7Y43          LUT4 (Prop_lut4_I3_O)        0.275     7.326 r  cpu/ex_stage/alu/result[0]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     7.326    cpu/ex_stage/alu/result[0]_INST_0_i_30_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.766 r  cpu/ex_stage/alu/result[0]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.766    cpu/ex_stage/alu/result[0]_INST_0_i_13_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.864 r  cpu/ex_stage/alu/result[0]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.864    cpu/ex_stage/alu/result[0]_INST_0_i_4_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.962 r  cpu/ex_stage/alu/result[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.614     8.575    cpu/ex_stage/alu/data5
    SLICE_X6Y42          LUT6 (Prop_lut6_I4_O)        0.105     8.680 r  cpu/ex_stage/alu/result[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.434     9.115    cpu/ex_stage/alu/result[0]_INST_0_i_1_n_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.105     9.220 r  cpu/ex_stage/alu/result[0]_INST_0/O
                         net (fo=2, routed)           0.530     9.750    cpu/hazard_unit/alu_out_E[0]
    SLICE_X3Y44          LUT6 (Prop_lut6_I1_O)        0.105     9.855 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_23/O
                         net (fo=1, routed)           0.000     9.855    cpu/hazard_unit/sw_to_lw_forward_INST_0_i_23_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.295 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.295    cpu/hazard_unit/sw_to_lw_forward_INST_0_i_15_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.393 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.393    cpu/hazard_unit/sw_to_lw_forward_INST_0_i_7_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    10.583 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_1/CO[2]
                         net (fo=1, routed)           0.438    11.020    cpu/hazard_unit/sw_lw_hazard1
    SLICE_X1Y44          LUT6 (Prop_lut6_I0_O)        0.261    11.281 r  cpu/hazard_unit/sw_to_lw_forward_INST_0/O
                         net (fo=34, routed)          0.725    12.006    cpu/mem_stage_inst/sw_to_lw_forward
    SLICE_X1Y36          LUT3 (Prop_lut3_I2_O)        0.108    12.114 r  cpu/mem_stage_inst/read_data_M[4]_INST_0/O
                         net (fo=2, routed)           0.695    12.808    cpu/read_data_M[4]
    SLICE_X1Y40          LUT3 (Prop_lut3_I0_O)        0.288    13.096 r  cpu/if_stage_i_155/O
                         net (fo=2, routed)           0.814    13.911    cpu/if_stage_i_155_n_0
    SLICE_X10Y41         LUT5 (Prop_lut5_I0_O)        0.267    14.178 r  cpu/if_stage_i_119/O
                         net (fo=1, routed)           0.768    14.945    cpu/if_stage_i_119_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.105    15.050 r  cpu/if_stage_i_69/O
                         net (fo=1, routed)           0.000    15.050    cpu/if_stage_i_69_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.494 r  cpu/if_stage_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.494    cpu/if_stage_i_46_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.594 r  cpu/if_stage_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.594    cpu/if_stage_i_42_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    15.785 r  cpu/if_stage_i_11/CO[2]
                         net (fo=1, routed)           0.904    16.689    cpu/branch_equal
    SLICE_X4Y61          LUT5 (Prop_lut5_I1_O)        0.252    16.941 r  cpu/if_stage_i_1/O
                         net (fo=33, routed)          0.406    17.347    cpu/hazard_unit/pc_src_D
    SLICE_X4Y62          LUT5 (Prop_lut5_I1_O)        0.105    17.452 r  cpu/hazard_unit/flush_E_INST_0/O
                         net (fo=2, routed)           0.327    17.779    cpu/id_ex_reg/flush_E
    SLICE_X4Y62          LUT2 (Prop_lut2_I1_O)        0.105    17.884 r  cpu/id_ex_reg/rd1_E[31]_i_1/O
                         net (fo=99, routed)          1.196    19.080    cpu/id_ex_reg/rd1_E[31]_i_1_n_0
    SLICE_X5Y41          FDRE                                         r  cpu/id_ex_reg/rd1_E_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        1.743    21.743    cpu/id_ex_reg/clk
    SLICE_X5Y41          FDRE                                         r  cpu/id_ex_reg/rd1_E_reg[4]/C
                         clock pessimism              0.013    21.756    
                         clock uncertainty           -0.109    21.647    
    SLICE_X5Y41          FDRE (Setup_fdre_C_R)       -0.352    21.295    cpu/id_ex_reg/rd1_E_reg[4]
  -------------------------------------------------------------------
                         required time                         21.295    
                         arrival time                         -19.080    
  -------------------------------------------------------------------
                         slack                                  2.216    

Slack (MET) :             2.216ns  (required time - arrival time)
  Source:                 cpu/ex_mem_reg/write_reg_M_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_ex_reg/rd2_E_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        17.368ns  (logic 5.158ns (29.699%)  route 12.210ns (70.301%))
  Logic Levels:           26  (CARRY4=9 LUT2=2 LUT3=3 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.743ns = ( 21.743 - 20.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        1.712     1.712    cpu/ex_mem_reg/clk
    SLICE_X2Y56          FDRE                                         r  cpu/ex_mem_reg/write_reg_M_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.433     2.145 r  cpu/ex_mem_reg/write_reg_M_reg[4]/Q
                         net (fo=7, routed)           0.922     3.067    cpu/hazard_unit/write_reg_M[4]
    SLICE_X3Y56          LUT6 (Prop_lut6_I1_O)        0.105     3.172 f  cpu/hazard_unit/forward_BE[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.347     3.519    cpu/hazard_unit/forward_BE[1]_INST_0_i_1_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I5_O)        0.105     3.624 f  cpu/hazard_unit/forward_BE[1]_INST_0/O
                         net (fo=33, routed)          0.379     4.002    cpu/hazard_unit/forward_BE[1]
    SLICE_X3Y57          LUT2 (Prop_lut2_I1_O)        0.105     4.107 r  cpu/hazard_unit/forward_BE[0]_INST_0/O
                         net (fo=32, routed)          1.052     5.159    cpu/ex_stage/forward_BE[0]
    SLICE_X8Y45          LUT5 (Prop_lut5_I2_O)        0.105     5.264 r  cpu/ex_stage/write_data_E[9]_INST_0/O
                         net (fo=2, routed)           0.911     6.175    cpu/ex_stage/write_data_E[9]
    SLICE_X3Y50          LUT3 (Prop_lut3_I1_O)        0.125     6.300 r  cpu/ex_stage/alu_i_55/O
                         net (fo=6, routed)           0.751     7.051    cpu/ex_stage/alu/b[9]
    SLICE_X7Y43          LUT4 (Prop_lut4_I3_O)        0.275     7.326 r  cpu/ex_stage/alu/result[0]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     7.326    cpu/ex_stage/alu/result[0]_INST_0_i_30_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.766 r  cpu/ex_stage/alu/result[0]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.766    cpu/ex_stage/alu/result[0]_INST_0_i_13_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.864 r  cpu/ex_stage/alu/result[0]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.864    cpu/ex_stage/alu/result[0]_INST_0_i_4_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.962 r  cpu/ex_stage/alu/result[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.614     8.575    cpu/ex_stage/alu/data5
    SLICE_X6Y42          LUT6 (Prop_lut6_I4_O)        0.105     8.680 r  cpu/ex_stage/alu/result[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.434     9.115    cpu/ex_stage/alu/result[0]_INST_0_i_1_n_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.105     9.220 r  cpu/ex_stage/alu/result[0]_INST_0/O
                         net (fo=2, routed)           0.530     9.750    cpu/hazard_unit/alu_out_E[0]
    SLICE_X3Y44          LUT6 (Prop_lut6_I1_O)        0.105     9.855 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_23/O
                         net (fo=1, routed)           0.000     9.855    cpu/hazard_unit/sw_to_lw_forward_INST_0_i_23_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.295 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.295    cpu/hazard_unit/sw_to_lw_forward_INST_0_i_15_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.393 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.393    cpu/hazard_unit/sw_to_lw_forward_INST_0_i_7_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    10.583 r  cpu/hazard_unit/sw_to_lw_forward_INST_0_i_1/CO[2]
                         net (fo=1, routed)           0.438    11.020    cpu/hazard_unit/sw_lw_hazard1
    SLICE_X1Y44          LUT6 (Prop_lut6_I0_O)        0.261    11.281 r  cpu/hazard_unit/sw_to_lw_forward_INST_0/O
                         net (fo=34, routed)          0.725    12.006    cpu/mem_stage_inst/sw_to_lw_forward
    SLICE_X1Y36          LUT3 (Prop_lut3_I2_O)        0.108    12.114 r  cpu/mem_stage_inst/read_data_M[4]_INST_0/O
                         net (fo=2, routed)           0.695    12.808    cpu/read_data_M[4]
    SLICE_X1Y40          LUT3 (Prop_lut3_I0_O)        0.288    13.096 r  cpu/if_stage_i_155/O
                         net (fo=2, routed)           0.814    13.911    cpu/if_stage_i_155_n_0
    SLICE_X10Y41         LUT5 (Prop_lut5_I0_O)        0.267    14.178 r  cpu/if_stage_i_119/O
                         net (fo=1, routed)           0.768    14.945    cpu/if_stage_i_119_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.105    15.050 r  cpu/if_stage_i_69/O
                         net (fo=1, routed)           0.000    15.050    cpu/if_stage_i_69_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.494 r  cpu/if_stage_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.494    cpu/if_stage_i_46_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.594 r  cpu/if_stage_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.594    cpu/if_stage_i_42_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    15.785 r  cpu/if_stage_i_11/CO[2]
                         net (fo=1, routed)           0.904    16.689    cpu/branch_equal
    SLICE_X4Y61          LUT5 (Prop_lut5_I1_O)        0.252    16.941 r  cpu/if_stage_i_1/O
                         net (fo=33, routed)          0.406    17.347    cpu/hazard_unit/pc_src_D
    SLICE_X4Y62          LUT5 (Prop_lut5_I1_O)        0.105    17.452 r  cpu/hazard_unit/flush_E_INST_0/O
                         net (fo=2, routed)           0.327    17.779    cpu/id_ex_reg/flush_E
    SLICE_X4Y62          LUT2 (Prop_lut2_I1_O)        0.105    17.884 r  cpu/id_ex_reg/rd1_E[31]_i_1/O
                         net (fo=99, routed)          1.196    19.080    cpu/id_ex_reg/rd1_E[31]_i_1_n_0
    SLICE_X5Y41          FDRE                                         r  cpu/id_ex_reg/rd2_E_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        1.743    21.743    cpu/id_ex_reg/clk
    SLICE_X5Y41          FDRE                                         r  cpu/id_ex_reg/rd2_E_reg[19]/C
                         clock pessimism              0.013    21.756    
                         clock uncertainty           -0.109    21.647    
    SLICE_X5Y41          FDRE (Setup_fdre_C_R)       -0.352    21.295    cpu/id_ex_reg/rd2_E_reg[19]
  -------------------------------------------------------------------
                         required time                         21.295    
                         arrival time                         -19.080    
  -------------------------------------------------------------------
                         slack                                  2.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 cpu/ex_mem_reg/alu_out_M_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/mem_wb_reg/alu_out_W_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.672%)  route 0.239ns (59.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        0.796     0.796    cpu/ex_mem_reg/clk
    SLICE_X2Y47          FDRE                                         r  cpu/ex_mem_reg/alu_out_M_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164     0.960 r  cpu/ex_mem_reg/alu_out_M_reg[25]/Q
                         net (fo=8, routed)           0.239     1.199    cpu/mem_wb_reg/alu_out_M[25]
    SLICE_X7Y50          FDRE                                         r  cpu/mem_wb_reg/alu_out_W_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        0.999     0.999    cpu/mem_wb_reg/clk
    SLICE_X7Y50          FDRE                                         r  cpu/mem_wb_reg/alu_out_W_reg[25]/C
                         clock pessimism             -0.008     0.990    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.070     1.060    cpu/mem_wb_reg/alu_out_W_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 cpu/ex_mem_reg/alu_out_M_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/mem_wb_reg/alu_out_W_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.876%)  route 0.275ns (66.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        0.796     0.796    cpu/ex_mem_reg/clk
    SLICE_X3Y47          FDRE                                         r  cpu/ex_mem_reg/alu_out_M_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141     0.937 r  cpu/ex_mem_reg/alu_out_M_reg[31]/Q
                         net (fo=7, routed)           0.275     1.212    cpu/mem_wb_reg/alu_out_M[31]
    SLICE_X1Y50          FDRE                                         r  cpu/mem_wb_reg/alu_out_W_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        1.001     1.001    cpu/mem_wb_reg/clk
    SLICE_X1Y50          FDRE                                         r  cpu/mem_wb_reg/alu_out_W_reg[31]/C
                         clock pessimism             -0.008     0.992    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.070     1.062    cpu/mem_wb_reg/alu_out_W_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 cpu/ex_mem_reg/alu_out_M_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/mem_wb_reg/alu_out_W_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.843%)  route 0.248ns (60.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        0.795     0.795    cpu/ex_mem_reg/clk
    SLICE_X2Y45          FDRE                                         r  cpu/ex_mem_reg/alu_out_M_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164     0.959 r  cpu/ex_mem_reg/alu_out_M_reg[14]/Q
                         net (fo=8, routed)           0.248     1.206    cpu/mem_wb_reg/alu_out_M[14]
    SLICE_X2Y51          FDRE                                         r  cpu/mem_wb_reg/alu_out_W_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        1.001     1.001    cpu/mem_wb_reg/clk
    SLICE_X2Y51          FDRE                                         r  cpu/mem_wb_reg/alu_out_W_reg[14]/C
                         clock pessimism             -0.008     0.992    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.063     1.055    cpu/mem_wb_reg/alu_out_W_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 cpu/ex_mem_reg/alu_out_M_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/mem_wb_reg/alu_out_W_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.026%)  route 0.286ns (66.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.793ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        0.793     0.793    cpu/ex_mem_reg/clk
    SLICE_X4Y44          FDRE                                         r  cpu/ex_mem_reg/alu_out_M_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.141     0.934 r  cpu/ex_mem_reg/alu_out_M_reg[13]/Q
                         net (fo=8, routed)           0.286     1.220    cpu/mem_wb_reg/alu_out_M[13]
    SLICE_X0Y51          FDRE                                         r  cpu/mem_wb_reg/alu_out_W_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        1.001     1.001    cpu/mem_wb_reg/clk
    SLICE_X0Y51          FDRE                                         r  cpu/mem_wb_reg/alu_out_W_reg[13]/C
                         clock pessimism             -0.008     0.992    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.070     1.062    cpu/mem_wb_reg/alu_out_W_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 cpu/ex_mem_reg/write_data_M_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.255%)  route 0.119ns (45.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.794ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        0.794     0.794    cpu/ex_mem_reg/clk
    SLICE_X1Y41          FDRE                                         r  cpu/ex_mem_reg/write_data_M_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     0.935 r  cpu/ex_mem_reg/write_data_M_reg[1]/Q
                         net (fo=2, routed)           0.119     1.054    data_sram_wdata[1]
    SLICE_X1Y40          FDRE                                         r  ext_ram_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        1.075     1.075    clk_10M
    SLICE_X1Y40          FDRE                                         r  ext_ram_data_reg_reg[1]/C
                         clock pessimism             -0.265     0.810    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.070     0.880    ext_ram_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 cpu/if_stage/pc_F_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/if_id_reg/pc_plus4_D_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.072%)  route 0.135ns (48.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        0.719     0.719    cpu/if_stage/clk
    SLICE_X3Y63          FDRE                                         r  cpu/if_stage/pc_F_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141     0.860 r  cpu/if_stage/pc_F_reg[0]/Q
                         net (fo=9, routed)           0.135     0.995    cpu/if_id_reg/pc_plus4_F[0]
    SLICE_X4Y63          FDRE                                         r  cpu/if_id_reg/pc_plus4_D_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        0.993     0.993    cpu/if_id_reg/clk
    SLICE_X4Y63          FDRE                                         r  cpu/if_id_reg/pc_plus4_D_reg[0]/C
                         clock pessimism             -0.237     0.755    
    SLICE_X4Y63          FDRE (Hold_fdre_C_D)         0.066     0.821    cpu/if_id_reg/pc_plus4_D_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 cpu/ex_mem_reg/alu_out_M_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_addr_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.569%)  route 0.284ns (63.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        0.795     0.795    cpu/ex_mem_reg/clk
    SLICE_X2Y45          FDRE                                         r  cpu/ex_mem_reg/alu_out_M_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164     0.959 r  cpu/ex_mem_reg/alu_out_M_reg[16]/Q
                         net (fo=8, routed)           0.284     1.243    data_sram_addr[16]
    SLICE_X0Y52          FDRE                                         r  ext_ram_addr_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        1.001     1.001    clk_10M
    SLICE_X0Y52          FDRE                                         r  ext_ram_addr_reg_reg[14]/C
                         clock pessimism             -0.008     0.992    
    SLICE_X0Y52          FDRE (Hold_fdre_C_D)         0.070     1.062    ext_ram_addr_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cpu/ex_mem_reg/write_data_M_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.568%)  route 0.111ns (40.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        0.723     0.723    cpu/ex_mem_reg/clk
    SLICE_X2Y54          FDRE                                         r  cpu/ex_mem_reg/write_data_M_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164     0.887 r  cpu/ex_mem_reg/write_data_M_reg[14]/Q
                         net (fo=2, routed)           0.111     0.999    data_sram_wdata[14]
    SLICE_X1Y55          FDRE                                         r  ext_ram_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        1.000     1.000    clk_10M
    SLICE_X1Y55          FDRE                                         r  ext_ram_data_reg_reg[14]/C
                         clock pessimism             -0.260     0.739    
    SLICE_X1Y55          FDRE (Hold_fdre_C_D)         0.070     0.809    ext_ram_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 cpu/ex_mem_reg/reg_write_M_reg/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/mem_wb_reg/reg_write_W_reg/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.202%)  route 0.139ns (45.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        0.722     0.722    cpu/ex_mem_reg/clk
    SLICE_X2Y57          FDRE                                         r  cpu/ex_mem_reg/reg_write_M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.164     0.886 r  cpu/ex_mem_reg/reg_write_M_reg/Q
                         net (fo=3, routed)           0.139     1.025    cpu/mem_wb_reg/reg_write_M
    SLICE_X4Y56          FDRE                                         r  cpu/mem_wb_reg/reg_write_W_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        0.998     0.998    cpu/mem_wb_reg/clk
    SLICE_X4Y56          FDRE                                         r  cpu/mem_wb_reg/reg_write_W_reg/C
                         clock pessimism             -0.237     0.760    
    SLICE_X4Y56          FDRE (Hold_fdre_C_D)         0.070     0.830    cpu/mem_wb_reg/reg_write_W_reg
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 cpu/if_stage/pc_F_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/if_id_reg/pc_plus4_D_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.249ns (79.685%)  route 0.063ns (20.315%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        0.716     0.716    cpu/if_stage/clk
    SLICE_X0Y68          FDRE                                         r  cpu/if_stage/pc_F_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     0.857 r  cpu/if_stage/pc_F_reg[28]/Q
                         net (fo=2, routed)           0.063     0.921    cpu/if_stage/pc_F[28]
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.029 r  cpu/if_stage/pc_plus4_F[25]_INST_0/O[3]
                         net (fo=2, routed)           0.000     1.029    cpu/if_id_reg/pc_plus4_F[28]
    SLICE_X1Y68          FDRE                                         r  cpu/if_id_reg/pc_plus4_D_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        0.991     0.991    cpu/if_id_reg/clk
    SLICE_X1Y68          FDRE                                         r  cpu/if_id_reg/pc_plus4_D_reg[28]/C
                         clock pessimism             -0.261     0.729    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.102     0.831    cpu/if_id_reg/pc_plus4_D_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpuclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_gen/clk_out1 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X17Y46  cpu/id_stage/regfile/registers_reg[15][23]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X12Y50  cpu/id_stage/regfile/registers_reg[15][24]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X22Y53  cpu/id_stage/regfile/registers_reg[15][25]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X17Y46  cpu/id_stage/regfile/registers_reg[15][26]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X8Y53   cpu/id_stage/regfile/registers_reg[15][27]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X12Y50  cpu/id_stage/regfile/registers_reg[15][28]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X17Y46  cpu/id_stage/regfile/registers_reg[15][29]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y36   cpu/id_stage/regfile/registers_reg[15][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X24Y50  cpu/id_stage/regfile/registers_reg[15][30]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X8Y53   cpu/id_stage/regfile/registers_reg[15][31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y50  cpu/id_stage/regfile/registers_reg[15][24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y53   cpu/id_stage/regfile/registers_reg[15][27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y50  cpu/id_stage/regfile/registers_reg[15][28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y36   cpu/id_stage/regfile/registers_reg[15][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y53   cpu/id_stage/regfile/registers_reg[15][31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X24Y42  cpu/id_stage/regfile/registers_reg[15][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y36   cpu/id_stage/regfile/registers_reg[15][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y50   cpu/id_stage/regfile/registers_reg[16][11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y52   cpu/id_stage/regfile/registers_reg[16][12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X19Y54  cpu/id_stage/regfile/registers_reg[20][28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X22Y53  cpu/id_stage/regfile/registers_reg[15][25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X11Y36  cpu/id_stage/regfile/registers_reg[16][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y50   cpu/id_stage/regfile/registers_reg[16][11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y52   cpu/id_stage/regfile/registers_reg[16][12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y35  cpu/id_stage/regfile/registers_reg[20][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X24Y45  cpu/id_stage/regfile/registers_reg[27][21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X23Y39  cpu/id_stage/regfile/registers_reg[3][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X24Y44  cpu/id_stage/regfile/registers_reg[3][21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y50   cpu/mem_wb_reg/alu_out_W_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y50   cpu/mem_wb_reg/alu_out_W_reg[30]/C



---------------------------------------------------------------------------------------------------
From Clock:  clock_gen/inst/clk_in1
  To Clock:  clock_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_gen/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_example
  To Clock:  clk_out1_pll_example

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_example
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         50.000      48.408     BUFGCTRL_X0Y0    clock_gen/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_example
  To Clock:  clkfbout_pll_example

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_example
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2    clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpuclk
  To Clock:  cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       18.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.406ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.737ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_reg/PRE
                            (recovery check against rising-edge clock cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.433ns (51.712%)  route 0.404ns (48.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 21.670 - 20.000 ) 
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        1.791     1.791    clk_10M
    SLICE_X14Y33         FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDPE (Prop_fdpe_C_Q)         0.433     2.224 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.404     2.629    reset_of_clk10M
    SLICE_X13Y33         FDPE                                         f  rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        1.670    21.670    clk_10M
    SLICE_X13Y33         FDPE                                         r  rst_reg/C
                         clock pessimism              0.096    21.766    
                         clock uncertainty           -0.109    21.657    
    SLICE_X13Y33         FDPE (Recov_fdpe_C_PRE)     -0.292    21.365    rst_reg
  -------------------------------------------------------------------
                         required time                         21.365    
                         arrival time                          -2.629    
  -------------------------------------------------------------------
                         slack                                 18.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_reg/PRE
                            (removal check against rising-edge clock cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.411%)  route 0.161ns (49.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.761ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        0.761     0.761    clk_10M
    SLICE_X14Y33         FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDPE (Prop_fdpe_C_Q)         0.164     0.925 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.161     1.086    reset_of_clk10M
    SLICE_X13Y33         FDPE                                         f  rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1387, routed)        1.038     1.038    clk_10M
    SLICE_X13Y33         FDPE                                         r  rst_reg/C
                         clock pessimism             -0.263     0.775    
    SLICE_X13Y33         FDPE (Remov_fdpe_C_PRE)     -0.095     0.680    rst_reg
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.406    





