<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p95" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_95{left:632px;bottom:933px;letter-spacing:0.1px;word-spacing:-1.65px;}
#t2_95{left:95px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t3_95{left:215px;bottom:51px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4_95{left:712px;bottom:51px;letter-spacing:0.1px;}
#t5_95{left:160px;bottom:878px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t6_95{left:160px;bottom:850px;letter-spacing:-0.11px;word-spacing:0.04px;}
#t7_95{left:354px;bottom:852px;letter-spacing:-0.01px;}
#t8_95{left:455px;bottom:852px;letter-spacing:-0.06px;}
#t9_95{left:506px;bottom:850px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#ta_95{left:160px;bottom:834px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tb_95{left:160px;bottom:817px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tc_95{left:160px;bottom:800px;letter-spacing:-0.1px;}
#td_95{left:203px;bottom:801px;letter-spacing:-0.01px;}
#te_95{left:311px;bottom:801px;letter-spacing:-0.06px;}
#tf_95{left:360px;bottom:800px;letter-spacing:-0.13px;word-spacing:-0.86px;}
#tg_95{left:160px;bottom:783px;letter-spacing:-0.18px;word-spacing:0.12px;}
#th_95{left:160px;bottom:756px;letter-spacing:-0.12px;word-spacing:0.04px;}
#ti_95{left:160px;bottom:739px;letter-spacing:-0.12px;word-spacing:-0.75px;}
#tj_95{left:160px;bottom:722px;letter-spacing:-0.11px;}
#tk_95{left:160px;bottom:705px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tl_95{left:160px;bottom:688px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tm_95{left:160px;bottom:672px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tn_95{left:558px;bottom:672px;letter-spacing:-0.16px;word-spacing:0.01px;}
#to_95{left:705px;bottom:672px;letter-spacing:-0.17px;}
#tp_95{left:160px;bottom:655px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tq_95{left:160px;bottom:627px;letter-spacing:-0.12px;}
#tr_95{left:160px;bottom:610px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ts_95{left:367px;bottom:610px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tt_95{left:160px;bottom:583px;letter-spacing:-0.07px;word-spacing:0.05px;}
#tu_95{left:185px;bottom:584px;letter-spacing:-0.01px;}
#tv_95{left:286px;bottom:584px;letter-spacing:-0.06px;}
#tw_95{left:336px;bottom:583px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tx_95{left:160px;bottom:566px;letter-spacing:-0.11px;word-spacing:-0.19px;}
#ty_95{left:160px;bottom:549px;letter-spacing:-0.11px;}
#tz_95{left:160px;bottom:520px;}
#t10_95{left:197px;bottom:520px;letter-spacing:-0.11px;word-spacing:-0.14px;}
#t11_95{left:197px;bottom:504px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t12_95{left:351px;bottom:505px;letter-spacing:-0.22px;}
#t13_95{left:372px;bottom:504px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t14_95{left:160px;bottom:475px;}
#t15_95{left:197px;bottom:475px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t16_95{left:197px;bottom:458px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t17_95{left:435px;bottom:459px;letter-spacing:-0.01px;}
#t18_95{left:537px;bottom:459px;letter-spacing:-0.06px;}
#t19_95{left:587px;bottom:458px;letter-spacing:-0.11px;}
#t1a_95{left:160px;bottom:429px;}
#t1b_95{left:197px;bottom:429px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#t1c_95{left:197px;bottom:412px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1d_95{left:197px;bottom:395px;letter-spacing:-0.13px;}
#t1e_95{left:160px;bottom:352px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t1f_95{left:160px;bottom:325px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1g_95{left:160px;bottom:296px;}
#t1h_95{left:197px;bottom:296px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1i_95{left:197px;bottom:279px;letter-spacing:-0.13px;}
#t1j_95{left:160px;bottom:250px;}
#t1k_95{left:197px;bottom:250px;letter-spacing:-0.11px;}
#t1l_95{left:197px;bottom:233px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1m_95{left:160px;bottom:204px;}
#t1n_95{left:197px;bottom:204px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#t1o_95{left:433px;bottom:205px;}
#t1p_95{left:526px;bottom:204px;letter-spacing:-0.1px;word-spacing:-0.5px;}
#t1q_95{left:197px;bottom:187px;letter-spacing:-0.11px;word-spacing:0.02px;}

.s1_95{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_95{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_95{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_95{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_95{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s6_95{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s7_95{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.t.v0_95{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts95" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg95Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg95" style="-webkit-user-select: none;"><object width="825" height="990" data="95/95.svg" type="image/svg+xml" id="pdf95" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_95" class="t s1_95">Programmers’ Model </span>
<span id="t2_95" class="t s2_95">ARM DDI 0100I </span><span id="t3_95" class="t s1_95">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_95" class="t s2_95">A2-57 </span>
<span id="t5_95" class="t s3_95">Jazelle state exit </span>
<span id="t6_95" class="t s4_95">The processor exits Jazelle state in </span><span id="t7_95" class="t s5_95">IMPLEMENTATION </span><span id="t8_95" class="t s5_95">DEFINED </span><span id="t9_95" class="t s4_95">circumstances. This is typically due to </span>
<span id="ta_95" class="t s4_95">attempted execution of an opcode that the implementation cannot handle in hardware, or that generates a </span>
<span id="tb_95" class="t s4_95">Jazelle exception (such as a Null-Pointer exception). When this occurs, various processor registers will </span>
<span id="tc_95" class="t s4_95">contain </span><span id="td_95" class="t s5_95">SUBARCHITECTURE </span><span id="te_95" class="t s5_95">DEFINED </span><span id="tf_95" class="t s4_95">values, allowing the EJVM to resume software execution of the opcode </span>
<span id="tg_95" class="t s4_95">program correctly. </span>
<span id="th_95" class="t s4_95">The processor also exits Jazelle state when a processor exception occurs. The CPSR is copied to the </span>
<span id="ti_95" class="t s4_95">exception mode’s banked SPSR as normal, so the banked SPSR contains J == 1 and T == 0, and Jazelle state </span>
<span id="tj_95" class="t s4_95">is restored on return from the exception when the SPSR is copied back into the CPSR. Coupled with the </span>
<span id="tk_95" class="t s4_95">restriction that only process registers can be modified by Jazelle state execution, this ensures that all </span>
<span id="tl_95" class="t s4_95">registers are correctly preserved and restored by processor exception handlers. Configuration and control </span>
<span id="tm_95" class="t s4_95">registers may be modified in the exception handler itself as described in </span><span id="tn_95" class="t s6_95">Configuration and control </span><span id="to_95" class="t s4_95">on </span>
<span id="tp_95" class="t s4_95">page A2-62. </span>
<span id="tq_95" class="t s4_95">Considerations specific to execution of opcodes apply to processor exceptions. For details of these, see </span>
<span id="tr_95" class="t s6_95">Jazelle Extension exception handling </span><span id="ts_95" class="t s4_95">on page A2-58. </span>
<span id="tt_95" class="t s4_95">It is </span><span id="tu_95" class="t s5_95">IMPLEMENTATION </span><span id="tv_95" class="t s5_95">DEFINED </span><span id="tw_95" class="t s4_95">whether Jazelle Extension hardware contains state that is modified during </span>
<span id="tx_95" class="t s4_95">Jazelle state execution, and is held outside the process registers during Jazelle state execution. If such state </span>
<span id="ty_95" class="t s4_95">exists, the implementation shall: </span>
<span id="tz_95" class="t s4_95">• </span><span id="t10_95" class="t s4_95">Initialize the state from one or more of the process registers whenever Jazelle state is entered, either </span>
<span id="t11_95" class="t s4_95">as a result of execution of a </span><span id="t12_95" class="t v0_95 s7_95">BXJ </span><span id="t13_95" class="t s4_95">instruction or of returning from a processor exception. </span>
<span id="t14_95" class="t s4_95">• </span><span id="t15_95" class="t s4_95">Write the state into one or more of the process registers whenever Jazelle state is exited, either as a </span>
<span id="t16_95" class="t s4_95">result of taking a processor exception or of </span><span id="t17_95" class="t s5_95">IMPLEMENTATION </span><span id="t18_95" class="t s5_95">DEFINED </span><span id="t19_95" class="t s4_95">circumstances. </span>
<span id="t1a_95" class="t s4_95">• </span><span id="t1b_95" class="t s4_95">Ensure that the ways in which it is written into process registers on taking a processor exception, and </span>
<span id="t1c_95" class="t s4_95">initialized from process registers on returning from that exception, result in it being correctly </span>
<span id="t1d_95" class="t s4_95">preserved and restored over the exception. </span>
<span id="t1e_95" class="t s3_95">Additional Jazelle state restrictions </span>
<span id="t1f_95" class="t s4_95">The Jazelle Extension hardware shall obey the following restrictions: </span>
<span id="t1g_95" class="t s4_95">• </span><span id="t1h_95" class="t s4_95">It must not change processor mode other than by taking one of the standard ARM processor </span>
<span id="t1i_95" class="t s4_95">exceptions. </span>
<span id="t1j_95" class="t s4_95">• </span><span id="t1k_95" class="t s4_95">It must not access banked versions of registers other than the ones belonging to the processor mode </span>
<span id="t1l_95" class="t s4_95">in which it is entered. </span>
<span id="t1m_95" class="t s4_95">• </span><span id="t1n_95" class="t s4_95">It must not do anything that is illegal for an </span><span id="t1o_95" class="t s5_95">UNPREDICTABLE </span><span id="t1p_95" class="t s4_95">instruction. That is, it must not generate </span>
<span id="t1q_95" class="t s4_95">a security loophole, nor halt or hang the processor or any other part of the system. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
