// sim_soc_verilator.v — Verilator-compatible sim_soc with memory init
// Same as sim_soc.v but with initial block for memory loading
`timescale 1ns/1ps

module sim_soc (
    input  wire        clk,
    input  wire        rst_n
);

    wire cpu_rst = ~rst_n;

    wire [31:0] irom_addr;
    wire [31:0] irom_data_0;
    wire [31:0] irom_data_1;
    wire [31:0] perip_addr;
    wire        perip_wen;
    wire [1:0]  perip_mask;
    wire [31:0] perip_wdata;
    wire [31:0] perip_rdata;

    cpu_core u_cpu (
        .cpu_clk    (clk),
        .cpu_rst    (cpu_rst),
        .irom_addr  (irom_addr),
        .irom_data_0(irom_data_0),
        .irom_data_1(irom_data_1),
        .perip_addr (perip_addr),
        .perip_wen  (perip_wen),
        .perip_mask (perip_mask),
        .perip_wdata(perip_wdata),
        .perip_rdata(perip_rdata)
    );

    // IROM: 4096 words, 2-wide fetch
    reg [31:0] imem [0:4095];
    assign irom_data_0 = imem[irom_addr[13:2]];
    assign irom_data_1 = imem[irom_addr[13:2] + 12'd1];

    // DRAM: 65536 words
    localparam [31:0] DRAM_BASE = 32'h8010_0000;
    localparam [31:0] DRAM_END  = 32'h8014_0000;

    reg [31:0] dmem [0:65535];

    wire        dram_sel       = (perip_addr >= DRAM_BASE) && (perip_addr < DRAM_END);
    wire [15:0] dram_word_addr = perip_addr[17:2];
    wire [1:0]  dram_offset    = perip_addr[1:0];
    wire [31:0] dram_cur       = dmem[dram_word_addr];

    reg [31:0] dram_rdata;
    always @(*) begin
        dram_rdata = 32'b0;
        if (dram_sel) begin
            case (perip_mask)
                2'b00: begin
                    case (dram_offset)
                        2'b00: dram_rdata = {24'b0, dram_cur[ 7: 0]};
                        2'b01: dram_rdata = {24'b0, dram_cur[15: 8]};
                        2'b10: dram_rdata = {24'b0, dram_cur[23:16]};
                        2'b11: dram_rdata = {24'b0, dram_cur[31:24]};
                    endcase
                end
                2'b01: begin
                    case (dram_offset[1])
                        1'b0: dram_rdata = {16'b0, dram_cur[15: 0]};
                        1'b1: dram_rdata = {16'b0, dram_cur[31:16]};
                    endcase
                end
                default: dram_rdata = dram_cur;
            endcase
        end
    end

    assign perip_rdata = dram_rdata;

    reg [31:0] dram_wdata;
    always @(*) begin
        dram_wdata = perip_wdata;
        case (perip_mask)
            2'b00: begin
                case (dram_offset)
                    2'b00: dram_wdata = {dram_cur[31: 8], perip_wdata[7:0]};
                    2'b01: dram_wdata = {dram_cur[31:16], perip_wdata[7:0], dram_cur[ 7:0]};
                    2'b10: dram_wdata = {dram_cur[31:24], perip_wdata[7:0], dram_cur[15:0]};
                    2'b11: dram_wdata = {perip_wdata[7:0], dram_cur[23:0]};
                endcase
            end
            2'b01: begin
                case (dram_offset[1])
                    1'b0: dram_wdata = {dram_cur[31:16], perip_wdata[15:0]};
                    1'b1: dram_wdata = {perip_wdata[15:0], dram_cur[15:0]};
                endcase
            end
            default: dram_wdata = perip_wdata;
        endcase
    end

    always @(posedge clk) begin
        if (perip_wen && dram_sel)
            dmem[dram_word_addr] <= dram_wdata;
    end

    // Memory init — Verilator will execute this
    integer ii;
    initial begin
        for (ii = 0; ii < 4096; ii = ii + 1)
            imem[ii] = 32'h0000_0013;
        for (ii = 0; ii < 65536; ii = ii + 1)
            dmem[ii] = 32'h0;
        $readmemh("src0_irom.hex", imem);
        $readmemh("src0_dram.hex", dmem);
    end

endmodule
