vendor_name = ModelSim
source_file = 1, D:/ECE385/Lab1/full_adder.sv
source_file = 1, D:/ECE385/Lab1/Delay.bdf
source_file = 1, D:/ECE385/Lab1/Lab1test.bdf
source_file = 1, D:/ECE385/Lab1/Waveform.vwf
source_file = 1, D:/ECE385/Lab1/Waveform1.vwf
source_file = 1, D:/ECE385/Lab1/Prelab_delay.bdf
source_file = 1, d:/quatusprime/quartus/libraries/others/maxplus2/7400.bdf
design_name = Lab1test
instance = comp, \Z~output , Z~output, Lab1test, 1
instance = comp, \B~input , B~input, Lab1test, 1
instance = comp, \A~input , A~input, Lab1test, 1
instance = comp, \C~input , C~input, Lab1test, 1
instance = comp, \BUS2[7]~input , BUS2[7]~input, Lab1test, 1
instance = comp, \BUS1[7]~input , BUS1[7]~input, Lab1test, 1
instance = comp, \BUS1[6]~input , BUS1[6]~input, Lab1test, 1
instance = comp, \BUS2[6]~input , BUS2[6]~input, Lab1test, 1
instance = comp, \BUS1[5]~input , BUS1[5]~input, Lab1test, 1
instance = comp, \BUS2[5]~input , BUS2[5]~input, Lab1test, 1
instance = comp, \BUS1[4]~input , BUS1[4]~input, Lab1test, 1
instance = comp, \BUS2[4]~input , BUS2[4]~input, Lab1test, 1
instance = comp, \BUS2[3]~input , BUS2[3]~input, Lab1test, 1
instance = comp, \BUS1[3]~input , BUS1[3]~input, Lab1test, 1
instance = comp, \BUS1[2]~input , BUS1[2]~input, Lab1test, 1
instance = comp, \BUS2[2]~input , BUS2[2]~input, Lab1test, 1
instance = comp, \BUS1[1]~input , BUS1[1]~input, Lab1test, 1
instance = comp, \BUS2[1]~input , BUS2[1]~input, Lab1test, 1
instance = comp, \BUS2[0]~input , BUS2[0]~input, Lab1test, 1
instance = comp, \BUS1[0]~input , BUS1[0]~input, Lab1test, 1
instance = comp, \inst4|inst3|cout~0 , inst4|inst3|cout~0, Lab1test, 1
instance = comp, \inst4|inst3|cout~1 , inst4|inst3|cout~1, Lab1test, 1
instance = comp, \inst4|inst5|cout~0 , inst4|inst5|cout~0, Lab1test, 1
instance = comp, \inst4|inst5|cout~1 , inst4|inst5|cout~1, Lab1test, 1
instance = comp, \inst4|inst7|cout~0 , inst4|inst7|cout~0, Lab1test, 1
instance = comp, \inst4|inst7|cout~1 , inst4|inst7|cout~1, Lab1test, 1
instance = comp, \inst4|inst9|cout~0 , inst4|inst9|cout~0, Lab1test, 1
instance = comp, \inst4|inst9|cout~1 , inst4|inst9|cout~1, Lab1test, 1
instance = comp, \inst8|4~0 , inst8|4~0, Lab1test, 1
instance = comp, \BUS1[15]~input , BUS1[15]~input, Lab1test, 1
instance = comp, \BUS1[14]~input , BUS1[14]~input, Lab1test, 1
instance = comp, \BUS1[13]~input , BUS1[13]~input, Lab1test, 1
instance = comp, \BUS1[12]~input , BUS1[12]~input, Lab1test, 1
instance = comp, \BUS1[11]~input , BUS1[11]~input, Lab1test, 1
instance = comp, \BUS1[10]~input , BUS1[10]~input, Lab1test, 1
instance = comp, \BUS1[9]~input , BUS1[9]~input, Lab1test, 1
instance = comp, \BUS1[8]~input , BUS1[8]~input, Lab1test, 1
instance = comp, \BUS2[15]~input , BUS2[15]~input, Lab1test, 1
instance = comp, \BUS2[14]~input , BUS2[14]~input, Lab1test, 1
instance = comp, \BUS2[13]~input , BUS2[13]~input, Lab1test, 1
instance = comp, \BUS2[12]~input , BUS2[12]~input, Lab1test, 1
instance = comp, \BUS2[11]~input , BUS2[11]~input, Lab1test, 1
instance = comp, \BUS2[10]~input , BUS2[10]~input, Lab1test, 1
instance = comp, \BUS2[9]~input , BUS2[9]~input, Lab1test, 1
instance = comp, \BUS2[8]~input , BUS2[8]~input, Lab1test, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
