Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\OEM\Documents\part-4-project\Systolic Array (dynamic)\UART_Rx.qsys" --synthesis=VHDL --output-directory="C:\Users\OEM\Documents\part-4-project\Systolic Array (dynamic)\UART_Rx\synthesis" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Systolic Array (dynamic)/UART_Rx.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding rs232_0 [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module rs232_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: UART_Rx: Generating UART_Rx "UART_Rx" for QUARTUS_SYNTH
Info: rs232_0: Starting Generation of RS232 UART
Info: rs232_0: "UART_Rx" instantiated altera_up_avalon_rs232 "rs232_0"
Info: rst_controller: "UART_Rx" instantiated altera_reset_controller "rst_controller"
Info: UART_Rx: Done "UART_Rx" with 3 modules, 9 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
