$date
	Sun Oct 23 02:02:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#995433
b100 !
1"
#995434
b100 &
b100 %
1$
#995435
0"
#995438
b10 &
b10 %
#995442
b1 &
b1 %
1#
#995446
b0 &
0#
b0 %
0$
#1948169
b11100 !
1"
#1948170
b11100 &
b11100 %
1$
#1948171
0"
#1948174
b1110 &
b1110 %
#1948178
b111 &
b111 %
#1948182
b10110 &
b10110 %
#1948186
b1011 &
b1011 %
#1948190
b100010 &
b100010 %
#1948194
b10001 &
b10001 %
#1948198
b110100 &
b110100 %
#1948202
b11010 &
b11010 %
#1948206
b1101 &
b1101 %
#1948210
b101000 &
b101000 %
#1948214
b10100 &
b10100 %
#1948218
b1010 &
b1010 %
#1948222
b101 &
b101 %
#1948226
b10000 &
b10000 %
#1948230
b1000 &
b1000 %
#1948234
b100 &
b100 %
#1948238
b10 &
b10 %
#1948242
b1 &
b1 %
1#
#1948246
b0 &
0#
b0 %
0$
#2943477
b10001 !
1"
#2943478
b10001 &
b10001 %
1$
#2943479
0"
#2943482
b110100 &
b110100 %
#2943486
b11010 &
b11010 %
#2943490
b1101 &
b1101 %
#2943494
b101000 &
b101000 %
#2943498
b10100 &
b10100 %
#2943502
b1010 &
b1010 %
#2943506
b101 &
b101 %
#2943510
b10000 &
b10000 %
#2943514
b1000 &
b1000 %
#2943518
b100 &
b100 %
#2943522
b10 &
b10 %
#2943526
b1 &
1#
b1 %
#2943530
b0 &
b0 %
0#
0$
#4500012
