<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2690' ll='2693' type='bool llvm::TargetLoweringBase::isFMAFasterThanFMulAndFAdd(const llvm::MachineFunction &amp; MF, llvm::EVT ) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2682'>/// Return true if an FMA operation is faster than a pair of fmul and fadd
  /// instructions. fmuladd intrinsics will be expanded to FMAs when this method
  /// returns true, otherwise fmuladd is expanded to fmul + fadd.
  ///
  /// NOTE: This may be called before legalization on types for which FMAs are
  /// not legal, but should return true if those types will eventually legalize
  /// to types that support FMAs. After legalization, it will only be called on
  /// types that support FMAs (via Legal or Custom actions)</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='2003' u='c' c='_ZN4llvm12IRTranslator23translateKnownIntrinsicERKNS_8CallInstEjRNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='12529' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner22visitFADDForFMACombineEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='12738' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner22visitFSUBForFMACombineEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='13049' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner34visitFMULForFMADistributiveCombineEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='6186' u='c' c='_ZN4llvm19SelectionDAGBuilder18visitIntrinsicCallERKNS_8CallInstEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='7081' u='c' c='_ZN4llvm19SelectionDAGBuilder27visitConstrainedFPIntrinsicERKNS_22ConstrainedFPIntrinsicE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11542' c='_ZNK4llvm21AArch64TargetLowering26isFMAFasterThanFMulAndFAddERKNS_15MachineFunctionENS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4287' c='_ZNK4llvm16SITargetLowering26isFMAFasterThanFMulAndFAddERKNS_15MachineFunctionENS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='16875' c='_ZNK4llvm17ARMTargetLowering26isFMAFasterThanFMulAndFAddERKNS_15MachineFunctionENS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2057' c='_ZNK4llvm21HexagonTargetLowering26isFMAFasterThanFMulAndFAddERKNS_15MachineFunctionENS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.h' l='541' c='_ZNK4llvm19NVPTXTargetLowering26isFMAFasterThanFMulAndFAddERKNS_15MachineFunctionENS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='15609' c='_ZNK4llvm17PPCTargetLowering26isFMAFasterThanFMulAndFAddERKNS_15MachineFunctionENS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='4468' c='_ZNK4llvm19RISCVTargetLowering26isFMAFasterThanFMulAndFAddERKNS_15MachineFunctionENS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='689' c='_ZNK4llvm21SystemZTargetLowering26isFMAFasterThanFMulAndFAddERKNS_15MachineFunctionENS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='31580' c='_ZNK4llvm17X86TargetLowering26isFMAFasterThanFMulAndFAddERKNS_15MachineFunctionENS_3EVTE'/>
