// Seed: 175728992
module module_0;
  wire  id_1;
  uwire id_2;
  module_2(
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  tri0 id_3;
  initial begin
    if (id_3) disable id_4#(id_1);
    else begin
      disable id_5;
    end
    fork
      begin
        if ((id_2)) assert (id_3);
      end
      $display;
    join
  end
endmodule
module module_1 (
    input  tri0 id_0,
    output tri  id_1,
    input  wor  id_2,
    output wand id_3
);
  wire id_5;
  module_0();
endmodule
module module_2 #(
    parameter id_19 = 32'd92,
    parameter id_20 = 32'd29
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  defparam id_19.id_20 = 1;
endmodule
