<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\PC\Documents\GOWINFPGA\PF\impl\gwsynthesis\PF.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\PC\Documents\GOWINFPGA\PF\src\PF.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Dec 16 15:19:24 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>13602</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>7969</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>100.000</td>
<td>10.000
<td>0.000</td>
<td>50.000</td>
<td></td>
<td>DEFAULT_CLK</td>
<td>your_instance_name/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>10.000(MHz)</td>
<td>28.894(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>65.391</td>
<td>u_AF/op_count_0_s3/Q</td>
<td>u_AF/hn1[14]_9_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>34.209</td>
</tr>
<tr>
<td>2</td>
<td>65.744</td>
<td>u_AF/op_count_0_s3/Q</td>
<td>u_AF/hn1[8]_14_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>33.856</td>
</tr>
<tr>
<td>3</td>
<td>65.875</td>
<td>u_AF/op_count_0_s3/Q</td>
<td>u_AF/hn1[15]_9_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>33.725</td>
</tr>
<tr>
<td>4</td>
<td>65.875</td>
<td>u_AF/op_count_0_s3/Q</td>
<td>u_AF/hn1[16]_9_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>33.725</td>
</tr>
<tr>
<td>5</td>
<td>65.880</td>
<td>u_AF/op_count_0_s3/Q</td>
<td>u_AF/hn1[0]_9_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>33.720</td>
</tr>
<tr>
<td>6</td>
<td>65.880</td>
<td>u_AF/op_count_0_s3/Q</td>
<td>u_AF/hn1[2]_9_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>33.720</td>
</tr>
<tr>
<td>7</td>
<td>65.927</td>
<td>u_AF/op_count_0_s3/Q</td>
<td>u_AF/hn1[25]_11_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>33.673</td>
</tr>
<tr>
<td>8</td>
<td>65.927</td>
<td>u_AF/op_count_0_s3/Q</td>
<td>u_AF/hn1[26]_11_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>33.673</td>
</tr>
<tr>
<td>9</td>
<td>66.369</td>
<td>u_AF/op_count_0_s3/Q</td>
<td>u_AF/hn1[21]_9_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>33.231</td>
</tr>
<tr>
<td>10</td>
<td>66.369</td>
<td>u_AF/op_count_0_s3/Q</td>
<td>u_AF/hn1[23]_9_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>33.231</td>
</tr>
<tr>
<td>11</td>
<td>66.374</td>
<td>u_AF/op_count_0_s3/Q</td>
<td>u_AF/hn1[10]_9_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>33.226</td>
</tr>
<tr>
<td>12</td>
<td>66.383</td>
<td>u_AF/op_count_0_s3/Q</td>
<td>u_AF/hn1[4]_14_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>33.217</td>
</tr>
<tr>
<td>13</td>
<td>66.387</td>
<td>u_AF/op_count_0_s3/Q</td>
<td>u_AF/hn1[16]_14_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>33.213</td>
</tr>
<tr>
<td>14</td>
<td>66.416</td>
<td>u_AF/op_count_0_s3/Q</td>
<td>u_AF/hn1[10]_11_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>33.184</td>
</tr>
<tr>
<td>15</td>
<td>66.416</td>
<td>u_AF/op_count_0_s3/Q</td>
<td>u_AF/hn1[11]_11_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>33.184</td>
</tr>
<tr>
<td>16</td>
<td>66.425</td>
<td>u_AF/op_count_0_s3/Q</td>
<td>u_AF/hn1[0]_11_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>33.175</td>
</tr>
<tr>
<td>17</td>
<td>66.425</td>
<td>u_AF/op_count_0_s3/Q</td>
<td>u_AF/hn1[15]_11_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>33.175</td>
</tr>
<tr>
<td>18</td>
<td>66.567</td>
<td>u_AF/op_count_0_s3/Q</td>
<td>u_AF/hn1[17]_5_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>33.033</td>
</tr>
<tr>
<td>19</td>
<td>66.567</td>
<td>u_AF/op_count_0_s3/Q</td>
<td>u_AF/hn1[19]_5_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>33.033</td>
</tr>
<tr>
<td>20</td>
<td>66.571</td>
<td>u_AF/op_count_0_s3/Q</td>
<td>u_AF/hn1[1]_5_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>33.029</td>
</tr>
<tr>
<td>21</td>
<td>66.571</td>
<td>u_AF/op_count_0_s3/Q</td>
<td>u_AF/hn1[8]_5_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>33.029</td>
</tr>
<tr>
<td>22</td>
<td>66.576</td>
<td>u_AF/op_count_0_s3/Q</td>
<td>u_AF/hn1[28]_5_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>33.024</td>
</tr>
<tr>
<td>23</td>
<td>66.584</td>
<td>u_AF/op_count_0_s3/Q</td>
<td>u_AF/hn1[5]_5_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>33.016</td>
</tr>
<tr>
<td>24</td>
<td>66.584</td>
<td>u_AF/op_count_0_s3/Q</td>
<td>u_AF/hn1[6]_5_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>33.016</td>
</tr>
<tr>
<td>25</td>
<td>66.714</td>
<td>u_AF/op_count_0_s3/Q</td>
<td>u_AF/hn1[5]_9_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>100.000</td>
<td>0.000</td>
<td>32.886</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.709</td>
<td>u_MAF/op_count_0_s1/Q</td>
<td>u_MAF/op_count_0_s1/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>2</td>
<td>0.709</td>
<td>u_LSCLK2/clock_counter_5_s0/Q</td>
<td>u_LSCLK2/clock_counter_5_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>3</td>
<td>0.709</td>
<td>u_LSCLK/clock_counter_7_s0/Q</td>
<td>u_LSCLK/clock_counter_7_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>u_LSCLK/clock_counter_8_s0/Q</td>
<td>u_LSCLK/clock_counter_8_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.710</td>
<td>u_portadora/counter_2_s0/Q</td>
<td>u_portadora/counter_2_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>6</td>
<td>0.710</td>
<td>u_AF/op_count_2_s1/Q</td>
<td>u_AF/op_count_2_s1/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>7</td>
<td>0.710</td>
<td>u_MAF/op_count_1_s1/Q</td>
<td>u_MAF/op_count_1_s1/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>8</td>
<td>0.710</td>
<td>u_LSCLK/clock_counter_0_s0/Q</td>
<td>u_LSCLK/clock_counter_0_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>9</td>
<td>0.711</td>
<td>u_signal_demux/r_demux_s2/Q</td>
<td>u_signal_demux/r_demux_s2/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>10</td>
<td>0.711</td>
<td>u_LSCLK2/clock_counter_3_s0/Q</td>
<td>u_LSCLK2/clock_counter_3_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>11</td>
<td>0.712</td>
<td>u_MAF/op_count_3_s1/Q</td>
<td>u_MAF/op_count_3_s1/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>12</td>
<td>0.712</td>
<td>u_LSCLK/clock_counter_1_s0/Q</td>
<td>u_LSCLK/clock_counter_1_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>13</td>
<td>0.892</td>
<td>u_LSCLK/clock_counter_3_s0/Q</td>
<td>u_LSCLK/clock_counter_3_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>14</td>
<td>0.893</td>
<td>u_LSCLK2/clock_counter_7_s0/Q</td>
<td>u_LSCLK2/clock_counter_7_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>15</td>
<td>0.895</td>
<td>u_portadora/counter_3_s0/Q</td>
<td>u_portadora/counter_3_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.895</td>
</tr>
<tr>
<td>16</td>
<td>0.896</td>
<td>u_AF/op_count_1_s1/Q</td>
<td>u_AF/op_count_1_s1/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.896</td>
</tr>
<tr>
<td>17</td>
<td>0.900</td>
<td>u_MAF/op_count_6_s1/Q</td>
<td>u_MAF/op_count_6_s1/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.900</td>
</tr>
<tr>
<td>18</td>
<td>0.937</td>
<td>u_DT/r_pwm[1]_0_s0/Q</td>
<td>u_DT/r_pwm[2]_0_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>19</td>
<td>0.937</td>
<td>u_DT/r_pwm[1]_1_s0/Q</td>
<td>u_DT/r_pwm[2]_1_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>20</td>
<td>0.937</td>
<td>u_DT/r_pwm[5]_1_s0/Q</td>
<td>u_DT/r_pwm[6]_1_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>21</td>
<td>0.937</td>
<td>u_DT/r_pwm[7]_0_s0/Q</td>
<td>u_DT/r_pwm[8]_0_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>22</td>
<td>0.937</td>
<td>u_DT/r_pwm[7]_1_s0/Q</td>
<td>u_DT/r_pwm[8]_1_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>23</td>
<td>0.937</td>
<td>u_AF/r_i_xn[16]_3_s0/Q</td>
<td>u_AF/r_i_xn[17]_3_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>24</td>
<td>0.937</td>
<td>u_AF/r_i_xn[27]_3_s0/Q</td>
<td>u_AF/r_i_xn[28]_3_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>25</td>
<td>0.937</td>
<td>u_AF/r_i_xn[27]_4_s0/Q</td>
<td>u_AF/r_i_xn[28]_4_s0/D</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>48.672</td>
<td>49.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_LSCLK/clock_counter_9_s0</td>
</tr>
<tr>
<td>2</td>
<td>48.672</td>
<td>49.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_LSCLK/clock_counter_7_s0</td>
</tr>
<tr>
<td>3</td>
<td>48.672</td>
<td>49.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_LSCLK/clock_counter_3_s0</td>
</tr>
<tr>
<td>4</td>
<td>48.672</td>
<td>49.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_LSCLK2/clock_counter_6_s0</td>
</tr>
<tr>
<td>5</td>
<td>48.672</td>
<td>49.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_signal_demux/r_i_xn_5_s0</td>
</tr>
<tr>
<td>6</td>
<td>48.672</td>
<td>49.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_MAF/acum2_12_s0</td>
</tr>
<tr>
<td>7</td>
<td>48.672</td>
<td>49.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_MAF/r_xn[93]_4_s0</td>
</tr>
<tr>
<td>8</td>
<td>48.672</td>
<td>49.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_MAF/r_xn[77]_4_s0</td>
</tr>
<tr>
<td>9</td>
<td>48.672</td>
<td>49.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_MAF/r_xn[45]_4_s0</td>
</tr>
<tr>
<td>10</td>
<td>48.672</td>
<td>49.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_MAF/r_yn[40]_4_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_AF/op_count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_AF/hn1[14]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td>u_AF/op_count_0_s3/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>521</td>
<td>R4C17[0][B]</td>
<td style=" font-weight:bold;">u_AF/op_count_0_s3/Q</td>
</tr>
<tr>
<td>8.403</td>
<td>7.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_AF/n3790_s5/I0</td>
</tr>
<tr>
<td>9.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>224</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n3790_s5/F</td>
</tr>
<tr>
<td>13.564</td>
<td>4.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>u_AF/n3820_s62/I0</td>
</tr>
<tr>
<td>14.366</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s62/F</td>
</tr>
<tr>
<td>14.785</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s77/I0</td>
</tr>
<tr>
<td>15.607</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s77/F</td>
</tr>
<tr>
<td>15.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s65/I0</td>
</tr>
<tr>
<td>15.756</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s65/O</td>
</tr>
<tr>
<td>18.517</td>
<td>2.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>u_AF/n3820_s68/I1</td>
</tr>
<tr>
<td>19.339</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s68/F</td>
</tr>
<tr>
<td>19.345</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>u_AF/n3820_s67/I0</td>
</tr>
<tr>
<td>20.444</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s67/F</td>
</tr>
<tr>
<td>22.547</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>u_AF/n3834_s1/B[13]</td>
</tr>
<tr>
<td>23.052</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3834_s1/DOUT[16]</td>
</tr>
<tr>
<td>23.542</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td>u_AF/LFhn0_16_s0/I1</td>
</tr>
<tr>
<td>24.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td style=" background: #97FFFF;">u_AF/LFhn0_16_s0/F</td>
</tr>
<tr>
<td>26.596</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>u_AF/n1149_s/I0</td>
</tr>
<tr>
<td>27.641</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1149_s/COUT</td>
</tr>
<tr>
<td>27.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>u_AF/n1148_s/CIN</td>
</tr>
<tr>
<td>27.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1148_s/COUT</td>
</tr>
<tr>
<td>27.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>u_AF/n1147_s/CIN</td>
</tr>
<tr>
<td>27.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1147_s/COUT</td>
</tr>
<tr>
<td>27.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>u_AF/n1146_s/CIN</td>
</tr>
<tr>
<td>27.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1146_s/COUT</td>
</tr>
<tr>
<td>27.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>u_AF/n1145_s/CIN</td>
</tr>
<tr>
<td>27.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1145_s/COUT</td>
</tr>
<tr>
<td>27.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td>u_AF/n1144_s/CIN</td>
</tr>
<tr>
<td>27.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">u_AF/n1144_s/COUT</td>
</tr>
<tr>
<td>27.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][B]</td>
<td>u_AF/n1143_s/CIN</td>
</tr>
<tr>
<td>27.983</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1143_s/COUT</td>
</tr>
<tr>
<td>27.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td>u_AF/n1142_s/CIN</td>
</tr>
<tr>
<td>28.040</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1142_s/COUT</td>
</tr>
<tr>
<td>28.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td>u_AF/n1141_s/CIN</td>
</tr>
<tr>
<td>28.603</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1141_s/SUM</td>
</tr>
<tr>
<td>34.783</td>
<td>6.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[2][B]</td>
<td style=" font-weight:bold;">u_AF/hn1[14]_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[2][B]</td>
<td>u_AF/hn1[14]_9_s0/CLK</td>
</tr>
<tr>
<td>100.174</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C20[2][B]</td>
<td>u_AF/hn1[14]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.338, 24.373%; route: 25.413, 74.287%; tC2Q: 0.458, 1.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_AF/op_count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_AF/hn1[8]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td>u_AF/op_count_0_s3/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>521</td>
<td>R4C17[0][B]</td>
<td style=" font-weight:bold;">u_AF/op_count_0_s3/Q</td>
</tr>
<tr>
<td>8.403</td>
<td>7.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_AF/n3790_s5/I0</td>
</tr>
<tr>
<td>9.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>224</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n3790_s5/F</td>
</tr>
<tr>
<td>13.564</td>
<td>4.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>u_AF/n3820_s62/I0</td>
</tr>
<tr>
<td>14.366</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s62/F</td>
</tr>
<tr>
<td>14.785</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s77/I0</td>
</tr>
<tr>
<td>15.607</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s77/F</td>
</tr>
<tr>
<td>15.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s65/I0</td>
</tr>
<tr>
<td>15.756</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s65/O</td>
</tr>
<tr>
<td>18.517</td>
<td>2.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>u_AF/n3820_s68/I1</td>
</tr>
<tr>
<td>19.339</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s68/F</td>
</tr>
<tr>
<td>19.345</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>u_AF/n3820_s67/I0</td>
</tr>
<tr>
<td>20.444</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s67/F</td>
</tr>
<tr>
<td>22.547</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>u_AF/n3834_s1/B[13]</td>
</tr>
<tr>
<td>23.052</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3834_s1/DOUT[16]</td>
</tr>
<tr>
<td>23.542</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td>u_AF/LFhn0_16_s0/I1</td>
</tr>
<tr>
<td>24.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td style=" background: #97FFFF;">u_AF/LFhn0_16_s0/F</td>
</tr>
<tr>
<td>26.596</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>u_AF/n1149_s/I0</td>
</tr>
<tr>
<td>27.641</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1149_s/COUT</td>
</tr>
<tr>
<td>27.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>u_AF/n1148_s/CIN</td>
</tr>
<tr>
<td>27.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1148_s/COUT</td>
</tr>
<tr>
<td>27.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>u_AF/n1147_s/CIN</td>
</tr>
<tr>
<td>27.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1147_s/COUT</td>
</tr>
<tr>
<td>27.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>u_AF/n1146_s/CIN</td>
</tr>
<tr>
<td>27.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1146_s/COUT</td>
</tr>
<tr>
<td>27.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>u_AF/n1145_s/CIN</td>
</tr>
<tr>
<td>27.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1145_s/COUT</td>
</tr>
<tr>
<td>27.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td>u_AF/n1144_s/CIN</td>
</tr>
<tr>
<td>27.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">u_AF/n1144_s/COUT</td>
</tr>
<tr>
<td>27.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][B]</td>
<td>u_AF/n1143_s/CIN</td>
</tr>
<tr>
<td>27.983</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1143_s/COUT</td>
</tr>
<tr>
<td>27.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td>u_AF/n1142_s/CIN</td>
</tr>
<tr>
<td>28.040</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1142_s/COUT</td>
</tr>
<tr>
<td>28.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td>u_AF/n1141_s/CIN</td>
</tr>
<tr>
<td>28.097</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1141_s/COUT</td>
</tr>
<tr>
<td>28.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][A]</td>
<td>u_AF/n1140_s/CIN</td>
</tr>
<tr>
<td>28.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1140_s/COUT</td>
</tr>
<tr>
<td>28.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][B]</td>
<td>u_AF/n1139_s/CIN</td>
</tr>
<tr>
<td>28.211</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1139_s/COUT</td>
</tr>
<tr>
<td>28.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[0][A]</td>
<td>u_AF/n1138_s/CIN</td>
</tr>
<tr>
<td>28.268</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">u_AF/n1138_s/COUT</td>
</tr>
<tr>
<td>28.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[0][B]</td>
<td>u_AF/n1137_s/CIN</td>
</tr>
<tr>
<td>28.325</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1137_s/COUT</td>
</tr>
<tr>
<td>28.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[1][A]</td>
<td>u_AF/n1136_s/CIN</td>
</tr>
<tr>
<td>28.888</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R7C7[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1136_s/SUM</td>
</tr>
<tr>
<td>34.430</td>
<td>5.542</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" font-weight:bold;">u_AF/hn1[8]_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td>u_AF/hn1[8]_14_s0/CLK</td>
</tr>
<tr>
<td>100.174</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C10[2][A]</td>
<td>u_AF/hn1[8]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.623, 25.469%; route: 24.775, 73.177%; tC2Q: 0.458, 1.354%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_AF/op_count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_AF/hn1[15]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td>u_AF/op_count_0_s3/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>521</td>
<td>R4C17[0][B]</td>
<td style=" font-weight:bold;">u_AF/op_count_0_s3/Q</td>
</tr>
<tr>
<td>8.403</td>
<td>7.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_AF/n3790_s5/I0</td>
</tr>
<tr>
<td>9.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>224</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n3790_s5/F</td>
</tr>
<tr>
<td>13.564</td>
<td>4.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>u_AF/n3820_s62/I0</td>
</tr>
<tr>
<td>14.366</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s62/F</td>
</tr>
<tr>
<td>14.785</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s77/I0</td>
</tr>
<tr>
<td>15.607</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s77/F</td>
</tr>
<tr>
<td>15.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s65/I0</td>
</tr>
<tr>
<td>15.756</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s65/O</td>
</tr>
<tr>
<td>18.517</td>
<td>2.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>u_AF/n3820_s68/I1</td>
</tr>
<tr>
<td>19.339</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s68/F</td>
</tr>
<tr>
<td>19.345</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>u_AF/n3820_s67/I0</td>
</tr>
<tr>
<td>20.444</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s67/F</td>
</tr>
<tr>
<td>22.547</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>u_AF/n3834_s1/B[13]</td>
</tr>
<tr>
<td>23.052</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3834_s1/DOUT[16]</td>
</tr>
<tr>
<td>23.542</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td>u_AF/LFhn0_16_s0/I1</td>
</tr>
<tr>
<td>24.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td style=" background: #97FFFF;">u_AF/LFhn0_16_s0/F</td>
</tr>
<tr>
<td>26.596</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>u_AF/n1149_s/I0</td>
</tr>
<tr>
<td>27.641</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1149_s/COUT</td>
</tr>
<tr>
<td>27.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>u_AF/n1148_s/CIN</td>
</tr>
<tr>
<td>27.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1148_s/COUT</td>
</tr>
<tr>
<td>27.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>u_AF/n1147_s/CIN</td>
</tr>
<tr>
<td>27.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1147_s/COUT</td>
</tr>
<tr>
<td>27.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>u_AF/n1146_s/CIN</td>
</tr>
<tr>
<td>27.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1146_s/COUT</td>
</tr>
<tr>
<td>27.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>u_AF/n1145_s/CIN</td>
</tr>
<tr>
<td>27.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1145_s/COUT</td>
</tr>
<tr>
<td>27.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td>u_AF/n1144_s/CIN</td>
</tr>
<tr>
<td>27.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">u_AF/n1144_s/COUT</td>
</tr>
<tr>
<td>27.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][B]</td>
<td>u_AF/n1143_s/CIN</td>
</tr>
<tr>
<td>27.983</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1143_s/COUT</td>
</tr>
<tr>
<td>27.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td>u_AF/n1142_s/CIN</td>
</tr>
<tr>
<td>28.040</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1142_s/COUT</td>
</tr>
<tr>
<td>28.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td>u_AF/n1141_s/CIN</td>
</tr>
<tr>
<td>28.603</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1141_s/SUM</td>
</tr>
<tr>
<td>34.299</td>
<td>5.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td style=" font-weight:bold;">u_AF/hn1[15]_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>u_AF/hn1[15]_9_s0/CLK</td>
</tr>
<tr>
<td>100.174</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>u_AF/hn1[15]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.338, 24.723%; route: 24.929, 73.918%; tC2Q: 0.458, 1.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_AF/op_count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_AF/hn1[16]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td>u_AF/op_count_0_s3/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>521</td>
<td>R4C17[0][B]</td>
<td style=" font-weight:bold;">u_AF/op_count_0_s3/Q</td>
</tr>
<tr>
<td>8.403</td>
<td>7.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_AF/n3790_s5/I0</td>
</tr>
<tr>
<td>9.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>224</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n3790_s5/F</td>
</tr>
<tr>
<td>13.564</td>
<td>4.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>u_AF/n3820_s62/I0</td>
</tr>
<tr>
<td>14.366</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s62/F</td>
</tr>
<tr>
<td>14.785</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s77/I0</td>
</tr>
<tr>
<td>15.607</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s77/F</td>
</tr>
<tr>
<td>15.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s65/I0</td>
</tr>
<tr>
<td>15.756</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s65/O</td>
</tr>
<tr>
<td>18.517</td>
<td>2.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>u_AF/n3820_s68/I1</td>
</tr>
<tr>
<td>19.339</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s68/F</td>
</tr>
<tr>
<td>19.345</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>u_AF/n3820_s67/I0</td>
</tr>
<tr>
<td>20.444</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s67/F</td>
</tr>
<tr>
<td>22.547</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>u_AF/n3834_s1/B[13]</td>
</tr>
<tr>
<td>23.052</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3834_s1/DOUT[16]</td>
</tr>
<tr>
<td>23.542</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td>u_AF/LFhn0_16_s0/I1</td>
</tr>
<tr>
<td>24.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td style=" background: #97FFFF;">u_AF/LFhn0_16_s0/F</td>
</tr>
<tr>
<td>26.596</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>u_AF/n1149_s/I0</td>
</tr>
<tr>
<td>27.641</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1149_s/COUT</td>
</tr>
<tr>
<td>27.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>u_AF/n1148_s/CIN</td>
</tr>
<tr>
<td>27.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1148_s/COUT</td>
</tr>
<tr>
<td>27.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>u_AF/n1147_s/CIN</td>
</tr>
<tr>
<td>27.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1147_s/COUT</td>
</tr>
<tr>
<td>27.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>u_AF/n1146_s/CIN</td>
</tr>
<tr>
<td>27.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1146_s/COUT</td>
</tr>
<tr>
<td>27.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>u_AF/n1145_s/CIN</td>
</tr>
<tr>
<td>27.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1145_s/COUT</td>
</tr>
<tr>
<td>27.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td>u_AF/n1144_s/CIN</td>
</tr>
<tr>
<td>27.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">u_AF/n1144_s/COUT</td>
</tr>
<tr>
<td>27.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][B]</td>
<td>u_AF/n1143_s/CIN</td>
</tr>
<tr>
<td>27.983</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1143_s/COUT</td>
</tr>
<tr>
<td>27.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td>u_AF/n1142_s/CIN</td>
</tr>
<tr>
<td>28.040</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1142_s/COUT</td>
</tr>
<tr>
<td>28.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td>u_AF/n1141_s/CIN</td>
</tr>
<tr>
<td>28.603</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1141_s/SUM</td>
</tr>
<tr>
<td>34.299</td>
<td>5.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td style=" font-weight:bold;">u_AF/hn1[16]_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td>u_AF/hn1[16]_9_s0/CLK</td>
</tr>
<tr>
<td>100.174</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[1][B]</td>
<td>u_AF/hn1[16]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.338, 24.723%; route: 24.929, 73.918%; tC2Q: 0.458, 1.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.880</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.294</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_AF/op_count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_AF/hn1[0]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td>u_AF/op_count_0_s3/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>521</td>
<td>R4C17[0][B]</td>
<td style=" font-weight:bold;">u_AF/op_count_0_s3/Q</td>
</tr>
<tr>
<td>8.403</td>
<td>7.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_AF/n3790_s5/I0</td>
</tr>
<tr>
<td>9.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>224</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n3790_s5/F</td>
</tr>
<tr>
<td>13.564</td>
<td>4.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>u_AF/n3820_s62/I0</td>
</tr>
<tr>
<td>14.366</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s62/F</td>
</tr>
<tr>
<td>14.785</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s77/I0</td>
</tr>
<tr>
<td>15.607</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s77/F</td>
</tr>
<tr>
<td>15.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s65/I0</td>
</tr>
<tr>
<td>15.756</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s65/O</td>
</tr>
<tr>
<td>18.517</td>
<td>2.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>u_AF/n3820_s68/I1</td>
</tr>
<tr>
<td>19.339</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s68/F</td>
</tr>
<tr>
<td>19.345</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>u_AF/n3820_s67/I0</td>
</tr>
<tr>
<td>20.444</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s67/F</td>
</tr>
<tr>
<td>22.547</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>u_AF/n3834_s1/B[13]</td>
</tr>
<tr>
<td>23.052</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3834_s1/DOUT[16]</td>
</tr>
<tr>
<td>23.542</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td>u_AF/LFhn0_16_s0/I1</td>
</tr>
<tr>
<td>24.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td style=" background: #97FFFF;">u_AF/LFhn0_16_s0/F</td>
</tr>
<tr>
<td>26.596</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>u_AF/n1149_s/I0</td>
</tr>
<tr>
<td>27.641</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1149_s/COUT</td>
</tr>
<tr>
<td>27.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>u_AF/n1148_s/CIN</td>
</tr>
<tr>
<td>27.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1148_s/COUT</td>
</tr>
<tr>
<td>27.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>u_AF/n1147_s/CIN</td>
</tr>
<tr>
<td>27.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1147_s/COUT</td>
</tr>
<tr>
<td>27.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>u_AF/n1146_s/CIN</td>
</tr>
<tr>
<td>27.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1146_s/COUT</td>
</tr>
<tr>
<td>27.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>u_AF/n1145_s/CIN</td>
</tr>
<tr>
<td>27.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1145_s/COUT</td>
</tr>
<tr>
<td>27.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td>u_AF/n1144_s/CIN</td>
</tr>
<tr>
<td>27.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">u_AF/n1144_s/COUT</td>
</tr>
<tr>
<td>27.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][B]</td>
<td>u_AF/n1143_s/CIN</td>
</tr>
<tr>
<td>27.983</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1143_s/COUT</td>
</tr>
<tr>
<td>27.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td>u_AF/n1142_s/CIN</td>
</tr>
<tr>
<td>28.040</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1142_s/COUT</td>
</tr>
<tr>
<td>28.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td>u_AF/n1141_s/CIN</td>
</tr>
<tr>
<td>28.603</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1141_s/SUM</td>
</tr>
<tr>
<td>34.294</td>
<td>5.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" font-weight:bold;">u_AF/hn1[0]_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>u_AF/hn1[0]_9_s0/CLK</td>
</tr>
<tr>
<td>100.174</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>u_AF/hn1[0]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.338, 24.727%; route: 24.924, 73.914%; tC2Q: 0.458, 1.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.880</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.294</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_AF/op_count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_AF/hn1[2]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td>u_AF/op_count_0_s3/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>521</td>
<td>R4C17[0][B]</td>
<td style=" font-weight:bold;">u_AF/op_count_0_s3/Q</td>
</tr>
<tr>
<td>8.403</td>
<td>7.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_AF/n3790_s5/I0</td>
</tr>
<tr>
<td>9.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>224</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n3790_s5/F</td>
</tr>
<tr>
<td>13.564</td>
<td>4.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>u_AF/n3820_s62/I0</td>
</tr>
<tr>
<td>14.366</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s62/F</td>
</tr>
<tr>
<td>14.785</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s77/I0</td>
</tr>
<tr>
<td>15.607</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s77/F</td>
</tr>
<tr>
<td>15.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s65/I0</td>
</tr>
<tr>
<td>15.756</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s65/O</td>
</tr>
<tr>
<td>18.517</td>
<td>2.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>u_AF/n3820_s68/I1</td>
</tr>
<tr>
<td>19.339</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s68/F</td>
</tr>
<tr>
<td>19.345</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>u_AF/n3820_s67/I0</td>
</tr>
<tr>
<td>20.444</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s67/F</td>
</tr>
<tr>
<td>22.547</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>u_AF/n3834_s1/B[13]</td>
</tr>
<tr>
<td>23.052</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3834_s1/DOUT[16]</td>
</tr>
<tr>
<td>23.542</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td>u_AF/LFhn0_16_s0/I1</td>
</tr>
<tr>
<td>24.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td style=" background: #97FFFF;">u_AF/LFhn0_16_s0/F</td>
</tr>
<tr>
<td>26.596</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>u_AF/n1149_s/I0</td>
</tr>
<tr>
<td>27.641</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1149_s/COUT</td>
</tr>
<tr>
<td>27.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>u_AF/n1148_s/CIN</td>
</tr>
<tr>
<td>27.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1148_s/COUT</td>
</tr>
<tr>
<td>27.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>u_AF/n1147_s/CIN</td>
</tr>
<tr>
<td>27.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1147_s/COUT</td>
</tr>
<tr>
<td>27.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>u_AF/n1146_s/CIN</td>
</tr>
<tr>
<td>27.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1146_s/COUT</td>
</tr>
<tr>
<td>27.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>u_AF/n1145_s/CIN</td>
</tr>
<tr>
<td>27.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1145_s/COUT</td>
</tr>
<tr>
<td>27.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td>u_AF/n1144_s/CIN</td>
</tr>
<tr>
<td>27.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">u_AF/n1144_s/COUT</td>
</tr>
<tr>
<td>27.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][B]</td>
<td>u_AF/n1143_s/CIN</td>
</tr>
<tr>
<td>27.983</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1143_s/COUT</td>
</tr>
<tr>
<td>27.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td>u_AF/n1142_s/CIN</td>
</tr>
<tr>
<td>28.040</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1142_s/COUT</td>
</tr>
<tr>
<td>28.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td>u_AF/n1141_s/CIN</td>
</tr>
<tr>
<td>28.603</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1141_s/SUM</td>
</tr>
<tr>
<td>34.294</td>
<td>5.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td style=" font-weight:bold;">u_AF/hn1[2]_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td>u_AF/hn1[2]_9_s0/CLK</td>
</tr>
<tr>
<td>100.174</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C21[2][A]</td>
<td>u_AF/hn1[2]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.338, 24.727%; route: 24.924, 73.914%; tC2Q: 0.458, 1.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_AF/op_count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_AF/hn1[25]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td>u_AF/op_count_0_s3/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>521</td>
<td>R4C17[0][B]</td>
<td style=" font-weight:bold;">u_AF/op_count_0_s3/Q</td>
</tr>
<tr>
<td>8.403</td>
<td>7.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_AF/n3790_s5/I0</td>
</tr>
<tr>
<td>9.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>224</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n3790_s5/F</td>
</tr>
<tr>
<td>13.564</td>
<td>4.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>u_AF/n3820_s62/I0</td>
</tr>
<tr>
<td>14.366</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s62/F</td>
</tr>
<tr>
<td>14.785</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s77/I0</td>
</tr>
<tr>
<td>15.607</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s77/F</td>
</tr>
<tr>
<td>15.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s65/I0</td>
</tr>
<tr>
<td>15.756</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s65/O</td>
</tr>
<tr>
<td>18.517</td>
<td>2.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>u_AF/n3820_s68/I1</td>
</tr>
<tr>
<td>19.339</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s68/F</td>
</tr>
<tr>
<td>19.345</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>u_AF/n3820_s67/I0</td>
</tr>
<tr>
<td>20.444</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s67/F</td>
</tr>
<tr>
<td>22.547</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>u_AF/n3834_s1/B[13]</td>
</tr>
<tr>
<td>23.052</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3834_s1/DOUT[16]</td>
</tr>
<tr>
<td>23.542</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td>u_AF/LFhn0_16_s0/I1</td>
</tr>
<tr>
<td>24.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td style=" background: #97FFFF;">u_AF/LFhn0_16_s0/F</td>
</tr>
<tr>
<td>26.596</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>u_AF/n1149_s/I0</td>
</tr>
<tr>
<td>27.641</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1149_s/COUT</td>
</tr>
<tr>
<td>27.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>u_AF/n1148_s/CIN</td>
</tr>
<tr>
<td>27.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1148_s/COUT</td>
</tr>
<tr>
<td>27.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>u_AF/n1147_s/CIN</td>
</tr>
<tr>
<td>27.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1147_s/COUT</td>
</tr>
<tr>
<td>27.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>u_AF/n1146_s/CIN</td>
</tr>
<tr>
<td>27.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1146_s/COUT</td>
</tr>
<tr>
<td>27.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>u_AF/n1145_s/CIN</td>
</tr>
<tr>
<td>27.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1145_s/COUT</td>
</tr>
<tr>
<td>27.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td>u_AF/n1144_s/CIN</td>
</tr>
<tr>
<td>27.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">u_AF/n1144_s/COUT</td>
</tr>
<tr>
<td>27.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][B]</td>
<td>u_AF/n1143_s/CIN</td>
</tr>
<tr>
<td>27.983</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1143_s/COUT</td>
</tr>
<tr>
<td>27.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td>u_AF/n1142_s/CIN</td>
</tr>
<tr>
<td>28.040</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1142_s/COUT</td>
</tr>
<tr>
<td>28.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td>u_AF/n1141_s/CIN</td>
</tr>
<tr>
<td>28.097</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1141_s/COUT</td>
</tr>
<tr>
<td>28.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][A]</td>
<td>u_AF/n1140_s/CIN</td>
</tr>
<tr>
<td>28.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1140_s/COUT</td>
</tr>
<tr>
<td>28.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][B]</td>
<td>u_AF/n1139_s/CIN</td>
</tr>
<tr>
<td>28.717</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1139_s/SUM</td>
</tr>
<tr>
<td>34.247</td>
<td>5.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">u_AF/hn1[25]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>u_AF/hn1[25]_11_s0/CLK</td>
</tr>
<tr>
<td>100.174</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>u_AF/hn1[25]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.452, 25.100%; route: 24.763, 73.539%; tC2Q: 0.458, 1.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_AF/op_count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_AF/hn1[26]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td>u_AF/op_count_0_s3/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>521</td>
<td>R4C17[0][B]</td>
<td style=" font-weight:bold;">u_AF/op_count_0_s3/Q</td>
</tr>
<tr>
<td>8.403</td>
<td>7.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_AF/n3790_s5/I0</td>
</tr>
<tr>
<td>9.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>224</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n3790_s5/F</td>
</tr>
<tr>
<td>13.564</td>
<td>4.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>u_AF/n3820_s62/I0</td>
</tr>
<tr>
<td>14.366</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s62/F</td>
</tr>
<tr>
<td>14.785</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s77/I0</td>
</tr>
<tr>
<td>15.607</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s77/F</td>
</tr>
<tr>
<td>15.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s65/I0</td>
</tr>
<tr>
<td>15.756</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s65/O</td>
</tr>
<tr>
<td>18.517</td>
<td>2.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>u_AF/n3820_s68/I1</td>
</tr>
<tr>
<td>19.339</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s68/F</td>
</tr>
<tr>
<td>19.345</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>u_AF/n3820_s67/I0</td>
</tr>
<tr>
<td>20.444</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s67/F</td>
</tr>
<tr>
<td>22.547</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>u_AF/n3834_s1/B[13]</td>
</tr>
<tr>
<td>23.052</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3834_s1/DOUT[16]</td>
</tr>
<tr>
<td>23.542</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td>u_AF/LFhn0_16_s0/I1</td>
</tr>
<tr>
<td>24.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td style=" background: #97FFFF;">u_AF/LFhn0_16_s0/F</td>
</tr>
<tr>
<td>26.596</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>u_AF/n1149_s/I0</td>
</tr>
<tr>
<td>27.641</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1149_s/COUT</td>
</tr>
<tr>
<td>27.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>u_AF/n1148_s/CIN</td>
</tr>
<tr>
<td>27.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1148_s/COUT</td>
</tr>
<tr>
<td>27.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>u_AF/n1147_s/CIN</td>
</tr>
<tr>
<td>27.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1147_s/COUT</td>
</tr>
<tr>
<td>27.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>u_AF/n1146_s/CIN</td>
</tr>
<tr>
<td>27.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1146_s/COUT</td>
</tr>
<tr>
<td>27.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>u_AF/n1145_s/CIN</td>
</tr>
<tr>
<td>27.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1145_s/COUT</td>
</tr>
<tr>
<td>27.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td>u_AF/n1144_s/CIN</td>
</tr>
<tr>
<td>27.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">u_AF/n1144_s/COUT</td>
</tr>
<tr>
<td>27.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][B]</td>
<td>u_AF/n1143_s/CIN</td>
</tr>
<tr>
<td>27.983</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1143_s/COUT</td>
</tr>
<tr>
<td>27.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td>u_AF/n1142_s/CIN</td>
</tr>
<tr>
<td>28.040</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1142_s/COUT</td>
</tr>
<tr>
<td>28.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td>u_AF/n1141_s/CIN</td>
</tr>
<tr>
<td>28.097</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1141_s/COUT</td>
</tr>
<tr>
<td>28.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][A]</td>
<td>u_AF/n1140_s/CIN</td>
</tr>
<tr>
<td>28.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1140_s/COUT</td>
</tr>
<tr>
<td>28.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][B]</td>
<td>u_AF/n1139_s/CIN</td>
</tr>
<tr>
<td>28.717</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1139_s/SUM</td>
</tr>
<tr>
<td>34.247</td>
<td>5.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td style=" font-weight:bold;">u_AF/hn1[26]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>u_AF/hn1[26]_11_s0/CLK</td>
</tr>
<tr>
<td>100.174</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>u_AF/hn1[26]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.452, 25.100%; route: 24.763, 73.539%; tC2Q: 0.458, 1.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_AF/op_count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_AF/hn1[21]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td>u_AF/op_count_0_s3/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>521</td>
<td>R4C17[0][B]</td>
<td style=" font-weight:bold;">u_AF/op_count_0_s3/Q</td>
</tr>
<tr>
<td>8.403</td>
<td>7.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_AF/n3790_s5/I0</td>
</tr>
<tr>
<td>9.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>224</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n3790_s5/F</td>
</tr>
<tr>
<td>13.564</td>
<td>4.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>u_AF/n3820_s62/I0</td>
</tr>
<tr>
<td>14.366</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s62/F</td>
</tr>
<tr>
<td>14.785</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s77/I0</td>
</tr>
<tr>
<td>15.607</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s77/F</td>
</tr>
<tr>
<td>15.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s65/I0</td>
</tr>
<tr>
<td>15.756</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s65/O</td>
</tr>
<tr>
<td>18.517</td>
<td>2.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>u_AF/n3820_s68/I1</td>
</tr>
<tr>
<td>19.339</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s68/F</td>
</tr>
<tr>
<td>19.345</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>u_AF/n3820_s67/I0</td>
</tr>
<tr>
<td>20.444</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s67/F</td>
</tr>
<tr>
<td>22.547</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>u_AF/n3834_s1/B[13]</td>
</tr>
<tr>
<td>23.052</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3834_s1/DOUT[16]</td>
</tr>
<tr>
<td>23.542</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td>u_AF/LFhn0_16_s0/I1</td>
</tr>
<tr>
<td>24.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td style=" background: #97FFFF;">u_AF/LFhn0_16_s0/F</td>
</tr>
<tr>
<td>26.596</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>u_AF/n1149_s/I0</td>
</tr>
<tr>
<td>27.641</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1149_s/COUT</td>
</tr>
<tr>
<td>27.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>u_AF/n1148_s/CIN</td>
</tr>
<tr>
<td>27.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1148_s/COUT</td>
</tr>
<tr>
<td>27.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>u_AF/n1147_s/CIN</td>
</tr>
<tr>
<td>27.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1147_s/COUT</td>
</tr>
<tr>
<td>27.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>u_AF/n1146_s/CIN</td>
</tr>
<tr>
<td>27.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1146_s/COUT</td>
</tr>
<tr>
<td>27.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>u_AF/n1145_s/CIN</td>
</tr>
<tr>
<td>27.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1145_s/COUT</td>
</tr>
<tr>
<td>27.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td>u_AF/n1144_s/CIN</td>
</tr>
<tr>
<td>27.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">u_AF/n1144_s/COUT</td>
</tr>
<tr>
<td>27.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][B]</td>
<td>u_AF/n1143_s/CIN</td>
</tr>
<tr>
<td>27.983</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1143_s/COUT</td>
</tr>
<tr>
<td>27.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td>u_AF/n1142_s/CIN</td>
</tr>
<tr>
<td>28.040</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1142_s/COUT</td>
</tr>
<tr>
<td>28.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td>u_AF/n1141_s/CIN</td>
</tr>
<tr>
<td>28.603</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1141_s/SUM</td>
</tr>
<tr>
<td>33.805</td>
<td>5.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" font-weight:bold;">u_AF/hn1[21]_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>u_AF/hn1[21]_9_s0/CLK</td>
</tr>
<tr>
<td>100.174</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>u_AF/hn1[21]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.338, 25.091%; route: 24.435, 73.530%; tC2Q: 0.458, 1.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_AF/op_count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_AF/hn1[23]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td>u_AF/op_count_0_s3/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>521</td>
<td>R4C17[0][B]</td>
<td style=" font-weight:bold;">u_AF/op_count_0_s3/Q</td>
</tr>
<tr>
<td>8.403</td>
<td>7.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_AF/n3790_s5/I0</td>
</tr>
<tr>
<td>9.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>224</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n3790_s5/F</td>
</tr>
<tr>
<td>13.564</td>
<td>4.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>u_AF/n3820_s62/I0</td>
</tr>
<tr>
<td>14.366</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s62/F</td>
</tr>
<tr>
<td>14.785</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s77/I0</td>
</tr>
<tr>
<td>15.607</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s77/F</td>
</tr>
<tr>
<td>15.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s65/I0</td>
</tr>
<tr>
<td>15.756</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s65/O</td>
</tr>
<tr>
<td>18.517</td>
<td>2.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>u_AF/n3820_s68/I1</td>
</tr>
<tr>
<td>19.339</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s68/F</td>
</tr>
<tr>
<td>19.345</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>u_AF/n3820_s67/I0</td>
</tr>
<tr>
<td>20.444</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s67/F</td>
</tr>
<tr>
<td>22.547</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>u_AF/n3834_s1/B[13]</td>
</tr>
<tr>
<td>23.052</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3834_s1/DOUT[16]</td>
</tr>
<tr>
<td>23.542</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td>u_AF/LFhn0_16_s0/I1</td>
</tr>
<tr>
<td>24.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td style=" background: #97FFFF;">u_AF/LFhn0_16_s0/F</td>
</tr>
<tr>
<td>26.596</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>u_AF/n1149_s/I0</td>
</tr>
<tr>
<td>27.641</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1149_s/COUT</td>
</tr>
<tr>
<td>27.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>u_AF/n1148_s/CIN</td>
</tr>
<tr>
<td>27.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1148_s/COUT</td>
</tr>
<tr>
<td>27.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>u_AF/n1147_s/CIN</td>
</tr>
<tr>
<td>27.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1147_s/COUT</td>
</tr>
<tr>
<td>27.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>u_AF/n1146_s/CIN</td>
</tr>
<tr>
<td>27.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1146_s/COUT</td>
</tr>
<tr>
<td>27.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>u_AF/n1145_s/CIN</td>
</tr>
<tr>
<td>27.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1145_s/COUT</td>
</tr>
<tr>
<td>27.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td>u_AF/n1144_s/CIN</td>
</tr>
<tr>
<td>27.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">u_AF/n1144_s/COUT</td>
</tr>
<tr>
<td>27.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][B]</td>
<td>u_AF/n1143_s/CIN</td>
</tr>
<tr>
<td>27.983</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1143_s/COUT</td>
</tr>
<tr>
<td>27.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td>u_AF/n1142_s/CIN</td>
</tr>
<tr>
<td>28.040</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1142_s/COUT</td>
</tr>
<tr>
<td>28.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td>u_AF/n1141_s/CIN</td>
</tr>
<tr>
<td>28.603</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1141_s/SUM</td>
</tr>
<tr>
<td>33.805</td>
<td>5.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[2][A]</td>
<td style=" font-weight:bold;">u_AF/hn1[23]_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][A]</td>
<td>u_AF/hn1[23]_9_s0/CLK</td>
</tr>
<tr>
<td>100.174</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C22[2][A]</td>
<td>u_AF/hn1[23]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.338, 25.091%; route: 24.435, 73.530%; tC2Q: 0.458, 1.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_AF/op_count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_AF/hn1[10]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td>u_AF/op_count_0_s3/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>521</td>
<td>R4C17[0][B]</td>
<td style=" font-weight:bold;">u_AF/op_count_0_s3/Q</td>
</tr>
<tr>
<td>8.403</td>
<td>7.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_AF/n3790_s5/I0</td>
</tr>
<tr>
<td>9.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>224</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n3790_s5/F</td>
</tr>
<tr>
<td>13.564</td>
<td>4.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>u_AF/n3820_s62/I0</td>
</tr>
<tr>
<td>14.366</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s62/F</td>
</tr>
<tr>
<td>14.785</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s77/I0</td>
</tr>
<tr>
<td>15.607</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s77/F</td>
</tr>
<tr>
<td>15.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s65/I0</td>
</tr>
<tr>
<td>15.756</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s65/O</td>
</tr>
<tr>
<td>18.517</td>
<td>2.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>u_AF/n3820_s68/I1</td>
</tr>
<tr>
<td>19.339</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s68/F</td>
</tr>
<tr>
<td>19.345</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>u_AF/n3820_s67/I0</td>
</tr>
<tr>
<td>20.444</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s67/F</td>
</tr>
<tr>
<td>22.547</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>u_AF/n3834_s1/B[13]</td>
</tr>
<tr>
<td>23.052</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3834_s1/DOUT[16]</td>
</tr>
<tr>
<td>23.542</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td>u_AF/LFhn0_16_s0/I1</td>
</tr>
<tr>
<td>24.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td style=" background: #97FFFF;">u_AF/LFhn0_16_s0/F</td>
</tr>
<tr>
<td>26.596</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>u_AF/n1149_s/I0</td>
</tr>
<tr>
<td>27.641</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1149_s/COUT</td>
</tr>
<tr>
<td>27.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>u_AF/n1148_s/CIN</td>
</tr>
<tr>
<td>27.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1148_s/COUT</td>
</tr>
<tr>
<td>27.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>u_AF/n1147_s/CIN</td>
</tr>
<tr>
<td>27.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1147_s/COUT</td>
</tr>
<tr>
<td>27.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>u_AF/n1146_s/CIN</td>
</tr>
<tr>
<td>27.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1146_s/COUT</td>
</tr>
<tr>
<td>27.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>u_AF/n1145_s/CIN</td>
</tr>
<tr>
<td>27.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1145_s/COUT</td>
</tr>
<tr>
<td>27.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td>u_AF/n1144_s/CIN</td>
</tr>
<tr>
<td>27.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">u_AF/n1144_s/COUT</td>
</tr>
<tr>
<td>27.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][B]</td>
<td>u_AF/n1143_s/CIN</td>
</tr>
<tr>
<td>27.983</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1143_s/COUT</td>
</tr>
<tr>
<td>27.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td>u_AF/n1142_s/CIN</td>
</tr>
<tr>
<td>28.040</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1142_s/COUT</td>
</tr>
<tr>
<td>28.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td>u_AF/n1141_s/CIN</td>
</tr>
<tr>
<td>28.603</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1141_s/SUM</td>
</tr>
<tr>
<td>33.801</td>
<td>5.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" font-weight:bold;">u_AF/hn1[10]_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td>u_AF/hn1[10]_9_s0/CLK</td>
</tr>
<tr>
<td>100.174</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C21[1][A]</td>
<td>u_AF/hn1[10]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.338, 25.094%; route: 24.430, 73.527%; tC2Q: 0.458, 1.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_AF/op_count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_AF/hn1[4]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td>u_AF/op_count_0_s3/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>521</td>
<td>R4C17[0][B]</td>
<td style=" font-weight:bold;">u_AF/op_count_0_s3/Q</td>
</tr>
<tr>
<td>8.403</td>
<td>7.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_AF/n3790_s5/I0</td>
</tr>
<tr>
<td>9.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>224</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n3790_s5/F</td>
</tr>
<tr>
<td>13.564</td>
<td>4.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>u_AF/n3820_s62/I0</td>
</tr>
<tr>
<td>14.366</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s62/F</td>
</tr>
<tr>
<td>14.785</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s77/I0</td>
</tr>
<tr>
<td>15.607</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s77/F</td>
</tr>
<tr>
<td>15.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s65/I0</td>
</tr>
<tr>
<td>15.756</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s65/O</td>
</tr>
<tr>
<td>18.517</td>
<td>2.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>u_AF/n3820_s68/I1</td>
</tr>
<tr>
<td>19.339</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s68/F</td>
</tr>
<tr>
<td>19.345</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>u_AF/n3820_s67/I0</td>
</tr>
<tr>
<td>20.444</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s67/F</td>
</tr>
<tr>
<td>22.547</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>u_AF/n3834_s1/B[13]</td>
</tr>
<tr>
<td>23.052</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3834_s1/DOUT[16]</td>
</tr>
<tr>
<td>23.542</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td>u_AF/LFhn0_16_s0/I1</td>
</tr>
<tr>
<td>24.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td style=" background: #97FFFF;">u_AF/LFhn0_16_s0/F</td>
</tr>
<tr>
<td>26.596</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>u_AF/n1149_s/I0</td>
</tr>
<tr>
<td>27.641</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1149_s/COUT</td>
</tr>
<tr>
<td>27.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>u_AF/n1148_s/CIN</td>
</tr>
<tr>
<td>27.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1148_s/COUT</td>
</tr>
<tr>
<td>27.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>u_AF/n1147_s/CIN</td>
</tr>
<tr>
<td>27.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1147_s/COUT</td>
</tr>
<tr>
<td>27.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>u_AF/n1146_s/CIN</td>
</tr>
<tr>
<td>27.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1146_s/COUT</td>
</tr>
<tr>
<td>27.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>u_AF/n1145_s/CIN</td>
</tr>
<tr>
<td>27.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1145_s/COUT</td>
</tr>
<tr>
<td>27.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td>u_AF/n1144_s/CIN</td>
</tr>
<tr>
<td>27.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">u_AF/n1144_s/COUT</td>
</tr>
<tr>
<td>27.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][B]</td>
<td>u_AF/n1143_s/CIN</td>
</tr>
<tr>
<td>27.983</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1143_s/COUT</td>
</tr>
<tr>
<td>27.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td>u_AF/n1142_s/CIN</td>
</tr>
<tr>
<td>28.040</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1142_s/COUT</td>
</tr>
<tr>
<td>28.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td>u_AF/n1141_s/CIN</td>
</tr>
<tr>
<td>28.097</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1141_s/COUT</td>
</tr>
<tr>
<td>28.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][A]</td>
<td>u_AF/n1140_s/CIN</td>
</tr>
<tr>
<td>28.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1140_s/COUT</td>
</tr>
<tr>
<td>28.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][B]</td>
<td>u_AF/n1139_s/CIN</td>
</tr>
<tr>
<td>28.211</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1139_s/COUT</td>
</tr>
<tr>
<td>28.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[0][A]</td>
<td>u_AF/n1138_s/CIN</td>
</tr>
<tr>
<td>28.268</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">u_AF/n1138_s/COUT</td>
</tr>
<tr>
<td>28.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[0][B]</td>
<td>u_AF/n1137_s/CIN</td>
</tr>
<tr>
<td>28.325</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1137_s/COUT</td>
</tr>
<tr>
<td>28.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[1][A]</td>
<td>u_AF/n1136_s/CIN</td>
</tr>
<tr>
<td>28.888</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R7C7[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1136_s/SUM</td>
</tr>
<tr>
<td>33.792</td>
<td>4.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td style=" font-weight:bold;">u_AF/hn1[4]_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td>u_AF/hn1[4]_14_s0/CLK</td>
</tr>
<tr>
<td>100.174</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C8[1][A]</td>
<td>u_AF/hn1[4]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.623, 25.959%; route: 24.136, 72.661%; tC2Q: 0.458, 1.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_AF/op_count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_AF/hn1[16]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td>u_AF/op_count_0_s3/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>521</td>
<td>R4C17[0][B]</td>
<td style=" font-weight:bold;">u_AF/op_count_0_s3/Q</td>
</tr>
<tr>
<td>8.403</td>
<td>7.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_AF/n3790_s5/I0</td>
</tr>
<tr>
<td>9.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>224</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n3790_s5/F</td>
</tr>
<tr>
<td>13.564</td>
<td>4.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>u_AF/n3820_s62/I0</td>
</tr>
<tr>
<td>14.366</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s62/F</td>
</tr>
<tr>
<td>14.785</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s77/I0</td>
</tr>
<tr>
<td>15.607</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s77/F</td>
</tr>
<tr>
<td>15.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s65/I0</td>
</tr>
<tr>
<td>15.756</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s65/O</td>
</tr>
<tr>
<td>18.517</td>
<td>2.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>u_AF/n3820_s68/I1</td>
</tr>
<tr>
<td>19.339</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s68/F</td>
</tr>
<tr>
<td>19.345</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>u_AF/n3820_s67/I0</td>
</tr>
<tr>
<td>20.444</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s67/F</td>
</tr>
<tr>
<td>22.547</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>u_AF/n3834_s1/B[13]</td>
</tr>
<tr>
<td>23.052</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3834_s1/DOUT[16]</td>
</tr>
<tr>
<td>23.542</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td>u_AF/LFhn0_16_s0/I1</td>
</tr>
<tr>
<td>24.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td style=" background: #97FFFF;">u_AF/LFhn0_16_s0/F</td>
</tr>
<tr>
<td>26.596</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>u_AF/n1149_s/I0</td>
</tr>
<tr>
<td>27.641</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1149_s/COUT</td>
</tr>
<tr>
<td>27.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>u_AF/n1148_s/CIN</td>
</tr>
<tr>
<td>27.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1148_s/COUT</td>
</tr>
<tr>
<td>27.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>u_AF/n1147_s/CIN</td>
</tr>
<tr>
<td>27.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1147_s/COUT</td>
</tr>
<tr>
<td>27.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>u_AF/n1146_s/CIN</td>
</tr>
<tr>
<td>27.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1146_s/COUT</td>
</tr>
<tr>
<td>27.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>u_AF/n1145_s/CIN</td>
</tr>
<tr>
<td>27.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1145_s/COUT</td>
</tr>
<tr>
<td>27.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td>u_AF/n1144_s/CIN</td>
</tr>
<tr>
<td>27.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">u_AF/n1144_s/COUT</td>
</tr>
<tr>
<td>27.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][B]</td>
<td>u_AF/n1143_s/CIN</td>
</tr>
<tr>
<td>27.983</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1143_s/COUT</td>
</tr>
<tr>
<td>27.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td>u_AF/n1142_s/CIN</td>
</tr>
<tr>
<td>28.040</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1142_s/COUT</td>
</tr>
<tr>
<td>28.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td>u_AF/n1141_s/CIN</td>
</tr>
<tr>
<td>28.097</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1141_s/COUT</td>
</tr>
<tr>
<td>28.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][A]</td>
<td>u_AF/n1140_s/CIN</td>
</tr>
<tr>
<td>28.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1140_s/COUT</td>
</tr>
<tr>
<td>28.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][B]</td>
<td>u_AF/n1139_s/CIN</td>
</tr>
<tr>
<td>28.211</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1139_s/COUT</td>
</tr>
<tr>
<td>28.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[0][A]</td>
<td>u_AF/n1138_s/CIN</td>
</tr>
<tr>
<td>28.268</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">u_AF/n1138_s/COUT</td>
</tr>
<tr>
<td>28.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[0][B]</td>
<td>u_AF/n1137_s/CIN</td>
</tr>
<tr>
<td>28.325</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1137_s/COUT</td>
</tr>
<tr>
<td>28.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C7[1][A]</td>
<td>u_AF/n1136_s/CIN</td>
</tr>
<tr>
<td>28.888</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R7C7[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1136_s/SUM</td>
</tr>
<tr>
<td>33.787</td>
<td>4.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[0][B]</td>
<td style=" font-weight:bold;">u_AF/hn1[16]_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[0][B]</td>
<td>u_AF/hn1[16]_14_s0/CLK</td>
</tr>
<tr>
<td>100.174</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C5[0][B]</td>
<td>u_AF/hn1[16]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.623, 25.962%; route: 24.132, 72.658%; tC2Q: 0.458, 1.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_AF/op_count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_AF/hn1[10]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td>u_AF/op_count_0_s3/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>521</td>
<td>R4C17[0][B]</td>
<td style=" font-weight:bold;">u_AF/op_count_0_s3/Q</td>
</tr>
<tr>
<td>8.403</td>
<td>7.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_AF/n3790_s5/I0</td>
</tr>
<tr>
<td>9.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>224</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n3790_s5/F</td>
</tr>
<tr>
<td>13.564</td>
<td>4.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>u_AF/n3820_s62/I0</td>
</tr>
<tr>
<td>14.366</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s62/F</td>
</tr>
<tr>
<td>14.785</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s77/I0</td>
</tr>
<tr>
<td>15.607</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s77/F</td>
</tr>
<tr>
<td>15.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s65/I0</td>
</tr>
<tr>
<td>15.756</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s65/O</td>
</tr>
<tr>
<td>18.517</td>
<td>2.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>u_AF/n3820_s68/I1</td>
</tr>
<tr>
<td>19.339</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s68/F</td>
</tr>
<tr>
<td>19.345</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>u_AF/n3820_s67/I0</td>
</tr>
<tr>
<td>20.444</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s67/F</td>
</tr>
<tr>
<td>22.547</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>u_AF/n3834_s1/B[13]</td>
</tr>
<tr>
<td>23.052</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3834_s1/DOUT[16]</td>
</tr>
<tr>
<td>23.542</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td>u_AF/LFhn0_16_s0/I1</td>
</tr>
<tr>
<td>24.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td style=" background: #97FFFF;">u_AF/LFhn0_16_s0/F</td>
</tr>
<tr>
<td>26.596</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>u_AF/n1149_s/I0</td>
</tr>
<tr>
<td>27.641</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1149_s/COUT</td>
</tr>
<tr>
<td>27.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>u_AF/n1148_s/CIN</td>
</tr>
<tr>
<td>27.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1148_s/COUT</td>
</tr>
<tr>
<td>27.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>u_AF/n1147_s/CIN</td>
</tr>
<tr>
<td>27.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1147_s/COUT</td>
</tr>
<tr>
<td>27.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>u_AF/n1146_s/CIN</td>
</tr>
<tr>
<td>27.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1146_s/COUT</td>
</tr>
<tr>
<td>27.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>u_AF/n1145_s/CIN</td>
</tr>
<tr>
<td>27.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1145_s/COUT</td>
</tr>
<tr>
<td>27.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td>u_AF/n1144_s/CIN</td>
</tr>
<tr>
<td>27.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">u_AF/n1144_s/COUT</td>
</tr>
<tr>
<td>27.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][B]</td>
<td>u_AF/n1143_s/CIN</td>
</tr>
<tr>
<td>27.983</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1143_s/COUT</td>
</tr>
<tr>
<td>27.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td>u_AF/n1142_s/CIN</td>
</tr>
<tr>
<td>28.040</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1142_s/COUT</td>
</tr>
<tr>
<td>28.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td>u_AF/n1141_s/CIN</td>
</tr>
<tr>
<td>28.097</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1141_s/COUT</td>
</tr>
<tr>
<td>28.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][A]</td>
<td>u_AF/n1140_s/CIN</td>
</tr>
<tr>
<td>28.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1140_s/COUT</td>
</tr>
<tr>
<td>28.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][B]</td>
<td>u_AF/n1139_s/CIN</td>
</tr>
<tr>
<td>28.717</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1139_s/SUM</td>
</tr>
<tr>
<td>33.758</td>
<td>5.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td style=" font-weight:bold;">u_AF/hn1[10]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>u_AF/hn1[10]_11_s0/CLK</td>
</tr>
<tr>
<td>100.174</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>u_AF/hn1[10]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.452, 25.470%; route: 24.274, 73.149%; tC2Q: 0.458, 1.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_AF/op_count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_AF/hn1[11]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td>u_AF/op_count_0_s3/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>521</td>
<td>R4C17[0][B]</td>
<td style=" font-weight:bold;">u_AF/op_count_0_s3/Q</td>
</tr>
<tr>
<td>8.403</td>
<td>7.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_AF/n3790_s5/I0</td>
</tr>
<tr>
<td>9.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>224</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n3790_s5/F</td>
</tr>
<tr>
<td>13.564</td>
<td>4.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>u_AF/n3820_s62/I0</td>
</tr>
<tr>
<td>14.366</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s62/F</td>
</tr>
<tr>
<td>14.785</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s77/I0</td>
</tr>
<tr>
<td>15.607</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s77/F</td>
</tr>
<tr>
<td>15.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s65/I0</td>
</tr>
<tr>
<td>15.756</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s65/O</td>
</tr>
<tr>
<td>18.517</td>
<td>2.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>u_AF/n3820_s68/I1</td>
</tr>
<tr>
<td>19.339</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s68/F</td>
</tr>
<tr>
<td>19.345</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>u_AF/n3820_s67/I0</td>
</tr>
<tr>
<td>20.444</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s67/F</td>
</tr>
<tr>
<td>22.547</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>u_AF/n3834_s1/B[13]</td>
</tr>
<tr>
<td>23.052</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3834_s1/DOUT[16]</td>
</tr>
<tr>
<td>23.542</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td>u_AF/LFhn0_16_s0/I1</td>
</tr>
<tr>
<td>24.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td style=" background: #97FFFF;">u_AF/LFhn0_16_s0/F</td>
</tr>
<tr>
<td>26.596</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>u_AF/n1149_s/I0</td>
</tr>
<tr>
<td>27.641</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1149_s/COUT</td>
</tr>
<tr>
<td>27.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>u_AF/n1148_s/CIN</td>
</tr>
<tr>
<td>27.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1148_s/COUT</td>
</tr>
<tr>
<td>27.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>u_AF/n1147_s/CIN</td>
</tr>
<tr>
<td>27.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1147_s/COUT</td>
</tr>
<tr>
<td>27.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>u_AF/n1146_s/CIN</td>
</tr>
<tr>
<td>27.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1146_s/COUT</td>
</tr>
<tr>
<td>27.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>u_AF/n1145_s/CIN</td>
</tr>
<tr>
<td>27.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1145_s/COUT</td>
</tr>
<tr>
<td>27.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td>u_AF/n1144_s/CIN</td>
</tr>
<tr>
<td>27.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">u_AF/n1144_s/COUT</td>
</tr>
<tr>
<td>27.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][B]</td>
<td>u_AF/n1143_s/CIN</td>
</tr>
<tr>
<td>27.983</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1143_s/COUT</td>
</tr>
<tr>
<td>27.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td>u_AF/n1142_s/CIN</td>
</tr>
<tr>
<td>28.040</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1142_s/COUT</td>
</tr>
<tr>
<td>28.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td>u_AF/n1141_s/CIN</td>
</tr>
<tr>
<td>28.097</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1141_s/COUT</td>
</tr>
<tr>
<td>28.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][A]</td>
<td>u_AF/n1140_s/CIN</td>
</tr>
<tr>
<td>28.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1140_s/COUT</td>
</tr>
<tr>
<td>28.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][B]</td>
<td>u_AF/n1139_s/CIN</td>
</tr>
<tr>
<td>28.717</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1139_s/SUM</td>
</tr>
<tr>
<td>33.758</td>
<td>5.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][A]</td>
<td style=" font-weight:bold;">u_AF/hn1[11]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[2][A]</td>
<td>u_AF/hn1[11]_11_s0/CLK</td>
</tr>
<tr>
<td>100.174</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16[2][A]</td>
<td>u_AF/hn1[11]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.452, 25.470%; route: 24.274, 73.149%; tC2Q: 0.458, 1.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_AF/op_count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_AF/hn1[0]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td>u_AF/op_count_0_s3/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>521</td>
<td>R4C17[0][B]</td>
<td style=" font-weight:bold;">u_AF/op_count_0_s3/Q</td>
</tr>
<tr>
<td>8.403</td>
<td>7.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_AF/n3790_s5/I0</td>
</tr>
<tr>
<td>9.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>224</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n3790_s5/F</td>
</tr>
<tr>
<td>13.564</td>
<td>4.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>u_AF/n3820_s62/I0</td>
</tr>
<tr>
<td>14.366</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s62/F</td>
</tr>
<tr>
<td>14.785</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s77/I0</td>
</tr>
<tr>
<td>15.607</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s77/F</td>
</tr>
<tr>
<td>15.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s65/I0</td>
</tr>
<tr>
<td>15.756</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s65/O</td>
</tr>
<tr>
<td>18.517</td>
<td>2.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>u_AF/n3820_s68/I1</td>
</tr>
<tr>
<td>19.339</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s68/F</td>
</tr>
<tr>
<td>19.345</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>u_AF/n3820_s67/I0</td>
</tr>
<tr>
<td>20.444</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s67/F</td>
</tr>
<tr>
<td>22.547</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>u_AF/n3834_s1/B[13]</td>
</tr>
<tr>
<td>23.052</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3834_s1/DOUT[16]</td>
</tr>
<tr>
<td>23.542</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td>u_AF/LFhn0_16_s0/I1</td>
</tr>
<tr>
<td>24.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td style=" background: #97FFFF;">u_AF/LFhn0_16_s0/F</td>
</tr>
<tr>
<td>26.596</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>u_AF/n1149_s/I0</td>
</tr>
<tr>
<td>27.641</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1149_s/COUT</td>
</tr>
<tr>
<td>27.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>u_AF/n1148_s/CIN</td>
</tr>
<tr>
<td>27.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1148_s/COUT</td>
</tr>
<tr>
<td>27.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>u_AF/n1147_s/CIN</td>
</tr>
<tr>
<td>27.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1147_s/COUT</td>
</tr>
<tr>
<td>27.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>u_AF/n1146_s/CIN</td>
</tr>
<tr>
<td>27.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1146_s/COUT</td>
</tr>
<tr>
<td>27.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>u_AF/n1145_s/CIN</td>
</tr>
<tr>
<td>27.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1145_s/COUT</td>
</tr>
<tr>
<td>27.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td>u_AF/n1144_s/CIN</td>
</tr>
<tr>
<td>27.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">u_AF/n1144_s/COUT</td>
</tr>
<tr>
<td>27.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][B]</td>
<td>u_AF/n1143_s/CIN</td>
</tr>
<tr>
<td>27.983</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1143_s/COUT</td>
</tr>
<tr>
<td>27.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td>u_AF/n1142_s/CIN</td>
</tr>
<tr>
<td>28.040</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1142_s/COUT</td>
</tr>
<tr>
<td>28.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td>u_AF/n1141_s/CIN</td>
</tr>
<tr>
<td>28.097</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1141_s/COUT</td>
</tr>
<tr>
<td>28.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][A]</td>
<td>u_AF/n1140_s/CIN</td>
</tr>
<tr>
<td>28.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1140_s/COUT</td>
</tr>
<tr>
<td>28.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][B]</td>
<td>u_AF/n1139_s/CIN</td>
</tr>
<tr>
<td>28.717</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1139_s/SUM</td>
</tr>
<tr>
<td>33.749</td>
<td>5.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" font-weight:bold;">u_AF/hn1[0]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>u_AF/hn1[0]_11_s0/CLK</td>
</tr>
<tr>
<td>100.174</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>u_AF/hn1[0]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.452, 25.477%; route: 24.265, 73.142%; tC2Q: 0.458, 1.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_AF/op_count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_AF/hn1[15]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td>u_AF/op_count_0_s3/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>521</td>
<td>R4C17[0][B]</td>
<td style=" font-weight:bold;">u_AF/op_count_0_s3/Q</td>
</tr>
<tr>
<td>8.403</td>
<td>7.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_AF/n3790_s5/I0</td>
</tr>
<tr>
<td>9.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>224</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n3790_s5/F</td>
</tr>
<tr>
<td>13.564</td>
<td>4.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>u_AF/n3820_s62/I0</td>
</tr>
<tr>
<td>14.366</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s62/F</td>
</tr>
<tr>
<td>14.785</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s77/I0</td>
</tr>
<tr>
<td>15.607</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s77/F</td>
</tr>
<tr>
<td>15.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s65/I0</td>
</tr>
<tr>
<td>15.756</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s65/O</td>
</tr>
<tr>
<td>18.517</td>
<td>2.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>u_AF/n3820_s68/I1</td>
</tr>
<tr>
<td>19.339</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s68/F</td>
</tr>
<tr>
<td>19.345</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>u_AF/n3820_s67/I0</td>
</tr>
<tr>
<td>20.444</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s67/F</td>
</tr>
<tr>
<td>22.547</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>u_AF/n3834_s1/B[13]</td>
</tr>
<tr>
<td>23.052</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3834_s1/DOUT[16]</td>
</tr>
<tr>
<td>23.542</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td>u_AF/LFhn0_16_s0/I1</td>
</tr>
<tr>
<td>24.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td style=" background: #97FFFF;">u_AF/LFhn0_16_s0/F</td>
</tr>
<tr>
<td>26.596</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>u_AF/n1149_s/I0</td>
</tr>
<tr>
<td>27.641</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1149_s/COUT</td>
</tr>
<tr>
<td>27.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>u_AF/n1148_s/CIN</td>
</tr>
<tr>
<td>27.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1148_s/COUT</td>
</tr>
<tr>
<td>27.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>u_AF/n1147_s/CIN</td>
</tr>
<tr>
<td>27.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1147_s/COUT</td>
</tr>
<tr>
<td>27.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>u_AF/n1146_s/CIN</td>
</tr>
<tr>
<td>27.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1146_s/COUT</td>
</tr>
<tr>
<td>27.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>u_AF/n1145_s/CIN</td>
</tr>
<tr>
<td>27.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1145_s/COUT</td>
</tr>
<tr>
<td>27.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td>u_AF/n1144_s/CIN</td>
</tr>
<tr>
<td>27.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">u_AF/n1144_s/COUT</td>
</tr>
<tr>
<td>27.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][B]</td>
<td>u_AF/n1143_s/CIN</td>
</tr>
<tr>
<td>27.983</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1143_s/COUT</td>
</tr>
<tr>
<td>27.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td>u_AF/n1142_s/CIN</td>
</tr>
<tr>
<td>28.040</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1142_s/COUT</td>
</tr>
<tr>
<td>28.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td>u_AF/n1141_s/CIN</td>
</tr>
<tr>
<td>28.097</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1141_s/COUT</td>
</tr>
<tr>
<td>28.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][A]</td>
<td>u_AF/n1140_s/CIN</td>
</tr>
<tr>
<td>28.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1140_s/COUT</td>
</tr>
<tr>
<td>28.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[2][B]</td>
<td>u_AF/n1139_s/CIN</td>
</tr>
<tr>
<td>28.717</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1139_s/SUM</td>
</tr>
<tr>
<td>33.749</td>
<td>5.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[1][B]</td>
<td style=" font-weight:bold;">u_AF/hn1[15]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][B]</td>
<td>u_AF/hn1[15]_11_s0/CLK</td>
</tr>
<tr>
<td>100.174</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C17[1][B]</td>
<td>u_AF/hn1[15]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.452, 25.477%; route: 24.265, 73.142%; tC2Q: 0.458, 1.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_AF/op_count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_AF/hn1[17]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td>u_AF/op_count_0_s3/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>521</td>
<td>R4C17[0][B]</td>
<td style=" font-weight:bold;">u_AF/op_count_0_s3/Q</td>
</tr>
<tr>
<td>8.403</td>
<td>7.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_AF/n3790_s5/I0</td>
</tr>
<tr>
<td>9.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>224</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n3790_s5/F</td>
</tr>
<tr>
<td>13.564</td>
<td>4.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>u_AF/n3820_s62/I0</td>
</tr>
<tr>
<td>14.366</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s62/F</td>
</tr>
<tr>
<td>14.785</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s77/I0</td>
</tr>
<tr>
<td>15.607</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s77/F</td>
</tr>
<tr>
<td>15.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s65/I0</td>
</tr>
<tr>
<td>15.756</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s65/O</td>
</tr>
<tr>
<td>18.517</td>
<td>2.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>u_AF/n3820_s68/I1</td>
</tr>
<tr>
<td>19.339</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s68/F</td>
</tr>
<tr>
<td>19.345</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>u_AF/n3820_s67/I0</td>
</tr>
<tr>
<td>20.444</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s67/F</td>
</tr>
<tr>
<td>22.547</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>u_AF/n3834_s1/B[13]</td>
</tr>
<tr>
<td>23.052</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3834_s1/DOUT[16]</td>
</tr>
<tr>
<td>23.542</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td>u_AF/LFhn0_16_s0/I1</td>
</tr>
<tr>
<td>24.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td style=" background: #97FFFF;">u_AF/LFhn0_16_s0/F</td>
</tr>
<tr>
<td>26.596</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>u_AF/n1149_s/I0</td>
</tr>
<tr>
<td>27.641</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1149_s/COUT</td>
</tr>
<tr>
<td>27.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>u_AF/n1148_s/CIN</td>
</tr>
<tr>
<td>27.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1148_s/COUT</td>
</tr>
<tr>
<td>27.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>u_AF/n1147_s/CIN</td>
</tr>
<tr>
<td>27.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1147_s/COUT</td>
</tr>
<tr>
<td>27.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>u_AF/n1146_s/CIN</td>
</tr>
<tr>
<td>27.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1146_s/COUT</td>
</tr>
<tr>
<td>27.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>u_AF/n1145_s/CIN</td>
</tr>
<tr>
<td>28.375</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1145_s/SUM</td>
</tr>
<tr>
<td>33.607</td>
<td>5.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" font-weight:bold;">u_AF/hn1[17]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>u_AF/hn1[17]_5_s0/CLK</td>
</tr>
<tr>
<td>100.174</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>u_AF/hn1[17]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.110, 24.550%; route: 24.465, 74.062%; tC2Q: 0.458, 1.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_AF/op_count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_AF/hn1[19]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td>u_AF/op_count_0_s3/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>521</td>
<td>R4C17[0][B]</td>
<td style=" font-weight:bold;">u_AF/op_count_0_s3/Q</td>
</tr>
<tr>
<td>8.403</td>
<td>7.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_AF/n3790_s5/I0</td>
</tr>
<tr>
<td>9.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>224</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n3790_s5/F</td>
</tr>
<tr>
<td>13.564</td>
<td>4.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>u_AF/n3820_s62/I0</td>
</tr>
<tr>
<td>14.366</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s62/F</td>
</tr>
<tr>
<td>14.785</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s77/I0</td>
</tr>
<tr>
<td>15.607</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s77/F</td>
</tr>
<tr>
<td>15.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s65/I0</td>
</tr>
<tr>
<td>15.756</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s65/O</td>
</tr>
<tr>
<td>18.517</td>
<td>2.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>u_AF/n3820_s68/I1</td>
</tr>
<tr>
<td>19.339</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s68/F</td>
</tr>
<tr>
<td>19.345</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>u_AF/n3820_s67/I0</td>
</tr>
<tr>
<td>20.444</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s67/F</td>
</tr>
<tr>
<td>22.547</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>u_AF/n3834_s1/B[13]</td>
</tr>
<tr>
<td>23.052</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3834_s1/DOUT[16]</td>
</tr>
<tr>
<td>23.542</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td>u_AF/LFhn0_16_s0/I1</td>
</tr>
<tr>
<td>24.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td style=" background: #97FFFF;">u_AF/LFhn0_16_s0/F</td>
</tr>
<tr>
<td>26.596</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>u_AF/n1149_s/I0</td>
</tr>
<tr>
<td>27.641</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1149_s/COUT</td>
</tr>
<tr>
<td>27.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>u_AF/n1148_s/CIN</td>
</tr>
<tr>
<td>27.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1148_s/COUT</td>
</tr>
<tr>
<td>27.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>u_AF/n1147_s/CIN</td>
</tr>
<tr>
<td>27.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1147_s/COUT</td>
</tr>
<tr>
<td>27.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>u_AF/n1146_s/CIN</td>
</tr>
<tr>
<td>27.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1146_s/COUT</td>
</tr>
<tr>
<td>27.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>u_AF/n1145_s/CIN</td>
</tr>
<tr>
<td>28.375</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1145_s/SUM</td>
</tr>
<tr>
<td>33.607</td>
<td>5.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td style=" font-weight:bold;">u_AF/hn1[19]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>u_AF/hn1[19]_5_s0/CLK</td>
</tr>
<tr>
<td>100.174</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>u_AF/hn1[19]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.110, 24.550%; route: 24.465, 74.062%; tC2Q: 0.458, 1.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_AF/op_count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_AF/hn1[1]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td>u_AF/op_count_0_s3/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>521</td>
<td>R4C17[0][B]</td>
<td style=" font-weight:bold;">u_AF/op_count_0_s3/Q</td>
</tr>
<tr>
<td>8.403</td>
<td>7.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_AF/n3790_s5/I0</td>
</tr>
<tr>
<td>9.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>224</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n3790_s5/F</td>
</tr>
<tr>
<td>13.564</td>
<td>4.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>u_AF/n3820_s62/I0</td>
</tr>
<tr>
<td>14.366</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s62/F</td>
</tr>
<tr>
<td>14.785</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s77/I0</td>
</tr>
<tr>
<td>15.607</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s77/F</td>
</tr>
<tr>
<td>15.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s65/I0</td>
</tr>
<tr>
<td>15.756</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s65/O</td>
</tr>
<tr>
<td>18.517</td>
<td>2.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>u_AF/n3820_s68/I1</td>
</tr>
<tr>
<td>19.339</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s68/F</td>
</tr>
<tr>
<td>19.345</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>u_AF/n3820_s67/I0</td>
</tr>
<tr>
<td>20.444</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s67/F</td>
</tr>
<tr>
<td>22.547</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>u_AF/n3834_s1/B[13]</td>
</tr>
<tr>
<td>23.052</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3834_s1/DOUT[16]</td>
</tr>
<tr>
<td>23.542</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td>u_AF/LFhn0_16_s0/I1</td>
</tr>
<tr>
<td>24.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td style=" background: #97FFFF;">u_AF/LFhn0_16_s0/F</td>
</tr>
<tr>
<td>26.596</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>u_AF/n1149_s/I0</td>
</tr>
<tr>
<td>27.641</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1149_s/COUT</td>
</tr>
<tr>
<td>27.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>u_AF/n1148_s/CIN</td>
</tr>
<tr>
<td>27.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1148_s/COUT</td>
</tr>
<tr>
<td>27.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>u_AF/n1147_s/CIN</td>
</tr>
<tr>
<td>27.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1147_s/COUT</td>
</tr>
<tr>
<td>27.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>u_AF/n1146_s/CIN</td>
</tr>
<tr>
<td>27.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1146_s/COUT</td>
</tr>
<tr>
<td>27.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>u_AF/n1145_s/CIN</td>
</tr>
<tr>
<td>28.375</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1145_s/SUM</td>
</tr>
<tr>
<td>33.603</td>
<td>5.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td style=" font-weight:bold;">u_AF/hn1[1]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>u_AF/hn1[1]_5_s0/CLK</td>
</tr>
<tr>
<td>100.174</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>u_AF/hn1[1]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.110, 24.554%; route: 24.461, 74.059%; tC2Q: 0.458, 1.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_AF/op_count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_AF/hn1[8]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td>u_AF/op_count_0_s3/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>521</td>
<td>R4C17[0][B]</td>
<td style=" font-weight:bold;">u_AF/op_count_0_s3/Q</td>
</tr>
<tr>
<td>8.403</td>
<td>7.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_AF/n3790_s5/I0</td>
</tr>
<tr>
<td>9.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>224</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n3790_s5/F</td>
</tr>
<tr>
<td>13.564</td>
<td>4.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>u_AF/n3820_s62/I0</td>
</tr>
<tr>
<td>14.366</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s62/F</td>
</tr>
<tr>
<td>14.785</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s77/I0</td>
</tr>
<tr>
<td>15.607</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s77/F</td>
</tr>
<tr>
<td>15.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s65/I0</td>
</tr>
<tr>
<td>15.756</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s65/O</td>
</tr>
<tr>
<td>18.517</td>
<td>2.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>u_AF/n3820_s68/I1</td>
</tr>
<tr>
<td>19.339</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s68/F</td>
</tr>
<tr>
<td>19.345</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>u_AF/n3820_s67/I0</td>
</tr>
<tr>
<td>20.444</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s67/F</td>
</tr>
<tr>
<td>22.547</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>u_AF/n3834_s1/B[13]</td>
</tr>
<tr>
<td>23.052</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3834_s1/DOUT[16]</td>
</tr>
<tr>
<td>23.542</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td>u_AF/LFhn0_16_s0/I1</td>
</tr>
<tr>
<td>24.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td style=" background: #97FFFF;">u_AF/LFhn0_16_s0/F</td>
</tr>
<tr>
<td>26.596</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>u_AF/n1149_s/I0</td>
</tr>
<tr>
<td>27.641</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1149_s/COUT</td>
</tr>
<tr>
<td>27.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>u_AF/n1148_s/CIN</td>
</tr>
<tr>
<td>27.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1148_s/COUT</td>
</tr>
<tr>
<td>27.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>u_AF/n1147_s/CIN</td>
</tr>
<tr>
<td>27.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1147_s/COUT</td>
</tr>
<tr>
<td>27.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>u_AF/n1146_s/CIN</td>
</tr>
<tr>
<td>27.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1146_s/COUT</td>
</tr>
<tr>
<td>27.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>u_AF/n1145_s/CIN</td>
</tr>
<tr>
<td>28.375</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1145_s/SUM</td>
</tr>
<tr>
<td>33.603</td>
<td>5.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td style=" font-weight:bold;">u_AF/hn1[8]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td>u_AF/hn1[8]_5_s0/CLK</td>
</tr>
<tr>
<td>100.174</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C11[2][B]</td>
<td>u_AF/hn1[8]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.110, 24.554%; route: 24.461, 74.059%; tC2Q: 0.458, 1.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_AF/op_count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_AF/hn1[28]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td>u_AF/op_count_0_s3/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>521</td>
<td>R4C17[0][B]</td>
<td style=" font-weight:bold;">u_AF/op_count_0_s3/Q</td>
</tr>
<tr>
<td>8.403</td>
<td>7.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_AF/n3790_s5/I0</td>
</tr>
<tr>
<td>9.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>224</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n3790_s5/F</td>
</tr>
<tr>
<td>13.564</td>
<td>4.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>u_AF/n3820_s62/I0</td>
</tr>
<tr>
<td>14.366</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s62/F</td>
</tr>
<tr>
<td>14.785</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s77/I0</td>
</tr>
<tr>
<td>15.607</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s77/F</td>
</tr>
<tr>
<td>15.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s65/I0</td>
</tr>
<tr>
<td>15.756</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s65/O</td>
</tr>
<tr>
<td>18.517</td>
<td>2.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>u_AF/n3820_s68/I1</td>
</tr>
<tr>
<td>19.339</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s68/F</td>
</tr>
<tr>
<td>19.345</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>u_AF/n3820_s67/I0</td>
</tr>
<tr>
<td>20.444</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s67/F</td>
</tr>
<tr>
<td>22.547</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>u_AF/n3834_s1/B[13]</td>
</tr>
<tr>
<td>23.052</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3834_s1/DOUT[16]</td>
</tr>
<tr>
<td>23.542</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td>u_AF/LFhn0_16_s0/I1</td>
</tr>
<tr>
<td>24.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td style=" background: #97FFFF;">u_AF/LFhn0_16_s0/F</td>
</tr>
<tr>
<td>26.596</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>u_AF/n1149_s/I0</td>
</tr>
<tr>
<td>27.641</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1149_s/COUT</td>
</tr>
<tr>
<td>27.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>u_AF/n1148_s/CIN</td>
</tr>
<tr>
<td>27.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1148_s/COUT</td>
</tr>
<tr>
<td>27.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>u_AF/n1147_s/CIN</td>
</tr>
<tr>
<td>27.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1147_s/COUT</td>
</tr>
<tr>
<td>27.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>u_AF/n1146_s/CIN</td>
</tr>
<tr>
<td>27.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1146_s/COUT</td>
</tr>
<tr>
<td>27.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>u_AF/n1145_s/CIN</td>
</tr>
<tr>
<td>28.375</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1145_s/SUM</td>
</tr>
<tr>
<td>33.598</td>
<td>5.223</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[0][B]</td>
<td style=" font-weight:bold;">u_AF/hn1[28]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][B]</td>
<td>u_AF/hn1[28]_5_s0/CLK</td>
</tr>
<tr>
<td>100.174</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C10[0][B]</td>
<td>u_AF/hn1[28]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.110, 24.557%; route: 24.456, 74.055%; tC2Q: 0.458, 1.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_AF/op_count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_AF/hn1[5]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td>u_AF/op_count_0_s3/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>521</td>
<td>R4C17[0][B]</td>
<td style=" font-weight:bold;">u_AF/op_count_0_s3/Q</td>
</tr>
<tr>
<td>8.403</td>
<td>7.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_AF/n3790_s5/I0</td>
</tr>
<tr>
<td>9.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>224</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n3790_s5/F</td>
</tr>
<tr>
<td>13.564</td>
<td>4.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>u_AF/n3820_s62/I0</td>
</tr>
<tr>
<td>14.366</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s62/F</td>
</tr>
<tr>
<td>14.785</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s77/I0</td>
</tr>
<tr>
<td>15.607</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s77/F</td>
</tr>
<tr>
<td>15.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s65/I0</td>
</tr>
<tr>
<td>15.756</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s65/O</td>
</tr>
<tr>
<td>18.517</td>
<td>2.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>u_AF/n3820_s68/I1</td>
</tr>
<tr>
<td>19.339</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s68/F</td>
</tr>
<tr>
<td>19.345</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>u_AF/n3820_s67/I0</td>
</tr>
<tr>
<td>20.444</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s67/F</td>
</tr>
<tr>
<td>22.547</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>u_AF/n3834_s1/B[13]</td>
</tr>
<tr>
<td>23.052</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3834_s1/DOUT[16]</td>
</tr>
<tr>
<td>23.542</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td>u_AF/LFhn0_16_s0/I1</td>
</tr>
<tr>
<td>24.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td style=" background: #97FFFF;">u_AF/LFhn0_16_s0/F</td>
</tr>
<tr>
<td>26.596</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>u_AF/n1149_s/I0</td>
</tr>
<tr>
<td>27.641</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1149_s/COUT</td>
</tr>
<tr>
<td>27.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>u_AF/n1148_s/CIN</td>
</tr>
<tr>
<td>27.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1148_s/COUT</td>
</tr>
<tr>
<td>27.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>u_AF/n1147_s/CIN</td>
</tr>
<tr>
<td>27.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1147_s/COUT</td>
</tr>
<tr>
<td>27.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>u_AF/n1146_s/CIN</td>
</tr>
<tr>
<td>27.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1146_s/COUT</td>
</tr>
<tr>
<td>27.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>u_AF/n1145_s/CIN</td>
</tr>
<tr>
<td>28.375</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1145_s/SUM</td>
</tr>
<tr>
<td>33.590</td>
<td>5.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" font-weight:bold;">u_AF/hn1[5]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>u_AF/hn1[5]_5_s0/CLK</td>
</tr>
<tr>
<td>100.174</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>u_AF/hn1[5]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.110, 24.563%; route: 24.448, 74.048%; tC2Q: 0.458, 1.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_AF/op_count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_AF/hn1[6]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td>u_AF/op_count_0_s3/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>521</td>
<td>R4C17[0][B]</td>
<td style=" font-weight:bold;">u_AF/op_count_0_s3/Q</td>
</tr>
<tr>
<td>8.403</td>
<td>7.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_AF/n3790_s5/I0</td>
</tr>
<tr>
<td>9.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>224</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n3790_s5/F</td>
</tr>
<tr>
<td>13.564</td>
<td>4.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>u_AF/n3820_s62/I0</td>
</tr>
<tr>
<td>14.366</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s62/F</td>
</tr>
<tr>
<td>14.785</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s77/I0</td>
</tr>
<tr>
<td>15.607</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s77/F</td>
</tr>
<tr>
<td>15.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s65/I0</td>
</tr>
<tr>
<td>15.756</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s65/O</td>
</tr>
<tr>
<td>18.517</td>
<td>2.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>u_AF/n3820_s68/I1</td>
</tr>
<tr>
<td>19.339</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s68/F</td>
</tr>
<tr>
<td>19.345</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>u_AF/n3820_s67/I0</td>
</tr>
<tr>
<td>20.444</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s67/F</td>
</tr>
<tr>
<td>22.547</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>u_AF/n3834_s1/B[13]</td>
</tr>
<tr>
<td>23.052</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3834_s1/DOUT[16]</td>
</tr>
<tr>
<td>23.542</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td>u_AF/LFhn0_16_s0/I1</td>
</tr>
<tr>
<td>24.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td style=" background: #97FFFF;">u_AF/LFhn0_16_s0/F</td>
</tr>
<tr>
<td>26.596</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>u_AF/n1149_s/I0</td>
</tr>
<tr>
<td>27.641</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1149_s/COUT</td>
</tr>
<tr>
<td>27.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>u_AF/n1148_s/CIN</td>
</tr>
<tr>
<td>27.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1148_s/COUT</td>
</tr>
<tr>
<td>27.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>u_AF/n1147_s/CIN</td>
</tr>
<tr>
<td>27.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1147_s/COUT</td>
</tr>
<tr>
<td>27.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>u_AF/n1146_s/CIN</td>
</tr>
<tr>
<td>27.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1146_s/COUT</td>
</tr>
<tr>
<td>27.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>u_AF/n1145_s/CIN</td>
</tr>
<tr>
<td>28.375</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1145_s/SUM</td>
</tr>
<tr>
<td>33.590</td>
<td>5.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" font-weight:bold;">u_AF/hn1[6]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>u_AF/hn1[6]_5_s0/CLK</td>
</tr>
<tr>
<td>100.174</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>u_AF/hn1[6]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.110, 24.563%; route: 24.448, 74.048%; tC2Q: 0.458, 1.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_AF/op_count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_AF/hn1[5]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td>u_AF/op_count_0_s3/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>521</td>
<td>R4C17[0][B]</td>
<td style=" font-weight:bold;">u_AF/op_count_0_s3/Q</td>
</tr>
<tr>
<td>8.403</td>
<td>7.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_AF/n3790_s5/I0</td>
</tr>
<tr>
<td>9.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>224</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n3790_s5/F</td>
</tr>
<tr>
<td>13.564</td>
<td>4.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>u_AF/n3820_s62/I0</td>
</tr>
<tr>
<td>14.366</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s62/F</td>
</tr>
<tr>
<td>14.785</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s77/I0</td>
</tr>
<tr>
<td>15.607</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s77/F</td>
</tr>
<tr>
<td>15.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td>u_AF/n3820_s65/I0</td>
</tr>
<tr>
<td>15.756</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][A]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s65/O</td>
</tr>
<tr>
<td>18.517</td>
<td>2.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>u_AF/n3820_s68/I1</td>
</tr>
<tr>
<td>19.339</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s68/F</td>
</tr>
<tr>
<td>19.345</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>u_AF/n3820_s67/I0</td>
</tr>
<tr>
<td>20.444</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3820_s67/F</td>
</tr>
<tr>
<td>22.547</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>u_AF/n3834_s1/B[13]</td>
</tr>
<tr>
<td>23.052</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n3834_s1/DOUT[16]</td>
</tr>
<tr>
<td>23.542</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td>u_AF/LFhn0_16_s0/I1</td>
</tr>
<tr>
<td>24.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td style=" background: #97FFFF;">u_AF/LFhn0_16_s0/F</td>
</tr>
<tr>
<td>26.596</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td>u_AF/n1149_s/I0</td>
</tr>
<tr>
<td>27.641</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1149_s/COUT</td>
</tr>
<tr>
<td>27.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td>u_AF/n1148_s/CIN</td>
</tr>
<tr>
<td>27.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1148_s/COUT</td>
</tr>
<tr>
<td>27.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[1][B]</td>
<td>u_AF/n1147_s/CIN</td>
</tr>
<tr>
<td>27.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1147_s/COUT</td>
</tr>
<tr>
<td>27.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][A]</td>
<td>u_AF/n1146_s/CIN</td>
</tr>
<tr>
<td>27.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n1146_s/COUT</td>
</tr>
<tr>
<td>27.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[2][B]</td>
<td>u_AF/n1145_s/CIN</td>
</tr>
<tr>
<td>27.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">u_AF/n1145_s/COUT</td>
</tr>
<tr>
<td>27.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td>u_AF/n1144_s/CIN</td>
</tr>
<tr>
<td>27.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">u_AF/n1144_s/COUT</td>
</tr>
<tr>
<td>27.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][B]</td>
<td>u_AF/n1143_s/CIN</td>
</tr>
<tr>
<td>27.983</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">u_AF/n1143_s/COUT</td>
</tr>
<tr>
<td>27.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td>u_AF/n1142_s/CIN</td>
</tr>
<tr>
<td>28.040</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n1142_s/COUT</td>
</tr>
<tr>
<td>28.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td>u_AF/n1141_s/CIN</td>
</tr>
<tr>
<td>28.603</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">u_AF/n1141_s/SUM</td>
</tr>
<tr>
<td>33.460</td>
<td>4.858</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">u_AF/hn1[5]_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>u_AF/hn1[5]_9_s0/CLK</td>
</tr>
<tr>
<td>100.174</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>u_AF/hn1[5]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>100.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.338, 25.353%; route: 24.090, 73.253%; tC2Q: 0.458, 1.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_MAF/op_count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_MAF/op_count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[1][A]</td>
<td>u_MAF/op_count_0_s1/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>645</td>
<td>R18C36[1][A]</td>
<td style=" font-weight:bold;">u_MAF/op_count_0_s1/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[1][A]</td>
<td>u_MAF/n126_s2/I0</td>
</tr>
<tr>
<td>1.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C36[1][A]</td>
<td style=" background: #97FFFF;">u_MAF/n126_s2/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[1][A]</td>
<td style=" font-weight:bold;">u_MAF/op_count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[1][A]</td>
<td>u_MAF/op_count_0_s1/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C36[1][A]</td>
<td>u_MAF/op_count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LSCLK2/clock_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LSCLK2/clock_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>u_LSCLK2/clock_counter_5_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">u_LSCLK2/clock_counter_5_s0/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>u_LSCLK2/n41_s2/I3</td>
</tr>
<tr>
<td>1.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td style=" background: #97FFFF;">u_LSCLK2/n41_s2/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">u_LSCLK2/clock_counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>u_LSCLK2/clock_counter_5_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>u_LSCLK2/clock_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LSCLK/clock_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LSCLK/clock_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[0][A]</td>
<td>u_LSCLK/clock_counter_7_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R27C19[0][A]</td>
<td style=" font-weight:bold;">u_LSCLK/clock_counter_7_s0/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[0][A]</td>
<td>u_LSCLK/n41_s2/I1</td>
</tr>
<tr>
<td>1.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C19[0][A]</td>
<td style=" background: #97FFFF;">u_LSCLK/n41_s2/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[0][A]</td>
<td style=" font-weight:bold;">u_LSCLK/clock_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[0][A]</td>
<td>u_LSCLK/clock_counter_7_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C19[0][A]</td>
<td>u_LSCLK/clock_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LSCLK/clock_counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LSCLK/clock_counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>u_LSCLK/clock_counter_8_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C19[1][A]</td>
<td style=" font-weight:bold;">u_LSCLK/clock_counter_8_s0/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>u_LSCLK/n40_s2/I2</td>
</tr>
<tr>
<td>1.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td style=" background: #97FFFF;">u_LSCLK/n40_s2/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td style=" font-weight:bold;">u_LSCLK/clock_counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>u_LSCLK/clock_counter_8_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>u_LSCLK/clock_counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_portadora/counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_portadora/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C15[1][A]</td>
<td>u_portadora/counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R27C15[1][A]</td>
<td style=" font-weight:bold;">u_portadora/counter_2_s0/Q</td>
</tr>
<tr>
<td>0.853</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C15[1][A]</td>
<td>u_portadora/n15_s3/I1</td>
</tr>
<tr>
<td>1.225</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C15[1][A]</td>
<td style=" background: #97FFFF;">u_portadora/n15_s3/F</td>
</tr>
<tr>
<td>1.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C15[1][A]</td>
<td style=" font-weight:bold;">u_portadora/counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C15[1][A]</td>
<td>u_portadora/counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C15[1][A]</td>
<td>u_portadora/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_AF/op_count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_AF/op_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>u_AF/op_count_2_s1/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>100</td>
<td>R7C17[1][A]</td>
<td style=" font-weight:bold;">u_AF/op_count_2_s1/Q</td>
</tr>
<tr>
<td>0.853</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>u_AF/n60_s1/I2</td>
</tr>
<tr>
<td>1.225</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">u_AF/n60_s1/F</td>
</tr>
<tr>
<td>1.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" font-weight:bold;">u_AF/op_count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>u_AF/op_count_2_s1/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>u_AF/op_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_MAF/op_count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_MAF/op_count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>u_MAF/op_count_1_s1/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>324</td>
<td>R21C36[0][A]</td>
<td style=" font-weight:bold;">u_MAF/op_count_1_s1/Q</td>
</tr>
<tr>
<td>0.853</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>u_MAF/n125_s1/I1</td>
</tr>
<tr>
<td>1.225</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td style=" background: #97FFFF;">u_MAF/n125_s1/F</td>
</tr>
<tr>
<td>1.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td style=" font-weight:bold;">u_MAF/op_count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>u_MAF/op_count_1_s1/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>u_MAF/op_count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LSCLK/clock_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LSCLK/clock_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td>u_LSCLK/clock_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R27C20[0][A]</td>
<td style=" font-weight:bold;">u_LSCLK/clock_counter_0_s0/Q</td>
</tr>
<tr>
<td>0.853</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td>u_LSCLK2/n46_s4/I0</td>
</tr>
<tr>
<td>1.225</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td style=" background: #97FFFF;">u_LSCLK2/n46_s4/F</td>
</tr>
<tr>
<td>1.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td style=" font-weight:bold;">u_LSCLK/clock_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td>u_LSCLK/clock_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C20[0][A]</td>
<td>u_LSCLK/clock_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_signal_demux/r_demux_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_signal_demux/r_demux_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[0][A]</td>
<td>u_signal_demux/r_demux_s2/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R26C17[0][A]</td>
<td style=" font-weight:bold;">u_signal_demux/r_demux_s2/Q</td>
</tr>
<tr>
<td>0.854</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[0][A]</td>
<td>u_signal_demux/n52_s3/I0</td>
</tr>
<tr>
<td>1.226</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C17[0][A]</td>
<td style=" background: #97FFFF;">u_signal_demux/n52_s3/F</td>
</tr>
<tr>
<td>1.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[0][A]</td>
<td style=" font-weight:bold;">u_signal_demux/r_demux_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[0][A]</td>
<td>u_signal_demux/r_demux_s2/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C17[0][A]</td>
<td>u_signal_demux/r_demux_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LSCLK2/clock_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LSCLK2/clock_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[0][A]</td>
<td>u_LSCLK2/clock_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R27C21[0][A]</td>
<td style=" font-weight:bold;">u_LSCLK2/clock_counter_3_s0/Q</td>
</tr>
<tr>
<td>0.854</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[0][A]</td>
<td>u_LSCLK2/n43_s1/I1</td>
</tr>
<tr>
<td>1.226</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C21[0][A]</td>
<td style=" background: #97FFFF;">u_LSCLK2/n43_s1/F</td>
</tr>
<tr>
<td>1.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C21[0][A]</td>
<td style=" font-weight:bold;">u_LSCLK2/clock_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[0][A]</td>
<td>u_LSCLK2/clock_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C21[0][A]</td>
<td>u_LSCLK2/clock_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_MAF/op_count_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_MAF/op_count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>u_MAF/op_count_3_s1/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>93</td>
<td>R22C36[1][A]</td>
<td style=" font-weight:bold;">u_MAF/op_count_3_s1/Q</td>
</tr>
<tr>
<td>0.855</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>u_MAF/n123_s1/I0</td>
</tr>
<tr>
<td>1.227</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">u_MAF/n123_s1/F</td>
</tr>
<tr>
<td>1.227</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" font-weight:bold;">u_MAF/op_count_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>u_MAF/op_count_3_s1/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>u_MAF/op_count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LSCLK/clock_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LSCLK/clock_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>u_LSCLK/clock_counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">u_LSCLK/clock_counter_1_s0/Q</td>
</tr>
<tr>
<td>0.855</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>u_LSCLK2/n45_s2/I1</td>
</tr>
<tr>
<td>1.227</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td style=" background: #97FFFF;">u_LSCLK2/n45_s2/F</td>
</tr>
<tr>
<td>1.227</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">u_LSCLK/clock_counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>u_LSCLK/clock_counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>u_LSCLK/clock_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LSCLK/clock_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LSCLK/clock_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[2][A]</td>
<td>u_LSCLK/clock_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C20[2][A]</td>
<td style=" font-weight:bold;">u_LSCLK/clock_counter_3_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[2][A]</td>
<td>u_LSCLK/n45_s2/I3</td>
</tr>
<tr>
<td>1.406</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C20[2][A]</td>
<td style=" background: #97FFFF;">u_LSCLK/n45_s2/F</td>
</tr>
<tr>
<td>1.406</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[2][A]</td>
<td style=" font-weight:bold;">u_LSCLK/clock_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[2][A]</td>
<td>u_LSCLK/clock_counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C20[2][A]</td>
<td>u_LSCLK/clock_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LSCLK2/clock_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LSCLK2/clock_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[2][A]</td>
<td>u_LSCLK2/clock_counter_7_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R26C21[2][A]</td>
<td style=" font-weight:bold;">u_LSCLK2/clock_counter_7_s0/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[2][A]</td>
<td>u_LSCLK2/n39_s2/I2</td>
</tr>
<tr>
<td>1.408</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C21[2][A]</td>
<td style=" background: #97FFFF;">u_LSCLK2/n39_s2/F</td>
</tr>
<tr>
<td>1.408</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[2][A]</td>
<td style=" font-weight:bold;">u_LSCLK2/clock_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[2][A]</td>
<td>u_LSCLK2/clock_counter_7_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C21[2][A]</td>
<td>u_LSCLK2/clock_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_portadora/counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_portadora/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C15[2][A]</td>
<td>u_portadora/counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R27C15[2][A]</td>
<td style=" font-weight:bold;">u_portadora/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.854</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C15[2][A]</td>
<td>u_portadora/n14_s1/I3</td>
</tr>
<tr>
<td>1.410</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C15[2][A]</td>
<td style=" background: #97FFFF;">u_portadora/n14_s1/F</td>
</tr>
<tr>
<td>1.410</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C15[2][A]</td>
<td style=" font-weight:bold;">u_portadora/counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C15[2][A]</td>
<td>u_portadora/counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C15[2][A]</td>
<td>u_portadora/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.107%; route: 0.006, 0.659%; tC2Q: 0.333, 37.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_AF/op_count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_AF/op_count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[2][A]</td>
<td>u_AF/op_count_1_s1/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>218</td>
<td>R7C22[2][A]</td>
<td style=" font-weight:bold;">u_AF/op_count_1_s1/Q</td>
</tr>
<tr>
<td>0.855</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[2][A]</td>
<td>u_AF/n61_s2/I1</td>
</tr>
<tr>
<td>1.411</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C22[2][A]</td>
<td style=" background: #97FFFF;">u_AF/n61_s2/F</td>
</tr>
<tr>
<td>1.411</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[2][A]</td>
<td style=" font-weight:bold;">u_AF/op_count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[2][A]</td>
<td>u_AF/op_count_1_s1/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C22[2][A]</td>
<td>u_AF/op_count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.025%; route: 0.007, 0.790%; tC2Q: 0.333, 37.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_MAF/op_count_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_MAF/op_count_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[2][A]</td>
<td>u_MAF/op_count_6_s1/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R18C36[2][A]</td>
<td style=" font-weight:bold;">u_MAF/op_count_6_s1/Q</td>
</tr>
<tr>
<td>0.859</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[2][A]</td>
<td>u_MAF/n120_s1/I3</td>
</tr>
<tr>
<td>1.415</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C36[2][A]</td>
<td style=" background: #97FFFF;">u_MAF/n120_s1/F</td>
</tr>
<tr>
<td>1.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[2][A]</td>
<td style=" font-weight:bold;">u_MAF/op_count_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[2][A]</td>
<td>u_MAF/op_count_6_s1/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C36[2][A]</td>
<td>u_MAF/op_count_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 61.781%; route: 0.011, 1.181%; tC2Q: 0.333, 37.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DT/r_pwm[1]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DT/r_pwm[2]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C9[0][A]</td>
<td>u_DT/r_pwm[1]_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C9[0][A]</td>
<td style=" font-weight:bold;">u_DT/r_pwm[1]_0_s0/Q</td>
</tr>
<tr>
<td>1.451</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C9[2][B]</td>
<td style=" font-weight:bold;">u_DT/r_pwm[2]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C9[2][B]</td>
<td>u_DT/r_pwm[2]_0_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C9[2][B]</td>
<td>u_DT/r_pwm[2]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DT/r_pwm[1]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DT/r_pwm[2]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C9[1][A]</td>
<td>u_DT/r_pwm[1]_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C9[1][A]</td>
<td style=" font-weight:bold;">u_DT/r_pwm[1]_1_s0/Q</td>
</tr>
<tr>
<td>1.451</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C9[2][B]</td>
<td style=" font-weight:bold;">u_DT/r_pwm[2]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C9[2][B]</td>
<td>u_DT/r_pwm[2]_1_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C9[2][B]</td>
<td>u_DT/r_pwm[2]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DT/r_pwm[5]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DT/r_pwm[6]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C9[1][A]</td>
<td>u_DT/r_pwm[5]_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R26C9[1][A]</td>
<td style=" font-weight:bold;">u_DT/r_pwm[5]_1_s0/Q</td>
</tr>
<tr>
<td>1.451</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C9[0][B]</td>
<td style=" font-weight:bold;">u_DT/r_pwm[6]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C9[0][B]</td>
<td>u_DT/r_pwm[6]_1_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C9[0][B]</td>
<td>u_DT/r_pwm[6]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DT/r_pwm[7]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DT/r_pwm[8]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>u_DT/r_pwm[7]_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td style=" font-weight:bold;">u_DT/r_pwm[7]_0_s0/Q</td>
</tr>
<tr>
<td>1.451</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[0][B]</td>
<td style=" font-weight:bold;">u_DT/r_pwm[8]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[0][B]</td>
<td>u_DT/r_pwm[8]_0_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C10[0][B]</td>
<td>u_DT/r_pwm[8]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DT/r_pwm[7]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DT/r_pwm[8]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C8[1][A]</td>
<td>u_DT/r_pwm[7]_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C8[1][A]</td>
<td style=" font-weight:bold;">u_DT/r_pwm[7]_1_s0/Q</td>
</tr>
<tr>
<td>1.451</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C8[0][B]</td>
<td style=" font-weight:bold;">u_DT/r_pwm[8]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C8[0][B]</td>
<td>u_DT/r_pwm[8]_1_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C8[0][B]</td>
<td>u_DT/r_pwm[8]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_AF/r_i_xn[16]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_AF/r_i_xn[17]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[1][A]</td>
<td>u_AF/r_i_xn[16]_3_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C7[1][A]</td>
<td style=" font-weight:bold;">u_AF/r_i_xn[16]_3_s0/Q</td>
</tr>
<tr>
<td>1.451</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][B]</td>
<td style=" font-weight:bold;">u_AF/r_i_xn[17]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[0][B]</td>
<td>u_AF/r_i_xn[17]_3_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C7[0][B]</td>
<td>u_AF/r_i_xn[17]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_AF/r_i_xn[27]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_AF/r_i_xn[28]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[1][A]</td>
<td>u_AF/r_i_xn[27]_3_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C7[1][A]</td>
<td style=" font-weight:bold;">u_AF/r_i_xn[27]_3_s0/Q</td>
</tr>
<tr>
<td>1.451</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][B]</td>
<td style=" font-weight:bold;">u_AF/r_i_xn[28]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[0][B]</td>
<td>u_AF/r_i_xn[28]_3_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C7[0][B]</td>
<td>u_AF/r_i_xn[28]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_AF/r_i_xn[27]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_AF/r_i_xn[28]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td>u_AF/r_i_xn[27]_4_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td style=" font-weight:bold;">u_AF/r_i_xn[27]_4_s0/Q</td>
</tr>
<tr>
<td>1.451</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" font-weight:bold;">u_AF/r_i_xn[28]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>2627</td>
<td>RIGHTSIDE[1]</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td>u_AF/r_i_xn[28]_4_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C4[0][B]</td>
<td>u_AF/r_i_xn[28]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>48.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>49.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_LSCLK/clock_counter_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.330</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.593</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_LSCLK/clock_counter_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_LSCLK/clock_counter_9_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>48.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>49.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_LSCLK/clock_counter_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.330</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.593</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_LSCLK/clock_counter_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_LSCLK/clock_counter_7_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>48.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>49.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_LSCLK/clock_counter_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.330</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.593</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_LSCLK/clock_counter_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_LSCLK/clock_counter_3_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>48.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>49.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_LSCLK2/clock_counter_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.330</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.593</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_LSCLK2/clock_counter_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_LSCLK2/clock_counter_6_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>48.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>49.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_signal_demux/r_i_xn_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.330</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.593</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_signal_demux/r_i_xn_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_signal_demux/r_i_xn_5_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>48.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>49.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_MAF/acum2_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.330</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.593</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_MAF/acum2_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_MAF/acum2_12_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>48.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>49.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_MAF/r_xn[93]_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.330</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.593</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_MAF/r_xn[93]_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_MAF/r_xn[93]_4_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>48.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>49.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_MAF/r_xn[77]_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.330</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.593</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_MAF/r_xn[77]_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_MAF/r_xn[77]_4_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>48.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>49.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_MAF/r_xn[45]_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.330</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.593</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_MAF/r_xn[45]_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_MAF/r_xn[45]_4_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>48.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>49.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_MAF/r_yn[40]_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.330</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.593</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_MAF/r_yn[40]_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>100.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_MAF/r_yn[40]_4_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2627</td>
<td>clk_o</td>
<td>65.391</td>
<td>0.262</td>
</tr>
<tr>
<td>1267</td>
<td>n53_4</td>
<td>88.537</td>
<td>4.086</td>
</tr>
<tr>
<td>728</td>
<td>n53_4</td>
<td>92.792</td>
<td>3.931</td>
</tr>
<tr>
<td>645</td>
<td>op_count[0]</td>
<td>84.323</td>
<td>3.352</td>
</tr>
<tr>
<td>521</td>
<td>op_count[0]</td>
<td>65.391</td>
<td>7.864</td>
</tr>
<tr>
<td>324</td>
<td>op_count[1]</td>
<td>84.413</td>
<td>4.270</td>
</tr>
<tr>
<td>224</td>
<td>n3790_11</td>
<td>65.391</td>
<td>4.954</td>
</tr>
<tr>
<td>218</td>
<td>op_count[1]</td>
<td>67.717</td>
<td>6.085</td>
</tr>
<tr>
<td>172</td>
<td>op_count[2]</td>
<td>85.363</td>
<td>5.121</td>
</tr>
<tr>
<td>100</td>
<td>op_count[2]</td>
<td>72.720</td>
<td>7.979</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R6C20</td>
<td>84.72%</td>
</tr>
<tr>
<td>R8C6</td>
<td>84.72%</td>
</tr>
<tr>
<td>R22C30</td>
<td>84.72%</td>
</tr>
<tr>
<td>R8C42</td>
<td>84.72%</td>
</tr>
<tr>
<td>R7C39</td>
<td>83.33%</td>
</tr>
<tr>
<td>R21C25</td>
<td>83.33%</td>
</tr>
<tr>
<td>R6C30</td>
<td>83.33%</td>
</tr>
<tr>
<td>R20C33</td>
<td>83.33%</td>
</tr>
<tr>
<td>R18C35</td>
<td>83.33%</td>
</tr>
<tr>
<td>R3C29</td>
<td>83.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
