m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dR:/intelFPGA/16.1/Verilog/decoder4to10
vcases
!s110 1522912954
!i10b 1
!s100 bVLCagT4T`U4?[69n5e2Z2
IA6zeKcQg3WGSiGWgjczVG2
VDg1SIo80bB@j0V0VzS_@n1
dR:/intelFPGA/16.1/Verilog/cases
w1522912949
8cases.v
Fcases.v
L0 3
OV;L;10.5b;63
r1
!s85 0
31
!s108 1522912954.000000
!s107 cases.v|
!s90 -reportprogress|300|cases.v|
!i113 1
tCvgOpt 0
