$date
	Sun Sep 10 18:43:36 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module problem6_tb $end
$scope module DUT $end
$var wire 1 ! i_clk $end
$var wire 16 " i_data [15:0] $end
$var wire 1 # i_rst $end
$var reg 3 $ o_data [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
0#
b10001101000100 "
0!
$end
#1
b1 $
1!
#2
0!
#3
1!
#4
0!
#5
1!
#6
0!
#7
1!
#8
0!
#9
1!
#10
0!
b10001101000101 "
#11
b10 $
1!
#12
0!
#13
1!
#14
0!
#15
1!
#16
0!
#17
1!
#18
0!
#19
1!
#20
0!
b10001101000111 "
#21
b100 $
1!
#22
0!
#23
1!
#24
0!
#25
1!
#26
0!
#27
1!
#28
0!
#29
1!
#30
0!
1#
#31
b0 $
1!
#32
0!
#33
1!
#34
0!
#35
1!
#36
0!
#37
1!
#38
0!
#39
1!
#40
0!
