{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "riscv_ethernet_stream_0_0",
    "cell_name": "IO/ethernet_stream_0",
    "component_reference": "xilinx.com:module_ref:ethernet_genesys2:1.0",
    "ip_revision": "1",
    "gen_directory": "../../../../../../genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_ethernet_stream_0_0",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "riscv_ethernet_stream_0_0", "resolve_type": "user", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "kintex7" } ],
        "BASE_BOARD_PART": [ { "value": "digilentinc.com:genesys2:part0:1.1" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7k325t" } ],
        "NEXTGEN_VERSAL": [ { "value": "0" } ],
        "PACKAGE": [ { "value": "ffg900" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-2" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "1" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_ethernet_stream_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2024.1" } ],
        "SYNTHESISFLOW": [ { "value": "OOC_HIERARCHICAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "reset": [ { "direction": "in" } ],
        "clock125": [ { "direction": "in" } ],
        "clock200": [ { "direction": "in" } ],
        "tx_axis_tdata": [ { "direction": "in", "size_left": "7", "size_right": "0", "driver_value": "0" } ],
        "tx_axis_tkeep": [ { "direction": "in", "size_left": "0", "size_right": "0", "driver_value": "1" } ],
        "tx_axis_tvalid": [ { "direction": "in" } ],
        "tx_axis_tready": [ { "direction": "out" } ],
        "tx_axis_tlast": [ { "direction": "in", "driver_value": "0" } ],
        "tx_axis_tuser": [ { "direction": "in", "driver_value": "0" } ],
        "rx_axis_tdata": [ { "direction": "out", "size_left": "7", "size_right": "0" } ],
        "rx_axis_tkeep": [ { "direction": "out", "size_left": "0", "size_right": "0" } ],
        "rx_axis_tvalid": [ { "direction": "out" } ],
        "rx_axis_tready": [ { "direction": "in", "driver_value": "1" } ],
        "rx_axis_tlast": [ { "direction": "out" } ],
        "rx_axis_tuser": [ { "direction": "out" } ],
        "status_vector": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "rgmii_txd": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "rgmii_tx_ctl": [ { "direction": "out" } ],
        "rgmii_tx_clk": [ { "direction": "out" } ],
        "rgmii_rxd": [ { "direction": "in", "size_left": "3", "size_right": "0", "driver_value": "0" } ],
        "rgmii_rx_ctl": [ { "direction": "in", "driver_value": "0" } ],
        "rgmii_rx_clk": [ { "direction": "in", "driver_value": "0" } ]
      },
      "interfaces": {
        "reset": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_HIGH", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "reset" } ]
          }
        },
        "clock125": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "TX_AXIS:RX_AXIS", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "ASSOCIATED_RESET": [ { "value": "reset", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "125000000", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "riscv_clk_wiz_0_0_clk_out1", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "clock125" } ]
          }
        },
        "clock200": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "200000000", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "riscv_clk_wiz_0_0_clk_out1", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "clock200" } ]
          }
        },
        "TX_AXIS": {
          "vlnv": "xilinx.com:interface:axis:1.0",
          "abstraction_type": "xilinx.com:interface:axis_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "TDATA_NUM_BYTES": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TDEST_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TID_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TUSER_WIDTH": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TREADY": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TSTRB": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TKEEP": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TLAST": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "125000000", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "riscv_clk_wiz_0_0_clk_out1", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "LAYERED_METADATA": [ { "value": "undef", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "TDATA": [ { "physical_name": "tx_axis_tdata" } ],
            "TKEEP": [ { "physical_name": "tx_axis_tkeep" } ],
            "TLAST": [ { "physical_name": "tx_axis_tlast" } ],
            "TUSER": [ { "physical_name": "tx_axis_tuser" } ],
            "TVALID": [ { "physical_name": "tx_axis_tvalid" } ],
            "TREADY": [ { "physical_name": "tx_axis_tready" } ]
          }
        },
        "RX_AXIS": {
          "vlnv": "xilinx.com:interface:axis:1.0",
          "abstraction_type": "xilinx.com:interface:axis_rtl:1.0",
          "mode": "master",
          "parameters": {
            "TDATA_NUM_BYTES": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TDEST_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TID_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TUSER_WIDTH": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TREADY": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TSTRB": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TKEEP": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TLAST": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "125000000", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "riscv_clk_wiz_0_0_clk_out1", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "LAYERED_METADATA": [ { "value": "undef", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "TDATA": [ { "physical_name": "rx_axis_tdata" } ],
            "TKEEP": [ { "physical_name": "rx_axis_tkeep" } ],
            "TLAST": [ { "physical_name": "rx_axis_tlast" } ],
            "TUSER": [ { "physical_name": "rx_axis_tuser" } ],
            "TVALID": [ { "physical_name": "rx_axis_tvalid" } ],
            "TREADY": [ { "physical_name": "rx_axis_tready" } ]
          }
        },
        "RGMII": {
          "vlnv": "xilinx.com:interface:rgmii:1.0",
          "abstraction_type": "xilinx.com:interface:rgmii_rtl:1.0",
          "mode": "master",
          "port_maps": {
            "TD": [ { "physical_name": "rgmii_txd" } ],
            "TX_CTL": [ { "physical_name": "rgmii_tx_ctl" } ],
            "TXC": [ { "physical_name": "rgmii_tx_clk" } ],
            "RD": [ { "physical_name": "rgmii_rxd" } ],
            "RX_CTL": [ { "physical_name": "rgmii_rx_ctl" } ],
            "RXC": [ { "physical_name": "rgmii_rx_clk" } ]
          }
        }
      }
    }
  }
}